
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pic_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401990 <.init>:
  401990:	stp	x29, x30, [sp, #-16]!
  401994:	mov	x29, sp
  401998:	bl	401ec0 <sqrt@plt+0x60>
  40199c:	ldp	x29, x30, [sp], #16
  4019a0:	ret

Disassembly of section .plt:

00000000004019b0 <_Znam@plt-0x20>:
  4019b0:	stp	x16, x30, [sp, #-16]!
  4019b4:	adrp	x16, 440000 <_ZdlPvm@@Base+0x1d634>
  4019b8:	ldr	x17, [x16, #4088]
  4019bc:	add	x16, x16, #0xff8
  4019c0:	br	x17
  4019c4:	nop
  4019c8:	nop
  4019cc:	nop

00000000004019d0 <_Znam@plt>:
  4019d0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16]
  4019d8:	add	x16, x16, #0x0
  4019dc:	br	x17

00000000004019e0 <fputs@plt>:
  4019e0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #8]
  4019e8:	add	x16, x16, #0x8
  4019ec:	br	x17

00000000004019f0 <memcpy@plt>:
  4019f0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #16]
  4019f8:	add	x16, x16, #0x10
  4019fc:	br	x17

0000000000401a00 <hypot@plt>:
  401a00:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #24]
  401a08:	add	x16, x16, #0x18
  401a0c:	br	x17

0000000000401a10 <cos@plt>:
  401a10:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #32]
  401a18:	add	x16, x16, #0x20
  401a1c:	br	x17

0000000000401a20 <puts@plt>:
  401a20:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #40]
  401a28:	add	x16, x16, #0x28
  401a2c:	br	x17

0000000000401a30 <ungetc@plt>:
  401a30:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #48]
  401a38:	add	x16, x16, #0x30
  401a3c:	br	x17

0000000000401a40 <isalnum@plt>:
  401a40:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #56]
  401a48:	add	x16, x16, #0x38
  401a4c:	br	x17

0000000000401a50 <strlen@plt>:
  401a50:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #64]
  401a58:	add	x16, x16, #0x40
  401a5c:	br	x17

0000000000401a60 <fprintf@plt>:
  401a60:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #72]
  401a68:	add	x16, x16, #0x48
  401a6c:	br	x17

0000000000401a70 <putc@plt>:
  401a70:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #80]
  401a78:	add	x16, x16, #0x50
  401a7c:	br	x17

0000000000401a80 <islower@plt>:
  401a80:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #88]
  401a88:	add	x16, x16, #0x58
  401a8c:	br	x17

0000000000401a90 <fclose@plt>:
  401a90:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #96]
  401a98:	add	x16, x16, #0x60
  401a9c:	br	x17

0000000000401aa0 <isspace@plt>:
  401aa0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #104]
  401aa8:	add	x16, x16, #0x68
  401aac:	br	x17

0000000000401ab0 <memcmp@plt>:
  401ab0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #112]
  401ab8:	add	x16, x16, #0x70
  401abc:	br	x17

0000000000401ac0 <strtol@plt>:
  401ac0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #120]
  401ac8:	add	x16, x16, #0x78
  401acc:	br	x17

0000000000401ad0 <free@plt>:
  401ad0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #128]
  401ad8:	add	x16, x16, #0x80
  401adc:	br	x17

0000000000401ae0 <rand@plt>:
  401ae0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #136]
  401ae8:	add	x16, x16, #0x88
  401aec:	br	x17

0000000000401af0 <acos@plt>:
  401af0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #144]
  401af8:	add	x16, x16, #0x90
  401afc:	br	x17

0000000000401b00 <strchr@plt>:
  401b00:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #152]
  401b08:	add	x16, x16, #0x98
  401b0c:	br	x17

0000000000401b10 <fmod@plt>:
  401b10:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #160]
  401b18:	add	x16, x16, #0xa0
  401b1c:	br	x17

0000000000401b20 <srand@plt>:
  401b20:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #168]
  401b28:	add	x16, x16, #0xa8
  401b2c:	br	x17

0000000000401b30 <_exit@plt>:
  401b30:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #176]
  401b38:	add	x16, x16, #0xb0
  401b3c:	br	x17

0000000000401b40 <__cxa_guard_release@plt>:
  401b40:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #184]
  401b48:	add	x16, x16, #0xb8
  401b4c:	br	x17

0000000000401b50 <strerror@plt>:
  401b50:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #192]
  401b58:	add	x16, x16, #0xc0
  401b5c:	br	x17

0000000000401b60 <strcpy@plt>:
  401b60:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #200]
  401b68:	add	x16, x16, #0xc8
  401b6c:	br	x17

0000000000401b70 <sprintf@plt>:
  401b70:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #208]
  401b78:	add	x16, x16, #0xd0
  401b7c:	br	x17

0000000000401b80 <isxdigit@plt>:
  401b80:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #216]
  401b88:	add	x16, x16, #0xd8
  401b8c:	br	x17

0000000000401b90 <log10@plt>:
  401b90:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #224]
  401b98:	add	x16, x16, #0xe0
  401b9c:	br	x17

0000000000401ba0 <putchar@plt>:
  401ba0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #232]
  401ba8:	add	x16, x16, #0xe8
  401bac:	br	x17

0000000000401bb0 <atan2@plt>:
  401bb0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #240]
  401bb8:	add	x16, x16, #0xf0
  401bbc:	br	x17

0000000000401bc0 <__libc_start_main@plt>:
  401bc0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #248]
  401bc8:	add	x16, x16, #0xf8
  401bcc:	br	x17

0000000000401bd0 <memchr@plt>:
  401bd0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #256]
  401bd8:	add	x16, x16, #0x100
  401bdc:	br	x17

0000000000401be0 <isgraph@plt>:
  401be0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #264]
  401be8:	add	x16, x16, #0x108
  401bec:	br	x17

0000000000401bf0 <setlocale@plt>:
  401bf0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #272]
  401bf8:	add	x16, x16, #0x110
  401bfc:	br	x17

0000000000401c00 <getc@plt>:
  401c00:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #280]
  401c08:	add	x16, x16, #0x118
  401c0c:	br	x17

0000000000401c10 <strncmp@plt>:
  401c10:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #288]
  401c18:	add	x16, x16, #0x120
  401c1c:	br	x17

0000000000401c20 <isprint@plt>:
  401c20:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #296]
  401c28:	add	x16, x16, #0x128
  401c2c:	br	x17

0000000000401c30 <isupper@plt>:
  401c30:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #304]
  401c38:	add	x16, x16, #0x130
  401c3c:	br	x17

0000000000401c40 <fputc@plt>:
  401c40:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #312]
  401c48:	add	x16, x16, #0x138
  401c4c:	br	x17

0000000000401c50 <__isoc99_sscanf@plt>:
  401c50:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #320]
  401c58:	add	x16, x16, #0x140
  401c5c:	br	x17

0000000000401c60 <__cxa_atexit@plt>:
  401c60:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #328]
  401c68:	add	x16, x16, #0x148
  401c6c:	br	x17

0000000000401c70 <snprintf@plt>:
  401c70:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #336]
  401c78:	add	x16, x16, #0x150
  401c7c:	br	x17

0000000000401c80 <fflush@plt>:
  401c80:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #344]
  401c88:	add	x16, x16, #0x158
  401c8c:	br	x17

0000000000401c90 <floor@plt>:
  401c90:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #352]
  401c98:	add	x16, x16, #0x160
  401c9c:	br	x17

0000000000401ca0 <isalpha@plt>:
  401ca0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #360]
  401ca8:	add	x16, x16, #0x168
  401cac:	br	x17

0000000000401cb0 <_ZdaPv@plt>:
  401cb0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #368]
  401cb8:	add	x16, x16, #0x170
  401cbc:	br	x17

0000000000401cc0 <__errno_location@plt>:
  401cc0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #376]
  401cc8:	add	x16, x16, #0x178
  401ccc:	br	x17

0000000000401cd0 <system@plt>:
  401cd0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #384]
  401cd8:	add	x16, x16, #0x180
  401cdc:	br	x17

0000000000401ce0 <sin@plt>:
  401ce0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #392]
  401ce8:	add	x16, x16, #0x188
  401cec:	br	x17

0000000000401cf0 <fopen@plt>:
  401cf0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #400]
  401cf8:	add	x16, x16, #0x190
  401cfc:	br	x17

0000000000401d00 <__cxa_throw_bad_array_new_length@plt>:
  401d00:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #408]
  401d08:	add	x16, x16, #0x198
  401d0c:	br	x17

0000000000401d10 <strcmp@plt>:
  401d10:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #416]
  401d18:	add	x16, x16, #0x1a0
  401d1c:	br	x17

0000000000401d20 <write@plt>:
  401d20:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #424]
  401d28:	add	x16, x16, #0x1a8
  401d2c:	br	x17

0000000000401d30 <malloc@plt>:
  401d30:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #432]
  401d38:	add	x16, x16, #0x1b0
  401d3c:	br	x17

0000000000401d40 <ispunct@plt>:
  401d40:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #440]
  401d48:	add	x16, x16, #0x1b8
  401d4c:	br	x17

0000000000401d50 <iscntrl@plt>:
  401d50:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #448]
  401d58:	add	x16, x16, #0x1c0
  401d5c:	br	x17

0000000000401d60 <ceil@plt>:
  401d60:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #456]
  401d68:	add	x16, x16, #0x1c8
  401d6c:	br	x17

0000000000401d70 <abort@plt>:
  401d70:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #464]
  401d78:	add	x16, x16, #0x1d0
  401d7c:	br	x17

0000000000401d80 <getenv@plt>:
  401d80:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401d84:	ldr	x17, [x16, #472]
  401d88:	add	x16, x16, #0x1d8
  401d8c:	br	x17

0000000000401d90 <__gxx_personality_v0@plt>:
  401d90:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401d94:	ldr	x17, [x16, #480]
  401d98:	add	x16, x16, #0x1e0
  401d9c:	br	x17

0000000000401da0 <exit@plt>:
  401da0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401da4:	ldr	x17, [x16, #488]
  401da8:	add	x16, x16, #0x1e8
  401dac:	br	x17

0000000000401db0 <pow@plt>:
  401db0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401db4:	ldr	x17, [x16, #496]
  401db8:	add	x16, x16, #0x1f0
  401dbc:	br	x17

0000000000401dc0 <fwrite@plt>:
  401dc0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401dc4:	ldr	x17, [x16, #504]
  401dc8:	add	x16, x16, #0x1f8
  401dcc:	br	x17

0000000000401dd0 <_Unwind_Resume@plt>:
  401dd0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401dd4:	ldr	x17, [x16, #512]
  401dd8:	add	x16, x16, #0x200
  401ddc:	br	x17

0000000000401de0 <__cxa_guard_acquire@plt>:
  401de0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401de4:	ldr	x17, [x16, #520]
  401de8:	add	x16, x16, #0x208
  401dec:	br	x17

0000000000401df0 <ferror@plt>:
  401df0:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401df4:	ldr	x17, [x16, #528]
  401df8:	add	x16, x16, #0x210
  401dfc:	br	x17

0000000000401e00 <__gmon_start__@plt>:
  401e00:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401e04:	ldr	x17, [x16, #536]
  401e08:	add	x16, x16, #0x218
  401e0c:	br	x17

0000000000401e10 <__cxa_pure_virtual@plt>:
  401e10:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401e14:	ldr	x17, [x16, #544]
  401e18:	add	x16, x16, #0x220
  401e1c:	br	x17

0000000000401e20 <setbuf@plt>:
  401e20:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401e24:	ldr	x17, [x16, #552]
  401e28:	add	x16, x16, #0x228
  401e2c:	br	x17

0000000000401e30 <_ZdaPvm@plt>:
  401e30:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401e34:	ldr	x17, [x16, #560]
  401e38:	add	x16, x16, #0x230
  401e3c:	br	x17

0000000000401e40 <strcat@plt>:
  401e40:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401e44:	ldr	x17, [x16, #568]
  401e48:	add	x16, x16, #0x238
  401e4c:	br	x17

0000000000401e50 <printf@plt>:
  401e50:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401e54:	ldr	x17, [x16, #576]
  401e58:	add	x16, x16, #0x240
  401e5c:	br	x17

0000000000401e60 <sqrt@plt>:
  401e60:	adrp	x16, 441000 <_Znam@GLIBCXX_3.4>
  401e64:	ldr	x17, [x16, #584]
  401e68:	add	x16, x16, #0x248
  401e6c:	br	x17

Disassembly of section .text:

0000000000401e70 <_Znwm@@Base-0x20aa0>:
  401e70:	mov	x29, #0x0                   	// #0
  401e74:	mov	x30, #0x0                   	// #0
  401e78:	mov	x5, x0
  401e7c:	ldr	x1, [sp]
  401e80:	add	x2, sp, #0x8
  401e84:	mov	x6, sp
  401e88:	movz	x0, #0x0, lsl #48
  401e8c:	movk	x0, #0x0, lsl #32
  401e90:	movk	x0, #0x40, lsl #16
  401e94:	movk	x0, #0xf920
  401e98:	movz	x3, #0x0, lsl #48
  401e9c:	movk	x3, #0x0, lsl #32
  401ea0:	movk	x3, #0x42, lsl #16
  401ea4:	movk	x3, #0x3ea8
  401ea8:	movz	x4, #0x0, lsl #48
  401eac:	movk	x4, #0x0, lsl #32
  401eb0:	movk	x4, #0x42, lsl #16
  401eb4:	movk	x4, #0x3f28
  401eb8:	bl	401bc0 <__libc_start_main@plt>
  401ebc:	bl	401d70 <abort@plt>
  401ec0:	adrp	x0, 440000 <_ZdlPvm@@Base+0x1d634>
  401ec4:	ldr	x0, [x0, #4064]
  401ec8:	cbz	x0, 401ed0 <sqrt@plt+0x70>
  401ecc:	b	401e00 <__gmon_start__@plt>
  401ed0:	ret
  401ed4:	stp	x29, x30, [sp, #-32]!
  401ed8:	mov	x29, sp
  401edc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  401ee0:	add	x0, x0, #0xbd8
  401ee4:	str	x0, [sp, #24]
  401ee8:	ldr	x0, [sp, #24]
  401eec:	str	x0, [sp, #24]
  401ef0:	ldr	x1, [sp, #24]
  401ef4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  401ef8:	add	x0, x0, #0xbd8
  401efc:	cmp	x1, x0
  401f00:	b.eq	401f3c <sqrt@plt+0xdc>  // b.none
  401f04:	adrp	x0, 423000 <_ZdlPvm@@Base+0x634>
  401f08:	add	x0, x0, #0xf48
  401f0c:	ldr	x0, [x0]
  401f10:	str	x0, [sp, #16]
  401f14:	ldr	x0, [sp, #16]
  401f18:	str	x0, [sp, #16]
  401f1c:	ldr	x0, [sp, #16]
  401f20:	cmp	x0, #0x0
  401f24:	b.eq	401f40 <sqrt@plt+0xe0>  // b.none
  401f28:	ldr	x1, [sp, #16]
  401f2c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  401f30:	add	x0, x0, #0xbd8
  401f34:	blr	x1
  401f38:	b	401f40 <sqrt@plt+0xe0>
  401f3c:	nop
  401f40:	ldp	x29, x30, [sp], #32
  401f44:	ret
  401f48:	stp	x29, x30, [sp, #-48]!
  401f4c:	mov	x29, sp
  401f50:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  401f54:	add	x0, x0, #0xbd8
  401f58:	str	x0, [sp, #40]
  401f5c:	ldr	x0, [sp, #40]
  401f60:	str	x0, [sp, #40]
  401f64:	ldr	x1, [sp, #40]
  401f68:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  401f6c:	add	x0, x0, #0xbd8
  401f70:	sub	x0, x1, x0
  401f74:	asr	x0, x0, #3
  401f78:	lsr	x1, x0, #63
  401f7c:	add	x0, x1, x0
  401f80:	asr	x0, x0, #1
  401f84:	str	x0, [sp, #32]
  401f88:	ldr	x0, [sp, #32]
  401f8c:	cmp	x0, #0x0
  401f90:	b.eq	401fd0 <sqrt@plt+0x170>  // b.none
  401f94:	adrp	x0, 423000 <_ZdlPvm@@Base+0x634>
  401f98:	add	x0, x0, #0xf50
  401f9c:	ldr	x0, [x0]
  401fa0:	str	x0, [sp, #24]
  401fa4:	ldr	x0, [sp, #24]
  401fa8:	str	x0, [sp, #24]
  401fac:	ldr	x0, [sp, #24]
  401fb0:	cmp	x0, #0x0
  401fb4:	b.eq	401fd4 <sqrt@plt+0x174>  // b.none
  401fb8:	ldr	x2, [sp, #24]
  401fbc:	ldr	x1, [sp, #32]
  401fc0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  401fc4:	add	x0, x0, #0xbd8
  401fc8:	blr	x2
  401fcc:	b	401fd4 <sqrt@plt+0x174>
  401fd0:	nop
  401fd4:	ldp	x29, x30, [sp], #48
  401fd8:	ret
  401fdc:	stp	x29, x30, [sp, #-16]!
  401fe0:	mov	x29, sp
  401fe4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  401fe8:	add	x0, x0, #0xbf0
  401fec:	ldrb	w0, [x0]
  401ff0:	and	x0, x0, #0xff
  401ff4:	cmp	x0, #0x0
  401ff8:	b.ne	402014 <sqrt@plt+0x1b4>  // b.any
  401ffc:	bl	401ed4 <sqrt@plt+0x74>
  402000:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402004:	add	x0, x0, #0xbf0
  402008:	mov	w1, #0x1                   	// #1
  40200c:	strb	w1, [x0]
  402010:	b	402018 <sqrt@plt+0x1b8>
  402014:	nop
  402018:	ldp	x29, x30, [sp], #16
  40201c:	ret
  402020:	stp	x29, x30, [sp, #-16]!
  402024:	mov	x29, sp
  402028:	bl	401f48 <sqrt@plt+0xe8>
  40202c:	nop
  402030:	ldp	x29, x30, [sp], #16
  402034:	ret
  402038:	sub	sp, sp, #0x10
  40203c:	str	x0, [sp, #8]
  402040:	ldr	x0, [sp, #8]
  402044:	str	xzr, [x0]
  402048:	ldr	x0, [sp, #8]
  40204c:	str	xzr, [x0, #8]
  402050:	nop
  402054:	add	sp, sp, #0x10
  402058:	ret
  40205c:	stp	x29, x30, [sp, #-64]!
  402060:	mov	x29, sp
  402064:	stp	x19, x20, [sp, #16]
  402068:	str	x21, [sp, #32]
  40206c:	str	x0, [sp, #56]
  402070:	ldr	x0, [sp, #56]
  402074:	mov	w1, #0x11                  	// #17
  402078:	str	w1, [x0, #8]
  40207c:	mov	x19, #0x11                  	// #17
  402080:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  402084:	cmp	x19, x0
  402088:	b.hi	4020a8 <sqrt@plt+0x248>  // b.pmore
  40208c:	lsl	x0, x19, #4
  402090:	bl	4019d0 <_Znam@plt>
  402094:	mov	x21, x0
  402098:	mov	x20, x21
  40209c:	sub	x0, x19, #0x1
  4020a0:	mov	x19, x0
  4020a4:	b	4020ac <sqrt@plt+0x24c>
  4020a8:	bl	401d00 <__cxa_throw_bad_array_new_length@plt>
  4020ac:	cmp	x19, #0x0
  4020b0:	b.lt	4020c8 <sqrt@plt+0x268>  // b.tstop
  4020b4:	mov	x0, x20
  4020b8:	bl	402038 <sqrt@plt+0x1d8>
  4020bc:	add	x20, x20, #0x10
  4020c0:	sub	x19, x19, #0x1
  4020c4:	b	4020ac <sqrt@plt+0x24c>
  4020c8:	ldr	x0, [sp, #56]
  4020cc:	str	x21, [x0]
  4020d0:	ldr	x0, [sp, #56]
  4020d4:	str	wzr, [x0, #12]
  4020d8:	nop
  4020dc:	ldp	x19, x20, [sp, #16]
  4020e0:	ldr	x21, [sp, #32]
  4020e4:	ldp	x29, x30, [sp], #64
  4020e8:	ret
  4020ec:	stp	x29, x30, [sp, #-48]!
  4020f0:	mov	x29, sp
  4020f4:	str	x0, [sp, #24]
  4020f8:	str	wzr, [sp, #44]
  4020fc:	ldr	x0, [sp, #24]
  402100:	ldr	w0, [x0, #8]
  402104:	ldr	w1, [sp, #44]
  402108:	cmp	w1, w0
  40210c:	b.cs	40213c <sqrt@plt+0x2dc>  // b.hs, b.nlast
  402110:	ldr	x0, [sp, #24]
  402114:	ldr	x1, [x0]
  402118:	ldr	w0, [sp, #44]
  40211c:	lsl	x0, x0, #4
  402120:	add	x0, x1, x0
  402124:	ldr	x0, [x0]
  402128:	bl	401ad0 <free@plt>
  40212c:	ldr	w0, [sp, #44]
  402130:	add	w0, w0, #0x1
  402134:	str	w0, [sp, #44]
  402138:	b	4020fc <sqrt@plt+0x29c>
  40213c:	ldr	x0, [sp, #24]
  402140:	ldr	x0, [x0]
  402144:	cmp	x0, #0x0
  402148:	b.eq	402158 <sqrt@plt+0x2f8>  // b.none
  40214c:	ldr	x0, [sp, #24]
  402150:	ldr	x0, [x0]
  402154:	bl	401cb0 <_ZdaPv@plt>
  402158:	nop
  40215c:	ldp	x29, x30, [sp], #48
  402160:	ret
  402164:	stp	x29, x30, [sp, #-128]!
  402168:	mov	x29, sp
  40216c:	stp	x19, x20, [sp, #16]
  402170:	str	x21, [sp, #32]
  402174:	str	x0, [sp, #72]
  402178:	str	x1, [sp, #64]
  40217c:	str	x2, [sp, #56]
  402180:	ldr	x0, [sp, #64]
  402184:	cmp	x0, #0x0
  402188:	cset	w0, ne  // ne = any
  40218c:	and	w0, w0, #0xff
  402190:	mov	w3, w0
  402194:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  402198:	add	x2, x0, #0x28
  40219c:	mov	w1, #0x2f                  	// #47
  4021a0:	mov	w0, w3
  4021a4:	bl	407ffc <sqrt@plt+0x619c>
  4021a8:	ldr	x0, [sp, #64]
  4021ac:	bl	4229fc <_ZdlPvm@@Base+0x30>
  4021b0:	str	x0, [sp, #104]
  4021b4:	ldr	x0, [sp, #72]
  4021b8:	ldr	w0, [x0, #8]
  4021bc:	mov	w1, w0
  4021c0:	ldr	x0, [sp, #104]
  4021c4:	udiv	x2, x0, x1
  4021c8:	mul	x1, x2, x1
  4021cc:	sub	x0, x0, x1
  4021d0:	str	w0, [sp, #124]
  4021d4:	ldr	x0, [sp, #72]
  4021d8:	ldr	x1, [x0]
  4021dc:	ldr	w0, [sp, #124]
  4021e0:	lsl	x0, x0, #4
  4021e4:	add	x0, x1, x0
  4021e8:	ldr	x0, [x0]
  4021ec:	cmp	x0, #0x0
  4021f0:	b.eq	402280 <sqrt@plt+0x420>  // b.none
  4021f4:	ldr	x0, [sp, #72]
  4021f8:	ldr	x1, [x0]
  4021fc:	ldr	w0, [sp, #124]
  402200:	lsl	x0, x0, #4
  402204:	add	x0, x1, x0
  402208:	ldr	x0, [x0]
  40220c:	ldr	x1, [sp, #64]
  402210:	bl	401d10 <strcmp@plt>
  402214:	cmp	w0, #0x0
  402218:	b.ne	402254 <sqrt@plt+0x3f4>  // b.any
  40221c:	ldr	x0, [sp, #72]
  402220:	ldr	x1, [x0]
  402224:	ldr	w0, [sp, #124]
  402228:	lsl	x0, x0, #4
  40222c:	add	x0, x1, x0
  402230:	ldr	x1, [sp, #56]
  402234:	str	x1, [x0, #8]
  402238:	ldr	x0, [sp, #72]
  40223c:	ldr	x1, [x0]
  402240:	ldr	w0, [sp, #124]
  402244:	lsl	x0, x0, #4
  402248:	add	x0, x1, x0
  40224c:	ldr	x0, [x0]
  402250:	b	402580 <sqrt@plt+0x720>
  402254:	ldr	w0, [sp, #124]
  402258:	cmp	w0, #0x0
  40225c:	b.ne	402270 <sqrt@plt+0x410>  // b.any
  402260:	ldr	x0, [sp, #72]
  402264:	ldr	w0, [x0, #8]
  402268:	sub	w0, w0, #0x1
  40226c:	b	402278 <sqrt@plt+0x418>
  402270:	ldr	w0, [sp, #124]
  402274:	sub	w0, w0, #0x1
  402278:	str	w0, [sp, #124]
  40227c:	b	4021d4 <sqrt@plt+0x374>
  402280:	ldr	x0, [sp, #56]
  402284:	cmp	x0, #0x0
  402288:	b.ne	402294 <sqrt@plt+0x434>  // b.any
  40228c:	mov	x0, #0x0                   	// #0
  402290:	b	402580 <sqrt@plt+0x720>
  402294:	ldr	x0, [sp, #72]
  402298:	ldr	w0, [x0, #12]
  40229c:	lsl	w1, w0, #2
  4022a0:	ldr	x0, [sp, #72]
  4022a4:	ldr	w0, [x0, #8]
  4022a8:	cmp	w1, w0
  4022ac:	b.cc	402510 <sqrt@plt+0x6b0>  // b.lo, b.ul, b.last
  4022b0:	ldr	x0, [sp, #72]
  4022b4:	ldr	x0, [x0]
  4022b8:	str	x0, [sp, #96]
  4022bc:	ldr	x0, [sp, #72]
  4022c0:	ldr	w0, [x0, #8]
  4022c4:	str	w0, [sp, #92]
  4022c8:	ldr	x0, [sp, #72]
  4022cc:	ldr	w0, [x0, #8]
  4022d0:	bl	422ac8 <_ZdlPvm@@Base+0xfc>
  4022d4:	mov	w1, w0
  4022d8:	ldr	x0, [sp, #72]
  4022dc:	str	w1, [x0, #8]
  4022e0:	ldr	x0, [sp, #72]
  4022e4:	ldr	w0, [x0, #8]
  4022e8:	mov	w19, w0
  4022ec:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  4022f0:	cmp	x19, x0
  4022f4:	b.hi	402314 <sqrt@plt+0x4b4>  // b.pmore
  4022f8:	lsl	x0, x19, #4
  4022fc:	bl	4019d0 <_Znam@plt>
  402300:	mov	x21, x0
  402304:	mov	x20, x21
  402308:	sub	x0, x19, #0x1
  40230c:	mov	x19, x0
  402310:	b	402318 <sqrt@plt+0x4b8>
  402314:	bl	401d00 <__cxa_throw_bad_array_new_length@plt>
  402318:	cmp	x19, #0x0
  40231c:	b.lt	402334 <sqrt@plt+0x4d4>  // b.tstop
  402320:	mov	x0, x20
  402324:	bl	402038 <sqrt@plt+0x1d8>
  402328:	add	x20, x20, #0x10
  40232c:	sub	x19, x19, #0x1
  402330:	b	402318 <sqrt@plt+0x4b8>
  402334:	ldr	x0, [sp, #72]
  402338:	str	x21, [x0]
  40233c:	str	wzr, [sp, #120]
  402340:	ldr	w1, [sp, #120]
  402344:	ldr	w0, [sp, #92]
  402348:	cmp	w1, w0
  40234c:	b.cs	402490 <sqrt@plt+0x630>  // b.hs, b.nlast
  402350:	ldr	w0, [sp, #120]
  402354:	lsl	x0, x0, #4
  402358:	ldr	x1, [sp, #96]
  40235c:	add	x0, x1, x0
  402360:	ldr	x0, [x0]
  402364:	cmp	x0, #0x0
  402368:	b.eq	402480 <sqrt@plt+0x620>  // b.none
  40236c:	ldr	w0, [sp, #120]
  402370:	lsl	x0, x0, #4
  402374:	ldr	x1, [sp, #96]
  402378:	add	x0, x1, x0
  40237c:	ldr	x0, [x0, #8]
  402380:	cmp	x0, #0x0
  402384:	b.ne	4023a4 <sqrt@plt+0x544>  // b.any
  402388:	ldr	w0, [sp, #120]
  40238c:	lsl	x0, x0, #4
  402390:	ldr	x1, [sp, #96]
  402394:	add	x0, x1, x0
  402398:	ldr	x0, [x0]
  40239c:	bl	401ad0 <free@plt>
  4023a0:	b	402480 <sqrt@plt+0x620>
  4023a4:	ldr	w0, [sp, #120]
  4023a8:	lsl	x0, x0, #4
  4023ac:	ldr	x1, [sp, #96]
  4023b0:	add	x0, x1, x0
  4023b4:	ldr	x0, [x0]
  4023b8:	bl	4229fc <_ZdlPvm@@Base+0x30>
  4023bc:	mov	x1, x0
  4023c0:	ldr	x0, [sp, #72]
  4023c4:	ldr	w0, [x0, #8]
  4023c8:	mov	w0, w0
  4023cc:	udiv	x2, x1, x0
  4023d0:	mul	x0, x2, x0
  4023d4:	sub	x0, x1, x0
  4023d8:	str	w0, [sp, #116]
  4023dc:	ldr	x0, [sp, #72]
  4023e0:	ldr	x1, [x0]
  4023e4:	ldr	w0, [sp, #116]
  4023e8:	lsl	x0, x0, #4
  4023ec:	add	x0, x1, x0
  4023f0:	ldr	x0, [x0]
  4023f4:	cmp	x0, #0x0
  4023f8:	b.eq	402428 <sqrt@plt+0x5c8>  // b.none
  4023fc:	ldr	w0, [sp, #116]
  402400:	cmp	w0, #0x0
  402404:	b.ne	402418 <sqrt@plt+0x5b8>  // b.any
  402408:	ldr	x0, [sp, #72]
  40240c:	ldr	w0, [x0, #8]
  402410:	sub	w0, w0, #0x1
  402414:	b	402420 <sqrt@plt+0x5c0>
  402418:	ldr	w0, [sp, #116]
  40241c:	sub	w0, w0, #0x1
  402420:	str	w0, [sp, #116]
  402424:	b	4023dc <sqrt@plt+0x57c>
  402428:	ldr	w0, [sp, #120]
  40242c:	lsl	x0, x0, #4
  402430:	ldr	x1, [sp, #96]
  402434:	add	x1, x1, x0
  402438:	ldr	x0, [sp, #72]
  40243c:	ldr	x2, [x0]
  402440:	ldr	w0, [sp, #116]
  402444:	lsl	x0, x0, #4
  402448:	add	x0, x2, x0
  40244c:	ldr	x1, [x1]
  402450:	str	x1, [x0]
  402454:	ldr	w0, [sp, #120]
  402458:	lsl	x0, x0, #4
  40245c:	ldr	x1, [sp, #96]
  402460:	add	x1, x1, x0
  402464:	ldr	x0, [sp, #72]
  402468:	ldr	x2, [x0]
  40246c:	ldr	w0, [sp, #116]
  402470:	lsl	x0, x0, #4
  402474:	add	x0, x2, x0
  402478:	ldr	x1, [x1, #8]
  40247c:	str	x1, [x0, #8]
  402480:	ldr	w0, [sp, #120]
  402484:	add	w0, w0, #0x1
  402488:	str	w0, [sp, #120]
  40248c:	b	402340 <sqrt@plt+0x4e0>
  402490:	ldr	x0, [sp, #72]
  402494:	ldr	w0, [x0, #8]
  402498:	mov	w1, w0
  40249c:	ldr	x0, [sp, #104]
  4024a0:	udiv	x2, x0, x1
  4024a4:	mul	x1, x2, x1
  4024a8:	sub	x0, x0, x1
  4024ac:	str	w0, [sp, #124]
  4024b0:	ldr	x0, [sp, #72]
  4024b4:	ldr	x1, [x0]
  4024b8:	ldr	w0, [sp, #124]
  4024bc:	lsl	x0, x0, #4
  4024c0:	add	x0, x1, x0
  4024c4:	ldr	x0, [x0]
  4024c8:	cmp	x0, #0x0
  4024cc:	b.eq	4024fc <sqrt@plt+0x69c>  // b.none
  4024d0:	ldr	w0, [sp, #124]
  4024d4:	cmp	w0, #0x0
  4024d8:	b.ne	4024ec <sqrt@plt+0x68c>  // b.any
  4024dc:	ldr	x0, [sp, #72]
  4024e0:	ldr	w0, [x0, #8]
  4024e4:	sub	w0, w0, #0x1
  4024e8:	b	4024f4 <sqrt@plt+0x694>
  4024ec:	ldr	w0, [sp, #124]
  4024f0:	sub	w0, w0, #0x1
  4024f4:	str	w0, [sp, #124]
  4024f8:	b	4024b0 <sqrt@plt+0x650>
  4024fc:	ldr	x0, [sp, #96]
  402500:	cmp	x0, #0x0
  402504:	b.eq	402510 <sqrt@plt+0x6b0>  // b.none
  402508:	ldr	x0, [sp, #96]
  40250c:	bl	401cb0 <_ZdaPv@plt>
  402510:	ldr	x0, [sp, #64]
  402514:	bl	401a50 <strlen@plt>
  402518:	add	x0, x0, #0x1
  40251c:	bl	401d30 <malloc@plt>
  402520:	str	x0, [sp, #80]
  402524:	ldr	x1, [sp, #64]
  402528:	ldr	x0, [sp, #80]
  40252c:	bl	401b60 <strcpy@plt>
  402530:	ldr	x0, [sp, #72]
  402534:	ldr	x1, [x0]
  402538:	ldr	w0, [sp, #124]
  40253c:	lsl	x0, x0, #4
  402540:	add	x0, x1, x0
  402544:	ldr	x1, [sp, #80]
  402548:	str	x1, [x0]
  40254c:	ldr	x0, [sp, #72]
  402550:	ldr	x1, [x0]
  402554:	ldr	w0, [sp, #124]
  402558:	lsl	x0, x0, #4
  40255c:	add	x0, x1, x0
  402560:	ldr	x1, [sp, #56]
  402564:	str	x1, [x0, #8]
  402568:	ldr	x0, [sp, #72]
  40256c:	ldr	w0, [x0, #12]
  402570:	add	w1, w0, #0x1
  402574:	ldr	x0, [sp, #72]
  402578:	str	w1, [x0, #12]
  40257c:	ldr	x0, [sp, #80]
  402580:	ldp	x19, x20, [sp, #16]
  402584:	ldr	x21, [sp, #32]
  402588:	ldp	x29, x30, [sp], #128
  40258c:	ret
  402590:	stp	x29, x30, [sp, #-48]!
  402594:	mov	x29, sp
  402598:	str	x0, [sp, #24]
  40259c:	str	x1, [sp, #16]
  4025a0:	ldr	x0, [sp, #16]
  4025a4:	cmp	x0, #0x0
  4025a8:	cset	w0, ne  // ne = any
  4025ac:	and	w0, w0, #0xff
  4025b0:	mov	w3, w0
  4025b4:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  4025b8:	add	x2, x0, #0x28
  4025bc:	mov	w1, #0x2f                  	// #47
  4025c0:	mov	w0, w3
  4025c4:	bl	407ffc <sqrt@plt+0x619c>
  4025c8:	ldr	x0, [sp, #16]
  4025cc:	bl	4229fc <_ZdlPvm@@Base+0x30>
  4025d0:	mov	x1, x0
  4025d4:	ldr	x0, [sp, #24]
  4025d8:	ldr	w0, [x0, #8]
  4025dc:	mov	w0, w0
  4025e0:	udiv	x2, x1, x0
  4025e4:	mul	x0, x2, x0
  4025e8:	sub	x0, x1, x0
  4025ec:	str	w0, [sp, #44]
  4025f0:	ldr	x0, [sp, #24]
  4025f4:	ldr	x1, [x0]
  4025f8:	ldr	w0, [sp, #44]
  4025fc:	lsl	x0, x0, #4
  402600:	add	x0, x1, x0
  402604:	ldr	x0, [x0]
  402608:	cmp	x0, #0x0
  40260c:	b.eq	402680 <sqrt@plt+0x820>  // b.none
  402610:	ldr	x0, [sp, #24]
  402614:	ldr	x1, [x0]
  402618:	ldr	w0, [sp, #44]
  40261c:	lsl	x0, x0, #4
  402620:	add	x0, x1, x0
  402624:	ldr	x0, [x0]
  402628:	ldr	x1, [sp, #16]
  40262c:	bl	401d10 <strcmp@plt>
  402630:	cmp	w0, #0x0
  402634:	b.ne	402654 <sqrt@plt+0x7f4>  // b.any
  402638:	ldr	x0, [sp, #24]
  40263c:	ldr	x1, [x0]
  402640:	ldr	w0, [sp, #44]
  402644:	lsl	x0, x0, #4
  402648:	add	x0, x1, x0
  40264c:	ldr	x0, [x0, #8]
  402650:	b	402684 <sqrt@plt+0x824>
  402654:	ldr	w0, [sp, #44]
  402658:	cmp	w0, #0x0
  40265c:	b.ne	402670 <sqrt@plt+0x810>  // b.any
  402660:	ldr	x0, [sp, #24]
  402664:	ldr	w0, [x0, #8]
  402668:	sub	w0, w0, #0x1
  40266c:	b	402678 <sqrt@plt+0x818>
  402670:	ldr	w0, [sp, #44]
  402674:	sub	w0, w0, #0x1
  402678:	str	w0, [sp, #44]
  40267c:	b	4025f0 <sqrt@plt+0x790>
  402680:	mov	x0, #0x0                   	// #0
  402684:	ldp	x29, x30, [sp], #48
  402688:	ret
  40268c:	stp	x29, x30, [sp, #-48]!
  402690:	mov	x29, sp
  402694:	str	x0, [sp, #24]
  402698:	str	x1, [sp, #16]
  40269c:	ldr	x0, [sp, #16]
  4026a0:	ldr	x0, [x0]
  4026a4:	str	x0, [sp, #32]
  4026a8:	ldr	x0, [sp, #32]
  4026ac:	cmp	x0, #0x0
  4026b0:	cset	w0, ne  // ne = any
  4026b4:	and	w0, w0, #0xff
  4026b8:	mov	w3, w0
  4026bc:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  4026c0:	add	x2, x0, #0x28
  4026c4:	mov	w1, #0x2f                  	// #47
  4026c8:	mov	w0, w3
  4026cc:	bl	407ffc <sqrt@plt+0x619c>
  4026d0:	ldr	x0, [sp, #32]
  4026d4:	bl	4229fc <_ZdlPvm@@Base+0x30>
  4026d8:	mov	x1, x0
  4026dc:	ldr	x0, [sp, #24]
  4026e0:	ldr	w0, [x0, #8]
  4026e4:	mov	w0, w0
  4026e8:	udiv	x2, x1, x0
  4026ec:	mul	x0, x2, x0
  4026f0:	sub	x0, x1, x0
  4026f4:	str	w0, [sp, #44]
  4026f8:	ldr	x0, [sp, #24]
  4026fc:	ldr	x1, [x0]
  402700:	ldr	w0, [sp, #44]
  402704:	lsl	x0, x0, #4
  402708:	add	x0, x1, x0
  40270c:	ldr	x0, [x0]
  402710:	cmp	x0, #0x0
  402714:	b.eq	4027a8 <sqrt@plt+0x948>  // b.none
  402718:	ldr	x0, [sp, #24]
  40271c:	ldr	x1, [x0]
  402720:	ldr	w0, [sp, #44]
  402724:	lsl	x0, x0, #4
  402728:	add	x0, x1, x0
  40272c:	ldr	x0, [x0]
  402730:	ldr	x1, [sp, #32]
  402734:	bl	401d10 <strcmp@plt>
  402738:	cmp	w0, #0x0
  40273c:	b.ne	40277c <sqrt@plt+0x91c>  // b.any
  402740:	ldr	x0, [sp, #24]
  402744:	ldr	x1, [x0]
  402748:	ldr	w0, [sp, #44]
  40274c:	lsl	x0, x0, #4
  402750:	add	x0, x1, x0
  402754:	ldr	x1, [x0]
  402758:	ldr	x0, [sp, #16]
  40275c:	str	x1, [x0]
  402760:	ldr	x0, [sp, #24]
  402764:	ldr	x1, [x0]
  402768:	ldr	w0, [sp, #44]
  40276c:	lsl	x0, x0, #4
  402770:	add	x0, x1, x0
  402774:	ldr	x0, [x0, #8]
  402778:	b	4027ac <sqrt@plt+0x94c>
  40277c:	ldr	w0, [sp, #44]
  402780:	cmp	w0, #0x0
  402784:	b.ne	402798 <sqrt@plt+0x938>  // b.any
  402788:	ldr	x0, [sp, #24]
  40278c:	ldr	w0, [x0, #8]
  402790:	sub	w0, w0, #0x1
  402794:	b	4027a0 <sqrt@plt+0x940>
  402798:	ldr	w0, [sp, #44]
  40279c:	sub	w0, w0, #0x1
  4027a0:	str	w0, [sp, #44]
  4027a4:	b	4026f8 <sqrt@plt+0x898>
  4027a8:	mov	x0, #0x0                   	// #0
  4027ac:	ldp	x29, x30, [sp], #48
  4027b0:	ret
  4027b4:	sub	sp, sp, #0x10
  4027b8:	str	x0, [sp, #8]
  4027bc:	str	x1, [sp]
  4027c0:	ldr	x0, [sp, #8]
  4027c4:	ldr	x1, [sp]
  4027c8:	str	x1, [x0]
  4027cc:	ldr	x0, [sp, #8]
  4027d0:	str	wzr, [x0, #8]
  4027d4:	nop
  4027d8:	add	sp, sp, #0x10
  4027dc:	ret
  4027e0:	sub	sp, sp, #0x30
  4027e4:	str	x0, [sp, #24]
  4027e8:	str	x1, [sp, #16]
  4027ec:	str	x2, [sp, #8]
  4027f0:	ldr	x0, [sp, #24]
  4027f4:	ldr	x0, [x0]
  4027f8:	ldr	w0, [x0, #8]
  4027fc:	str	w0, [sp, #44]
  402800:	ldr	x0, [sp, #24]
  402804:	ldr	x0, [x0]
  402808:	ldr	x0, [x0]
  40280c:	str	x0, [sp, #32]
  402810:	ldr	x0, [sp, #24]
  402814:	ldr	w0, [x0, #8]
  402818:	ldr	w1, [sp, #44]
  40281c:	cmp	w1, w0
  402820:	b.ls	4028c4 <sqrt@plt+0xa64>  // b.plast
  402824:	ldr	x0, [sp, #24]
  402828:	ldr	w0, [x0, #8]
  40282c:	mov	w0, w0
  402830:	lsl	x0, x0, #4
  402834:	ldr	x1, [sp, #32]
  402838:	add	x0, x1, x0
  40283c:	ldr	x0, [x0]
  402840:	cmp	x0, #0x0
  402844:	b.eq	4028ac <sqrt@plt+0xa4c>  // b.none
  402848:	ldr	x0, [sp, #24]
  40284c:	ldr	w0, [x0, #8]
  402850:	mov	w0, w0
  402854:	lsl	x0, x0, #4
  402858:	ldr	x1, [sp, #32]
  40285c:	add	x0, x1, x0
  402860:	ldr	x1, [x0]
  402864:	ldr	x0, [sp, #16]
  402868:	str	x1, [x0]
  40286c:	ldr	x0, [sp, #24]
  402870:	ldr	w0, [x0, #8]
  402874:	mov	w0, w0
  402878:	lsl	x0, x0, #4
  40287c:	ldr	x1, [sp, #32]
  402880:	add	x0, x1, x0
  402884:	ldr	x1, [x0, #8]
  402888:	ldr	x0, [sp, #8]
  40288c:	str	x1, [x0]
  402890:	ldr	x0, [sp, #24]
  402894:	ldr	w0, [x0, #8]
  402898:	add	w1, w0, #0x1
  40289c:	ldr	x0, [sp, #24]
  4028a0:	str	w1, [x0, #8]
  4028a4:	mov	w0, #0x1                   	// #1
  4028a8:	b	4028c8 <sqrt@plt+0xa68>
  4028ac:	ldr	x0, [sp, #24]
  4028b0:	ldr	w0, [x0, #8]
  4028b4:	add	w1, w0, #0x1
  4028b8:	ldr	x0, [sp, #24]
  4028bc:	str	w1, [x0, #8]
  4028c0:	b	402810 <sqrt@plt+0x9b0>
  4028c4:	mov	w0, #0x0                   	// #0
  4028c8:	add	sp, sp, #0x30
  4028cc:	ret
  4028d0:	sub	sp, sp, #0x20
  4028d4:	str	x0, [sp, #24]
  4028d8:	str	w1, [sp, #20]
  4028dc:	str	x2, [sp, #8]
  4028e0:	ldr	x0, [sp, #24]
  4028e4:	cmp	x0, #0x0
  4028e8:	b.ne	4028f8 <sqrt@plt+0xa98>  // b.any
  4028ec:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4028f0:	add	x0, x0, #0x3b0
  4028f4:	str	x0, [sp, #24]
  4028f8:	nop
  4028fc:	add	sp, sp, #0x20
  402900:	ret
  402904:	mov	x12, #0x1720                	// #5920
  402908:	sub	sp, sp, x12
  40290c:	stp	x29, x30, [sp]
  402910:	mov	x29, sp
  402914:	stp	x19, x20, [sp, #16]
  402918:	stp	x21, x22, [sp, #32]
  40291c:	stp	x23, x24, [sp, #48]
  402920:	str	wzr, [sp, #5860]
  402924:	str	wzr, [sp, #5856]
  402928:	add	x0, sp, #0x1, lsl #12
  40292c:	add	x0, x0, #0x380
  402930:	str	x0, [sp, #5904]
  402934:	ldr	x0, [sp, #5904]
  402938:	str	x0, [sp, #5896]
  40293c:	add	x0, sp, #0xc0
  402940:	str	x0, [sp, #5888]
  402944:	ldr	x0, [sp, #5888]
  402948:	str	x0, [sp, #5880]
  40294c:	mov	x0, #0xc8                  	// #200
  402950:	str	x0, [sp, #5872]
  402954:	str	wzr, [sp, #5916]
  402958:	str	wzr, [sp, #5912]
  40295c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402960:	add	x0, x0, #0xc58
  402964:	str	wzr, [x0]
  402968:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40296c:	add	x0, x0, #0xc38
  402970:	mov	w1, #0xfffffffe            	// #-2
  402974:	str	w1, [x0]
  402978:	b	402988 <sqrt@plt+0xb28>
  40297c:	ldr	x0, [sp, #5896]
  402980:	add	x0, x0, #0x2
  402984:	str	x0, [sp, #5896]
  402988:	ldr	w0, [sp, #5916]
  40298c:	sxth	w1, w0
  402990:	ldr	x0, [sp, #5896]
  402994:	strh	w1, [x0]
  402998:	ldr	x0, [sp, #5872]
  40299c:	lsl	x0, x0, #1
  4029a0:	sub	x0, x0, #0x2
  4029a4:	ldr	x1, [sp, #5904]
  4029a8:	add	x0, x1, x0
  4029ac:	ldr	x1, [sp, #5896]
  4029b0:	cmp	x1, x0
  4029b4:	b.cc	402bb0 <sqrt@plt+0xd50>  // b.lo, b.ul, b.last
  4029b8:	ldr	x1, [sp, #5896]
  4029bc:	ldr	x0, [sp, #5904]
  4029c0:	sub	x0, x1, x0
  4029c4:	asr	x0, x0, #1
  4029c8:	add	x0, x0, #0x1
  4029cc:	str	x0, [sp, #5776]
  4029d0:	ldr	x1, [sp, #5872]
  4029d4:	mov	x0, #0x270f                	// #9999
  4029d8:	cmp	x1, x0
  4029dc:	b.hi	407010 <sqrt@plt+0x51b0>  // b.pmore
  4029e0:	ldr	x0, [sp, #5872]
  4029e4:	lsl	x0, x0, #1
  4029e8:	str	x0, [sp, #5872]
  4029ec:	ldr	x1, [sp, #5872]
  4029f0:	mov	x0, #0x2710                	// #10000
  4029f4:	cmp	x1, x0
  4029f8:	b.ls	402a04 <sqrt@plt+0xba4>  // b.plast
  4029fc:	mov	x0, #0x2710                	// #10000
  402a00:	str	x0, [sp, #5872]
  402a04:	ldr	x0, [sp, #5904]
  402a08:	str	x0, [sp, #5768]
  402a0c:	ldr	x1, [sp, #5872]
  402a10:	mov	x0, x1
  402a14:	lsl	x0, x0, #1
  402a18:	add	x0, x0, x1
  402a1c:	lsl	x0, x0, #2
  402a20:	add	x0, x0, x1
  402a24:	lsl	x0, x0, #1
  402a28:	add	x0, x0, #0x17
  402a2c:	bl	401d30 <malloc@plt>
  402a30:	str	x0, [sp, #5760]
  402a34:	ldr	x0, [sp, #5760]
  402a38:	cmp	x0, #0x0
  402a3c:	b.eq	407018 <sqrt@plt+0x51b8>  // b.none
  402a40:	ldr	x2, [sp, #5760]
  402a44:	ldr	x0, [sp, #5776]
  402a48:	lsl	x0, x0, #1
  402a4c:	ldr	x1, [sp, #5904]
  402a50:	mov	x3, x2
  402a54:	mov	x2, x0
  402a58:	mov	x0, x3
  402a5c:	bl	4019f0 <memcpy@plt>
  402a60:	ldr	x0, [sp, #5760]
  402a64:	str	x0, [sp, #5904]
  402a68:	ldr	x0, [sp, #5872]
  402a6c:	lsl	x0, x0, #1
  402a70:	add	x0, x0, #0x17
  402a74:	str	x0, [sp, #5752]
  402a78:	ldr	x1, [sp, #5752]
  402a7c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  402a80:	movk	x0, #0xaaab
  402a84:	umulh	x0, x1, x0
  402a88:	lsr	x1, x0, #4
  402a8c:	mov	x0, x1
  402a90:	lsl	x0, x0, #1
  402a94:	add	x0, x0, x1
  402a98:	lsl	x0, x0, #3
  402a9c:	mov	x1, x0
  402aa0:	ldr	x0, [sp, #5760]
  402aa4:	add	x0, x0, x1
  402aa8:	str	x0, [sp, #5760]
  402aac:	ldr	x2, [sp, #5760]
  402ab0:	ldr	x1, [sp, #5776]
  402ab4:	mov	x0, x1
  402ab8:	lsl	x0, x0, #1
  402abc:	add	x0, x0, x1
  402ac0:	lsl	x0, x0, #3
  402ac4:	mov	x1, x0
  402ac8:	ldr	x0, [sp, #5888]
  402acc:	mov	x3, x2
  402ad0:	mov	x2, x1
  402ad4:	mov	x1, x0
  402ad8:	mov	x0, x3
  402adc:	bl	4019f0 <memcpy@plt>
  402ae0:	ldr	x0, [sp, #5760]
  402ae4:	str	x0, [sp, #5888]
  402ae8:	ldr	x1, [sp, #5872]
  402aec:	mov	x0, x1
  402af0:	lsl	x0, x0, #1
  402af4:	add	x0, x0, x1
  402af8:	lsl	x0, x0, #3
  402afc:	add	x0, x0, #0x17
  402b00:	str	x0, [sp, #5744]
  402b04:	ldr	x1, [sp, #5744]
  402b08:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  402b0c:	movk	x0, #0xaaab
  402b10:	umulh	x0, x1, x0
  402b14:	lsr	x1, x0, #4
  402b18:	mov	x0, x1
  402b1c:	lsl	x0, x0, #1
  402b20:	add	x0, x0, x1
  402b24:	lsl	x0, x0, #3
  402b28:	mov	x1, x0
  402b2c:	ldr	x0, [sp, #5760]
  402b30:	add	x0, x0, x1
  402b34:	str	x0, [sp, #5760]
  402b38:	add	x0, sp, #0x1, lsl #12
  402b3c:	add	x0, x0, #0x380
  402b40:	ldr	x1, [sp, #5768]
  402b44:	cmp	x1, x0
  402b48:	b.eq	402b54 <sqrt@plt+0xcf4>  // b.none
  402b4c:	ldr	x0, [sp, #5768]
  402b50:	bl	401ad0 <free@plt>
  402b54:	ldr	x0, [sp, #5776]
  402b58:	lsl	x0, x0, #1
  402b5c:	sub	x0, x0, #0x2
  402b60:	ldr	x1, [sp, #5904]
  402b64:	add	x0, x1, x0
  402b68:	str	x0, [sp, #5896]
  402b6c:	ldr	x1, [sp, #5776]
  402b70:	mov	x0, x1
  402b74:	lsl	x0, x0, #1
  402b78:	add	x0, x0, x1
  402b7c:	lsl	x0, x0, #3
  402b80:	sub	x0, x0, #0x18
  402b84:	ldr	x1, [sp, #5888]
  402b88:	add	x0, x1, x0
  402b8c:	str	x0, [sp, #5880]
  402b90:	ldr	x0, [sp, #5872]
  402b94:	lsl	x0, x0, #1
  402b98:	sub	x0, x0, #0x2
  402b9c:	ldr	x1, [sp, #5904]
  402ba0:	add	x0, x1, x0
  402ba4:	ldr	x1, [sp, #5896]
  402ba8:	cmp	x1, x0
  402bac:	b.cs	406ff0 <sqrt@plt+0x5190>  // b.hs, b.nlast
  402bb0:	ldr	w0, [sp, #5916]
  402bb4:	cmp	w0, #0x6
  402bb8:	b.eq	406fe4 <sqrt@plt+0x5184>  // b.none
  402bbc:	nop
  402bc0:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  402bc4:	add	x0, x0, #0x1c8
  402bc8:	ldrsw	x1, [sp, #5916]
  402bcc:	ldrsh	w0, [x0, x1, lsl #1]
  402bd0:	str	w0, [sp, #5868]
  402bd4:	ldr	w0, [sp, #5868]
  402bd8:	cmn	w0, #0xf0
  402bdc:	b.eq	402d4c <sqrt@plt+0xeec>  // b.none
  402be0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402be4:	add	x0, x0, #0xc38
  402be8:	ldr	w0, [x0]
  402bec:	cmn	w0, #0x2
  402bf0:	b.ne	402c08 <sqrt@plt+0xda8>  // b.any
  402bf4:	bl	40d4d8 <sqrt@plt+0xb678>
  402bf8:	mov	w1, w0
  402bfc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402c00:	add	x0, x0, #0xc38
  402c04:	str	w1, [x0]
  402c08:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402c0c:	add	x0, x0, #0xc38
  402c10:	ldr	w0, [x0]
  402c14:	cmp	w0, #0x0
  402c18:	b.gt	402c34 <sqrt@plt+0xdd4>
  402c1c:	str	wzr, [sp, #5860]
  402c20:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402c24:	add	x0, x0, #0xc38
  402c28:	ldr	w1, [sp, #5860]
  402c2c:	str	w1, [x0]
  402c30:	b	402c70 <sqrt@plt+0xe10>
  402c34:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402c38:	add	x0, x0, #0xc38
  402c3c:	ldr	w0, [x0]
  402c40:	cmp	w0, #0x17b
  402c44:	b.hi	402c68 <sqrt@plt+0xe08>  // b.pmore
  402c48:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402c4c:	add	x0, x0, #0xc38
  402c50:	ldr	w2, [x0]
  402c54:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  402c58:	add	x1, x0, #0x48
  402c5c:	sxtw	x0, w2
  402c60:	ldrb	w0, [x1, x0]
  402c64:	b	402c6c <sqrt@plt+0xe0c>
  402c68:	mov	w0, #0x2                   	// #2
  402c6c:	str	w0, [sp, #5860]
  402c70:	ldr	w1, [sp, #5868]
  402c74:	ldr	w0, [sp, #5860]
  402c78:	add	w0, w1, w0
  402c7c:	str	w0, [sp, #5868]
  402c80:	ldr	w0, [sp, #5868]
  402c84:	cmp	w0, #0x0
  402c88:	b.lt	402d54 <sqrt@plt+0xef4>  // b.tstop
  402c8c:	ldr	w0, [sp, #5868]
  402c90:	cmp	w0, #0x986
  402c94:	b.gt	402d54 <sqrt@plt+0xef4>
  402c98:	adrp	x0, 425000 <_ZdlPvm@@Base+0x2634>
  402c9c:	add	x0, x0, #0xcc8
  402ca0:	ldrsw	x1, [sp, #5868]
  402ca4:	ldrsh	w0, [x0, x1, lsl #1]
  402ca8:	mov	w1, w0
  402cac:	ldr	w0, [sp, #5860]
  402cb0:	cmp	w0, w1
  402cb4:	b.ne	402d54 <sqrt@plt+0xef4>  // b.any
  402cb8:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  402cbc:	add	x0, x0, #0x9b8
  402cc0:	ldrsw	x1, [sp, #5868]
  402cc4:	ldrsh	w0, [x0, x1, lsl #1]
  402cc8:	str	w0, [sp, #5868]
  402ccc:	ldr	w0, [sp, #5868]
  402cd0:	cmp	w0, #0x0
  402cd4:	b.gt	402ce8 <sqrt@plt+0xe88>
  402cd8:	ldr	w0, [sp, #5868]
  402cdc:	neg	w0, w0
  402ce0:	str	w0, [sp, #5868]
  402ce4:	b	402d7c <sqrt@plt+0xf1c>
  402ce8:	ldr	w0, [sp, #5912]
  402cec:	cmp	w0, #0x0
  402cf0:	b.eq	402d00 <sqrt@plt+0xea0>  // b.none
  402cf4:	ldr	w0, [sp, #5912]
  402cf8:	sub	w0, w0, #0x1
  402cfc:	str	w0, [sp, #5912]
  402d00:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402d04:	add	x0, x0, #0xc38
  402d08:	mov	w1, #0xfffffffe            	// #-2
  402d0c:	str	w1, [x0]
  402d10:	ldr	w0, [sp, #5868]
  402d14:	str	w0, [sp, #5916]
  402d18:	ldr	x0, [sp, #5880]
  402d1c:	add	x0, x0, #0x18
  402d20:	str	x0, [sp, #5880]
  402d24:	ldr	x1, [sp, #5880]
  402d28:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402d2c:	add	x0, x0, #0xc40
  402d30:	mov	x2, x1
  402d34:	mov	x3, x0
  402d38:	ldp	x0, x1, [x3]
  402d3c:	stp	x0, x1, [x2]
  402d40:	ldr	x0, [x3, #16]
  402d44:	str	x0, [x2, #16]
  402d48:	b	40297c <sqrt@plt+0xb1c>
  402d4c:	nop
  402d50:	b	402d58 <sqrt@plt+0xef8>
  402d54:	nop
  402d58:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  402d5c:	add	x0, x0, #0x558
  402d60:	ldrsw	x1, [sp, #5916]
  402d64:	ldrh	w0, [x0, x1, lsl #1]
  402d68:	str	w0, [sp, #5868]
  402d6c:	ldr	w0, [sp, #5868]
  402d70:	cmp	w0, #0x0
  402d74:	b.eq	406dd0 <sqrt@plt+0x4f70>  // b.none
  402d78:	nop
  402d7c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  402d80:	add	x1, x0, #0x2a8
  402d84:	ldrsw	x0, [sp, #5868]
  402d88:	ldrb	w0, [x1, x0]
  402d8c:	str	w0, [sp, #5856]
  402d90:	mov	w1, #0x1                   	// #1
  402d94:	ldr	w0, [sp, #5856]
  402d98:	sub	w0, w1, w0
  402d9c:	sxtw	x1, w0
  402da0:	mov	x0, x1
  402da4:	lsl	x0, x0, #1
  402da8:	add	x0, x0, x1
  402dac:	lsl	x0, x0, #3
  402db0:	mov	x1, x0
  402db4:	ldr	x0, [sp, #5880]
  402db8:	add	x0, x0, x1
  402dbc:	add	x2, sp, #0xa8
  402dc0:	mov	x3, x0
  402dc4:	ldp	x0, x1, [x3]
  402dc8:	stp	x0, x1, [x2]
  402dcc:	ldr	x0, [x3, #16]
  402dd0:	str	x0, [x2, #16]
  402dd4:	ldr	w0, [sp, #5868]
  402dd8:	sub	w0, w0, #0x3
  402ddc:	cmp	w0, #0x101
  402de0:	b.hi	406bdc <sqrt@plt+0x4d7c>  // b.pmore
  402de4:	adrp	x1, 427000 <_ZdlPvm@@Base+0x4634>
  402de8:	add	x1, x1, #0x71c
  402dec:	ldr	w0, [x1, w0, uxtw #2]
  402df0:	adr	x1, 402dfc <sqrt@plt+0xf9c>
  402df4:	add	x0, x1, w0, sxtw #2
  402df8:	br	x0
  402dfc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402e00:	add	x0, x0, #0xc28
  402e04:	ldr	x0, [x0]
  402e08:	cmp	x0, #0x0
  402e0c:	b.eq	406be4 <sqrt@plt+0x4d84>  // b.none
  402e10:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402e14:	add	x0, x0, #0xc28
  402e18:	ldr	x0, [x0]
  402e1c:	bl	4175d8 <sqrt@plt+0x15778>
  402e20:	b	406be4 <sqrt@plt+0x4d84>
  402e24:	ldr	x0, [sp, #5880]
  402e28:	sub	x0, x0, #0x18
  402e2c:	add	x2, sp, #0xa8
  402e30:	mov	x3, x0
  402e34:	ldp	x0, x1, [x3]
  402e38:	stp	x0, x1, [x2]
  402e3c:	ldr	x0, [x3, #16]
  402e40:	str	x0, [x2, #16]
  402e44:	b	406cc8 <sqrt@plt+0x4e68>
  402e48:	ldr	x0, [sp, #5880]
  402e4c:	add	x2, sp, #0xa8
  402e50:	mov	x3, x0
  402e54:	ldp	x0, x1, [x3]
  402e58:	stp	x0, x1, [x2]
  402e5c:	ldr	x0, [x3, #16]
  402e60:	str	x0, [x2, #16]
  402e64:	b	406cc8 <sqrt@plt+0x4e68>
  402e68:	ldr	x0, [sp, #5880]
  402e6c:	sub	x0, x0, #0x30
  402e70:	add	x2, sp, #0xa8
  402e74:	mov	x3, x0
  402e78:	ldp	x0, x1, [x3]
  402e7c:	stp	x0, x1, [x2]
  402e80:	ldr	x0, [x3, #16]
  402e84:	str	x0, [x2, #16]
  402e88:	b	406cc8 <sqrt@plt+0x4e68>
  402e8c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  402e90:	add	x0, x0, #0xd8
  402e94:	ldr	x0, [x0]
  402e98:	cmp	x0, #0x0
  402e9c:	b.eq	402eb0 <sqrt@plt+0x1050>  // b.none
  402ea0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  402ea4:	add	x0, x0, #0xd8
  402ea8:	ldr	x0, [x0]
  402eac:	bl	401cb0 <_ZdaPv@plt>
  402eb0:	ldr	x0, [sp, #5880]
  402eb4:	ldr	x0, [x0]
  402eb8:	bl	401a50 <strlen@plt>
  402ebc:	add	x0, x0, #0x1
  402ec0:	bl	4019d0 <_Znam@plt>
  402ec4:	mov	x1, x0
  402ec8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  402ecc:	add	x0, x0, #0xd8
  402ed0:	str	x1, [x0]
  402ed4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  402ed8:	add	x0, x0, #0xd8
  402edc:	ldr	x2, [x0]
  402ee0:	ldr	x0, [sp, #5880]
  402ee4:	ldr	x0, [x0]
  402ee8:	mov	x1, x0
  402eec:	mov	x0, x2
  402ef0:	bl	401b60 <strcpy@plt>
  402ef4:	ldr	x0, [sp, #5880]
  402ef8:	ldr	x0, [x0]
  402efc:	cmp	x0, #0x0
  402f00:	b.eq	406bec <sqrt@plt+0x4d8c>  // b.none
  402f04:	ldr	x0, [sp, #5880]
  402f08:	ldr	x0, [x0]
  402f0c:	bl	401cb0 <_ZdaPv@plt>
  402f10:	b	406bec <sqrt@plt+0x4d8c>
  402f14:	ldr	x0, [sp, #5880]
  402f18:	sub	x0, x0, #0x30
  402f1c:	ldr	x1, [x0]
  402f20:	ldr	x0, [sp, #5880]
  402f24:	ldr	d0, [x0]
  402f28:	mov	x0, x1
  402f2c:	bl	407504 <sqrt@plt+0x56a4>
  402f30:	ldr	x0, [sp, #5880]
  402f34:	sub	x0, x0, #0x30
  402f38:	ldr	x0, [x0]
  402f3c:	bl	401ad0 <free@plt>
  402f40:	b	406cc8 <sqrt@plt+0x4e68>
  402f44:	ldr	x0, [sp, #5880]
  402f48:	sub	x0, x0, #0x48
  402f4c:	ldr	x0, [x0]
  402f50:	bl	4073d0 <sqrt@plt+0x5570>
  402f54:	str	x0, [sp, #5704]
  402f58:	ldr	x0, [sp, #5704]
  402f5c:	cmp	x0, #0x0
  402f60:	b.ne	402fa4 <sqrt@plt+0x1144>  // b.any
  402f64:	ldr	x0, [sp, #5880]
  402f68:	sub	x0, x0, #0x48
  402f6c:	ldr	x1, [x0]
  402f70:	add	x0, sp, #0x1, lsl #12
  402f74:	add	x0, x0, #0x510
  402f78:	bl	420230 <sqrt@plt+0x1e3d0>
  402f7c:	add	x1, sp, #0x1, lsl #12
  402f80:	add	x1, x1, #0x510
  402f84:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  402f88:	add	x3, x0, #0xcb0
  402f8c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  402f90:	add	x2, x0, #0xcb0
  402f94:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  402f98:	add	x0, x0, #0x3c0
  402f9c:	bl	40dd08 <sqrt@plt+0xbea8>
  402fa0:	b	407004 <sqrt@plt+0x51a4>
  402fa4:	ldr	x0, [sp, #5704]
  402fa8:	str	xzr, [x0]
  402fac:	ldr	x0, [sp, #5880]
  402fb0:	ldr	d0, [x0]
  402fb4:	ldr	x0, [sp, #5704]
  402fb8:	str	d0, [x0, #8]
  402fbc:	ldr	x0, [sp, #5704]
  402fc0:	str	xzr, [x0, #16]
  402fc4:	ldr	x0, [sp, #5880]
  402fc8:	sub	x0, x0, #0x48
  402fcc:	ldr	x0, [x0]
  402fd0:	bl	401ad0 <free@plt>
  402fd4:	b	406cc8 <sqrt@plt+0x4e68>
  402fd8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402fdc:	add	x0, x0, #0xbf8
  402fe0:	mov	w1, #0x1                   	// #1
  402fe4:	str	w1, [x0]
  402fe8:	b	406cc8 <sqrt@plt+0x4e68>
  402fec:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  402ff0:	add	x0, x0, #0xbf8
  402ff4:	mov	w1, #0x3                   	// #3
  402ff8:	str	w1, [x0]
  402ffc:	b	406cc8 <sqrt@plt+0x4e68>
  403000:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403004:	add	x0, x0, #0xbf8
  403008:	mov	w1, #0x2                   	// #2
  40300c:	str	w1, [x0]
  403010:	b	406cc8 <sqrt@plt+0x4e68>
  403014:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403018:	add	x0, x0, #0xbf8
  40301c:	str	wzr, [x0]
  403020:	b	406cc8 <sqrt@plt+0x4e68>
  403024:	ldr	x0, [sp, #5880]
  403028:	ldr	x3, [x0]
  40302c:	ldr	x0, [sp, #5880]
  403030:	ldr	x1, [x0, #8]
  403034:	ldr	x0, [sp, #5880]
  403038:	ldr	w0, [x0, #16]
  40303c:	mov	w2, w0
  403040:	mov	x0, x3
  403044:	bl	4115cc <sqrt@plt+0xf76c>
  403048:	mov	x1, x0
  40304c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403050:	add	x0, x0, #0xc28
  403054:	bl	4116ac <sqrt@plt+0xf84c>
  403058:	b	406cc8 <sqrt@plt+0x4e68>
  40305c:	ldr	x0, [sp, #5880]
  403060:	ldr	x3, [x0]
  403064:	ldr	x0, [sp, #5880]
  403068:	ldr	x1, [x0, #8]
  40306c:	ldr	x0, [sp, #5880]
  403070:	ldr	w0, [x0, #16]
  403074:	mov	w2, w0
  403078:	mov	x0, x3
  40307c:	bl	4115cc <sqrt@plt+0xf76c>
  403080:	mov	x1, x0
  403084:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403088:	add	x0, x0, #0xc28
  40308c:	bl	4116ac <sqrt@plt+0xf84c>
  403090:	b	406cc8 <sqrt@plt+0x4e68>
  403094:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403098:	add	x0, x0, #0xbe8
  40309c:	ldr	x3, [x0]
  4030a0:	ldr	x0, [sp, #5880]
  4030a4:	ldr	x0, [x0]
  4030a8:	mov	x2, x0
  4030ac:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4030b0:	add	x1, x0, #0x3e0
  4030b4:	mov	x0, x3
  4030b8:	bl	401a60 <fprintf@plt>
  4030bc:	ldr	x0, [sp, #5880]
  4030c0:	ldr	x0, [x0]
  4030c4:	cmp	x0, #0x0
  4030c8:	b.eq	4030d8 <sqrt@plt+0x1278>  // b.none
  4030cc:	ldr	x0, [sp, #5880]
  4030d0:	ldr	x0, [x0]
  4030d4:	bl	401cb0 <_ZdaPv@plt>
  4030d8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4030dc:	add	x0, x0, #0xbe8
  4030e0:	ldr	x0, [x0]
  4030e4:	bl	401c80 <fflush@plt>
  4030e8:	b	406cc8 <sqrt@plt+0x4e68>
  4030ec:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4030f0:	add	x0, x0, #0xb4
  4030f4:	mov	w1, #0x1                   	// #1
  4030f8:	str	w1, [x0]
  4030fc:	b	406cc8 <sqrt@plt+0x4e68>
  403100:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  403104:	add	x0, x0, #0xb4
  403108:	str	wzr, [x0]
  40310c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403110:	add	x0, x0, #0xaa8
  403114:	ldr	w0, [x0]
  403118:	cmp	w0, #0x0
  40311c:	b.eq	40315c <sqrt@plt+0x12fc>  // b.none
  403120:	ldr	x0, [sp, #5880]
  403124:	ldr	x1, [x0]
  403128:	add	x0, sp, #0x1, lsl #12
  40312c:	add	x0, x0, #0x520
  403130:	bl	420230 <sqrt@plt+0x1e3d0>
  403134:	add	x1, sp, #0x1, lsl #12
  403138:	add	x1, x1, #0x520
  40313c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  403140:	add	x3, x0, #0xcb0
  403144:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  403148:	add	x2, x0, #0xcb0
  40314c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403150:	add	x0, x0, #0x3e8
  403154:	bl	40dd08 <sqrt@plt+0xbea8>
  403158:	b	403168 <sqrt@plt+0x1308>
  40315c:	ldr	x0, [sp, #5880]
  403160:	ldr	x0, [x0]
  403164:	bl	401cd0 <system@plt>
  403168:	ldr	x0, [sp, #5880]
  40316c:	ldr	x0, [x0]
  403170:	cmp	x0, #0x0
  403174:	b.eq	406bf4 <sqrt@plt+0x4d94>  // b.none
  403178:	ldr	x0, [sp, #5880]
  40317c:	ldr	x0, [x0]
  403180:	bl	401cb0 <_ZdaPv@plt>
  403184:	b	406bf4 <sqrt@plt+0x4d94>
  403188:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40318c:	add	x0, x0, #0xc38
  403190:	ldr	w0, [x0]
  403194:	cmp	w0, #0x0
  403198:	b.ge	4031a0 <sqrt@plt+0x1340>  // b.tcont
  40319c:	bl	40d484 <sqrt@plt+0xb624>
  4031a0:	ldr	x0, [sp, #5880]
  4031a4:	ldr	x0, [x0]
  4031a8:	bl	40c454 <sqrt@plt+0xa5f4>
  4031ac:	b	406cc8 <sqrt@plt+0x4e68>
  4031b0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4031b4:	add	x0, x0, #0xb4
  4031b8:	mov	w1, #0x2                   	// #2
  4031bc:	str	w1, [x0]
  4031c0:	b	406cc8 <sqrt@plt+0x4e68>
  4031c4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4031c8:	add	x0, x0, #0xb4
  4031cc:	str	wzr, [x0]
  4031d0:	b	406cc8 <sqrt@plt+0x4e68>
  4031d4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4031d8:	add	x0, x0, #0xc38
  4031dc:	ldr	w0, [x0]
  4031e0:	cmp	w0, #0x0
  4031e4:	b.ge	4031ec <sqrt@plt+0x138c>  // b.tcont
  4031e8:	bl	40d484 <sqrt@plt+0xb624>
  4031ec:	ldr	x0, [sp, #5880]
  4031f0:	sub	x0, x0, #0x78
  4031f4:	ldr	x3, [x0]
  4031f8:	ldr	x0, [sp, #5880]
  4031fc:	sub	x0, x0, #0x30
  403200:	ldr	x1, [x0]
  403204:	ldr	x0, [sp, #5880]
  403208:	ldr	x0, [x0]
  40320c:	mov	x2, x0
  403210:	mov	x0, x3
  403214:	bl	40d0c8 <sqrt@plt+0xb268>
  403218:	ldr	x0, [sp, #5880]
  40321c:	sub	x0, x0, #0x30
  403220:	ldr	x0, [x0]
  403224:	cmp	x0, #0x0
  403228:	b.eq	40323c <sqrt@plt+0x13dc>  // b.none
  40322c:	ldr	x0, [sp, #5880]
  403230:	sub	x0, x0, #0x30
  403234:	ldr	x0, [x0]
  403238:	bl	401cb0 <_ZdaPv@plt>
  40323c:	ldr	x0, [sp, #5880]
  403240:	ldr	x0, [x0]
  403244:	cmp	x0, #0x0
  403248:	b.eq	406bfc <sqrt@plt+0x4d9c>  // b.none
  40324c:	ldr	x0, [sp, #5880]
  403250:	ldr	x0, [x0]
  403254:	bl	401cb0 <_ZdaPv@plt>
  403258:	b	406bfc <sqrt@plt+0x4d9c>
  40325c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  403260:	add	x0, x0, #0xb4
  403264:	mov	w1, #0x2                   	// #2
  403268:	str	w1, [x0]
  40326c:	b	406cc8 <sqrt@plt+0x4e68>
  403270:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  403274:	add	x0, x0, #0xb4
  403278:	str	wzr, [x0]
  40327c:	b	406cc8 <sqrt@plt+0x4e68>
  403280:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403284:	add	x0, x0, #0xc38
  403288:	ldr	w0, [x0]
  40328c:	cmp	w0, #0x0
  403290:	b.ge	403298 <sqrt@plt+0x1438>  // b.tcont
  403294:	bl	40d484 <sqrt@plt+0xb624>
  403298:	ldr	x0, [sp, #5880]
  40329c:	sub	x0, x0, #0x30
  4032a0:	ldr	x2, [x0]
  4032a4:	ldr	x0, [sp, #5880]
  4032a8:	ldr	x0, [x0]
  4032ac:	mov	x1, x0
  4032b0:	mov	x0, x2
  4032b4:	bl	40d1bc <sqrt@plt+0xb35c>
  4032b8:	ldr	x0, [sp, #5880]
  4032bc:	sub	x0, x0, #0x30
  4032c0:	ldr	x0, [x0]
  4032c4:	cmp	x0, #0x0
  4032c8:	b.eq	4032dc <sqrt@plt+0x147c>  // b.none
  4032cc:	ldr	x0, [sp, #5880]
  4032d0:	sub	x0, x0, #0x30
  4032d4:	ldr	x0, [x0]
  4032d8:	bl	401cb0 <_ZdaPv@plt>
  4032dc:	ldr	x0, [sp, #5880]
  4032e0:	ldr	x0, [x0]
  4032e4:	cmp	x0, #0x0
  4032e8:	b.eq	406c04 <sqrt@plt+0x4da4>  // b.none
  4032ec:	ldr	x0, [sp, #5880]
  4032f0:	ldr	x0, [x0]
  4032f4:	bl	401cb0 <_ZdaPv@plt>
  4032f8:	b	406c04 <sqrt@plt+0x4da4>
  4032fc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  403300:	add	x0, x0, #0xb4
  403304:	mov	w1, #0x1                   	// #1
  403308:	str	w1, [x0]
  40330c:	b	406cc8 <sqrt@plt+0x4e68>
  403310:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  403314:	add	x0, x0, #0xb4
  403318:	str	wzr, [x0]
  40331c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403320:	add	x0, x0, #0xc38
  403324:	ldr	w0, [x0]
  403328:	cmp	w0, #0x0
  40332c:	b.ge	403334 <sqrt@plt+0x14d4>  // b.tcont
  403330:	bl	40d484 <sqrt@plt+0xb624>
  403334:	ldr	x0, [sp, #5880]
  403338:	sub	x0, x0, #0xc0
  40333c:	ldr	x3, [x0]
  403340:	ldr	x0, [sp, #5880]
  403344:	sub	x0, x0, #0x90
  403348:	ldr	d0, [x0]
  40334c:	ldr	x0, [sp, #5880]
  403350:	sub	x0, x0, #0x60
  403354:	ldr	d1, [x0]
  403358:	ldr	x0, [sp, #5880]
  40335c:	sub	x0, x0, #0x48
  403360:	ldr	w1, [x0, #8]
  403364:	ldr	x0, [sp, #5880]
  403368:	sub	x0, x0, #0x48
  40336c:	ldr	d2, [x0]
  403370:	ldr	x0, [sp, #5880]
  403374:	ldr	x0, [x0]
  403378:	mov	x2, x0
  40337c:	mov	x0, x3
  403380:	bl	40c38c <sqrt@plt+0xa52c>
  403384:	b	406cc8 <sqrt@plt+0x4e68>
  403388:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40338c:	add	x0, x0, #0xc38
  403390:	ldr	w0, [x0]
  403394:	cmp	w0, #0x0
  403398:	b.ge	4033a0 <sqrt@plt+0x1540>  // b.tcont
  40339c:	bl	40d484 <sqrt@plt+0xb624>
  4033a0:	ldr	x0, [sp, #5880]
  4033a4:	ldr	d0, [x0]
  4033a8:	fcmp	d0, #0.0
  4033ac:	b.eq	4033bc <sqrt@plt+0x155c>  // b.none
  4033b0:	ldr	x0, [sp, #5880]
  4033b4:	ldr	x0, [x0, #8]
  4033b8:	bl	40d21c <sqrt@plt+0xb3bc>
  4033bc:	ldr	x0, [sp, #5880]
  4033c0:	ldr	x0, [x0, #8]
  4033c4:	cmp	x0, #0x0
  4033c8:	b.eq	406c0c <sqrt@plt+0x4dac>  // b.none
  4033cc:	ldr	x0, [sp, #5880]
  4033d0:	ldr	x0, [x0, #8]
  4033d4:	bl	401cb0 <_ZdaPv@plt>
  4033d8:	b	406c0c <sqrt@plt+0x4dac>
  4033dc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4033e0:	add	x0, x0, #0xb4
  4033e4:	mov	w1, #0x1                   	// #1
  4033e8:	str	w1, [x0]
  4033ec:	b	406cc8 <sqrt@plt+0x4e68>
  4033f0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4033f4:	add	x0, x0, #0xb4
  4033f8:	str	wzr, [x0]
  4033fc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403400:	add	x0, x0, #0xc38
  403404:	ldr	w0, [x0]
  403408:	cmp	w0, #0x0
  40340c:	b.ge	403414 <sqrt@plt+0x15b4>  // b.tcont
  403410:	bl	40d484 <sqrt@plt+0xb624>
  403414:	ldr	x0, [sp, #5880]
  403418:	sub	x0, x0, #0x48
  40341c:	ldr	d0, [x0]
  403420:	fcmp	d0, #0.0
  403424:	b.eq	40343c <sqrt@plt+0x15dc>  // b.none
  403428:	ldr	x0, [sp, #5880]
  40342c:	sub	x0, x0, #0x48
  403430:	ldr	x0, [x0, #8]
  403434:	bl	40d21c <sqrt@plt+0xb3bc>
  403438:	b	403448 <sqrt@plt+0x15e8>
  40343c:	ldr	x0, [sp, #5880]
  403440:	ldr	x0, [x0]
  403444:	bl	40d21c <sqrt@plt+0xb3bc>
  403448:	ldr	x0, [sp, #5880]
  40344c:	sub	x0, x0, #0x48
  403450:	ldr	x0, [x0, #8]
  403454:	bl	401ad0 <free@plt>
  403458:	ldr	x0, [sp, #5880]
  40345c:	ldr	x0, [x0]
  403460:	bl	401ad0 <free@plt>
  403464:	b	406cc8 <sqrt@plt+0x4e68>
  403468:	fmov	d0, #1.000000000000000000e+00
  40346c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403470:	add	x0, x0, #0x408
  403474:	bl	407504 <sqrt@plt+0x56a4>
  403478:	b	406cc8 <sqrt@plt+0x4e68>
  40347c:	ldr	x0, [sp, #5880]
  403480:	ldr	x0, [x0]
  403484:	bl	407658 <sqrt@plt+0x57f8>
  403488:	ldr	x0, [sp, #5880]
  40348c:	ldr	x0, [x0]
  403490:	cmp	x0, #0x0
  403494:	b.eq	406c14 <sqrt@plt+0x4db4>  // b.none
  403498:	ldr	x0, [sp, #5880]
  40349c:	ldr	x0, [x0]
  4034a0:	bl	401cb0 <_ZdaPv@plt>
  4034a4:	b	406c14 <sqrt@plt+0x4db4>
  4034a8:	ldr	x0, [sp, #5880]
  4034ac:	ldr	x0, [x0]
  4034b0:	bl	407658 <sqrt@plt+0x57f8>
  4034b4:	ldr	x0, [sp, #5880]
  4034b8:	ldr	x0, [x0]
  4034bc:	cmp	x0, #0x0
  4034c0:	b.eq	406c1c <sqrt@plt+0x4dbc>  // b.none
  4034c4:	ldr	x0, [sp, #5880]
  4034c8:	ldr	x0, [x0]
  4034cc:	bl	401cb0 <_ZdaPv@plt>
  4034d0:	b	406c1c <sqrt@plt+0x4dbc>
  4034d4:	ldr	x0, [sp, #5880]
  4034d8:	ldr	x0, [x0]
  4034dc:	bl	407658 <sqrt@plt+0x57f8>
  4034e0:	ldr	x0, [sp, #5880]
  4034e4:	ldr	x0, [x0]
  4034e8:	cmp	x0, #0x0
  4034ec:	b.eq	406c24 <sqrt@plt+0x4dc4>  // b.none
  4034f0:	ldr	x0, [sp, #5880]
  4034f4:	ldr	x0, [x0]
  4034f8:	bl	401cb0 <_ZdaPv@plt>
  4034fc:	b	406c24 <sqrt@plt+0x4dc4>
  403500:	ldr	x0, [sp, #5880]
  403504:	add	x2, sp, #0xa8
  403508:	mov	x3, x0
  40350c:	ldp	x0, x1, [x3]
  403510:	stp	x0, x1, [x2]
  403514:	ldr	x0, [x3, #16]
  403518:	str	x0, [x2, #16]
  40351c:	b	406cc8 <sqrt@plt+0x4e68>
  403520:	ldr	x0, [sp, #5880]
  403524:	sub	x0, x0, #0x18
  403528:	ldr	x0, [x0]
  40352c:	bl	401a50 <strlen@plt>
  403530:	mov	x19, x0
  403534:	ldr	x0, [sp, #5880]
  403538:	ldr	x0, [x0]
  40353c:	bl	401a50 <strlen@plt>
  403540:	add	x0, x19, x0
  403544:	add	x0, x0, #0x1
  403548:	bl	4019d0 <_Znam@plt>
  40354c:	str	x0, [sp, #168]
  403550:	ldr	x2, [sp, #168]
  403554:	ldr	x0, [sp, #5880]
  403558:	sub	x0, x0, #0x18
  40355c:	ldr	x0, [x0]
  403560:	mov	x1, x0
  403564:	mov	x0, x2
  403568:	bl	401b60 <strcpy@plt>
  40356c:	ldr	x2, [sp, #168]
  403570:	ldr	x0, [sp, #5880]
  403574:	ldr	x0, [x0]
  403578:	mov	x1, x0
  40357c:	mov	x0, x2
  403580:	bl	401e40 <strcat@plt>
  403584:	ldr	x0, [sp, #5880]
  403588:	sub	x0, x0, #0x18
  40358c:	ldr	x0, [x0]
  403590:	cmp	x0, #0x0
  403594:	b.eq	4035a8 <sqrt@plt+0x1748>  // b.none
  403598:	ldr	x0, [sp, #5880]
  40359c:	sub	x0, x0, #0x18
  4035a0:	ldr	x0, [x0]
  4035a4:	bl	401cb0 <_ZdaPv@plt>
  4035a8:	ldr	x0, [sp, #5880]
  4035ac:	ldr	x0, [x0]
  4035b0:	cmp	x0, #0x0
  4035b4:	b.eq	4035c4 <sqrt@plt+0x1764>  // b.none
  4035b8:	ldr	x0, [sp, #5880]
  4035bc:	ldr	x0, [x0]
  4035c0:	bl	401cb0 <_ZdaPv@plt>
  4035c4:	ldr	x0, [sp, #5880]
  4035c8:	sub	x0, x0, #0x18
  4035cc:	ldr	x0, [x0, #8]
  4035d0:	cmp	x0, #0x0
  4035d4:	b.eq	4035fc <sqrt@plt+0x179c>  // b.none
  4035d8:	ldr	x0, [sp, #5880]
  4035dc:	sub	x0, x0, #0x18
  4035e0:	ldr	x0, [x0, #8]
  4035e4:	str	x0, [sp, #176]
  4035e8:	ldr	x0, [sp, #5880]
  4035ec:	sub	x0, x0, #0x18
  4035f0:	ldr	w0, [x0, #16]
  4035f4:	str	w0, [sp, #184]
  4035f8:	b	406c2c <sqrt@plt+0x4dcc>
  4035fc:	ldr	x0, [sp, #5880]
  403600:	ldr	x0, [x0, #8]
  403604:	cmp	x0, #0x0
  403608:	b.eq	406c2c <sqrt@plt+0x4dcc>  // b.none
  40360c:	ldr	x0, [sp, #5880]
  403610:	ldr	x0, [x0, #8]
  403614:	str	x0, [sp, #176]
  403618:	ldr	x0, [sp, #5880]
  40361c:	ldr	w0, [x0, #16]
  403620:	str	w0, [sp, #184]
  403624:	b	406c2c <sqrt@plt+0x4dcc>
  403628:	mov	x0, #0xf                   	// #15
  40362c:	bl	4019d0 <_Znam@plt>
  403630:	str	x0, [sp, #168]
  403634:	ldr	x2, [sp, #168]
  403638:	ldr	x0, [sp, #5880]
  40363c:	ldr	d0, [x0]
  403640:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403644:	add	x1, x0, #0x410
  403648:	mov	x0, x2
  40364c:	bl	401b70 <sprintf@plt>
  403650:	str	xzr, [sp, #176]
  403654:	str	wzr, [sp, #184]
  403658:	b	406cc8 <sqrt@plt+0x4e68>
  40365c:	ldr	x0, [sp, #5880]
  403660:	add	x2, sp, #0xa8
  403664:	mov	x3, x0
  403668:	ldp	x0, x1, [x3]
  40366c:	stp	x0, x1, [x2]
  403670:	ldr	x0, [x3, #16]
  403674:	str	x0, [x2, #16]
  403678:	b	406cc8 <sqrt@plt+0x4e68>
  40367c:	mov	x0, #0x1f                  	// #31
  403680:	bl	4019d0 <_Znam@plt>
  403684:	str	x0, [sp, #168]
  403688:	ldr	x2, [sp, #168]
  40368c:	ldr	x0, [sp, #5880]
  403690:	ldr	d0, [x0]
  403694:	ldr	x0, [sp, #5880]
  403698:	ldr	d1, [x0, #8]
  40369c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4036a0:	add	x1, x0, #0x418
  4036a4:	mov	x0, x2
  4036a8:	bl	401b70 <sprintf@plt>
  4036ac:	str	xzr, [sp, #176]
  4036b0:	str	wzr, [sp, #184]
  4036b4:	b	406cc8 <sqrt@plt+0x4e68>
  4036b8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4036bc:	add	x0, x0, #0xb4
  4036c0:	mov	w1, #0x1                   	// #1
  4036c4:	str	w1, [x0]
  4036c8:	b	406cc8 <sqrt@plt+0x4e68>
  4036cc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4036d0:	add	x0, x0, #0xb4
  4036d4:	str	wzr, [x0]
  4036d8:	ldr	x0, [sp, #5880]
  4036dc:	sub	x0, x0, #0x48
  4036e0:	ldr	d0, [x0]
  4036e4:	str	d0, [sp, #168]
  4036e8:	ldr	x0, [sp, #5880]
  4036ec:	ldr	x0, [x0]
  4036f0:	str	x0, [sp, #176]
  4036f4:	b	406cc8 <sqrt@plt+0x4e68>
  4036f8:	str	xzr, [sp, #168]
  4036fc:	b	406cc8 <sqrt@plt+0x4e68>
  403700:	ldr	x0, [sp, #5880]
  403704:	ldr	x0, [x0]
  403708:	str	x0, [sp, #168]
  40370c:	b	406cc8 <sqrt@plt+0x4e68>
  403710:	ldr	x0, [sp, #5880]
  403714:	ldr	d0, [x0]
  403718:	str	d0, [sp, #168]
  40371c:	b	406cc8 <sqrt@plt+0x4e68>
  403720:	ldr	x0, [sp, #5880]
  403724:	ldr	d0, [x0]
  403728:	str	d0, [sp, #168]
  40372c:	b	406cc8 <sqrt@plt+0x4e68>
  403730:	ldr	x0, [sp, #5880]
  403734:	sub	x0, x0, #0x30
  403738:	ldr	x2, [x0]
  40373c:	ldr	x0, [sp, #5880]
  403740:	ldr	x0, [x0]
  403744:	mov	x1, x0
  403748:	mov	x0, x2
  40374c:	bl	401d10 <strcmp@plt>
  403750:	cmp	w0, #0x0
  403754:	b.ne	403760 <sqrt@plt+0x1900>  // b.any
  403758:	fmov	d0, #1.000000000000000000e+00
  40375c:	b	403764 <sqrt@plt+0x1904>
  403760:	movi	d0, #0x0
  403764:	str	d0, [sp, #168]
  403768:	ldr	x0, [sp, #5880]
  40376c:	sub	x0, x0, #0x30
  403770:	ldr	x0, [x0]
  403774:	cmp	x0, #0x0
  403778:	b.eq	40378c <sqrt@plt+0x192c>  // b.none
  40377c:	ldr	x0, [sp, #5880]
  403780:	sub	x0, x0, #0x30
  403784:	ldr	x0, [x0]
  403788:	bl	401cb0 <_ZdaPv@plt>
  40378c:	ldr	x0, [sp, #5880]
  403790:	ldr	x0, [x0]
  403794:	cmp	x0, #0x0
  403798:	b.eq	406c34 <sqrt@plt+0x4dd4>  // b.none
  40379c:	ldr	x0, [sp, #5880]
  4037a0:	ldr	x0, [x0]
  4037a4:	bl	401cb0 <_ZdaPv@plt>
  4037a8:	b	406c34 <sqrt@plt+0x4dd4>
  4037ac:	ldr	x0, [sp, #5880]
  4037b0:	sub	x0, x0, #0x30
  4037b4:	ldr	x2, [x0]
  4037b8:	ldr	x0, [sp, #5880]
  4037bc:	ldr	x0, [x0]
  4037c0:	mov	x1, x0
  4037c4:	mov	x0, x2
  4037c8:	bl	401d10 <strcmp@plt>
  4037cc:	cmp	w0, #0x0
  4037d0:	b.eq	4037dc <sqrt@plt+0x197c>  // b.none
  4037d4:	fmov	d0, #1.000000000000000000e+00
  4037d8:	b	4037e0 <sqrt@plt+0x1980>
  4037dc:	movi	d0, #0x0
  4037e0:	str	d0, [sp, #168]
  4037e4:	ldr	x0, [sp, #5880]
  4037e8:	sub	x0, x0, #0x30
  4037ec:	ldr	x0, [x0]
  4037f0:	cmp	x0, #0x0
  4037f4:	b.eq	403808 <sqrt@plt+0x19a8>  // b.none
  4037f8:	ldr	x0, [sp, #5880]
  4037fc:	sub	x0, x0, #0x30
  403800:	ldr	x0, [x0]
  403804:	bl	401cb0 <_ZdaPv@plt>
  403808:	ldr	x0, [sp, #5880]
  40380c:	ldr	x0, [x0]
  403810:	cmp	x0, #0x0
  403814:	b.eq	406c3c <sqrt@plt+0x4ddc>  // b.none
  403818:	ldr	x0, [sp, #5880]
  40381c:	ldr	x0, [x0]
  403820:	bl	401cb0 <_ZdaPv@plt>
  403824:	b	406c3c <sqrt@plt+0x4ddc>
  403828:	ldr	x0, [sp, #5880]
  40382c:	sub	x0, x0, #0x30
  403830:	ldr	d0, [x0]
  403834:	fcmp	d0, #0.0
  403838:	b.eq	403854 <sqrt@plt+0x19f4>  // b.none
  40383c:	ldr	x0, [sp, #5880]
  403840:	ldr	d0, [x0]
  403844:	fcmp	d0, #0.0
  403848:	b.eq	403854 <sqrt@plt+0x19f4>  // b.none
  40384c:	mov	w0, #0x1                   	// #1
  403850:	b	403858 <sqrt@plt+0x19f8>
  403854:	mov	w0, #0x0                   	// #0
  403858:	ucvtf	d0, w0
  40385c:	str	d0, [sp, #168]
  403860:	b	406cc8 <sqrt@plt+0x4e68>
  403864:	ldr	x0, [sp, #5880]
  403868:	sub	x0, x0, #0x30
  40386c:	ldr	d0, [x0]
  403870:	fcmp	d0, #0.0
  403874:	b.eq	403890 <sqrt@plt+0x1a30>  // b.none
  403878:	ldr	x0, [sp, #5880]
  40387c:	ldr	d0, [x0]
  403880:	fcmp	d0, #0.0
  403884:	b.eq	403890 <sqrt@plt+0x1a30>  // b.none
  403888:	mov	w0, #0x1                   	// #1
  40388c:	b	403894 <sqrt@plt+0x1a34>
  403890:	mov	w0, #0x0                   	// #0
  403894:	ucvtf	d0, w0
  403898:	str	d0, [sp, #168]
  40389c:	b	406cc8 <sqrt@plt+0x4e68>
  4038a0:	ldr	x0, [sp, #5880]
  4038a4:	sub	x0, x0, #0x30
  4038a8:	ldr	d0, [x0]
  4038ac:	fcmp	d0, #0.0
  4038b0:	b.eq	4038cc <sqrt@plt+0x1a6c>  // b.none
  4038b4:	ldr	x0, [sp, #5880]
  4038b8:	ldr	d0, [x0]
  4038bc:	fcmp	d0, #0.0
  4038c0:	b.eq	4038cc <sqrt@plt+0x1a6c>  // b.none
  4038c4:	mov	w0, #0x1                   	// #1
  4038c8:	b	4038d0 <sqrt@plt+0x1a70>
  4038cc:	mov	w0, #0x0                   	// #0
  4038d0:	ucvtf	d0, w0
  4038d4:	str	d0, [sp, #168]
  4038d8:	b	406cc8 <sqrt@plt+0x4e68>
  4038dc:	ldr	x0, [sp, #5880]
  4038e0:	sub	x0, x0, #0x30
  4038e4:	ldr	d0, [x0]
  4038e8:	fcmp	d0, #0.0
  4038ec:	b.ne	403900 <sqrt@plt+0x1aa0>  // b.any
  4038f0:	ldr	x0, [sp, #5880]
  4038f4:	ldr	d0, [x0]
  4038f8:	fcmp	d0, #0.0
  4038fc:	b.eq	403908 <sqrt@plt+0x1aa8>  // b.none
  403900:	mov	w0, #0x1                   	// #1
  403904:	b	40390c <sqrt@plt+0x1aac>
  403908:	mov	w0, #0x0                   	// #0
  40390c:	ucvtf	d0, w0
  403910:	str	d0, [sp, #168]
  403914:	b	406cc8 <sqrt@plt+0x4e68>
  403918:	ldr	x0, [sp, #5880]
  40391c:	sub	x0, x0, #0x30
  403920:	ldr	d0, [x0]
  403924:	fcmp	d0, #0.0
  403928:	b.ne	40393c <sqrt@plt+0x1adc>  // b.any
  40392c:	ldr	x0, [sp, #5880]
  403930:	ldr	d0, [x0]
  403934:	fcmp	d0, #0.0
  403938:	b.eq	403944 <sqrt@plt+0x1ae4>  // b.none
  40393c:	mov	w0, #0x1                   	// #1
  403940:	b	403948 <sqrt@plt+0x1ae8>
  403944:	mov	w0, #0x0                   	// #0
  403948:	ucvtf	d0, w0
  40394c:	str	d0, [sp, #168]
  403950:	b	406cc8 <sqrt@plt+0x4e68>
  403954:	ldr	x0, [sp, #5880]
  403958:	sub	x0, x0, #0x30
  40395c:	ldr	d0, [x0]
  403960:	fcmp	d0, #0.0
  403964:	b.ne	403978 <sqrt@plt+0x1b18>  // b.any
  403968:	ldr	x0, [sp, #5880]
  40396c:	ldr	d0, [x0]
  403970:	fcmp	d0, #0.0
  403974:	b.eq	403980 <sqrt@plt+0x1b20>  // b.none
  403978:	mov	w0, #0x1                   	// #1
  40397c:	b	403984 <sqrt@plt+0x1b24>
  403980:	mov	w0, #0x0                   	// #0
  403984:	ucvtf	d0, w0
  403988:	str	d0, [sp, #168]
  40398c:	b	406cc8 <sqrt@plt+0x4e68>
  403990:	ldr	x0, [sp, #5880]
  403994:	ldr	d0, [x0]
  403998:	fcmp	d0, #0.0
  40399c:	b.ne	4039a8 <sqrt@plt+0x1b48>  // b.any
  4039a0:	fmov	d0, #1.000000000000000000e+00
  4039a4:	b	4039ac <sqrt@plt+0x1b4c>
  4039a8:	movi	d0, #0x0
  4039ac:	str	d0, [sp, #168]
  4039b0:	b	406cc8 <sqrt@plt+0x4e68>
  4039b4:	fmov	d0, #1.000000000000000000e+00
  4039b8:	str	d0, [sp, #168]
  4039bc:	str	wzr, [sp, #176]
  4039c0:	b	406cc8 <sqrt@plt+0x4e68>
  4039c4:	ldr	x0, [sp, #5880]
  4039c8:	ldr	d0, [x0]
  4039cc:	str	d0, [sp, #168]
  4039d0:	str	wzr, [sp, #176]
  4039d4:	b	406cc8 <sqrt@plt+0x4e68>
  4039d8:	ldr	x0, [sp, #5880]
  4039dc:	ldr	d0, [x0]
  4039e0:	str	d0, [sp, #168]
  4039e4:	mov	w0, #0x1                   	// #1
  4039e8:	str	w0, [sp, #176]
  4039ec:	b	406cc8 <sqrt@plt+0x4e68>
  4039f0:	ldr	x0, [sp, #5880]
  4039f4:	ldr	x3, [x0]
  4039f8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4039fc:	add	x2, x0, #0xbf8
  403a00:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403a04:	add	x1, x0, #0xc00
  403a08:	mov	x0, x3
  403a0c:	bl	416c00 <sqrt@plt+0x14da0>
  403a10:	str	x0, [sp, #168]
  403a14:	ldr	x0, [sp, #168]
  403a18:	cmp	x0, #0x0
  403a1c:	b.eq	406ff8 <sqrt@plt+0x5198>  // b.none
  403a20:	ldr	x0, [sp, #5880]
  403a24:	ldr	x19, [x0]
  403a28:	cmp	x19, #0x0
  403a2c:	b.eq	403a44 <sqrt@plt+0x1be4>  // b.none
  403a30:	mov	x0, x19
  403a34:	bl	411310 <sqrt@plt+0xf4b0>
  403a38:	mov	x1, #0x110                 	// #272
  403a3c:	mov	x0, x19
  403a40:	bl	4229cc <_ZdlPvm@@Base>
  403a44:	ldr	x0, [sp, #168]
  403a48:	cmp	x0, #0x0
  403a4c:	b.eq	403a68 <sqrt@plt+0x1c08>  // b.none
  403a50:	ldr	x0, [sp, #168]
  403a54:	mov	x1, x0
  403a58:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403a5c:	add	x0, x0, #0xc28
  403a60:	bl	4116ac <sqrt@plt+0xf84c>
  403a64:	b	406cc8 <sqrt@plt+0x4e68>
  403a68:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403a6c:	add	x0, x0, #0xc00
  403a70:	ldr	d0, [x0]
  403a74:	str	d0, [sp, #176]
  403a78:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403a7c:	add	x0, x0, #0xc00
  403a80:	ldr	d0, [x0, #8]
  403a84:	str	d0, [sp, #184]
  403a88:	b	406cc8 <sqrt@plt+0x4e68>
  403a8c:	ldr	x0, [sp, #5880]
  403a90:	add	x2, sp, #0xa8
  403a94:	mov	x3, x0
  403a98:	ldp	x0, x1, [x3]
  403a9c:	stp	x0, x1, [x2]
  403aa0:	ldr	x0, [x3, #16]
  403aa4:	str	x0, [x2, #16]
  403aa8:	ldr	x0, [sp, #5880]
  403aac:	sub	x0, x0, #0x48
  403ab0:	ldr	x0, [x0]
  403ab4:	add	x1, sp, #0xa8
  403ab8:	bl	407458 <sqrt@plt+0x55f8>
  403abc:	ldr	x0, [sp, #5880]
  403ac0:	sub	x0, x0, #0x48
  403ac4:	ldr	x0, [x0]
  403ac8:	bl	401ad0 <free@plt>
  403acc:	b	406cc8 <sqrt@plt+0x4e68>
  403ad0:	str	xzr, [sp, #168]
  403ad4:	ldr	x0, [sp, #5880]
  403ad8:	ldr	d0, [x0]
  403adc:	str	d0, [sp, #176]
  403ae0:	ldr	x0, [sp, #5880]
  403ae4:	ldr	d0, [x0, #8]
  403ae8:	str	d0, [sp, #184]
  403aec:	ldr	x0, [sp, #5880]
  403af0:	sub	x0, x0, #0x48
  403af4:	ldr	x0, [x0]
  403af8:	add	x1, sp, #0xa8
  403afc:	bl	407458 <sqrt@plt+0x55f8>
  403b00:	ldr	x0, [sp, #5880]
  403b04:	sub	x0, x0, #0x48
  403b08:	ldr	x0, [x0]
  403b0c:	bl	401ad0 <free@plt>
  403b10:	b	406cc8 <sqrt@plt+0x4e68>
  403b14:	ldr	x0, [sp, #5880]
  403b18:	add	x2, sp, #0xa8
  403b1c:	mov	x3, x0
  403b20:	ldp	x0, x1, [x3]
  403b24:	stp	x0, x1, [x2]
  403b28:	ldr	x0, [x3, #16]
  403b2c:	str	x0, [x2, #16]
  403b30:	ldr	x0, [sp, #5880]
  403b34:	sub	x0, x0, #0x48
  403b38:	ldr	x0, [x0]
  403b3c:	add	x1, sp, #0xa8
  403b40:	bl	407458 <sqrt@plt+0x55f8>
  403b44:	ldr	x0, [sp, #5880]
  403b48:	sub	x0, x0, #0x48
  403b4c:	ldr	x0, [x0]
  403b50:	bl	401ad0 <free@plt>
  403b54:	b	406cc8 <sqrt@plt+0x4e68>
  403b58:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403b5c:	add	x0, x0, #0xc00
  403b60:	ldr	d0, [x0]
  403b64:	str	d0, [sp, #168]
  403b68:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403b6c:	add	x0, x0, #0xc00
  403b70:	ldr	d0, [x0, #8]
  403b74:	str	d0, [sp, #176]
  403b78:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403b7c:	add	x0, x0, #0xbf8
  403b80:	ldr	w0, [x0]
  403b84:	str	w0, [sp, #184]
  403b88:	b	406cc8 <sqrt@plt+0x4e68>
  403b8c:	ldr	x0, [sp, #5880]
  403b90:	sub	x0, x0, #0x30
  403b94:	ldr	d0, [x0]
  403b98:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403b9c:	add	x0, x0, #0xc00
  403ba0:	str	d0, [x0]
  403ba4:	ldr	x0, [sp, #5880]
  403ba8:	sub	x0, x0, #0x30
  403bac:	ldr	d0, [x0, #8]
  403bb0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403bb4:	add	x0, x0, #0xc00
  403bb8:	str	d0, [x0, #8]
  403bbc:	ldr	x0, [sp, #5880]
  403bc0:	sub	x0, x0, #0x30
  403bc4:	ldr	w1, [x0, #16]
  403bc8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403bcc:	add	x0, x0, #0xbf8
  403bd0:	str	w1, [x0]
  403bd4:	b	406cc8 <sqrt@plt+0x4e68>
  403bd8:	ldr	x0, [sp, #5880]
  403bdc:	sub	x0, x0, #0x48
  403be0:	add	x2, sp, #0xa8
  403be4:	mov	x3, x0
  403be8:	ldp	x0, x1, [x3]
  403bec:	stp	x0, x1, [x2]
  403bf0:	ldr	x0, [x3, #16]
  403bf4:	str	x0, [x2, #16]
  403bf8:	b	406cc8 <sqrt@plt+0x4e68>
  403bfc:	str	xzr, [sp, #168]
  403c00:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403c04:	add	x0, x0, #0xc00
  403c08:	ldr	d0, [x0]
  403c0c:	str	d0, [sp, #176]
  403c10:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403c14:	add	x0, x0, #0xc00
  403c18:	ldr	d0, [x0, #8]
  403c1c:	str	d0, [sp, #184]
  403c20:	b	406cc8 <sqrt@plt+0x4e68>
  403c24:	mov	x0, #0x110                 	// #272
  403c28:	bl	422910 <_Znwm@@Base>
  403c2c:	mov	x19, x0
  403c30:	mov	w1, #0x1                   	// #1
  403c34:	mov	x0, x19
  403c38:	bl	411230 <sqrt@plt+0xf3d0>
  403c3c:	str	x19, [sp, #168]
  403c40:	b	406cc8 <sqrt@plt+0x4e68>
  403c44:	mov	x0, #0x110                 	// #272
  403c48:	bl	422910 <_Znwm@@Base>
  403c4c:	mov	x19, x0
  403c50:	mov	w1, #0x2                   	// #2
  403c54:	mov	x0, x19
  403c58:	bl	411230 <sqrt@plt+0xf3d0>
  403c5c:	str	x19, [sp, #168]
  403c60:	b	406cc8 <sqrt@plt+0x4e68>
  403c64:	mov	x0, #0x110                 	// #272
  403c68:	bl	422910 <_Znwm@@Base>
  403c6c:	mov	x19, x0
  403c70:	mov	w1, #0x3                   	// #3
  403c74:	mov	x0, x19
  403c78:	bl	411230 <sqrt@plt+0xf3d0>
  403c7c:	str	x19, [sp, #168]
  403c80:	b	406cc8 <sqrt@plt+0x4e68>
  403c84:	mov	x0, #0x110                 	// #272
  403c88:	bl	422910 <_Znwm@@Base>
  403c8c:	mov	x19, x0
  403c90:	mov	w1, #0x4                   	// #4
  403c94:	mov	x0, x19
  403c98:	bl	411230 <sqrt@plt+0xf3d0>
  403c9c:	str	x19, [sp, #168]
  403ca0:	ldr	x0, [sp, #168]
  403ca4:	adrp	x1, 441000 <_Znam@GLIBCXX_3.4>
  403ca8:	add	x1, x1, #0xbf8
  403cac:	ldr	w1, [x1]
  403cb0:	str	w1, [x0, #232]
  403cb4:	b	406cc8 <sqrt@plt+0x4e68>
  403cb8:	mov	x0, #0x110                 	// #272
  403cbc:	bl	422910 <_Znwm@@Base>
  403cc0:	mov	x19, x0
  403cc4:	mov	w1, #0x6                   	// #6
  403cc8:	mov	x0, x19
  403ccc:	bl	411230 <sqrt@plt+0xf3d0>
  403cd0:	str	x19, [sp, #168]
  403cd4:	ldr	x0, [sp, #168]
  403cd8:	add	x0, x0, #0xa0
  403cdc:	mov	x1, x0
  403ce0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403ce4:	add	x0, x0, #0x420
  403ce8:	bl	4074b8 <sqrt@plt+0x5658>
  403cec:	ldr	x0, [sp, #168]
  403cf0:	add	x0, x0, #0x98
  403cf4:	mov	x1, x0
  403cf8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403cfc:	add	x0, x0, #0x428
  403d00:	bl	4074b8 <sqrt@plt+0x5658>
  403d04:	ldr	x0, [sp, #168]
  403d08:	adrp	x1, 441000 <_Znam@GLIBCXX_3.4>
  403d0c:	add	x1, x1, #0xbf8
  403d10:	ldr	w1, [x1]
  403d14:	str	w1, [x0, #232]
  403d18:	b	406cc8 <sqrt@plt+0x4e68>
  403d1c:	mov	x0, #0x110                 	// #272
  403d20:	bl	422910 <_Znwm@@Base>
  403d24:	mov	x19, x0
  403d28:	mov	w1, #0x7                   	// #7
  403d2c:	mov	x0, x19
  403d30:	bl	411230 <sqrt@plt+0xf3d0>
  403d34:	str	x19, [sp, #168]
  403d38:	ldr	x0, [sp, #168]
  403d3c:	add	x0, x0, #0xa0
  403d40:	mov	x1, x0
  403d44:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403d48:	add	x0, x0, #0x420
  403d4c:	bl	4074b8 <sqrt@plt+0x5658>
  403d50:	ldr	x0, [sp, #168]
  403d54:	add	x0, x0, #0x98
  403d58:	mov	x1, x0
  403d5c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403d60:	add	x0, x0, #0x428
  403d64:	bl	4074b8 <sqrt@plt+0x5658>
  403d68:	ldr	x0, [sp, #168]
  403d6c:	adrp	x1, 441000 <_Znam@GLIBCXX_3.4>
  403d70:	add	x1, x1, #0xbf8
  403d74:	ldr	w1, [x1]
  403d78:	str	w1, [x0, #232]
  403d7c:	b	406cc8 <sqrt@plt+0x4e68>
  403d80:	mov	x0, #0x110                 	// #272
  403d84:	bl	422910 <_Znwm@@Base>
  403d88:	mov	x19, x0
  403d8c:	mov	w1, #0x8                   	// #8
  403d90:	mov	x0, x19
  403d94:	bl	411230 <sqrt@plt+0xf3d0>
  403d98:	str	x19, [sp, #168]
  403d9c:	ldr	x0, [sp, #168]
  403da0:	add	x0, x0, #0xa0
  403da4:	mov	x1, x0
  403da8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403dac:	add	x0, x0, #0x430
  403db0:	bl	4074b8 <sqrt@plt+0x5658>
  403db4:	ldr	x0, [sp, #168]
  403db8:	add	x0, x0, #0x98
  403dbc:	mov	x1, x0
  403dc0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403dc4:	add	x0, x0, #0x438
  403dc8:	bl	4074b8 <sqrt@plt+0x5658>
  403dcc:	ldr	x0, [sp, #168]
  403dd0:	adrp	x1, 441000 <_Znam@GLIBCXX_3.4>
  403dd4:	add	x1, x1, #0xbf8
  403dd8:	ldr	w1, [x1]
  403ddc:	str	w1, [x0, #232]
  403de0:	b	406cc8 <sqrt@plt+0x4e68>
  403de4:	mov	x0, #0x110                 	// #272
  403de8:	bl	422910 <_Znwm@@Base>
  403dec:	mov	x19, x0
  403df0:	mov	w1, #0x5                   	// #5
  403df4:	mov	x0, x19
  403df8:	bl	411230 <sqrt@plt+0xf3d0>
  403dfc:	str	x19, [sp, #168]
  403e00:	ldr	x0, [sp, #168]
  403e04:	add	x0, x0, #0xa0
  403e08:	mov	x1, x0
  403e0c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403e10:	add	x0, x0, #0x420
  403e14:	bl	4074b8 <sqrt@plt+0x5658>
  403e18:	ldr	x0, [sp, #168]
  403e1c:	add	x0, x0, #0x98
  403e20:	mov	x1, x0
  403e24:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  403e28:	add	x0, x0, #0x428
  403e2c:	bl	4074b8 <sqrt@plt+0x5658>
  403e30:	ldr	x0, [sp, #168]
  403e34:	adrp	x1, 441000 <_Znam@GLIBCXX_3.4>
  403e38:	add	x1, x1, #0xbf8
  403e3c:	ldr	w1, [x1]
  403e40:	str	w1, [x0, #232]
  403e44:	b	406cc8 <sqrt@plt+0x4e68>
  403e48:	mov	x0, #0x110                 	// #272
  403e4c:	bl	422910 <_Znwm@@Base>
  403e50:	mov	x19, x0
  403e54:	mov	w1, #0x9                   	// #9
  403e58:	mov	x0, x19
  403e5c:	bl	411230 <sqrt@plt+0xf3d0>
  403e60:	str	x19, [sp, #168]
  403e64:	mov	x0, #0x28                  	// #40
  403e68:	bl	422910 <_Znwm@@Base>
  403e6c:	mov	x19, x0
  403e70:	ldr	x0, [sp, #5880]
  403e74:	ldr	x1, [x0]
  403e78:	ldr	x0, [sp, #5880]
  403e7c:	ldr	x2, [x0, #8]
  403e80:	ldr	x0, [sp, #5880]
  403e84:	ldr	w0, [x0, #16]
  403e88:	mov	w3, w0
  403e8c:	mov	x0, x19
  403e90:	bl	4111a0 <sqrt@plt+0xf340>
  403e94:	ldr	x0, [sp, #168]
  403e98:	str	x19, [x0, #120]
  403e9c:	b	406cc8 <sqrt@plt+0x4e68>
  403ea0:	mov	x0, #0x110                 	// #272
  403ea4:	bl	422910 <_Znwm@@Base>
  403ea8:	mov	x19, x0
  403eac:	mov	w1, #0x9                   	// #9
  403eb0:	mov	x0, x19
  403eb4:	bl	411230 <sqrt@plt+0xf3d0>
  403eb8:	str	x19, [sp, #168]
  403ebc:	ldr	x0, [sp, #5880]
  403ec0:	ldr	d0, [x0]
  403ec4:	mov	x0, #0x0                   	// #0
  403ec8:	bl	407c44 <sqrt@plt+0x5de4>
  403ecc:	mov	x24, x0
  403ed0:	mov	x0, #0x28                  	// #40
  403ed4:	bl	422910 <_Znwm@@Base>
  403ed8:	mov	x19, x0
  403edc:	mov	w3, #0xffffffff            	// #-1
  403ee0:	mov	x2, #0x0                   	// #0
  403ee4:	mov	x1, x24
  403ee8:	mov	x0, x19
  403eec:	bl	4111a0 <sqrt@plt+0xf340>
  403ef0:	ldr	x0, [sp, #168]
  403ef4:	str	x19, [x0, #120]
  403ef8:	b	406cc8 <sqrt@plt+0x4e68>
  403efc:	mov	x0, #0x110                 	// #272
  403f00:	bl	422910 <_Znwm@@Base>
  403f04:	mov	x19, x0
  403f08:	mov	w1, #0x9                   	// #9
  403f0c:	mov	x0, x19
  403f10:	bl	411230 <sqrt@plt+0xf3d0>
  403f14:	str	x19, [sp, #168]
  403f18:	ldr	x0, [sp, #5880]
  403f1c:	ldr	x1, [x0]
  403f20:	ldr	x0, [sp, #5880]
  403f24:	sub	x0, x0, #0x18
  403f28:	ldr	d0, [x0]
  403f2c:	mov	x0, x1
  403f30:	bl	407c44 <sqrt@plt+0x5de4>
  403f34:	mov	x24, x0
  403f38:	mov	x0, #0x28                  	// #40
  403f3c:	bl	422910 <_Znwm@@Base>
  403f40:	mov	x19, x0
  403f44:	ldr	x0, [sp, #5880]
  403f48:	ldr	x1, [x0, #8]
  403f4c:	ldr	x0, [sp, #5880]
  403f50:	ldr	w0, [x0, #16]
  403f54:	mov	w3, w0
  403f58:	mov	x2, x1
  403f5c:	mov	x1, x24
  403f60:	mov	x0, x19
  403f64:	bl	4111a0 <sqrt@plt+0xf340>
  403f68:	ldr	x0, [sp, #168]
  403f6c:	str	x19, [x0, #120]
  403f70:	ldr	x0, [sp, #5880]
  403f74:	ldr	x0, [x0]
  403f78:	cmp	x0, #0x0
  403f7c:	b.eq	406c44 <sqrt@plt+0x4de4>  // b.none
  403f80:	ldr	x0, [sp, #5880]
  403f84:	ldr	x0, [x0]
  403f88:	bl	401cb0 <_ZdaPv@plt>
  403f8c:	b	406c44 <sqrt@plt+0x4de4>
  403f90:	mov	x0, #0x28                  	// #40
  403f94:	bl	422910 <_Znwm@@Base>
  403f98:	str	x0, [sp, #5712]
  403f9c:	ldr	x0, [sp, #5712]
  403fa0:	str	x0, [sp, #168]
  403fa4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403fa8:	add	x0, x0, #0xc00
  403fac:	ldr	d0, [x0]
  403fb0:	ldr	x0, [sp, #5712]
  403fb4:	str	d0, [x0]
  403fb8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403fbc:	add	x0, x0, #0xc00
  403fc0:	ldr	d0, [x0, #8]
  403fc4:	ldr	x0, [sp, #5712]
  403fc8:	str	d0, [x0, #8]
  403fcc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403fd0:	add	x0, x0, #0xbf8
  403fd4:	ldr	w1, [x0]
  403fd8:	ldr	x0, [sp, #5712]
  403fdc:	str	w1, [x0, #16]
  403fe0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403fe4:	add	x0, x0, #0x260
  403fe8:	ldr	x1, [x0]
  403fec:	ldr	x0, [sp, #5712]
  403ff0:	str	x1, [x0, #32]
  403ff4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  403ff8:	add	x0, x0, #0xc20
  403ffc:	ldr	x1, [x0]
  404000:	ldr	x0, [sp, #5712]
  404004:	str	x1, [x0, #24]
  404008:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40400c:	add	x0, x0, #0xc00
  404010:	str	xzr, [x0]
  404014:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  404018:	add	x0, x0, #0xc00
  40401c:	str	xzr, [x0, #8]
  404020:	mov	x0, #0x10                  	// #16
  404024:	bl	422910 <_Znwm@@Base>
  404028:	mov	x19, x0
  40402c:	mov	x0, x19
  404030:	bl	40205c <sqrt@plt+0x1fc>
  404034:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  404038:	add	x0, x0, #0x260
  40403c:	str	x19, [x0]
  404040:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  404044:	add	x0, x0, #0xc20
  404048:	ldr	x1, [sp, #5712]
  40404c:	str	x1, [x0]
  404050:	bl	411614 <sqrt@plt+0xf7b4>
  404054:	mov	x1, x0
  404058:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40405c:	add	x0, x0, #0xc28
  404060:	bl	4116ac <sqrt@plt+0xf84c>
  404064:	b	406cc8 <sqrt@plt+0x4e68>
  404068:	ldr	x0, [sp, #5880]
  40406c:	sub	x0, x0, #0x30
  404070:	ldr	x0, [x0]
  404074:	ldr	d0, [x0]
  404078:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40407c:	add	x0, x0, #0xc00
  404080:	str	d0, [x0]
  404084:	ldr	x0, [sp, #5880]
  404088:	sub	x0, x0, #0x30
  40408c:	ldr	x0, [x0]
  404090:	ldr	d0, [x0, #8]
  404094:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  404098:	add	x0, x0, #0xc00
  40409c:	str	d0, [x0, #8]
  4040a0:	ldr	x0, [sp, #5880]
  4040a4:	sub	x0, x0, #0x30
  4040a8:	ldr	x0, [x0]
  4040ac:	ldr	w1, [x0, #16]
  4040b0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4040b4:	add	x0, x0, #0xbf8
  4040b8:	str	w1, [x0]
  4040bc:	mov	x0, #0x110                 	// #272
  4040c0:	bl	422910 <_Znwm@@Base>
  4040c4:	mov	x19, x0
  4040c8:	mov	w1, #0xa                   	// #10
  4040cc:	mov	x0, x19
  4040d0:	bl	411230 <sqrt@plt+0xf3d0>
  4040d4:	str	x19, [sp, #168]
  4040d8:	ldr	x0, [sp, #168]
  4040dc:	add	x0, x0, #0x10
  4040e0:	mov	x1, x0
  4040e4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4040e8:	add	x0, x0, #0xc28
  4040ec:	bl	411740 <sqrt@plt+0xf8e0>
  4040f0:	ldr	x0, [sp, #168]
  4040f4:	adrp	x1, 441000 <_Znam@GLIBCXX_3.4>
  4040f8:	add	x1, x1, #0x260
  4040fc:	ldr	x1, [x1]
  404100:	str	x1, [x0, #32]
  404104:	ldr	x0, [sp, #5880]
  404108:	sub	x0, x0, #0x30
  40410c:	ldr	x0, [x0]
  404110:	ldr	x1, [x0, #32]
  404114:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  404118:	add	x0, x0, #0x260
  40411c:	str	x1, [x0]
  404120:	ldr	x0, [sp, #5880]
  404124:	sub	x0, x0, #0x30
  404128:	ldr	x0, [x0]
  40412c:	ldr	x1, [x0, #24]
  404130:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  404134:	add	x0, x0, #0xc20
  404138:	str	x1, [x0]
  40413c:	ldr	x0, [sp, #5880]
  404140:	sub	x0, x0, #0x30
  404144:	ldr	x0, [x0]
  404148:	cmp	x0, #0x0
  40414c:	b.eq	406c4c <sqrt@plt+0x4dec>  // b.none
  404150:	mov	x1, #0x28                  	// #40
  404154:	bl	4229cc <_ZdlPvm@@Base>
  404158:	b	406c4c <sqrt@plt+0x4dec>
  40415c:	ldr	x0, [sp, #5880]
  404160:	sub	x0, x0, #0x30
  404164:	ldr	x0, [x0]
  404168:	str	x0, [sp, #168]
  40416c:	ldr	x0, [sp, #168]
  404170:	ldr	x1, [sp, #5880]
  404174:	ldr	d0, [x1]
  404178:	str	d0, [x0, #128]
  40417c:	ldr	x0, [sp, #168]
  404180:	ldr	x1, [x0]
  404184:	ldr	x0, [sp, #168]
  404188:	orr	x1, x1, #0x1000
  40418c:	str	x1, [x0]
  404190:	b	406cc8 <sqrt@plt+0x4e68>
  404194:	ldr	x0, [sp, #5880]
  404198:	sub	x0, x0, #0x30
  40419c:	ldr	x0, [x0]
  4041a0:	str	x0, [sp, #168]
  4041a4:	ldr	x0, [sp, #168]
  4041a8:	ldr	x1, [sp, #5880]
  4041ac:	ldr	d0, [x1]
  4041b0:	str	d0, [x0, #136]
  4041b4:	ldr	x0, [sp, #168]
  4041b8:	ldr	x1, [x0]
  4041bc:	ldr	x0, [sp, #168]
  4041c0:	orr	x1, x1, #0x4000
  4041c4:	str	x1, [x0]
  4041c8:	b	406cc8 <sqrt@plt+0x4e68>
  4041cc:	ldr	x0, [sp, #5880]
  4041d0:	sub	x0, x0, #0x30
  4041d4:	ldr	x0, [x0]
  4041d8:	str	x0, [sp, #168]
  4041dc:	ldr	x0, [sp, #168]
  4041e0:	ldr	x1, [sp, #5880]
  4041e4:	ldr	d0, [x1]
  4041e8:	str	d0, [x0, #144]
  4041ec:	ldr	x0, [sp, #168]
  4041f0:	ldr	x1, [x0]
  4041f4:	ldr	x0, [sp, #168]
  4041f8:	orr	x1, x1, #0x2000
  4041fc:	str	x1, [x0]
  404200:	b	406cc8 <sqrt@plt+0x4e68>
  404204:	ldr	x0, [sp, #5880]
  404208:	sub	x0, x0, #0x30
  40420c:	ldr	x0, [x0]
  404210:	str	x0, [sp, #168]
  404214:	ldr	x0, [sp, #5880]
  404218:	ldr	d1, [x0]
  40421c:	ldr	x0, [sp, #168]
  404220:	fmov	d0, #2.000000000000000000e+00
  404224:	fdiv	d0, d1, d0
  404228:	str	d0, [x0, #136]
  40422c:	ldr	x0, [sp, #168]
  404230:	ldr	x1, [x0]
  404234:	ldr	x0, [sp, #168]
  404238:	orr	x1, x1, #0x4000
  40423c:	str	x1, [x0]
  404240:	b	406cc8 <sqrt@plt+0x4e68>
  404244:	ldr	x0, [sp, #5880]
  404248:	sub	x0, x0, #0x18
  40424c:	ldr	x0, [x0]
  404250:	str	x0, [sp, #168]
  404254:	ldr	x0, [sp, #168]
  404258:	ldr	x1, [x0]
  40425c:	ldr	x0, [sp, #168]
  404260:	orr	x1, x1, #0x80
  404264:	str	x1, [x0]
  404268:	ldr	x0, [sp, #168]
  40426c:	ldr	w0, [x0, #232]
  404270:	cmp	w0, #0x3
  404274:	b.eq	4042c0 <sqrt@plt+0x2460>  // b.none
  404278:	cmp	w0, #0x3
  40427c:	b.gt	406c54 <sqrt@plt+0x4df4>
  404280:	cmp	w0, #0x2
  404284:	b.eq	404300 <sqrt@plt+0x24a0>  // b.none
  404288:	cmp	w0, #0x2
  40428c:	b.gt	406c54 <sqrt@plt+0x4df4>
  404290:	cmp	w0, #0x0
  404294:	b.eq	4042e0 <sqrt@plt+0x2480>  // b.none
  404298:	cmp	w0, #0x1
  40429c:	b.ne	406c54 <sqrt@plt+0x4df4>  // b.any
  4042a0:	ldr	x0, [sp, #168]
  4042a4:	ldr	d1, [x0, #256]
  4042a8:	ldr	x0, [sp, #5880]
  4042ac:	ldr	d0, [x0]
  4042b0:	ldr	x0, [sp, #168]
  4042b4:	fadd	d0, d1, d0
  4042b8:	str	d0, [x0, #256]
  4042bc:	b	404320 <sqrt@plt+0x24c0>
  4042c0:	ldr	x0, [sp, #168]
  4042c4:	ldr	d1, [x0, #256]
  4042c8:	ldr	x0, [sp, #5880]
  4042cc:	ldr	d0, [x0]
  4042d0:	ldr	x0, [sp, #168]
  4042d4:	fsub	d0, d1, d0
  4042d8:	str	d0, [x0, #256]
  4042dc:	b	404320 <sqrt@plt+0x24c0>
  4042e0:	ldr	x0, [sp, #168]
  4042e4:	ldr	d1, [x0, #248]
  4042e8:	ldr	x0, [sp, #5880]
  4042ec:	ldr	d0, [x0]
  4042f0:	ldr	x0, [sp, #168]
  4042f4:	fadd	d0, d1, d0
  4042f8:	str	d0, [x0, #248]
  4042fc:	b	404320 <sqrt@plt+0x24c0>
  404300:	ldr	x0, [sp, #168]
  404304:	ldr	d1, [x0, #248]
  404308:	ldr	x0, [sp, #5880]
  40430c:	ldr	d0, [x0]
  404310:	ldr	x0, [sp, #168]
  404314:	fsub	d0, d1, d0
  404318:	str	d0, [x0, #248]
  40431c:	nop
  404320:	b	406c54 <sqrt@plt+0x4df4>
  404324:	ldr	x0, [sp, #5880]
  404328:	sub	x0, x0, #0x18
  40432c:	ldr	x0, [x0]
  404330:	str	x0, [sp, #168]
  404334:	ldr	x0, [sp, #168]
  404338:	mov	w1, #0x1                   	// #1
  40433c:	str	w1, [x0, #232]
  404340:	ldr	x0, [sp, #168]
  404344:	ldr	x1, [x0]
  404348:	ldr	x0, [sp, #168]
  40434c:	orr	x1, x1, #0x80
  404350:	str	x1, [x0]
  404354:	ldr	x0, [sp, #168]
  404358:	ldr	d1, [x0, #256]
  40435c:	ldr	x0, [sp, #168]
  404360:	ldr	d0, [x0, #160]
  404364:	ldr	x0, [sp, #168]
  404368:	fadd	d0, d1, d0
  40436c:	str	d0, [x0, #256]
  404370:	b	406cc8 <sqrt@plt+0x4e68>
  404374:	ldr	x0, [sp, #5880]
  404378:	sub	x0, x0, #0x30
  40437c:	ldr	x0, [x0]
  404380:	str	x0, [sp, #168]
  404384:	ldr	x0, [sp, #168]
  404388:	mov	w1, #0x1                   	// #1
  40438c:	str	w1, [x0, #232]
  404390:	ldr	x0, [sp, #168]
  404394:	ldr	x1, [x0]
  404398:	ldr	x0, [sp, #168]
  40439c:	orr	x1, x1, #0x80
  4043a0:	str	x1, [x0]
  4043a4:	ldr	x0, [sp, #168]
  4043a8:	ldr	d1, [x0, #256]
  4043ac:	ldr	x0, [sp, #5880]
  4043b0:	ldr	d0, [x0]
  4043b4:	ldr	x0, [sp, #168]
  4043b8:	fadd	d0, d1, d0
  4043bc:	str	d0, [x0, #256]
  4043c0:	b	406cc8 <sqrt@plt+0x4e68>
  4043c4:	ldr	x0, [sp, #5880]
  4043c8:	sub	x0, x0, #0x18
  4043cc:	ldr	x0, [x0]
  4043d0:	str	x0, [sp, #168]
  4043d4:	ldr	x0, [sp, #168]
  4043d8:	mov	w1, #0x3                   	// #3
  4043dc:	str	w1, [x0, #232]
  4043e0:	ldr	x0, [sp, #168]
  4043e4:	ldr	x1, [x0]
  4043e8:	ldr	x0, [sp, #168]
  4043ec:	orr	x1, x1, #0x80
  4043f0:	str	x1, [x0]
  4043f4:	ldr	x0, [sp, #168]
  4043f8:	ldr	d1, [x0, #256]
  4043fc:	ldr	x0, [sp, #168]
  404400:	ldr	d0, [x0, #160]
  404404:	ldr	x0, [sp, #168]
  404408:	fsub	d0, d1, d0
  40440c:	str	d0, [x0, #256]
  404410:	b	406cc8 <sqrt@plt+0x4e68>
  404414:	ldr	x0, [sp, #5880]
  404418:	sub	x0, x0, #0x30
  40441c:	ldr	x0, [x0]
  404420:	str	x0, [sp, #168]
  404424:	ldr	x0, [sp, #168]
  404428:	mov	w1, #0x3                   	// #3
  40442c:	str	w1, [x0, #232]
  404430:	ldr	x0, [sp, #168]
  404434:	ldr	x1, [x0]
  404438:	ldr	x0, [sp, #168]
  40443c:	orr	x1, x1, #0x80
  404440:	str	x1, [x0]
  404444:	ldr	x0, [sp, #168]
  404448:	ldr	d1, [x0, #256]
  40444c:	ldr	x0, [sp, #5880]
  404450:	ldr	d0, [x0]
  404454:	ldr	x0, [sp, #168]
  404458:	fsub	d0, d1, d0
  40445c:	str	d0, [x0, #256]
  404460:	b	406cc8 <sqrt@plt+0x4e68>
  404464:	ldr	x0, [sp, #5880]
  404468:	sub	x0, x0, #0x18
  40446c:	ldr	x0, [x0]
  404470:	str	x0, [sp, #168]
  404474:	ldr	x0, [sp, #168]
  404478:	str	wzr, [x0, #232]
  40447c:	ldr	x0, [sp, #168]
  404480:	ldr	x1, [x0]
  404484:	ldr	x0, [sp, #168]
  404488:	orr	x1, x1, #0x80
  40448c:	str	x1, [x0]
  404490:	ldr	x0, [sp, #168]
  404494:	ldr	d1, [x0, #248]
  404498:	ldr	x0, [sp, #168]
  40449c:	ldr	d0, [x0, #152]
  4044a0:	ldr	x0, [sp, #168]
  4044a4:	fadd	d0, d1, d0
  4044a8:	str	d0, [x0, #248]
  4044ac:	b	406cc8 <sqrt@plt+0x4e68>
  4044b0:	ldr	x0, [sp, #5880]
  4044b4:	sub	x0, x0, #0x30
  4044b8:	ldr	x0, [x0]
  4044bc:	str	x0, [sp, #168]
  4044c0:	ldr	x0, [sp, #168]
  4044c4:	str	wzr, [x0, #232]
  4044c8:	ldr	x0, [sp, #168]
  4044cc:	ldr	x1, [x0]
  4044d0:	ldr	x0, [sp, #168]
  4044d4:	orr	x1, x1, #0x80
  4044d8:	str	x1, [x0]
  4044dc:	ldr	x0, [sp, #168]
  4044e0:	ldr	d1, [x0, #248]
  4044e4:	ldr	x0, [sp, #5880]
  4044e8:	ldr	d0, [x0]
  4044ec:	ldr	x0, [sp, #168]
  4044f0:	fadd	d0, d1, d0
  4044f4:	str	d0, [x0, #248]
  4044f8:	b	406cc8 <sqrt@plt+0x4e68>
  4044fc:	ldr	x0, [sp, #5880]
  404500:	sub	x0, x0, #0x18
  404504:	ldr	x0, [x0]
  404508:	str	x0, [sp, #168]
  40450c:	ldr	x0, [sp, #168]
  404510:	mov	w1, #0x2                   	// #2
  404514:	str	w1, [x0, #232]
  404518:	ldr	x0, [sp, #168]
  40451c:	ldr	x1, [x0]
  404520:	ldr	x0, [sp, #168]
  404524:	orr	x1, x1, #0x80
  404528:	str	x1, [x0]
  40452c:	ldr	x0, [sp, #168]
  404530:	ldr	d1, [x0, #248]
  404534:	ldr	x0, [sp, #168]
  404538:	ldr	d0, [x0, #152]
  40453c:	ldr	x0, [sp, #168]
  404540:	fsub	d0, d1, d0
  404544:	str	d0, [x0, #248]
  404548:	b	406cc8 <sqrt@plt+0x4e68>
  40454c:	ldr	x0, [sp, #5880]
  404550:	sub	x0, x0, #0x30
  404554:	ldr	x0, [x0]
  404558:	str	x0, [sp, #168]
  40455c:	ldr	x0, [sp, #168]
  404560:	mov	w1, #0x2                   	// #2
  404564:	str	w1, [x0, #232]
  404568:	ldr	x0, [sp, #168]
  40456c:	ldr	x1, [x0]
  404570:	ldr	x0, [sp, #168]
  404574:	orr	x1, x1, #0x80
  404578:	str	x1, [x0]
  40457c:	ldr	x0, [sp, #168]
  404580:	ldr	d1, [x0, #248]
  404584:	ldr	x0, [sp, #5880]
  404588:	ldr	d0, [x0]
  40458c:	ldr	x0, [sp, #168]
  404590:	fsub	d0, d1, d0
  404594:	str	d0, [x0, #248]
  404598:	b	406cc8 <sqrt@plt+0x4e68>
  40459c:	ldr	x0, [sp, #5880]
  4045a0:	sub	x0, x0, #0x30
  4045a4:	ldr	x0, [x0]
  4045a8:	str	x0, [sp, #168]
  4045ac:	ldr	x0, [sp, #168]
  4045b0:	ldr	x1, [x0]
  4045b4:	ldr	x0, [sp, #168]
  4045b8:	orr	x1, x1, #0x200
  4045bc:	str	x1, [x0]
  4045c0:	ldr	x0, [sp, #168]
  4045c4:	ldr	x1, [sp, #5880]
  4045c8:	ldr	d0, [x1]
  4045cc:	str	d0, [x0, #48]
  4045d0:	ldr	x0, [sp, #168]
  4045d4:	ldr	x1, [sp, #5880]
  4045d8:	ldr	d0, [x1, #8]
  4045dc:	str	d0, [x0, #56]
  4045e0:	b	406cc8 <sqrt@plt+0x4e68>
  4045e4:	ldr	x0, [sp, #5880]
  4045e8:	sub	x0, x0, #0x30
  4045ec:	ldr	x0, [x0]
  4045f0:	str	x0, [sp, #168]
  4045f4:	ldr	x0, [sp, #168]
  4045f8:	ldr	x0, [x0]
  4045fc:	and	x0, x0, #0x80
  404600:	cmp	x0, #0x0
  404604:	b.eq	404640 <sqrt@plt+0x27e0>  // b.none
  404608:	mov	x0, #0x20                  	// #32
  40460c:	bl	422910 <_Znwm@@Base>
  404610:	mov	x19, x0
  404614:	ldr	x0, [sp, #168]
  404618:	add	x1, x0, #0xf8
  40461c:	ldr	x0, [sp, #168]
  404620:	ldr	w2, [x0, #264]
  404624:	ldr	x0, [sp, #168]
  404628:	ldr	x0, [x0, #240]
  40462c:	mov	x3, x0
  404630:	mov	x0, x19
  404634:	bl	411158 <sqrt@plt+0xf2f8>
  404638:	ldr	x0, [sp, #168]
  40463c:	str	x19, [x0, #240]
  404640:	ldr	x0, [sp, #168]
  404644:	ldr	x1, [x0]
  404648:	ldr	x0, [sp, #168]
  40464c:	orr	x1, x1, #0x80
  404650:	str	x1, [x0]
  404654:	ldr	x0, [sp, #168]
  404658:	ldr	x1, [sp, #5880]
  40465c:	ldr	d0, [x1]
  404660:	str	d0, [x0, #248]
  404664:	ldr	x0, [sp, #168]
  404668:	ldr	x1, [sp, #5880]
  40466c:	ldr	d0, [x1, #8]
  404670:	str	d0, [x0, #256]
  404674:	ldr	x0, [sp, #168]
  404678:	mov	w1, #0x1                   	// #1
  40467c:	str	w1, [x0, #264]
  404680:	ldr	x0, [sp, #168]
  404684:	ldr	x1, [x0]
  404688:	ldr	x0, [sp, #168]
  40468c:	orr	x1, x1, #0x8000
  404690:	str	x1, [x0]
  404694:	ldr	x0, [sp, #168]
  404698:	ldr	x1, [sp, #5880]
  40469c:	ldr	d0, [x1]
  4046a0:	str	d0, [x0, #64]
  4046a4:	ldr	x0, [sp, #168]
  4046a8:	ldr	x1, [sp, #5880]
  4046ac:	ldr	d0, [x1, #8]
  4046b0:	str	d0, [x0, #72]
  4046b4:	b	406cc8 <sqrt@plt+0x4e68>
  4046b8:	ldr	x0, [sp, #5880]
  4046bc:	sub	x0, x0, #0x30
  4046c0:	ldr	x0, [x0]
  4046c4:	str	x0, [sp, #168]
  4046c8:	ldr	x0, [sp, #168]
  4046cc:	ldr	x1, [x0]
  4046d0:	ldr	x0, [sp, #168]
  4046d4:	orr	x1, x1, #0x400
  4046d8:	str	x1, [x0]
  4046dc:	ldr	x0, [sp, #168]
  4046e0:	ldr	x1, [sp, #5880]
  4046e4:	ldr	d0, [x1]
  4046e8:	str	d0, [x0, #80]
  4046ec:	ldr	x0, [sp, #168]
  4046f0:	ldr	x1, [sp, #5880]
  4046f4:	ldr	d0, [x1, #8]
  4046f8:	str	d0, [x0, #88]
  4046fc:	ldr	x0, [sp, #168]
  404700:	ldr	w0, [x0, #8]
  404704:	cmp	w0, #0x4
  404708:	b.eq	406c5c <sqrt@plt+0x4dfc>  // b.none
  40470c:	ldr	x0, [sp, #168]
  404710:	ldr	x1, [x0]
  404714:	ldr	x0, [sp, #168]
  404718:	orr	x1, x1, #0x200
  40471c:	str	x1, [x0]
  404720:	ldr	x0, [sp, #168]
  404724:	ldr	x1, [sp, #5880]
  404728:	ldr	d0, [x1]
  40472c:	str	d0, [x0, #48]
  404730:	ldr	x0, [sp, #168]
  404734:	ldr	x1, [sp, #5880]
  404738:	ldr	d0, [x1, #8]
  40473c:	str	d0, [x0, #56]
  404740:	b	406c5c <sqrt@plt+0x4dfc>
  404744:	ldr	x0, [sp, #5880]
  404748:	sub	x0, x0, #0x30
  40474c:	ldr	x0, [x0]
  404750:	str	x0, [sp, #168]
  404754:	ldr	x0, [sp, #168]
  404758:	ldr	x1, [x0]
  40475c:	ldr	x0, [sp, #168]
  404760:	orr	x1, x1, #0x800
  404764:	str	x1, [x0]
  404768:	ldr	x0, [sp, #168]
  40476c:	ldr	x1, [sp, #5880]
  404770:	ldr	x1, [x1]
  404774:	str	x1, [x0, #112]
  404778:	b	406cc8 <sqrt@plt+0x4e68>
  40477c:	ldr	x0, [sp, #5880]
  404780:	sub	x0, x0, #0x30
  404784:	ldr	x0, [x0]
  404788:	str	x0, [sp, #168]
  40478c:	ldr	x0, [sp, #168]
  404790:	ldr	x1, [x0]
  404794:	ldr	x0, [sp, #168]
  404798:	orr	x1, x1, #0x800
  40479c:	str	x1, [x0]
  4047a0:	add	x0, sp, #0x98
  4047a4:	bl	410324 <sqrt@plt+0xe4c4>
  4047a8:	ldr	x0, [sp, #5880]
  4047ac:	ldr	d0, [x0]
  4047b0:	str	d0, [sp, #152]
  4047b4:	ldr	x0, [sp, #5880]
  4047b8:	ldr	d0, [x0, #8]
  4047bc:	str	d0, [sp, #160]
  4047c0:	ldp	x0, x1, [sp, #152]
  4047c4:	add	x2, sp, #0x1, lsl #12
  4047c8:	add	x2, x2, #0x600
  4047cc:	stp	x0, x1, [x2, #-208]
  4047d0:	mov	x0, #0x38                  	// #56
  4047d4:	bl	422910 <_Znwm@@Base>
  4047d8:	mov	x19, x0
  4047dc:	ldr	d0, [sp, #5424]
  4047e0:	ldr	d1, [sp, #5432]
  4047e4:	mov	x0, x19
  4047e8:	bl	41704c <sqrt@plt+0x151ec>
  4047ec:	ldr	x0, [sp, #168]
  4047f0:	str	x19, [x0, #112]
  4047f4:	b	406cc8 <sqrt@plt+0x4e68>
  4047f8:	ldr	x0, [sp, #5880]
  4047fc:	sub	x0, x0, #0x30
  404800:	ldr	x0, [x0]
  404804:	str	x0, [sp, #168]
  404808:	ldr	x0, [sp, #168]
  40480c:	ldr	x1, [x0]
  404810:	ldr	x0, [sp, #168]
  404814:	orr	x1, x1, #0x80
  404818:	str	x1, [x0]
  40481c:	ldr	x0, [sp, #168]
  404820:	ldr	d1, [x0, #248]
  404824:	ldr	x0, [sp, #5880]
  404828:	ldr	d0, [x0]
  40482c:	ldr	x0, [sp, #168]
  404830:	fadd	d0, d1, d0
  404834:	str	d0, [x0, #248]
  404838:	ldr	x0, [sp, #168]
  40483c:	ldr	d1, [x0, #256]
  404840:	ldr	x0, [sp, #5880]
  404844:	ldr	d0, [x0, #8]
  404848:	ldr	x0, [sp, #168]
  40484c:	fadd	d0, d1, d0
  404850:	str	d0, [x0, #256]
  404854:	b	406cc8 <sqrt@plt+0x4e68>
  404858:	ldr	x0, [sp, #5880]
  40485c:	sub	x0, x0, #0x18
  404860:	ldr	x0, [x0]
  404864:	str	x0, [sp, #168]
  404868:	ldr	x0, [sp, #168]
  40486c:	ldr	x0, [x0]
  404870:	and	x0, x0, #0x80
  404874:	cmp	x0, #0x0
  404878:	b.ne	404934 <sqrt@plt+0x2ad4>  // b.any
  40487c:	ldr	x0, [sp, #168]
  404880:	ldr	w0, [x0, #232]
  404884:	cmp	w0, #0x3
  404888:	b.eq	4048d4 <sqrt@plt+0x2a74>  // b.none
  40488c:	cmp	w0, #0x3
  404890:	b.gt	404934 <sqrt@plt+0x2ad4>
  404894:	cmp	w0, #0x2
  404898:	b.eq	404914 <sqrt@plt+0x2ab4>  // b.none
  40489c:	cmp	w0, #0x2
  4048a0:	b.gt	404934 <sqrt@plt+0x2ad4>
  4048a4:	cmp	w0, #0x0
  4048a8:	b.eq	4048f4 <sqrt@plt+0x2a94>  // b.none
  4048ac:	cmp	w0, #0x1
  4048b0:	b.ne	404934 <sqrt@plt+0x2ad4>  // b.any
  4048b4:	ldr	x0, [sp, #168]
  4048b8:	ldr	d1, [x0, #256]
  4048bc:	ldr	x0, [sp, #168]
  4048c0:	ldr	d0, [x0, #152]
  4048c4:	ldr	x0, [sp, #168]
  4048c8:	fadd	d0, d1, d0
  4048cc:	str	d0, [x0, #256]
  4048d0:	b	404934 <sqrt@plt+0x2ad4>
  4048d4:	ldr	x0, [sp, #168]
  4048d8:	ldr	d1, [x0, #256]
  4048dc:	ldr	x0, [sp, #168]
  4048e0:	ldr	d0, [x0, #152]
  4048e4:	ldr	x0, [sp, #168]
  4048e8:	fsub	d0, d1, d0
  4048ec:	str	d0, [x0, #256]
  4048f0:	b	404934 <sqrt@plt+0x2ad4>
  4048f4:	ldr	x0, [sp, #168]
  4048f8:	ldr	d1, [x0, #248]
  4048fc:	ldr	x0, [sp, #168]
  404900:	ldr	d0, [x0, #152]
  404904:	ldr	x0, [sp, #168]
  404908:	fadd	d0, d1, d0
  40490c:	str	d0, [x0, #248]
  404910:	b	404934 <sqrt@plt+0x2ad4>
  404914:	ldr	x0, [sp, #168]
  404918:	ldr	d1, [x0, #248]
  40491c:	ldr	x0, [sp, #168]
  404920:	ldr	d0, [x0, #152]
  404924:	ldr	x0, [sp, #168]
  404928:	fsub	d0, d1, d0
  40492c:	str	d0, [x0, #248]
  404930:	nop
  404934:	mov	x0, #0x20                  	// #32
  404938:	bl	422910 <_Znwm@@Base>
  40493c:	mov	x19, x0
  404940:	ldr	x0, [sp, #168]
  404944:	add	x1, x0, #0xf8
  404948:	ldr	x0, [sp, #168]
  40494c:	ldr	w2, [x0, #264]
  404950:	ldr	x0, [sp, #168]
  404954:	ldr	x0, [x0, #240]
  404958:	mov	x3, x0
  40495c:	mov	x0, x19
  404960:	bl	411158 <sqrt@plt+0xf2f8>
  404964:	ldr	x0, [sp, #168]
  404968:	str	x19, [x0, #240]
  40496c:	ldr	x0, [sp, #168]
  404970:	ldr	x1, [x0]
  404974:	ldr	x0, [sp, #168]
  404978:	and	x1, x1, #0xffffffffffffff7f
  40497c:	str	x1, [x0]
  404980:	ldr	x0, [sp, #168]
  404984:	str	xzr, [x0, #256]
  404988:	ldr	x1, [sp, #168]
  40498c:	ldr	d0, [x0, #256]
  404990:	str	d0, [x1, #248]
  404994:	ldr	x0, [sp, #168]
  404998:	str	wzr, [x0, #264]
  40499c:	b	406cc8 <sqrt@plt+0x4e68>
  4049a0:	ldr	x0, [sp, #5880]
  4049a4:	sub	x0, x0, #0x18
  4049a8:	ldr	x0, [x0]
  4049ac:	str	x0, [sp, #168]
  4049b0:	b	406cc8 <sqrt@plt+0x4e68>
  4049b4:	ldr	x0, [sp, #5880]
  4049b8:	sub	x0, x0, #0x18
  4049bc:	ldr	x0, [x0]
  4049c0:	str	x0, [sp, #168]
  4049c4:	ldr	x0, [sp, #168]
  4049c8:	ldr	x1, [x0]
  4049cc:	ldr	x0, [sp, #168]
  4049d0:	orr	x1, x1, #0x1
  4049d4:	str	x1, [x0]
  4049d8:	ldr	x0, [sp, #168]
  4049dc:	add	x0, x0, #0x28
  4049e0:	mov	x1, x0
  4049e4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4049e8:	add	x0, x0, #0x440
  4049ec:	bl	4074b8 <sqrt@plt+0x5658>
  4049f0:	b	406cc8 <sqrt@plt+0x4e68>
  4049f4:	ldr	x0, [sp, #5880]
  4049f8:	sub	x0, x0, #0x30
  4049fc:	ldr	x0, [x0]
  404a00:	str	x0, [sp, #168]
  404a04:	ldr	x0, [sp, #168]
  404a08:	ldr	x1, [x0]
  404a0c:	ldr	x0, [sp, #168]
  404a10:	orr	x1, x1, #0x1
  404a14:	str	x1, [x0]
  404a18:	ldr	x0, [sp, #168]
  404a1c:	ldr	x1, [sp, #5880]
  404a20:	ldr	d0, [x1]
  404a24:	str	d0, [x0, #40]
  404a28:	b	406cc8 <sqrt@plt+0x4e68>
  404a2c:	ldr	x0, [sp, #5880]
  404a30:	sub	x0, x0, #0x18
  404a34:	ldr	x0, [x0]
  404a38:	str	x0, [sp, #168]
  404a3c:	ldr	x0, [sp, #168]
  404a40:	ldr	x1, [x0]
  404a44:	ldr	x0, [sp, #168]
  404a48:	orr	x1, x1, #0x2
  404a4c:	str	x1, [x0]
  404a50:	ldr	x0, [sp, #168]
  404a54:	add	x0, x0, #0x28
  404a58:	mov	x1, x0
  404a5c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  404a60:	add	x0, x0, #0x440
  404a64:	bl	4074b8 <sqrt@plt+0x5658>
  404a68:	b	406cc8 <sqrt@plt+0x4e68>
  404a6c:	ldr	x0, [sp, #5880]
  404a70:	sub	x0, x0, #0x30
  404a74:	ldr	x0, [x0]
  404a78:	str	x0, [sp, #168]
  404a7c:	ldr	x0, [sp, #168]
  404a80:	ldr	x1, [x0]
  404a84:	ldr	x0, [sp, #168]
  404a88:	orr	x1, x1, #0x2
  404a8c:	str	x1, [x0]
  404a90:	ldr	x0, [sp, #168]
  404a94:	ldr	x1, [sp, #5880]
  404a98:	ldr	d0, [x1]
  404a9c:	str	d0, [x0, #40]
  404aa0:	b	406cc8 <sqrt@plt+0x4e68>
  404aa4:	ldr	x0, [sp, #5880]
  404aa8:	sub	x0, x0, #0x18
  404aac:	ldr	x0, [x0]
  404ab0:	str	x0, [sp, #168]
  404ab4:	ldr	x0, [sp, #168]
  404ab8:	ldr	x1, [x0]
  404abc:	ldr	x0, [sp, #168]
  404ac0:	orr	x1, x1, #0x100000
  404ac4:	str	x1, [x0]
  404ac8:	b	406cc8 <sqrt@plt+0x4e68>
  404acc:	ldr	x0, [sp, #5880]
  404ad0:	sub	x0, x0, #0x30
  404ad4:	ldr	x0, [x0]
  404ad8:	str	x0, [sp, #168]
  404adc:	ldr	x0, [sp, #168]
  404ae0:	ldr	x1, [x0]
  404ae4:	ldr	x0, [sp, #168]
  404ae8:	orr	x1, x1, #0x80000
  404aec:	str	x1, [x0]
  404af0:	ldr	x0, [sp, #168]
  404af4:	ldr	x1, [sp, #5880]
  404af8:	ldr	d0, [x1]
  404afc:	str	d0, [x0, #192]
  404b00:	b	406cc8 <sqrt@plt+0x4e68>
  404b04:	ldr	x0, [sp, #5880]
  404b08:	sub	x0, x0, #0x30
  404b0c:	ldr	x0, [x0]
  404b10:	str	x0, [sp, #168]
  404b14:	ldr	x0, [sp, #168]
  404b18:	ldr	x1, [x0]
  404b1c:	ldr	x0, [sp, #168]
  404b20:	orr	x1, x1, #0x1000000
  404b24:	str	x1, [x0]
  404b28:	ldr	x0, [sp, #168]
  404b2c:	ldr	x1, [sp, #5880]
  404b30:	ldr	d0, [x1]
  404b34:	str	d0, [x0, #200]
  404b38:	b	406cc8 <sqrt@plt+0x4e68>
  404b3c:	ldr	x0, [sp, #5880]
  404b40:	sub	x0, x0, #0x30
  404b44:	ldr	x0, [x0]
  404b48:	str	x0, [sp, #168]
  404b4c:	ldr	x0, [sp, #168]
  404b50:	ldr	x1, [x0]
  404b54:	ldr	x0, [sp, #168]
  404b58:	orr	x1, x1, #0x2000000
  404b5c:	str	x1, [x0]
  404b60:	ldr	x0, [sp, #168]
  404b64:	ldr	x1, [sp, #5880]
  404b68:	ldr	d0, [x1]
  404b6c:	str	d0, [x0, #208]
  404b70:	b	406cc8 <sqrt@plt+0x4e68>
  404b74:	ldr	x0, [sp, #5880]
  404b78:	sub	x0, x0, #0x30
  404b7c:	ldr	x0, [x0]
  404b80:	str	x0, [sp, #168]
  404b84:	ldr	x0, [sp, #168]
  404b88:	ldr	x2, [x0]
  404b8c:	ldr	x0, [sp, #168]
  404b90:	mov	x1, #0x480000              	// #4718592
  404b94:	orr	x1, x2, x1
  404b98:	str	x1, [x0]
  404b9c:	ldr	x0, [sp, #5880]
  404ba0:	ldr	x0, [x0]
  404ba4:	bl	401a50 <strlen@plt>
  404ba8:	add	x0, x0, #0x1
  404bac:	ldr	x19, [sp, #168]
  404bb0:	bl	4019d0 <_Znam@plt>
  404bb4:	str	x0, [x19, #216]
  404bb8:	ldr	x0, [sp, #168]
  404bbc:	ldr	x2, [x0, #216]
  404bc0:	ldr	x0, [sp, #5880]
  404bc4:	ldr	x0, [x0]
  404bc8:	mov	x1, x0
  404bcc:	mov	x0, x2
  404bd0:	bl	401b60 <strcpy@plt>
  404bd4:	b	406cc8 <sqrt@plt+0x4e68>
  404bd8:	ldr	x0, [sp, #5880]
  404bdc:	sub	x0, x0, #0x30
  404be0:	ldr	x0, [x0]
  404be4:	str	x0, [sp, #168]
  404be8:	ldr	x0, [sp, #168]
  404bec:	ldr	x2, [x0]
  404bf0:	ldr	x0, [sp, #168]
  404bf4:	mov	x1, #0xc80000              	// #13107200
  404bf8:	orr	x1, x2, x1
  404bfc:	str	x1, [x0]
  404c00:	ldr	x0, [sp, #5880]
  404c04:	ldr	x0, [x0]
  404c08:	bl	401a50 <strlen@plt>
  404c0c:	add	x0, x0, #0x1
  404c10:	ldr	x19, [sp, #168]
  404c14:	bl	4019d0 <_Znam@plt>
  404c18:	str	x0, [x19, #216]
  404c1c:	ldr	x0, [sp, #168]
  404c20:	ldr	x2, [x0, #216]
  404c24:	ldr	x0, [sp, #5880]
  404c28:	ldr	x0, [x0]
  404c2c:	mov	x1, x0
  404c30:	mov	x0, x2
  404c34:	bl	401b60 <strcpy@plt>
  404c38:	ldr	x0, [sp, #5880]
  404c3c:	ldr	x0, [x0]
  404c40:	bl	401a50 <strlen@plt>
  404c44:	add	x0, x0, #0x1
  404c48:	ldr	x19, [sp, #168]
  404c4c:	bl	4019d0 <_Znam@plt>
  404c50:	str	x0, [x19, #224]
  404c54:	ldr	x0, [sp, #168]
  404c58:	ldr	x2, [x0, #224]
  404c5c:	ldr	x0, [sp, #5880]
  404c60:	ldr	x0, [x0]
  404c64:	mov	x1, x0
  404c68:	mov	x0, x2
  404c6c:	bl	401b60 <strcpy@plt>
  404c70:	b	406cc8 <sqrt@plt+0x4e68>
  404c74:	ldr	x0, [sp, #5880]
  404c78:	sub	x0, x0, #0x30
  404c7c:	ldr	x0, [x0]
  404c80:	str	x0, [sp, #168]
  404c84:	ldr	x0, [sp, #168]
  404c88:	ldr	x1, [x0]
  404c8c:	ldr	x0, [sp, #168]
  404c90:	orr	x1, x1, #0x800000
  404c94:	str	x1, [x0]
  404c98:	ldr	x0, [sp, #5880]
  404c9c:	ldr	x0, [x0]
  404ca0:	bl	401a50 <strlen@plt>
  404ca4:	add	x0, x0, #0x1
  404ca8:	ldr	x19, [sp, #168]
  404cac:	bl	4019d0 <_Znam@plt>
  404cb0:	str	x0, [x19, #224]
  404cb4:	ldr	x0, [sp, #168]
  404cb8:	ldr	x2, [x0, #224]
  404cbc:	ldr	x0, [sp, #5880]
  404cc0:	ldr	x0, [x0]
  404cc4:	mov	x1, x0
  404cc8:	mov	x0, x2
  404ccc:	bl	401b60 <strcpy@plt>
  404cd0:	b	406cc8 <sqrt@plt+0x4e68>
  404cd4:	ldr	x0, [sp, #5880]
  404cd8:	sub	x0, x0, #0x18
  404cdc:	ldr	x0, [x0]
  404ce0:	str	x0, [sp, #168]
  404ce4:	ldr	x0, [sp, #168]
  404ce8:	ldr	x0, [x0]
  404cec:	and	x0, x0, #0x20000
  404cf0:	cmp	x0, #0x0
  404cf4:	b.eq	404d38 <sqrt@plt+0x2ed8>  // b.none
  404cf8:	ldr	x0, [sp, #168]
  404cfc:	ldr	x1, [x0]
  404d00:	ldr	x0, [sp, #168]
  404d04:	orr	x1, x1, #0x10000
  404d08:	str	x1, [x0]
  404d0c:	ldr	x0, [sp, #168]
  404d10:	ldr	x1, [x0]
  404d14:	ldr	x0, [sp, #168]
  404d18:	and	x1, x1, #0xfffffffffffdffff
  404d1c:	str	x1, [x0]
  404d20:	ldr	x0, [sp, #168]
  404d24:	str	xzr, [x0, #176]
  404d28:	ldr	x1, [sp, #168]
  404d2c:	ldr	d0, [x0, #176]
  404d30:	str	d0, [x1, #168]
  404d34:	b	406cc8 <sqrt@plt+0x4e68>
  404d38:	ldr	x0, [sp, #168]
  404d3c:	ldr	x0, [x0]
  404d40:	and	x0, x0, #0x10000
  404d44:	cmp	x0, #0x0
  404d48:	b.eq	404d58 <sqrt@plt+0x2ef8>  // b.none
  404d4c:	ldr	x0, [sp, #168]
  404d50:	str	xzr, [x0, #176]
  404d54:	b	406cc8 <sqrt@plt+0x4e68>
  404d58:	ldr	x0, [sp, #168]
  404d5c:	ldr	x1, [x0]
  404d60:	ldr	x0, [sp, #168]
  404d64:	orr	x1, x1, #0x20000
  404d68:	str	x1, [x0]
  404d6c:	b	406cc8 <sqrt@plt+0x4e68>
  404d70:	ldr	x0, [sp, #5880]
  404d74:	sub	x0, x0, #0x30
  404d78:	ldr	x0, [x0]
  404d7c:	str	x0, [sp, #168]
  404d80:	ldr	x0, [sp, #168]
  404d84:	ldr	x0, [x0]
  404d88:	and	x0, x0, #0x20000
  404d8c:	cmp	x0, #0x0
  404d90:	b.eq	404dd8 <sqrt@plt+0x2f78>  // b.none
  404d94:	ldr	x0, [sp, #168]
  404d98:	ldr	x1, [x0]
  404d9c:	ldr	x0, [sp, #168]
  404da0:	orr	x1, x1, #0x10000
  404da4:	str	x1, [x0]
  404da8:	ldr	x0, [sp, #168]
  404dac:	ldr	x1, [x0]
  404db0:	ldr	x0, [sp, #168]
  404db4:	and	x1, x1, #0xfffffffffffdffff
  404db8:	str	x1, [x0]
  404dbc:	ldr	x0, [sp, #168]
  404dc0:	str	xzr, [x0, #168]
  404dc4:	ldr	x0, [sp, #168]
  404dc8:	ldr	x1, [sp, #5880]
  404dcc:	ldr	d0, [x1]
  404dd0:	str	d0, [x0, #176]
  404dd4:	b	406cc8 <sqrt@plt+0x4e68>
  404dd8:	ldr	x0, [sp, #168]
  404ddc:	ldr	x0, [x0]
  404de0:	and	x0, x0, #0x10000
  404de4:	cmp	x0, #0x0
  404de8:	b.eq	404e00 <sqrt@plt+0x2fa0>  // b.none
  404dec:	ldr	x0, [sp, #168]
  404df0:	ldr	x1, [sp, #5880]
  404df4:	ldr	d0, [x1]
  404df8:	str	d0, [x0, #176]
  404dfc:	b	406cc8 <sqrt@plt+0x4e68>
  404e00:	ldr	x0, [sp, #168]
  404e04:	ldr	x1, [sp, #5880]
  404e08:	ldr	d0, [x1]
  404e0c:	str	d0, [x0, #176]
  404e10:	ldr	x1, [sp, #168]
  404e14:	ldr	d0, [x0, #176]
  404e18:	str	d0, [x1, #168]
  404e1c:	ldr	x0, [sp, #168]
  404e20:	ldr	x1, [x0]
  404e24:	ldr	x0, [sp, #168]
  404e28:	orr	x1, x1, #0x10000
  404e2c:	str	x1, [x0]
  404e30:	b	406cc8 <sqrt@plt+0x4e68>
  404e34:	ldr	x0, [sp, #5880]
  404e38:	sub	x0, x0, #0x18
  404e3c:	ldr	x0, [x0]
  404e40:	str	x0, [sp, #168]
  404e44:	ldr	x0, [sp, #168]
  404e48:	ldr	x1, [x0]
  404e4c:	ldr	x0, [sp, #168]
  404e50:	orr	x1, x1, #0x100
  404e54:	str	x1, [x0]
  404e58:	b	406cc8 <sqrt@plt+0x4e68>
  404e5c:	ldr	x0, [sp, #5880]
  404e60:	sub	x0, x0, #0x18
  404e64:	ldr	x0, [x0]
  404e68:	str	x0, [sp, #168]
  404e6c:	ldr	x0, [sp, #168]
  404e70:	ldr	x1, [x0]
  404e74:	ldr	x0, [sp, #168]
  404e78:	orr	x1, x1, #0x10
  404e7c:	str	x1, [x0]
  404e80:	b	406cc8 <sqrt@plt+0x4e68>
  404e84:	ldr	x0, [sp, #5880]
  404e88:	sub	x0, x0, #0x18
  404e8c:	ldr	x0, [x0]
  404e90:	str	x0, [sp, #168]
  404e94:	ldr	x0, [sp, #168]
  404e98:	ldr	x1, [x0]
  404e9c:	ldr	x0, [sp, #168]
  404ea0:	orr	x1, x1, #0x20
  404ea4:	str	x1, [x0]
  404ea8:	b	406cc8 <sqrt@plt+0x4e68>
  404eac:	ldr	x0, [sp, #5880]
  404eb0:	sub	x0, x0, #0x18
  404eb4:	ldr	x0, [x0]
  404eb8:	str	x0, [sp, #168]
  404ebc:	ldr	x0, [sp, #168]
  404ec0:	ldr	x1, [x0]
  404ec4:	ldr	x0, [sp, #168]
  404ec8:	orr	x1, x1, #0x40
  404ecc:	str	x1, [x0]
  404ed0:	b	406cc8 <sqrt@plt+0x4e68>
  404ed4:	ldr	x0, [sp, #5880]
  404ed8:	sub	x0, x0, #0x18
  404edc:	ldr	x0, [x0]
  404ee0:	str	x0, [sp, #168]
  404ee4:	ldr	x0, [sp, #168]
  404ee8:	ldr	x1, [x0]
  404eec:	ldr	x0, [sp, #168]
  404ef0:	orr	x1, x1, #0x60
  404ef4:	str	x1, [x0]
  404ef8:	b	406cc8 <sqrt@plt+0x4e68>
  404efc:	ldr	x0, [sp, #5880]
  404f00:	sub	x0, x0, #0x18
  404f04:	ldr	x0, [x0]
  404f08:	str	x0, [sp, #168]
  404f0c:	ldr	x0, [sp, #168]
  404f10:	ldr	x1, [x0]
  404f14:	ldr	x0, [sp, #168]
  404f18:	orr	x1, x1, #0x4
  404f1c:	str	x1, [x0]
  404f20:	b	406cc8 <sqrt@plt+0x4e68>
  404f24:	ldr	x0, [sp, #5880]
  404f28:	sub	x0, x0, #0x18
  404f2c:	ldr	x0, [x0]
  404f30:	str	x0, [sp, #168]
  404f34:	ldr	x0, [sp, #168]
  404f38:	ldr	x1, [x0]
  404f3c:	ldr	x0, [sp, #168]
  404f40:	and	x1, x1, #0xfffffffffffffffb
  404f44:	str	x1, [x0]
  404f48:	b	406cc8 <sqrt@plt+0x4e68>
  404f4c:	ldr	x0, [sp, #5880]
  404f50:	sub	x0, x0, #0x18
  404f54:	ldr	x0, [x0]
  404f58:	str	x0, [sp, #168]
  404f5c:	ldr	x0, [sp, #168]
  404f60:	add	x0, x0, #0x78
  404f64:	str	x0, [sp, #5848]
  404f68:	ldr	x0, [sp, #5848]
  404f6c:	ldr	x0, [x0]
  404f70:	cmp	x0, #0x0
  404f74:	b.eq	404f88 <sqrt@plt+0x3128>  // b.none
  404f78:	ldr	x0, [sp, #5848]
  404f7c:	ldr	x0, [x0]
  404f80:	str	x0, [sp, #5848]
  404f84:	b	404f68 <sqrt@plt+0x3108>
  404f88:	mov	x0, #0x28                  	// #40
  404f8c:	bl	422910 <_Znwm@@Base>
  404f90:	mov	x19, x0
  404f94:	ldr	x0, [sp, #5880]
  404f98:	ldr	x1, [x0]
  404f9c:	ldr	x0, [sp, #5880]
  404fa0:	ldr	x2, [x0, #8]
  404fa4:	ldr	x0, [sp, #5880]
  404fa8:	ldr	w0, [x0, #16]
  404fac:	mov	w3, w0
  404fb0:	mov	x0, x19
  404fb4:	bl	4111a0 <sqrt@plt+0xf340>
  404fb8:	ldr	x0, [sp, #5848]
  404fbc:	str	x19, [x0]
  404fc0:	b	406cc8 <sqrt@plt+0x4e68>
  404fc4:	ldr	x0, [sp, #5880]
  404fc8:	sub	x0, x0, #0x18
  404fcc:	ldr	x0, [x0]
  404fd0:	str	x0, [sp, #168]
  404fd4:	ldr	x0, [sp, #168]
  404fd8:	ldr	x0, [x0, #120]
  404fdc:	cmp	x0, #0x0
  404fe0:	b.eq	406c64 <sqrt@plt+0x4e04>  // b.none
  404fe4:	ldr	x0, [sp, #168]
  404fe8:	ldr	x0, [x0, #120]
  404fec:	str	x0, [sp, #5840]
  404ff0:	ldr	x0, [sp, #5840]
  404ff4:	ldr	x0, [x0]
  404ff8:	cmp	x0, #0x0
  404ffc:	b.eq	405010 <sqrt@plt+0x31b0>  // b.none
  405000:	ldr	x0, [sp, #5840]
  405004:	ldr	x0, [x0]
  405008:	str	x0, [sp, #5840]
  40500c:	b	404ff0 <sqrt@plt+0x3190>
  405010:	ldr	x0, [sp, #5840]
  405014:	mov	w1, #0x1                   	// #1
  405018:	str	w1, [x0, #16]
  40501c:	b	406c64 <sqrt@plt+0x4e04>
  405020:	ldr	x0, [sp, #5880]
  405024:	sub	x0, x0, #0x18
  405028:	ldr	x0, [x0]
  40502c:	str	x0, [sp, #168]
  405030:	ldr	x0, [sp, #168]
  405034:	ldr	x0, [x0, #120]
  405038:	cmp	x0, #0x0
  40503c:	b.eq	406c6c <sqrt@plt+0x4e0c>  // b.none
  405040:	ldr	x0, [sp, #168]
  405044:	ldr	x0, [x0, #120]
  405048:	str	x0, [sp, #5832]
  40504c:	ldr	x0, [sp, #5832]
  405050:	ldr	x0, [x0]
  405054:	cmp	x0, #0x0
  405058:	b.eq	40506c <sqrt@plt+0x320c>  // b.none
  40505c:	ldr	x0, [sp, #5832]
  405060:	ldr	x0, [x0]
  405064:	str	x0, [sp, #5832]
  405068:	b	40504c <sqrt@plt+0x31ec>
  40506c:	ldr	x0, [sp, #5832]
  405070:	mov	w1, #0x2                   	// #2
  405074:	str	w1, [x0, #16]
  405078:	b	406c6c <sqrt@plt+0x4e0c>
  40507c:	ldr	x0, [sp, #5880]
  405080:	sub	x0, x0, #0x18
  405084:	ldr	x0, [x0]
  405088:	str	x0, [sp, #168]
  40508c:	ldr	x0, [sp, #168]
  405090:	ldr	x0, [x0, #120]
  405094:	cmp	x0, #0x0
  405098:	b.eq	406c74 <sqrt@plt+0x4e14>  // b.none
  40509c:	ldr	x0, [sp, #168]
  4050a0:	ldr	x0, [x0, #120]
  4050a4:	str	x0, [sp, #5824]
  4050a8:	ldr	x0, [sp, #5824]
  4050ac:	ldr	x0, [x0]
  4050b0:	cmp	x0, #0x0
  4050b4:	b.eq	4050c8 <sqrt@plt+0x3268>  // b.none
  4050b8:	ldr	x0, [sp, #5824]
  4050bc:	ldr	x0, [x0]
  4050c0:	str	x0, [sp, #5824]
  4050c4:	b	4050a8 <sqrt@plt+0x3248>
  4050c8:	ldr	x0, [sp, #5824]
  4050cc:	mov	w1, #0x1                   	// #1
  4050d0:	str	w1, [x0, #20]
  4050d4:	b	406c74 <sqrt@plt+0x4e14>
  4050d8:	ldr	x0, [sp, #5880]
  4050dc:	sub	x0, x0, #0x18
  4050e0:	ldr	x0, [x0]
  4050e4:	str	x0, [sp, #168]
  4050e8:	ldr	x0, [sp, #168]
  4050ec:	ldr	x0, [x0, #120]
  4050f0:	cmp	x0, #0x0
  4050f4:	b.eq	406c7c <sqrt@plt+0x4e1c>  // b.none
  4050f8:	ldr	x0, [sp, #168]
  4050fc:	ldr	x0, [x0, #120]
  405100:	str	x0, [sp, #5816]
  405104:	ldr	x0, [sp, #5816]
  405108:	ldr	x0, [x0]
  40510c:	cmp	x0, #0x0
  405110:	b.eq	405124 <sqrt@plt+0x32c4>  // b.none
  405114:	ldr	x0, [sp, #5816]
  405118:	ldr	x0, [x0]
  40511c:	str	x0, [sp, #5816]
  405120:	b	405104 <sqrt@plt+0x32a4>
  405124:	ldr	x0, [sp, #5816]
  405128:	mov	w1, #0x2                   	// #2
  40512c:	str	w1, [x0, #20]
  405130:	b	406c7c <sqrt@plt+0x4e1c>
  405134:	ldr	x0, [sp, #5880]
  405138:	sub	x0, x0, #0x30
  40513c:	ldr	x0, [x0]
  405140:	str	x0, [sp, #168]
  405144:	ldr	x0, [sp, #168]
  405148:	ldr	x1, [x0]
  40514c:	ldr	x0, [sp, #168]
  405150:	orr	x1, x1, #0x40000
  405154:	str	x1, [x0]
  405158:	ldr	x0, [sp, #168]
  40515c:	ldr	x1, [sp, #5880]
  405160:	ldr	d0, [x1]
  405164:	str	d0, [x0, #184]
  405168:	b	406cc8 <sqrt@plt+0x4e68>
  40516c:	ldr	x0, [sp, #5880]
  405170:	sub	x0, x0, #0x18
  405174:	ldr	x0, [x0]
  405178:	str	x0, [sp, #168]
  40517c:	ldr	x0, [sp, #168]
  405180:	ldr	x1, [x0]
  405184:	ldr	x0, [sp, #168]
  405188:	orr	x1, x1, #0x200000
  40518c:	str	x1, [x0]
  405190:	b	406cc8 <sqrt@plt+0x4e68>
  405194:	ldr	x0, [sp, #5880]
  405198:	add	x2, sp, #0xa8
  40519c:	mov	x3, x0
  4051a0:	ldp	x0, x1, [x3]
  4051a4:	stp	x0, x1, [x2]
  4051a8:	ldr	x0, [x3, #16]
  4051ac:	str	x0, [x2, #16]
  4051b0:	b	406cc8 <sqrt@plt+0x4e68>
  4051b4:	ldr	x0, [sp, #5880]
  4051b8:	sub	x0, x0, #0x30
  4051bc:	ldr	x0, [x0, #8]
  4051c0:	str	x0, [sp, #176]
  4051c4:	ldr	x0, [sp, #5880]
  4051c8:	sub	x0, x0, #0x30
  4051cc:	ldr	w0, [x0, #16]
  4051d0:	str	w0, [sp, #184]
  4051d4:	ldr	x0, [sp, #5880]
  4051d8:	sub	x0, x0, #0x30
  4051dc:	ldr	x3, [x0]
  4051e0:	ldr	x0, [sp, #5880]
  4051e4:	sub	x0, x0, #0x18
  4051e8:	ldr	x1, [x0]
  4051ec:	ldr	x0, [sp, #5880]
  4051f0:	sub	x0, x0, #0x18
  4051f4:	ldr	w0, [x0, #8]
  4051f8:	mov	w2, w0
  4051fc:	mov	x0, x3
  405200:	bl	407c88 <sqrt@plt+0x5e28>
  405204:	str	x0, [sp, #168]
  405208:	ldr	x0, [sp, #5880]
  40520c:	sub	x0, x0, #0x18
  405210:	ldr	x0, [x0]
  405214:	cmp	x0, #0x0
  405218:	b.eq	40522c <sqrt@plt+0x33cc>  // b.none
  40521c:	ldr	x0, [sp, #5880]
  405220:	sub	x0, x0, #0x18
  405224:	ldr	x0, [x0]
  405228:	bl	401cb0 <_ZdaPv@plt>
  40522c:	ldr	x0, [sp, #5880]
  405230:	sub	x0, x0, #0x30
  405234:	ldr	x0, [x0]
  405238:	bl	401ad0 <free@plt>
  40523c:	b	406cc8 <sqrt@plt+0x4e68>
  405240:	str	xzr, [sp, #168]
  405244:	str	wzr, [sp, #176]
  405248:	str	wzr, [sp, #180]
  40524c:	b	406cc8 <sqrt@plt+0x4e68>
  405250:	ldr	x0, [sp, #5880]
  405254:	sub	x0, x0, #0x30
  405258:	ldp	x0, x1, [x0]
  40525c:	stp	x0, x1, [sp, #168]
  405260:	ldr	w1, [sp, #176]
  405264:	ldr	w0, [sp, #180]
  405268:	cmp	w1, w0
  40526c:	b.lt	405308 <sqrt@plt+0x34a8>  // b.tstop
  405270:	ldr	w0, [sp, #176]
  405274:	cmp	w0, #0x0
  405278:	b.ne	405294 <sqrt@plt+0x3434>  // b.any
  40527c:	mov	x0, #0x20                  	// #32
  405280:	bl	4019d0 <_Znam@plt>
  405284:	str	x0, [sp, #168]
  405288:	mov	w0, #0x4                   	// #4
  40528c:	str	w0, [sp, #180]
  405290:	b	405308 <sqrt@plt+0x34a8>
  405294:	ldr	x0, [sp, #168]
  405298:	str	x0, [sp, #5728]
  40529c:	ldr	w0, [sp, #180]
  4052a0:	lsl	w0, w0, #1
  4052a4:	str	w0, [sp, #180]
  4052a8:	ldr	w0, [sp, #180]
  4052ac:	sxtw	x0, w0
  4052b0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4052b4:	cmp	x0, x1
  4052b8:	b.hi	4052fc <sqrt@plt+0x349c>  // b.pmore
  4052bc:	lsl	x0, x0, #3
  4052c0:	bl	4019d0 <_Znam@plt>
  4052c4:	str	x0, [sp, #5720]
  4052c8:	ldr	w0, [sp, #176]
  4052cc:	sxtw	x0, w0
  4052d0:	lsl	x0, x0, #3
  4052d4:	mov	x2, x0
  4052d8:	ldr	x1, [sp, #5728]
  4052dc:	ldr	x0, [sp, #5720]
  4052e0:	bl	4019f0 <memcpy@plt>
  4052e4:	ldr	x0, [sp, #5720]
  4052e8:	str	x0, [sp, #168]
  4052ec:	ldr	x0, [sp, #5728]
  4052f0:	cmp	x0, #0x0
  4052f4:	b.eq	405308 <sqrt@plt+0x34a8>  // b.none
  4052f8:	b	405300 <sqrt@plt+0x34a0>
  4052fc:	bl	401d00 <__cxa_throw_bad_array_new_length@plt>
  405300:	ldr	x0, [sp, #5728]
  405304:	bl	401cb0 <_ZdaPv@plt>
  405308:	ldr	x1, [sp, #168]
  40530c:	ldr	w0, [sp, #176]
  405310:	sxtw	x0, w0
  405314:	lsl	x0, x0, #3
  405318:	add	x0, x1, x0
  40531c:	ldr	x1, [sp, #5880]
  405320:	ldr	d0, [x1]
  405324:	str	d0, [x0]
  405328:	ldr	w0, [sp, #176]
  40532c:	add	w0, w0, #0x1
  405330:	str	w0, [sp, #176]
  405334:	b	406cc8 <sqrt@plt+0x4e68>
  405338:	ldr	x0, [sp, #5880]
  40533c:	ldp	x0, x1, [x0]
  405340:	stp	x0, x1, [sp, #168]
  405344:	b	406cc8 <sqrt@plt+0x4e68>
  405348:	ldr	x1, [sp, #5880]
  40534c:	add	x0, sp, #0x88
  405350:	bl	41029c <sqrt@plt+0xe43c>
  405354:	ldr	d0, [sp, #136]
  405358:	str	d0, [sp, #168]
  40535c:	ldr	d0, [sp, #144]
  405360:	str	d0, [sp, #176]
  405364:	b	406cc8 <sqrt@plt+0x4e68>
  405368:	ldr	x0, [sp, #5880]
  40536c:	sub	x0, x0, #0x18
  405370:	mov	x1, x0
  405374:	add	x0, sp, #0x78
  405378:	bl	41029c <sqrt@plt+0xe43c>
  40537c:	ldr	d0, [sp, #120]
  405380:	str	d0, [sp, #168]
  405384:	ldr	d0, [sp, #128]
  405388:	str	d0, [sp, #176]
  40538c:	b	406cc8 <sqrt@plt+0x4e68>
  405390:	ldr	x0, [sp, #5880]
  405394:	ldp	x0, x1, [x0]
  405398:	stp	x0, x1, [sp, #168]
  40539c:	b	406cc8 <sqrt@plt+0x4e68>
  4053a0:	ldr	x0, [sp, #5880]
  4053a4:	sub	x0, x0, #0x30
  4053a8:	ldr	d1, [x0]
  4053ac:	ldr	x0, [sp, #5880]
  4053b0:	ldr	d0, [x0]
  4053b4:	fadd	d0, d1, d0
  4053b8:	str	d0, [sp, #168]
  4053bc:	ldr	x0, [sp, #5880]
  4053c0:	sub	x0, x0, #0x30
  4053c4:	ldr	d1, [x0, #8]
  4053c8:	ldr	x0, [sp, #5880]
  4053cc:	ldr	d0, [x0, #8]
  4053d0:	fadd	d0, d1, d0
  4053d4:	str	d0, [sp, #176]
  4053d8:	b	406cc8 <sqrt@plt+0x4e68>
  4053dc:	ldr	x0, [sp, #5880]
  4053e0:	sub	x0, x0, #0x48
  4053e4:	ldr	d1, [x0]
  4053e8:	ldr	x0, [sp, #5880]
  4053ec:	sub	x0, x0, #0x18
  4053f0:	ldr	d0, [x0]
  4053f4:	fadd	d0, d1, d0
  4053f8:	str	d0, [sp, #168]
  4053fc:	ldr	x0, [sp, #5880]
  405400:	sub	x0, x0, #0x48
  405404:	ldr	d1, [x0, #8]
  405408:	ldr	x0, [sp, #5880]
  40540c:	sub	x0, x0, #0x18
  405410:	ldr	d0, [x0, #8]
  405414:	fadd	d0, d1, d0
  405418:	str	d0, [sp, #176]
  40541c:	b	406cc8 <sqrt@plt+0x4e68>
  405420:	ldr	x0, [sp, #5880]
  405424:	sub	x0, x0, #0x30
  405428:	ldr	d1, [x0]
  40542c:	ldr	x0, [sp, #5880]
  405430:	ldr	d0, [x0]
  405434:	fsub	d0, d1, d0
  405438:	str	d0, [sp, #168]
  40543c:	ldr	x0, [sp, #5880]
  405440:	sub	x0, x0, #0x30
  405444:	ldr	d1, [x0, #8]
  405448:	ldr	x0, [sp, #5880]
  40544c:	ldr	d0, [x0, #8]
  405450:	fsub	d0, d1, d0
  405454:	str	d0, [sp, #176]
  405458:	b	406cc8 <sqrt@plt+0x4e68>
  40545c:	ldr	x0, [sp, #5880]
  405460:	sub	x0, x0, #0x48
  405464:	ldr	d1, [x0]
  405468:	ldr	x0, [sp, #5880]
  40546c:	sub	x0, x0, #0x18
  405470:	ldr	d0, [x0]
  405474:	fsub	d0, d1, d0
  405478:	str	d0, [sp, #168]
  40547c:	ldr	x0, [sp, #5880]
  405480:	sub	x0, x0, #0x48
  405484:	ldr	d1, [x0, #8]
  405488:	ldr	x0, [sp, #5880]
  40548c:	sub	x0, x0, #0x18
  405490:	ldr	d0, [x0, #8]
  405494:	fsub	d0, d1, d0
  405498:	str	d0, [sp, #176]
  40549c:	b	406cc8 <sqrt@plt+0x4e68>
  4054a0:	ldr	x0, [sp, #5880]
  4054a4:	sub	x0, x0, #0x48
  4054a8:	ldr	d0, [x0]
  4054ac:	str	d0, [sp, #168]
  4054b0:	ldr	x0, [sp, #5880]
  4054b4:	sub	x0, x0, #0x18
  4054b8:	ldr	d0, [x0, #8]
  4054bc:	str	d0, [sp, #176]
  4054c0:	b	406cc8 <sqrt@plt+0x4e68>
  4054c4:	ldr	x0, [sp, #5880]
  4054c8:	sub	x0, x0, #0x60
  4054cc:	ldr	d0, [x0]
  4054d0:	fmov	d1, #1.000000000000000000e+00
  4054d4:	fsub	d1, d1, d0
  4054d8:	ldr	x0, [sp, #5880]
  4054dc:	sub	x0, x0, #0x30
  4054e0:	ldr	d0, [x0]
  4054e4:	fmul	d1, d1, d0
  4054e8:	ldr	x0, [sp, #5880]
  4054ec:	sub	x0, x0, #0x60
  4054f0:	ldr	d2, [x0]
  4054f4:	ldr	x0, [sp, #5880]
  4054f8:	ldr	d0, [x0]
  4054fc:	fmul	d0, d2, d0
  405500:	fadd	d0, d1, d0
  405504:	str	d0, [sp, #168]
  405508:	ldr	x0, [sp, #5880]
  40550c:	sub	x0, x0, #0x60
  405510:	ldr	d0, [x0]
  405514:	fmov	d1, #1.000000000000000000e+00
  405518:	fsub	d1, d1, d0
  40551c:	ldr	x0, [sp, #5880]
  405520:	sub	x0, x0, #0x30
  405524:	ldr	d0, [x0, #8]
  405528:	fmul	d1, d1, d0
  40552c:	ldr	x0, [sp, #5880]
  405530:	sub	x0, x0, #0x60
  405534:	ldr	d2, [x0]
  405538:	ldr	x0, [sp, #5880]
  40553c:	ldr	d0, [x0, #8]
  405540:	fmul	d0, d2, d0
  405544:	fadd	d0, d1, d0
  405548:	str	d0, [sp, #176]
  40554c:	b	406cc8 <sqrt@plt+0x4e68>
  405550:	ldr	x0, [sp, #5880]
  405554:	sub	x0, x0, #0x78
  405558:	ldr	d0, [x0]
  40555c:	fmov	d1, #1.000000000000000000e+00
  405560:	fsub	d1, d1, d0
  405564:	ldr	x0, [sp, #5880]
  405568:	sub	x0, x0, #0x48
  40556c:	ldr	d0, [x0]
  405570:	fmul	d1, d1, d0
  405574:	ldr	x0, [sp, #5880]
  405578:	sub	x0, x0, #0x78
  40557c:	ldr	d2, [x0]
  405580:	ldr	x0, [sp, #5880]
  405584:	sub	x0, x0, #0x18
  405588:	ldr	d0, [x0]
  40558c:	fmul	d0, d2, d0
  405590:	fadd	d0, d1, d0
  405594:	str	d0, [sp, #168]
  405598:	ldr	x0, [sp, #5880]
  40559c:	sub	x0, x0, #0x78
  4055a0:	ldr	d0, [x0]
  4055a4:	fmov	d1, #1.000000000000000000e+00
  4055a8:	fsub	d1, d1, d0
  4055ac:	ldr	x0, [sp, #5880]
  4055b0:	sub	x0, x0, #0x48
  4055b4:	ldr	d0, [x0, #8]
  4055b8:	fmul	d1, d1, d0
  4055bc:	ldr	x0, [sp, #5880]
  4055c0:	sub	x0, x0, #0x78
  4055c4:	ldr	d2, [x0]
  4055c8:	ldr	x0, [sp, #5880]
  4055cc:	sub	x0, x0, #0x18
  4055d0:	ldr	d0, [x0, #8]
  4055d4:	fmul	d0, d2, d0
  4055d8:	fadd	d0, d1, d0
  4055dc:	str	d0, [sp, #176]
  4055e0:	b	406cc8 <sqrt@plt+0x4e68>
  4055e4:	ldr	x0, [sp, #5880]
  4055e8:	sub	x0, x0, #0x78
  4055ec:	ldr	d0, [x0]
  4055f0:	fmov	d1, #1.000000000000000000e+00
  4055f4:	fsub	d1, d1, d0
  4055f8:	ldr	x0, [sp, #5880]
  4055fc:	sub	x0, x0, #0x48
  405600:	ldr	d0, [x0]
  405604:	fmul	d1, d1, d0
  405608:	ldr	x0, [sp, #5880]
  40560c:	sub	x0, x0, #0x78
  405610:	ldr	d2, [x0]
  405614:	ldr	x0, [sp, #5880]
  405618:	sub	x0, x0, #0x18
  40561c:	ldr	d0, [x0]
  405620:	fmul	d0, d2, d0
  405624:	fadd	d0, d1, d0
  405628:	str	d0, [sp, #168]
  40562c:	ldr	x0, [sp, #5880]
  405630:	sub	x0, x0, #0x78
  405634:	ldr	d0, [x0]
  405638:	fmov	d1, #1.000000000000000000e+00
  40563c:	fsub	d1, d1, d0
  405640:	ldr	x0, [sp, #5880]
  405644:	sub	x0, x0, #0x48
  405648:	ldr	d0, [x0, #8]
  40564c:	fmul	d1, d1, d0
  405650:	ldr	x0, [sp, #5880]
  405654:	sub	x0, x0, #0x78
  405658:	ldr	d2, [x0]
  40565c:	ldr	x0, [sp, #5880]
  405660:	sub	x0, x0, #0x18
  405664:	ldr	d0, [x0, #8]
  405668:	fmul	d0, d2, d0
  40566c:	fadd	d0, d1, d0
  405670:	str	d0, [sp, #176]
  405674:	b	406cc8 <sqrt@plt+0x4e68>
  405678:	ldr	x0, [sp, #5880]
  40567c:	sub	x0, x0, #0x90
  405680:	ldr	d0, [x0]
  405684:	fmov	d1, #1.000000000000000000e+00
  405688:	fsub	d1, d1, d0
  40568c:	ldr	x0, [sp, #5880]
  405690:	sub	x0, x0, #0x60
  405694:	ldr	d0, [x0]
  405698:	fmul	d1, d1, d0
  40569c:	ldr	x0, [sp, #5880]
  4056a0:	sub	x0, x0, #0x90
  4056a4:	ldr	d2, [x0]
  4056a8:	ldr	x0, [sp, #5880]
  4056ac:	sub	x0, x0, #0x30
  4056b0:	ldr	d0, [x0]
  4056b4:	fmul	d0, d2, d0
  4056b8:	fadd	d0, d1, d0
  4056bc:	str	d0, [sp, #168]
  4056c0:	ldr	x0, [sp, #5880]
  4056c4:	sub	x0, x0, #0x90
  4056c8:	ldr	d0, [x0]
  4056cc:	fmov	d1, #1.000000000000000000e+00
  4056d0:	fsub	d1, d1, d0
  4056d4:	ldr	x0, [sp, #5880]
  4056d8:	sub	x0, x0, #0x60
  4056dc:	ldr	d0, [x0, #8]
  4056e0:	fmul	d1, d1, d0
  4056e4:	ldr	x0, [sp, #5880]
  4056e8:	sub	x0, x0, #0x90
  4056ec:	ldr	d2, [x0]
  4056f0:	ldr	x0, [sp, #5880]
  4056f4:	sub	x0, x0, #0x30
  4056f8:	ldr	d0, [x0, #8]
  4056fc:	fmul	d0, d2, d0
  405700:	fadd	d0, d1, d0
  405704:	str	d0, [sp, #176]
  405708:	b	406cc8 <sqrt@plt+0x4e68>
  40570c:	ldr	x0, [sp, #5880]
  405710:	sub	x0, x0, #0x30
  405714:	ldr	d0, [x0]
  405718:	str	d0, [sp, #168]
  40571c:	ldr	x0, [sp, #5880]
  405720:	ldr	d0, [x0]
  405724:	str	d0, [sp, #176]
  405728:	b	406cc8 <sqrt@plt+0x4e68>
  40572c:	ldr	x0, [sp, #5880]
  405730:	sub	x0, x0, #0x18
  405734:	ldp	x0, x1, [x0]
  405738:	stp	x0, x1, [sp, #168]
  40573c:	b	406cc8 <sqrt@plt+0x4e68>
  405740:	ldr	x0, [sp, #5880]
  405744:	add	x2, sp, #0xa8
  405748:	mov	x3, x0
  40574c:	ldp	x0, x1, [x3]
  405750:	stp	x0, x1, [x2]
  405754:	ldr	x0, [x3, #16]
  405758:	str	x0, [x2, #16]
  40575c:	b	406cc8 <sqrt@plt+0x4e68>
  405760:	ldr	x0, [sp, #5880]
  405764:	add	x3, sp, #0x40
  405768:	ldp	x1, x2, [x0]
  40576c:	mov	x0, x3
  405770:	bl	417004 <sqrt@plt+0x151a4>
  405774:	ldr	x0, [sp, #5880]
  405778:	sub	x0, x0, #0x18
  40577c:	mov	x3, x0
  405780:	add	x1, sp, #0xa8
  405784:	add	x0, sp, #0x40
  405788:	mov	x2, x1
  40578c:	mov	x1, x3
  405790:	bl	4172d4 <sqrt@plt+0x15474>
  405794:	cmp	w0, #0x0
  405798:	cset	w0, eq  // eq = none
  40579c:	and	w0, w0, #0xff
  4057a0:	cmp	w0, #0x0
  4057a4:	b.eq	4057b0 <sqrt@plt+0x3950>  // b.none
  4057a8:	mov	w19, #0x0                   	// #0
  4057ac:	b	4057b4 <sqrt@plt+0x3954>
  4057b0:	mov	w19, #0x1                   	// #1
  4057b4:	add	x0, sp, #0x40
  4057b8:	bl	417138 <sqrt@plt+0x152d8>
  4057bc:	cmp	w19, #0x1
  4057c0:	b.ne	407004 <sqrt@plt+0x51a4>  // b.any
  4057c4:	b	406cc8 <sqrt@plt+0x4e68>
  4057c8:	ldr	x0, [sp, #5880]
  4057cc:	sub	x0, x0, #0x18
  4057d0:	add	x3, sp, #0x40
  4057d4:	ldp	x1, x2, [x0]
  4057d8:	mov	x0, x3
  4057dc:	bl	417004 <sqrt@plt+0x151a4>
  4057e0:	ldr	x1, [sp, #5880]
  4057e4:	add	x2, sp, #0xa8
  4057e8:	add	x0, sp, #0x40
  4057ec:	bl	4172d4 <sqrt@plt+0x15474>
  4057f0:	cmp	w0, #0x0
  4057f4:	cset	w0, eq  // eq = none
  4057f8:	and	w0, w0, #0xff
  4057fc:	cmp	w0, #0x0
  405800:	b.eq	40580c <sqrt@plt+0x39ac>  // b.none
  405804:	mov	w19, #0x0                   	// #0
  405808:	b	405810 <sqrt@plt+0x39b0>
  40580c:	mov	w19, #0x1                   	// #1
  405810:	add	x0, sp, #0x40
  405814:	bl	417138 <sqrt@plt+0x152d8>
  405818:	cmp	w19, #0x1
  40581c:	b.ne	407004 <sqrt@plt+0x51a4>  // b.any
  405820:	b	406cc8 <sqrt@plt+0x4e68>
  405824:	ldr	x0, [sp, #5880]
  405828:	sub	x0, x0, #0x30
  40582c:	add	x3, sp, #0x40
  405830:	ldp	x1, x2, [x0]
  405834:	mov	x0, x3
  405838:	bl	417004 <sqrt@plt+0x151a4>
  40583c:	ldr	x1, [sp, #5880]
  405840:	add	x2, sp, #0xa8
  405844:	add	x0, sp, #0x40
  405848:	bl	4172d4 <sqrt@plt+0x15474>
  40584c:	cmp	w0, #0x0
  405850:	cset	w0, eq  // eq = none
  405854:	and	w0, w0, #0xff
  405858:	cmp	w0, #0x0
  40585c:	b.eq	405868 <sqrt@plt+0x3a08>  // b.none
  405860:	mov	w19, #0x0                   	// #0
  405864:	b	40586c <sqrt@plt+0x3a0c>
  405868:	mov	w19, #0x1                   	// #1
  40586c:	add	x0, sp, #0x40
  405870:	bl	417138 <sqrt@plt+0x152d8>
  405874:	cmp	w19, #0x1
  405878:	b.ne	407004 <sqrt@plt+0x51a4>  // b.any
  40587c:	b	406cc8 <sqrt@plt+0x4e68>
  405880:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  405884:	add	x0, x0, #0xc00
  405888:	ldr	d0, [x0]
  40588c:	str	d0, [sp, #176]
  405890:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  405894:	add	x0, x0, #0xc00
  405898:	ldr	d0, [x0, #8]
  40589c:	str	d0, [sp, #184]
  4058a0:	str	xzr, [sp, #168]
  4058a4:	b	406cc8 <sqrt@plt+0x4e68>
  4058a8:	ldr	x0, [sp, #5880]
  4058ac:	ldr	x0, [x0]
  4058b0:	bl	4073d0 <sqrt@plt+0x5570>
  4058b4:	str	x0, [sp, #5736]
  4058b8:	ldr	x0, [sp, #5736]
  4058bc:	cmp	x0, #0x0
  4058c0:	b.ne	405900 <sqrt@plt+0x3aa0>  // b.any
  4058c4:	ldr	x0, [sp, #5880]
  4058c8:	ldr	x1, [x0]
  4058cc:	add	x0, sp, #0x1, lsl #12
  4058d0:	add	x0, x0, #0x540
  4058d4:	bl	420230 <sqrt@plt+0x1e3d0>
  4058d8:	add	x1, sp, #0x1, lsl #12
  4058dc:	add	x1, x1, #0x540
  4058e0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4058e4:	add	x3, x0, #0xcb0
  4058e8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4058ec:	add	x2, x0, #0xcb0
  4058f0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4058f4:	add	x0, x0, #0x448
  4058f8:	bl	40dd08 <sqrt@plt+0xbea8>
  4058fc:	b	407004 <sqrt@plt+0x51a4>
  405900:	ldr	x0, [sp, #5736]
  405904:	add	x2, sp, #0xa8
  405908:	mov	x3, x0
  40590c:	ldp	x0, x1, [x3]
  405910:	stp	x0, x1, [x2]
  405914:	ldr	x0, [x3, #16]
  405918:	str	x0, [x2, #16]
  40591c:	ldr	x0, [sp, #5880]
  405920:	ldr	x0, [x0]
  405924:	bl	401ad0 <free@plt>
  405928:	b	406cc8 <sqrt@plt+0x4e68>
  40592c:	ldr	x0, [sp, #5880]
  405930:	ldr	x0, [x0]
  405934:	str	x0, [sp, #168]
  405938:	b	406cc8 <sqrt@plt+0x4e68>
  40593c:	ldr	x0, [sp, #5880]
  405940:	ldr	x1, [x0]
  405944:	mov	x22, #0x0                   	// #0
  405948:	mov	x23, #0x0                   	// #0
  40594c:	add	x0, sp, #0x40
  405950:	mov	x2, x22
  405954:	mov	x3, x23
  405958:	bl	4170cc <sqrt@plt+0x1526c>
  40595c:	ldr	x0, [sp, #5880]
  405960:	sub	x0, x0, #0x30
  405964:	mov	x3, x0
  405968:	add	x1, sp, #0xa8
  40596c:	add	x0, sp, #0x40
  405970:	mov	x2, x1
  405974:	mov	x1, x3
  405978:	bl	4172d4 <sqrt@plt+0x15474>
  40597c:	cmp	w0, #0x0
  405980:	cset	w0, eq  // eq = none
  405984:	and	w0, w0, #0xff
  405988:	cmp	w0, #0x0
  40598c:	b.eq	405998 <sqrt@plt+0x3b38>  // b.none
  405990:	mov	w19, #0x0                   	// #0
  405994:	b	40599c <sqrt@plt+0x3b3c>
  405998:	mov	w19, #0x1                   	// #1
  40599c:	add	x0, sp, #0x40
  4059a0:	bl	417138 <sqrt@plt+0x152d8>
  4059a4:	cmp	w19, #0x1
  4059a8:	b.ne	407004 <sqrt@plt+0x51a4>  // b.any
  4059ac:	b	406cc8 <sqrt@plt+0x4e68>
  4059b0:	ldr	x0, [sp, #5880]
  4059b4:	ldr	w0, [x0]
  4059b8:	str	w0, [sp, #168]
  4059bc:	b	406cc8 <sqrt@plt+0x4e68>
  4059c0:	ldr	x0, [sp, #5880]
  4059c4:	sub	x0, x0, #0x18
  4059c8:	ldr	d0, [x0]
  4059cc:	fcvtzs	w0, d0
  4059d0:	str	w0, [sp, #168]
  4059d4:	b	406cc8 <sqrt@plt+0x4e68>
  4059d8:	mov	w0, #0x1                   	// #1
  4059dc:	str	w0, [sp, #168]
  4059e0:	b	406cc8 <sqrt@plt+0x4e68>
  4059e4:	ldr	x0, [sp, #5880]
  4059e8:	sub	x0, x0, #0x18
  4059ec:	ldr	w0, [x0]
  4059f0:	str	w0, [sp, #168]
  4059f4:	b	406cc8 <sqrt@plt+0x4e68>
  4059f8:	str	wzr, [sp, #5812]
  4059fc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  405a00:	add	x0, x0, #0xc28
  405a04:	ldr	x0, [x0]
  405a08:	str	x0, [sp, #5800]
  405a0c:	ldr	x0, [sp, #5800]
  405a10:	cmp	x0, #0x0
  405a14:	b.eq	405a98 <sqrt@plt+0x3c38>  // b.none
  405a18:	ldr	x0, [sp, #5800]
  405a1c:	ldr	x0, [x0]
  405a20:	add	x0, x0, #0xa8
  405a24:	ldr	x1, [x0]
  405a28:	ldr	x0, [sp, #5800]
  405a2c:	blr	x1
  405a30:	mov	w1, w0
  405a34:	ldr	x0, [sp, #5880]
  405a38:	ldr	w0, [x0]
  405a3c:	cmp	w1, w0
  405a40:	b.ne	405a70 <sqrt@plt+0x3c10>  // b.any
  405a44:	ldr	w0, [sp, #5812]
  405a48:	add	w0, w0, #0x1
  405a4c:	str	w0, [sp, #5812]
  405a50:	ldr	x0, [sp, #5880]
  405a54:	sub	x0, x0, #0x18
  405a58:	ldr	w0, [x0]
  405a5c:	ldr	w1, [sp, #5812]
  405a60:	cmp	w1, w0
  405a64:	b.ne	405a70 <sqrt@plt+0x3c10>  // b.any
  405a68:	mov	w0, #0x1                   	// #1
  405a6c:	b	405a74 <sqrt@plt+0x3c14>
  405a70:	mov	w0, #0x0                   	// #0
  405a74:	cmp	w0, #0x0
  405a78:	b.eq	405a88 <sqrt@plt+0x3c28>  // b.none
  405a7c:	ldr	x0, [sp, #5800]
  405a80:	str	x0, [sp, #168]
  405a84:	b	405a98 <sqrt@plt+0x3c38>
  405a88:	ldr	x0, [sp, #5800]
  405a8c:	ldr	x0, [x0, #16]
  405a90:	str	x0, [sp, #5800]
  405a94:	b	405a0c <sqrt@plt+0x3bac>
  405a98:	ldr	x0, [sp, #5800]
  405a9c:	cmp	x0, #0x0
  405aa0:	b.ne	406c84 <sqrt@plt+0x4e24>  // b.any
  405aa4:	ldr	x0, [sp, #5880]
  405aa8:	sub	x0, x0, #0x18
  405aac:	ldr	w1, [x0]
  405ab0:	add	x0, sp, #0x1, lsl #12
  405ab4:	add	x0, x0, #0x550
  405ab8:	bl	420294 <sqrt@plt+0x1e434>
  405abc:	ldr	x0, [sp, #5880]
  405ac0:	sub	x0, x0, #0x18
  405ac4:	ldr	w0, [x0]
  405ac8:	bl	407a68 <sqrt@plt+0x5c08>
  405acc:	mov	x1, x0
  405ad0:	add	x0, sp, #0x1, lsl #12
  405ad4:	add	x0, x0, #0x560
  405ad8:	bl	420230 <sqrt@plt+0x1e3d0>
  405adc:	ldr	x0, [sp, #5880]
  405ae0:	ldr	w0, [x0]
  405ae4:	bl	407b18 <sqrt@plt+0x5cb8>
  405ae8:	mov	x1, x0
  405aec:	add	x0, sp, #0x1, lsl #12
  405af0:	add	x0, x0, #0x570
  405af4:	bl	420230 <sqrt@plt+0x1e3d0>
  405af8:	add	x2, sp, #0x1, lsl #12
  405afc:	add	x2, x2, #0x570
  405b00:	add	x1, sp, #0x1, lsl #12
  405b04:	add	x1, x1, #0x560
  405b08:	add	x0, sp, #0x1, lsl #12
  405b0c:	add	x0, x0, #0x550
  405b10:	mov	x3, x2
  405b14:	mov	x2, x1
  405b18:	mov	x1, x0
  405b1c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  405b20:	add	x0, x0, #0x460
  405b24:	bl	40dd08 <sqrt@plt+0xbea8>
  405b28:	b	407004 <sqrt@plt+0x51a4>
  405b2c:	str	wzr, [sp, #5796]
  405b30:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  405b34:	add	x0, x0, #0xc28
  405b38:	ldr	x0, [x0, #8]
  405b3c:	str	x0, [sp, #5784]
  405b40:	ldr	x0, [sp, #5784]
  405b44:	cmp	x0, #0x0
  405b48:	b.eq	405bcc <sqrt@plt+0x3d6c>  // b.none
  405b4c:	ldr	x0, [sp, #5784]
  405b50:	ldr	x0, [x0]
  405b54:	add	x0, x0, #0xa8
  405b58:	ldr	x1, [x0]
  405b5c:	ldr	x0, [sp, #5784]
  405b60:	blr	x1
  405b64:	mov	w1, w0
  405b68:	ldr	x0, [sp, #5880]
  405b6c:	ldr	w0, [x0]
  405b70:	cmp	w1, w0
  405b74:	b.ne	405ba4 <sqrt@plt+0x3d44>  // b.any
  405b78:	ldr	w0, [sp, #5796]
  405b7c:	add	w0, w0, #0x1
  405b80:	str	w0, [sp, #5796]
  405b84:	ldr	x0, [sp, #5880]
  405b88:	sub	x0, x0, #0x18
  405b8c:	ldr	w0, [x0]
  405b90:	ldr	w1, [sp, #5796]
  405b94:	cmp	w1, w0
  405b98:	b.ne	405ba4 <sqrt@plt+0x3d44>  // b.any
  405b9c:	mov	w0, #0x1                   	// #1
  405ba0:	b	405ba8 <sqrt@plt+0x3d48>
  405ba4:	mov	w0, #0x0                   	// #0
  405ba8:	cmp	w0, #0x0
  405bac:	b.eq	405bbc <sqrt@plt+0x3d5c>  // b.none
  405bb0:	ldr	x0, [sp, #5784]
  405bb4:	str	x0, [sp, #168]
  405bb8:	b	405bcc <sqrt@plt+0x3d6c>
  405bbc:	ldr	x0, [sp, #5784]
  405bc0:	ldr	x0, [x0, #8]
  405bc4:	str	x0, [sp, #5784]
  405bc8:	b	405b40 <sqrt@plt+0x3ce0>
  405bcc:	ldr	x0, [sp, #5784]
  405bd0:	cmp	x0, #0x0
  405bd4:	b.ne	406c8c <sqrt@plt+0x4e2c>  // b.any
  405bd8:	ldr	x0, [sp, #5880]
  405bdc:	sub	x0, x0, #0x18
  405be0:	ldr	w1, [x0]
  405be4:	add	x0, sp, #0x1, lsl #12
  405be8:	add	x0, x0, #0x580
  405bec:	bl	420294 <sqrt@plt+0x1e434>
  405bf0:	ldr	x0, [sp, #5880]
  405bf4:	sub	x0, x0, #0x18
  405bf8:	ldr	w0, [x0]
  405bfc:	bl	407a68 <sqrt@plt+0x5c08>
  405c00:	mov	x1, x0
  405c04:	add	x0, sp, #0x1, lsl #12
  405c08:	add	x0, x0, #0x590
  405c0c:	bl	420230 <sqrt@plt+0x1e3d0>
  405c10:	ldr	x0, [sp, #5880]
  405c14:	ldr	w0, [x0]
  405c18:	bl	407b18 <sqrt@plt+0x5cb8>
  405c1c:	mov	x1, x0
  405c20:	add	x0, sp, #0x1, lsl #12
  405c24:	add	x0, x0, #0x5a0
  405c28:	bl	420230 <sqrt@plt+0x1e3d0>
  405c2c:	add	x2, sp, #0x1, lsl #12
  405c30:	add	x2, x2, #0x5a0
  405c34:	add	x1, sp, #0x1, lsl #12
  405c38:	add	x1, x1, #0x590
  405c3c:	add	x0, sp, #0x1, lsl #12
  405c40:	add	x0, x0, #0x580
  405c44:	mov	x3, x2
  405c48:	mov	x2, x1
  405c4c:	mov	x1, x0
  405c50:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  405c54:	add	x0, x0, #0x478
  405c58:	bl	40dd08 <sqrt@plt+0xbea8>
  405c5c:	b	407004 <sqrt@plt+0x51a4>
  405c60:	mov	w0, #0x1                   	// #1
  405c64:	str	w0, [sp, #168]
  405c68:	b	406cc8 <sqrt@plt+0x4e68>
  405c6c:	mov	w0, #0x2                   	// #2
  405c70:	str	w0, [sp, #168]
  405c74:	b	406cc8 <sqrt@plt+0x4e68>
  405c78:	mov	w0, #0x3                   	// #3
  405c7c:	str	w0, [sp, #168]
  405c80:	b	406cc8 <sqrt@plt+0x4e68>
  405c84:	mov	w0, #0x4                   	// #4
  405c88:	str	w0, [sp, #168]
  405c8c:	b	406cc8 <sqrt@plt+0x4e68>
  405c90:	mov	w0, #0x6                   	// #6
  405c94:	str	w0, [sp, #168]
  405c98:	b	406cc8 <sqrt@plt+0x4e68>
  405c9c:	mov	w0, #0x7                   	// #7
  405ca0:	str	w0, [sp, #168]
  405ca4:	b	406cc8 <sqrt@plt+0x4e68>
  405ca8:	mov	w0, #0x5                   	// #5
  405cac:	str	w0, [sp, #168]
  405cb0:	b	406cc8 <sqrt@plt+0x4e68>
  405cb4:	mov	w0, #0xa                   	// #10
  405cb8:	str	w0, [sp, #168]
  405cbc:	b	406cc8 <sqrt@plt+0x4e68>
  405cc0:	mov	w0, #0x9                   	// #9
  405cc4:	str	w0, [sp, #168]
  405cc8:	b	406cc8 <sqrt@plt+0x4e68>
  405ccc:	mov	x0, #0x38                  	// #56
  405cd0:	bl	422910 <_Znwm@@Base>
  405cd4:	mov	x19, x0
  405cd8:	ldr	x0, [sp, #5880]
  405cdc:	ldr	x0, [x0]
  405ce0:	mov	x20, #0x0                   	// #0
  405ce4:	mov	x21, #0x0                   	// #0
  405ce8:	mov	x2, x20
  405cec:	mov	x3, x21
  405cf0:	mov	x1, x0
  405cf4:	mov	x0, x19
  405cf8:	bl	4170cc <sqrt@plt+0x1526c>
  405cfc:	str	x19, [sp, #168]
  405d00:	b	406cc8 <sqrt@plt+0x4e68>
  405d04:	ldr	x0, [sp, #5880]
  405d08:	sub	x0, x0, #0x30
  405d0c:	ldr	x0, [x0]
  405d10:	str	x0, [sp, #168]
  405d14:	ldr	x2, [sp, #168]
  405d18:	ldr	x0, [sp, #5880]
  405d1c:	ldr	x0, [x0]
  405d20:	mov	x1, x0
  405d24:	mov	x0, x2
  405d28:	bl	417240 <sqrt@plt+0x153e0>
  405d2c:	b	406cc8 <sqrt@plt+0x4e68>
  405d30:	mov	x0, #0x38                  	// #56
  405d34:	bl	422910 <_Znwm@@Base>
  405d38:	mov	x19, x0
  405d3c:	ldr	x0, [sp, #5880]
  405d40:	ldp	x1, x2, [x0]
  405d44:	mov	x0, x19
  405d48:	bl	417004 <sqrt@plt+0x151a4>
  405d4c:	str	x19, [sp, #168]
  405d50:	b	406cc8 <sqrt@plt+0x4e68>
  405d54:	ldr	x0, [sp, #5880]
  405d58:	ldr	x0, [x0]
  405d5c:	str	x0, [sp, #168]
  405d60:	b	406cc8 <sqrt@plt+0x4e68>
  405d64:	ldr	x0, [sp, #5880]
  405d68:	sub	x0, x0, #0x18
  405d6c:	ldr	x0, [x0]
  405d70:	str	x0, [sp, #168]
  405d74:	ldr	x3, [sp, #168]
  405d78:	ldr	x0, [sp, #5880]
  405d7c:	ldp	x1, x2, [x0]
  405d80:	mov	x0, x3
  405d84:	bl	4171d0 <sqrt@plt+0x15370>
  405d88:	b	406cc8 <sqrt@plt+0x4e68>
  405d8c:	ldr	x0, [sp, #5880]
  405d90:	ldr	x0, [x0]
  405d94:	str	x0, [sp, #168]
  405d98:	b	406cc8 <sqrt@plt+0x4e68>
  405d9c:	ldr	x0, [sp, #5880]
  405da0:	sub	x0, x0, #0x48
  405da4:	ldr	x0, [x0]
  405da8:	str	x0, [sp, #168]
  405dac:	ldr	x2, [sp, #168]
  405db0:	ldr	x0, [sp, #5880]
  405db4:	sub	x0, x0, #0x18
  405db8:	ldr	x0, [x0]
  405dbc:	mov	x1, x0
  405dc0:	mov	x0, x2
  405dc4:	bl	4172b0 <sqrt@plt+0x15450>
  405dc8:	b	406cc8 <sqrt@plt+0x4e68>
  405dcc:	ldr	x0, [sp, #5880]
  405dd0:	sub	x0, x0, #0x48
  405dd4:	ldr	w1, [x0]
  405dd8:	add	x0, sp, #0x1, lsl #12
  405ddc:	add	x0, x0, #0x5b0
  405de0:	bl	420294 <sqrt@plt+0x1e434>
  405de4:	ldr	x0, [sp, #5880]
  405de8:	sub	x0, x0, #0x48
  405dec:	ldr	w0, [x0]
  405df0:	bl	407a68 <sqrt@plt+0x5c08>
  405df4:	mov	x1, x0
  405df8:	add	x0, sp, #0x1, lsl #12
  405dfc:	add	x0, x0, #0x5c0
  405e00:	bl	420230 <sqrt@plt+0x1e3d0>
  405e04:	ldr	x0, [sp, #5880]
  405e08:	sub	x0, x0, #0x18
  405e0c:	ldr	w0, [x0]
  405e10:	bl	407b18 <sqrt@plt+0x5cb8>
  405e14:	mov	x1, x0
  405e18:	add	x0, sp, #0x1, lsl #12
  405e1c:	add	x0, x0, #0x5d0
  405e20:	bl	420230 <sqrt@plt+0x1e3d0>
  405e24:	add	x2, sp, #0x1, lsl #12
  405e28:	add	x2, x2, #0x5d0
  405e2c:	add	x1, sp, #0x1, lsl #12
  405e30:	add	x1, x1, #0x5c0
  405e34:	add	x0, sp, #0x1, lsl #12
  405e38:	add	x0, x0, #0x5b0
  405e3c:	mov	x3, x2
  405e40:	mov	x2, x1
  405e44:	mov	x1, x0
  405e48:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  405e4c:	add	x0, x0, #0x498
  405e50:	bl	40dd80 <sqrt@plt+0xbf20>
  405e54:	ldr	x0, [sp, #5880]
  405e58:	ldr	x0, [x0]
  405e5c:	str	x0, [sp, #168]
  405e60:	b	406cc8 <sqrt@plt+0x4e68>
  405e64:	ldr	x0, [sp, #5880]
  405e68:	sub	x0, x0, #0x18
  405e6c:	ldr	w0, [x0]
  405e70:	bl	407b18 <sqrt@plt+0x5cb8>
  405e74:	mov	x1, x0
  405e78:	add	x0, sp, #0x1, lsl #12
  405e7c:	add	x0, x0, #0x5e0
  405e80:	bl	420230 <sqrt@plt+0x1e3d0>
  405e84:	add	x1, sp, #0x1, lsl #12
  405e88:	add	x1, x1, #0x5e0
  405e8c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  405e90:	add	x3, x0, #0xcb0
  405e94:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  405e98:	add	x2, x0, #0xcb0
  405e9c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  405ea0:	add	x0, x0, #0x4c8
  405ea4:	bl	40dd80 <sqrt@plt+0xbf20>
  405ea8:	ldr	x0, [sp, #5880]
  405eac:	ldr	x0, [x0]
  405eb0:	str	x0, [sp, #168]
  405eb4:	b	406cc8 <sqrt@plt+0x4e68>
  405eb8:	ldr	x0, [sp, #5880]
  405ebc:	sub	x0, x0, #0x30
  405ec0:	ldr	w1, [x0]
  405ec4:	add	x0, sp, #0x1, lsl #12
  405ec8:	add	x0, x0, #0x5f0
  405ecc:	bl	420294 <sqrt@plt+0x1e434>
  405ed0:	ldr	x0, [sp, #5880]
  405ed4:	sub	x0, x0, #0x30
  405ed8:	ldr	w0, [x0]
  405edc:	bl	407a68 <sqrt@plt+0x5c08>
  405ee0:	mov	x1, x0
  405ee4:	add	x0, sp, #0x1, lsl #12
  405ee8:	add	x0, x0, #0x600
  405eec:	bl	420230 <sqrt@plt+0x1e3d0>
  405ef0:	ldr	x0, [sp, #5880]
  405ef4:	sub	x0, x0, #0x18
  405ef8:	ldr	w0, [x0]
  405efc:	bl	407b18 <sqrt@plt+0x5cb8>
  405f00:	mov	x1, x0
  405f04:	add	x0, sp, #0x1, lsl #12
  405f08:	add	x0, x0, #0x610
  405f0c:	bl	420230 <sqrt@plt+0x1e3d0>
  405f10:	add	x2, sp, #0x1, lsl #12
  405f14:	add	x2, x2, #0x610
  405f18:	add	x1, sp, #0x1, lsl #12
  405f1c:	add	x1, x1, #0x600
  405f20:	add	x0, sp, #0x1, lsl #12
  405f24:	add	x0, x0, #0x5f0
  405f28:	mov	x3, x2
  405f2c:	mov	x2, x1
  405f30:	mov	x1, x0
  405f34:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  405f38:	add	x0, x0, #0x4f0
  405f3c:	bl	40dd80 <sqrt@plt+0xbf20>
  405f40:	ldr	x0, [sp, #5880]
  405f44:	ldr	x0, [x0]
  405f48:	str	x0, [sp, #168]
  405f4c:	b	406cc8 <sqrt@plt+0x4e68>
  405f50:	ldr	x0, [sp, #5880]
  405f54:	sub	x0, x0, #0x18
  405f58:	ldr	x1, [x0]
  405f5c:	add	x0, sp, #0x1, lsl #12
  405f60:	add	x0, x0, #0x620
  405f64:	bl	420230 <sqrt@plt+0x1e3d0>
  405f68:	add	x1, sp, #0x1, lsl #12
  405f6c:	add	x1, x1, #0x620
  405f70:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  405f74:	add	x3, x0, #0xcb0
  405f78:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  405f7c:	add	x2, x0, #0xcb0
  405f80:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  405f84:	add	x0, x0, #0x518
  405f88:	bl	40dd80 <sqrt@plt+0xbf20>
  405f8c:	ldr	x0, [sp, #5880]
  405f90:	sub	x0, x0, #0x18
  405f94:	ldr	x0, [x0]
  405f98:	cmp	x0, #0x0
  405f9c:	b.eq	405fb0 <sqrt@plt+0x4150>  // b.none
  405fa0:	ldr	x0, [sp, #5880]
  405fa4:	sub	x0, x0, #0x18
  405fa8:	ldr	x0, [x0]
  405fac:	bl	401cb0 <_ZdaPv@plt>
  405fb0:	ldr	x0, [sp, #5880]
  405fb4:	ldr	x0, [x0]
  405fb8:	str	x0, [sp, #168]
  405fbc:	b	406cc8 <sqrt@plt+0x4e68>
  405fc0:	mov	x0, #0x30                  	// #48
  405fc4:	str	x0, [sp, #168]
  405fc8:	mov	x0, #0x1                   	// #1
  405fcc:	str	x0, [sp, #176]
  405fd0:	b	406cc8 <sqrt@plt+0x4e68>
  405fd4:	mov	x0, #0x40                  	// #64
  405fd8:	str	x0, [sp, #168]
  405fdc:	mov	x0, #0x1                   	// #1
  405fe0:	str	x0, [sp, #176]
  405fe4:	b	406cc8 <sqrt@plt+0x4e68>
  405fe8:	mov	x0, #0x48                  	// #72
  405fec:	str	x0, [sp, #168]
  405ff0:	mov	x0, #0x1                   	// #1
  405ff4:	str	x0, [sp, #176]
  405ff8:	b	406cc8 <sqrt@plt+0x4e68>
  405ffc:	mov	x0, #0x38                  	// #56
  406000:	str	x0, [sp, #168]
  406004:	mov	x0, #0x1                   	// #1
  406008:	str	x0, [sp, #176]
  40600c:	b	406cc8 <sqrt@plt+0x4e68>
  406010:	mov	x0, #0x50                  	// #80
  406014:	str	x0, [sp, #168]
  406018:	mov	x0, #0x1                   	// #1
  40601c:	str	x0, [sp, #176]
  406020:	b	406cc8 <sqrt@plt+0x4e68>
  406024:	mov	x0, #0x60                  	// #96
  406028:	str	x0, [sp, #168]
  40602c:	mov	x0, #0x1                   	// #1
  406030:	str	x0, [sp, #176]
  406034:	b	406cc8 <sqrt@plt+0x4e68>
  406038:	mov	x0, #0x58                  	// #88
  40603c:	str	x0, [sp, #168]
  406040:	mov	x0, #0x1                   	// #1
  406044:	str	x0, [sp, #176]
  406048:	b	406cc8 <sqrt@plt+0x4e68>
  40604c:	mov	x0, #0x68                  	// #104
  406050:	str	x0, [sp, #168]
  406054:	mov	x0, #0x1                   	// #1
  406058:	str	x0, [sp, #176]
  40605c:	b	406cc8 <sqrt@plt+0x4e68>
  406060:	mov	x0, #0x80                  	// #128
  406064:	str	x0, [sp, #168]
  406068:	mov	x0, #0x1                   	// #1
  40606c:	str	x0, [sp, #176]
  406070:	b	406cc8 <sqrt@plt+0x4e68>
  406074:	mov	x0, #0x70                  	// #112
  406078:	str	x0, [sp, #168]
  40607c:	mov	x0, #0x1                   	// #1
  406080:	str	x0, [sp, #176]
  406084:	b	406cc8 <sqrt@plt+0x4e68>
  406088:	mov	x0, #0x78                  	// #120
  40608c:	str	x0, [sp, #168]
  406090:	mov	x0, #0x1                   	// #1
  406094:	str	x0, [sp, #176]
  406098:	b	406cc8 <sqrt@plt+0x4e68>
  40609c:	mov	x0, #0x30                  	// #48
  4060a0:	str	x0, [sp, #168]
  4060a4:	mov	x0, #0x1                   	// #1
  4060a8:	str	x0, [sp, #176]
  4060ac:	b	406cc8 <sqrt@plt+0x4e68>
  4060b0:	mov	x0, #0x38                  	// #56
  4060b4:	str	x0, [sp, #168]
  4060b8:	mov	x0, #0x1                   	// #1
  4060bc:	str	x0, [sp, #176]
  4060c0:	b	406cc8 <sqrt@plt+0x4e68>
  4060c4:	mov	x0, #0x48                  	// #72
  4060c8:	str	x0, [sp, #168]
  4060cc:	mov	x0, #0x1                   	// #1
  4060d0:	str	x0, [sp, #176]
  4060d4:	b	406cc8 <sqrt@plt+0x4e68>
  4060d8:	mov	x0, #0x40                  	// #64
  4060dc:	str	x0, [sp, #168]
  4060e0:	mov	x0, #0x1                   	// #1
  4060e4:	str	x0, [sp, #176]
  4060e8:	b	406cc8 <sqrt@plt+0x4e68>
  4060ec:	mov	x0, #0x58                  	// #88
  4060f0:	str	x0, [sp, #168]
  4060f4:	mov	x0, #0x1                   	// #1
  4060f8:	str	x0, [sp, #176]
  4060fc:	b	406cc8 <sqrt@plt+0x4e68>
  406100:	mov	x0, #0x68                  	// #104
  406104:	str	x0, [sp, #168]
  406108:	mov	x0, #0x1                   	// #1
  40610c:	str	x0, [sp, #176]
  406110:	b	406cc8 <sqrt@plt+0x4e68>
  406114:	mov	x0, #0x50                  	// #80
  406118:	str	x0, [sp, #168]
  40611c:	mov	x0, #0x1                   	// #1
  406120:	str	x0, [sp, #176]
  406124:	b	406cc8 <sqrt@plt+0x4e68>
  406128:	mov	x0, #0x60                  	// #96
  40612c:	str	x0, [sp, #168]
  406130:	mov	x0, #0x1                   	// #1
  406134:	str	x0, [sp, #176]
  406138:	b	406cc8 <sqrt@plt+0x4e68>
  40613c:	mov	x0, #0x48                  	// #72
  406140:	str	x0, [sp, #168]
  406144:	mov	x0, #0x1                   	// #1
  406148:	str	x0, [sp, #176]
  40614c:	b	406cc8 <sqrt@plt+0x4e68>
  406150:	mov	x0, #0x40                  	// #64
  406154:	str	x0, [sp, #168]
  406158:	mov	x0, #0x1                   	// #1
  40615c:	str	x0, [sp, #176]
  406160:	b	406cc8 <sqrt@plt+0x4e68>
  406164:	mov	x0, #0x58                  	// #88
  406168:	str	x0, [sp, #168]
  40616c:	mov	x0, #0x1                   	// #1
  406170:	str	x0, [sp, #176]
  406174:	b	406cc8 <sqrt@plt+0x4e68>
  406178:	mov	x0, #0x68                  	// #104
  40617c:	str	x0, [sp, #168]
  406180:	mov	x0, #0x1                   	// #1
  406184:	str	x0, [sp, #176]
  406188:	b	406cc8 <sqrt@plt+0x4e68>
  40618c:	mov	x0, #0x50                  	// #80
  406190:	str	x0, [sp, #168]
  406194:	mov	x0, #0x1                   	// #1
  406198:	str	x0, [sp, #176]
  40619c:	b	406cc8 <sqrt@plt+0x4e68>
  4061a0:	mov	x0, #0x60                  	// #96
  4061a4:	str	x0, [sp, #168]
  4061a8:	mov	x0, #0x1                   	// #1
  4061ac:	str	x0, [sp, #176]
  4061b0:	b	406cc8 <sqrt@plt+0x4e68>
  4061b4:	mov	x0, #0x30                  	// #48
  4061b8:	str	x0, [sp, #168]
  4061bc:	mov	x0, #0x1                   	// #1
  4061c0:	str	x0, [sp, #176]
  4061c4:	b	406cc8 <sqrt@plt+0x4e68>
  4061c8:	mov	x0, #0x38                  	// #56
  4061cc:	str	x0, [sp, #168]
  4061d0:	mov	x0, #0x1                   	// #1
  4061d4:	str	x0, [sp, #176]
  4061d8:	b	406cc8 <sqrt@plt+0x4e68>
  4061dc:	mov	x0, #0x40                  	// #64
  4061e0:	str	x0, [sp, #168]
  4061e4:	mov	x0, #0x1                   	// #1
  4061e8:	str	x0, [sp, #176]
  4061ec:	b	406cc8 <sqrt@plt+0x4e68>
  4061f0:	mov	x0, #0x48                  	// #72
  4061f4:	str	x0, [sp, #168]
  4061f8:	mov	x0, #0x1                   	// #1
  4061fc:	str	x0, [sp, #176]
  406200:	b	406cc8 <sqrt@plt+0x4e68>
  406204:	mov	x0, #0x80                  	// #128
  406208:	str	x0, [sp, #168]
  40620c:	mov	x0, #0x1                   	// #1
  406210:	str	x0, [sp, #176]
  406214:	b	406cc8 <sqrt@plt+0x4e68>
  406218:	mov	x0, #0x70                  	// #112
  40621c:	str	x0, [sp, #168]
  406220:	mov	x0, #0x1                   	// #1
  406224:	str	x0, [sp, #176]
  406228:	b	406cc8 <sqrt@plt+0x4e68>
  40622c:	mov	x0, #0x78                  	// #120
  406230:	str	x0, [sp, #168]
  406234:	mov	x0, #0x1                   	// #1
  406238:	str	x0, [sp, #176]
  40623c:	b	406cc8 <sqrt@plt+0x4e68>
  406240:	ldr	x0, [sp, #5880]
  406244:	ldr	d0, [x0]
  406248:	str	d0, [sp, #168]
  40624c:	b	406cc8 <sqrt@plt+0x4e68>
  406250:	ldr	x0, [sp, #5880]
  406254:	ldr	d0, [x0]
  406258:	str	d0, [sp, #168]
  40625c:	b	406cc8 <sqrt@plt+0x4e68>
  406260:	ldr	x0, [sp, #5880]
  406264:	sub	x0, x0, #0x30
  406268:	ldr	d1, [x0]
  40626c:	ldr	x0, [sp, #5880]
  406270:	ldr	d0, [x0]
  406274:	fcmpe	d1, d0
  406278:	b.pl	406284 <sqrt@plt+0x4424>  // b.nfrst
  40627c:	fmov	d0, #1.000000000000000000e+00
  406280:	b	406288 <sqrt@plt+0x4428>
  406284:	movi	d0, #0x0
  406288:	str	d0, [sp, #168]
  40628c:	b	406cc8 <sqrt@plt+0x4e68>
  406290:	ldr	x0, [sp, #5880]
  406294:	ldr	x0, [x0]
  406298:	add	x1, sp, #0xa8
  40629c:	bl	4074b8 <sqrt@plt+0x5658>
  4062a0:	cmp	w0, #0x0
  4062a4:	cset	w0, eq  // eq = none
  4062a8:	and	w0, w0, #0xff
  4062ac:	cmp	w0, #0x0
  4062b0:	b.eq	4062f0 <sqrt@plt+0x4490>  // b.none
  4062b4:	ldr	x0, [sp, #5880]
  4062b8:	ldr	x1, [x0]
  4062bc:	add	x0, sp, #0x1, lsl #12
  4062c0:	add	x0, x0, #0x630
  4062c4:	bl	420230 <sqrt@plt+0x1e3d0>
  4062c8:	add	x1, sp, #0x1, lsl #12
  4062cc:	add	x1, x1, #0x630
  4062d0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4062d4:	add	x3, x0, #0xcb0
  4062d8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4062dc:	add	x2, x0, #0xcb0
  4062e0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4062e4:	add	x0, x0, #0x540
  4062e8:	bl	40dd08 <sqrt@plt+0xbea8>
  4062ec:	b	407004 <sqrt@plt+0x51a4>
  4062f0:	ldr	x0, [sp, #5880]
  4062f4:	ldr	x0, [x0]
  4062f8:	bl	401ad0 <free@plt>
  4062fc:	b	406cc8 <sqrt@plt+0x4e68>
  406300:	ldr	x0, [sp, #5880]
  406304:	ldr	d0, [x0]
  406308:	str	d0, [sp, #168]
  40630c:	b	406cc8 <sqrt@plt+0x4e68>
  406310:	ldr	x0, [sp, #5880]
  406314:	sub	x0, x0, #0x18
  406318:	ldr	x0, [x0]
  40631c:	cmp	x0, #0x0
  406320:	b.eq	406374 <sqrt@plt+0x4514>  // b.none
  406324:	ldr	x0, [sp, #5880]
  406328:	sub	x0, x0, #0x18
  40632c:	ldr	x2, [x0]
  406330:	ldr	x0, [sp, #5880]
  406334:	sub	x0, x0, #0x18
  406338:	ldr	x0, [x0]
  40633c:	ldr	x0, [x0]
  406340:	add	x0, x0, #0x10
  406344:	ldr	x1, [x0]
  406348:	mov	x0, x2
  40634c:	blr	x1
  406350:	fmov	d2, d0
  406354:	fmov	d0, d1
  406358:	mov	x0, #0x0                   	// #0
  40635c:	mov	x1, #0x0                   	// #0
  406360:	fmov	x0, d2
  406364:	fmov	x1, d0
  406368:	fmov	d0, x0
  40636c:	str	d0, [sp, #168]
  406370:	b	406cc8 <sqrt@plt+0x4e68>
  406374:	ldr	x0, [sp, #5880]
  406378:	sub	x0, x0, #0x18
  40637c:	ldr	d0, [x0, #8]
  406380:	str	d0, [sp, #168]
  406384:	b	406cc8 <sqrt@plt+0x4e68>
  406388:	ldr	x0, [sp, #5880]
  40638c:	sub	x0, x0, #0x18
  406390:	ldr	x0, [x0]
  406394:	cmp	x0, #0x0
  406398:	b.eq	4063ec <sqrt@plt+0x458c>  // b.none
  40639c:	ldr	x0, [sp, #5880]
  4063a0:	sub	x0, x0, #0x18
  4063a4:	ldr	x2, [x0]
  4063a8:	ldr	x0, [sp, #5880]
  4063ac:	sub	x0, x0, #0x18
  4063b0:	ldr	x0, [x0]
  4063b4:	ldr	x0, [x0]
  4063b8:	add	x0, x0, #0x10
  4063bc:	ldr	x1, [x0]
  4063c0:	mov	x0, x2
  4063c4:	blr	x1
  4063c8:	fmov	d2, d0
  4063cc:	fmov	d0, d1
  4063d0:	mov	x0, #0x0                   	// #0
  4063d4:	mov	x1, #0x0                   	// #0
  4063d8:	fmov	x0, d2
  4063dc:	fmov	x1, d0
  4063e0:	fmov	d0, x1
  4063e4:	str	d0, [sp, #168]
  4063e8:	b	406cc8 <sqrt@plt+0x4e68>
  4063ec:	ldr	x0, [sp, #5880]
  4063f0:	sub	x0, x0, #0x18
  4063f4:	ldr	d0, [x0, #16]
  4063f8:	str	d0, [sp, #168]
  4063fc:	b	406cc8 <sqrt@plt+0x4e68>
  406400:	ldr	x0, [sp, #5880]
  406404:	sub	x0, x0, #0x18
  406408:	ldr	x0, [x0]
  40640c:	cmp	x0, #0x0
  406410:	b.eq	406448 <sqrt@plt+0x45e8>  // b.none
  406414:	ldr	x0, [sp, #5880]
  406418:	sub	x0, x0, #0x18
  40641c:	ldr	x2, [x0]
  406420:	ldr	x0, [sp, #5880]
  406424:	sub	x0, x0, #0x18
  406428:	ldr	x0, [x0]
  40642c:	ldr	x0, [x0]
  406430:	add	x0, x0, #0x28
  406434:	ldr	x1, [x0]
  406438:	mov	x0, x2
  40643c:	blr	x1
  406440:	str	d0, [sp, #168]
  406444:	b	406cc8 <sqrt@plt+0x4e68>
  406448:	str	xzr, [sp, #168]
  40644c:	b	406cc8 <sqrt@plt+0x4e68>
  406450:	ldr	x0, [sp, #5880]
  406454:	sub	x0, x0, #0x18
  406458:	ldr	x0, [x0]
  40645c:	cmp	x0, #0x0
  406460:	b.eq	406498 <sqrt@plt+0x4638>  // b.none
  406464:	ldr	x0, [sp, #5880]
  406468:	sub	x0, x0, #0x18
  40646c:	ldr	x2, [x0]
  406470:	ldr	x0, [sp, #5880]
  406474:	sub	x0, x0, #0x18
  406478:	ldr	x0, [x0]
  40647c:	ldr	x0, [x0]
  406480:	add	x0, x0, #0x18
  406484:	ldr	x1, [x0]
  406488:	mov	x0, x2
  40648c:	blr	x1
  406490:	str	d0, [sp, #168]
  406494:	b	406cc8 <sqrt@plt+0x4e68>
  406498:	str	xzr, [sp, #168]
  40649c:	b	406cc8 <sqrt@plt+0x4e68>
  4064a0:	ldr	x0, [sp, #5880]
  4064a4:	sub	x0, x0, #0x18
  4064a8:	ldr	x0, [x0]
  4064ac:	cmp	x0, #0x0
  4064b0:	b.eq	4064e8 <sqrt@plt+0x4688>  // b.none
  4064b4:	ldr	x0, [sp, #5880]
  4064b8:	sub	x0, x0, #0x18
  4064bc:	ldr	x2, [x0]
  4064c0:	ldr	x0, [sp, #5880]
  4064c4:	sub	x0, x0, #0x18
  4064c8:	ldr	x0, [x0]
  4064cc:	ldr	x0, [x0]
  4064d0:	add	x0, x0, #0x20
  4064d4:	ldr	x1, [x0]
  4064d8:	mov	x0, x2
  4064dc:	blr	x1
  4064e0:	str	d0, [sp, #168]
  4064e4:	b	406cc8 <sqrt@plt+0x4e68>
  4064e8:	str	xzr, [sp, #168]
  4064ec:	b	406cc8 <sqrt@plt+0x4e68>
  4064f0:	ldr	x0, [sp, #5880]
  4064f4:	sub	x0, x0, #0x30
  4064f8:	ldr	d1, [x0]
  4064fc:	ldr	x0, [sp, #5880]
  406500:	ldr	d0, [x0]
  406504:	fadd	d0, d1, d0
  406508:	str	d0, [sp, #168]
  40650c:	b	406cc8 <sqrt@plt+0x4e68>
  406510:	ldr	x0, [sp, #5880]
  406514:	sub	x0, x0, #0x30
  406518:	ldr	d1, [x0]
  40651c:	ldr	x0, [sp, #5880]
  406520:	ldr	d0, [x0]
  406524:	fsub	d0, d1, d0
  406528:	str	d0, [sp, #168]
  40652c:	b	406cc8 <sqrt@plt+0x4e68>
  406530:	ldr	x0, [sp, #5880]
  406534:	sub	x0, x0, #0x30
  406538:	ldr	d1, [x0]
  40653c:	ldr	x0, [sp, #5880]
  406540:	ldr	d0, [x0]
  406544:	fmul	d0, d1, d0
  406548:	str	d0, [sp, #168]
  40654c:	b	406cc8 <sqrt@plt+0x4e68>
  406550:	ldr	x0, [sp, #5880]
  406554:	ldr	d0, [x0]
  406558:	fcmp	d0, #0.0
  40655c:	b.ne	406588 <sqrt@plt+0x4728>  // b.any
  406560:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406564:	add	x3, x0, #0xcb0
  406568:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40656c:	add	x2, x0, #0xcb0
  406570:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406574:	add	x1, x0, #0xcb0
  406578:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40657c:	add	x0, x0, #0x560
  406580:	bl	40dd08 <sqrt@plt+0xbea8>
  406584:	b	407004 <sqrt@plt+0x51a4>
  406588:	ldr	x0, [sp, #5880]
  40658c:	sub	x0, x0, #0x30
  406590:	ldr	d1, [x0]
  406594:	ldr	x0, [sp, #5880]
  406598:	ldr	d0, [x0]
  40659c:	fdiv	d0, d1, d0
  4065a0:	str	d0, [sp, #168]
  4065a4:	b	406cc8 <sqrt@plt+0x4e68>
  4065a8:	ldr	x0, [sp, #5880]
  4065ac:	ldr	d0, [x0]
  4065b0:	fcmp	d0, #0.0
  4065b4:	b.ne	4065e0 <sqrt@plt+0x4780>  // b.any
  4065b8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4065bc:	add	x3, x0, #0xcb0
  4065c0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4065c4:	add	x2, x0, #0xcb0
  4065c8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4065cc:	add	x1, x0, #0xcb0
  4065d0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4065d4:	add	x0, x0, #0x578
  4065d8:	bl	40dd08 <sqrt@plt+0xbea8>
  4065dc:	b	407004 <sqrt@plt+0x51a4>
  4065e0:	ldr	x0, [sp, #5880]
  4065e4:	sub	x0, x0, #0x30
  4065e8:	ldr	d0, [x0]
  4065ec:	ldr	x0, [sp, #5880]
  4065f0:	ldr	d1, [x0]
  4065f4:	bl	401b10 <fmod@plt>
  4065f8:	str	d0, [sp, #168]
  4065fc:	b	406cc8 <sqrt@plt+0x4e68>
  406600:	bl	401cc0 <__errno_location@plt>
  406604:	str	wzr, [x0]
  406608:	ldr	x0, [sp, #5880]
  40660c:	sub	x0, x0, #0x30
  406610:	ldr	d0, [x0]
  406614:	ldr	x0, [sp, #5880]
  406618:	ldr	d1, [x0]
  40661c:	bl	401db0 <pow@plt>
  406620:	str	d0, [sp, #168]
  406624:	bl	401cc0 <__errno_location@plt>
  406628:	ldr	w0, [x0]
  40662c:	cmp	w0, #0x21
  406630:	b.ne	40665c <sqrt@plt+0x47fc>  // b.any
  406634:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406638:	add	x3, x0, #0xcb0
  40663c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406640:	add	x2, x0, #0xcb0
  406644:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406648:	add	x1, x0, #0xcb0
  40664c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  406650:	add	x0, x0, #0x588
  406654:	bl	40dd08 <sqrt@plt+0xbea8>
  406658:	b	407004 <sqrt@plt+0x51a4>
  40665c:	bl	401cc0 <__errno_location@plt>
  406660:	ldr	w0, [x0]
  406664:	cmp	w0, #0x22
  406668:	b.ne	406c94 <sqrt@plt+0x4e34>  // b.any
  40666c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406670:	add	x3, x0, #0xcb0
  406674:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406678:	add	x2, x0, #0xcb0
  40667c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406680:	add	x1, x0, #0xcb0
  406684:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  406688:	add	x0, x0, #0x5b0
  40668c:	bl	40dd08 <sqrt@plt+0xbea8>
  406690:	b	407004 <sqrt@plt+0x51a4>
  406694:	ldr	x0, [sp, #5880]
  406698:	ldr	d0, [x0]
  40669c:	fneg	d0, d0
  4066a0:	str	d0, [sp, #168]
  4066a4:	b	406cc8 <sqrt@plt+0x4e68>
  4066a8:	ldr	x0, [sp, #5880]
  4066ac:	sub	x0, x0, #0x18
  4066b0:	ldr	d0, [x0]
  4066b4:	str	d0, [sp, #168]
  4066b8:	b	406cc8 <sqrt@plt+0x4e68>
  4066bc:	bl	401cc0 <__errno_location@plt>
  4066c0:	str	wzr, [x0]
  4066c4:	ldr	x0, [sp, #5880]
  4066c8:	sub	x0, x0, #0x18
  4066cc:	ldr	d0, [x0]
  4066d0:	bl	401ce0 <sin@plt>
  4066d4:	str	d0, [sp, #168]
  4066d8:	bl	401cc0 <__errno_location@plt>
  4066dc:	ldr	w0, [x0]
  4066e0:	cmp	w0, #0x22
  4066e4:	b.ne	406c9c <sqrt@plt+0x4e3c>  // b.any
  4066e8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4066ec:	add	x3, x0, #0xcb0
  4066f0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4066f4:	add	x2, x0, #0xcb0
  4066f8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4066fc:	add	x1, x0, #0xcb0
  406700:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  406704:	add	x0, x0, #0x5d8
  406708:	bl	40dd08 <sqrt@plt+0xbea8>
  40670c:	b	407004 <sqrt@plt+0x51a4>
  406710:	bl	401cc0 <__errno_location@plt>
  406714:	str	wzr, [x0]
  406718:	ldr	x0, [sp, #5880]
  40671c:	sub	x0, x0, #0x18
  406720:	ldr	d0, [x0]
  406724:	bl	401a10 <cos@plt>
  406728:	str	d0, [sp, #168]
  40672c:	bl	401cc0 <__errno_location@plt>
  406730:	ldr	w0, [x0]
  406734:	cmp	w0, #0x22
  406738:	b.ne	406ca4 <sqrt@plt+0x4e44>  // b.any
  40673c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406740:	add	x3, x0, #0xcb0
  406744:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406748:	add	x2, x0, #0xcb0
  40674c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406750:	add	x1, x0, #0xcb0
  406754:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  406758:	add	x0, x0, #0x5f0
  40675c:	bl	40dd08 <sqrt@plt+0xbea8>
  406760:	b	407004 <sqrt@plt+0x51a4>
  406764:	bl	401cc0 <__errno_location@plt>
  406768:	str	wzr, [x0]
  40676c:	ldr	x0, [sp, #5880]
  406770:	sub	x0, x0, #0x48
  406774:	ldr	d0, [x0]
  406778:	ldr	x0, [sp, #5880]
  40677c:	sub	x0, x0, #0x18
  406780:	ldr	d1, [x0]
  406784:	bl	401bb0 <atan2@plt>
  406788:	str	d0, [sp, #168]
  40678c:	bl	401cc0 <__errno_location@plt>
  406790:	ldr	w0, [x0]
  406794:	cmp	w0, #0x21
  406798:	b.ne	4067c4 <sqrt@plt+0x4964>  // b.any
  40679c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4067a0:	add	x3, x0, #0xcb0
  4067a4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4067a8:	add	x2, x0, #0xcb0
  4067ac:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4067b0:	add	x1, x0, #0xcb0
  4067b4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4067b8:	add	x0, x0, #0x608
  4067bc:	bl	40dd08 <sqrt@plt+0xbea8>
  4067c0:	b	407004 <sqrt@plt+0x51a4>
  4067c4:	bl	401cc0 <__errno_location@plt>
  4067c8:	ldr	w0, [x0]
  4067cc:	cmp	w0, #0x22
  4067d0:	b.ne	406cac <sqrt@plt+0x4e4c>  // b.any
  4067d4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4067d8:	add	x3, x0, #0xcb0
  4067dc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4067e0:	add	x2, x0, #0xcb0
  4067e4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4067e8:	add	x1, x0, #0xcb0
  4067ec:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4067f0:	add	x0, x0, #0x628
  4067f4:	bl	40dd08 <sqrt@plt+0xbea8>
  4067f8:	b	407004 <sqrt@plt+0x51a4>
  4067fc:	bl	401cc0 <__errno_location@plt>
  406800:	str	wzr, [x0]
  406804:	ldr	x0, [sp, #5880]
  406808:	sub	x0, x0, #0x18
  40680c:	ldr	d0, [x0]
  406810:	bl	401b90 <log10@plt>
  406814:	str	d0, [sp, #168]
  406818:	bl	401cc0 <__errno_location@plt>
  40681c:	ldr	w0, [x0]
  406820:	cmp	w0, #0x22
  406824:	b.ne	406cb4 <sqrt@plt+0x4e54>  // b.any
  406828:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40682c:	add	x3, x0, #0xcb0
  406830:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406834:	add	x2, x0, #0xcb0
  406838:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40683c:	add	x1, x0, #0xcb0
  406840:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  406844:	add	x0, x0, #0x648
  406848:	bl	40dd08 <sqrt@plt+0xbea8>
  40684c:	b	407004 <sqrt@plt+0x51a4>
  406850:	bl	401cc0 <__errno_location@plt>
  406854:	str	wzr, [x0]
  406858:	ldr	x0, [sp, #5880]
  40685c:	sub	x0, x0, #0x18
  406860:	ldr	d0, [x0]
  406864:	fmov	d1, d0
  406868:	fmov	d0, #1.000000000000000000e+01
  40686c:	bl	401db0 <pow@plt>
  406870:	str	d0, [sp, #168]
  406874:	bl	401cc0 <__errno_location@plt>
  406878:	ldr	w0, [x0]
  40687c:	cmp	w0, #0x22
  406880:	b.ne	406cbc <sqrt@plt+0x4e5c>  // b.any
  406884:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406888:	add	x3, x0, #0xcb0
  40688c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406890:	add	x2, x0, #0xcb0
  406894:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  406898:	add	x1, x0, #0xcb0
  40689c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4068a0:	add	x0, x0, #0x660
  4068a4:	bl	40dd08 <sqrt@plt+0xbea8>
  4068a8:	b	407004 <sqrt@plt+0x51a4>
  4068ac:	bl	401cc0 <__errno_location@plt>
  4068b0:	str	wzr, [x0]
  4068b4:	ldr	x0, [sp, #5880]
  4068b8:	sub	x0, x0, #0x18
  4068bc:	ldr	d0, [x0]
  4068c0:	bl	401e60 <sqrt@plt>
  4068c4:	str	d0, [sp, #168]
  4068c8:	bl	401cc0 <__errno_location@plt>
  4068cc:	ldr	w0, [x0]
  4068d0:	cmp	w0, #0x21
  4068d4:	b.ne	406cc4 <sqrt@plt+0x4e64>  // b.any
  4068d8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4068dc:	add	x3, x0, #0xcb0
  4068e0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4068e4:	add	x2, x0, #0xcb0
  4068e8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4068ec:	add	x1, x0, #0xcb0
  4068f0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4068f4:	add	x0, x0, #0x678
  4068f8:	bl	40dd08 <sqrt@plt+0xbea8>
  4068fc:	b	407004 <sqrt@plt+0x51a4>
  406900:	ldr	x0, [sp, #5880]
  406904:	sub	x0, x0, #0x48
  406908:	ldr	d1, [x0]
  40690c:	ldr	x0, [sp, #5880]
  406910:	sub	x0, x0, #0x18
  406914:	ldr	d0, [x0]
  406918:	fcmpe	d1, d0
  40691c:	b.le	406930 <sqrt@plt+0x4ad0>
  406920:	ldr	x0, [sp, #5880]
  406924:	sub	x0, x0, #0x48
  406928:	ldr	d0, [x0]
  40692c:	b	40693c <sqrt@plt+0x4adc>
  406930:	ldr	x0, [sp, #5880]
  406934:	sub	x0, x0, #0x18
  406938:	ldr	d0, [x0]
  40693c:	str	d0, [sp, #168]
  406940:	b	406cc8 <sqrt@plt+0x4e68>
  406944:	ldr	x0, [sp, #5880]
  406948:	sub	x0, x0, #0x48
  40694c:	ldr	d1, [x0]
  406950:	ldr	x0, [sp, #5880]
  406954:	sub	x0, x0, #0x18
  406958:	ldr	d0, [x0]
  40695c:	fcmpe	d1, d0
  406960:	b.pl	406974 <sqrt@plt+0x4b14>  // b.nfrst
  406964:	ldr	x0, [sp, #5880]
  406968:	sub	x0, x0, #0x48
  40696c:	ldr	d0, [x0]
  406970:	b	406980 <sqrt@plt+0x4b20>
  406974:	ldr	x0, [sp, #5880]
  406978:	sub	x0, x0, #0x18
  40697c:	ldr	d0, [x0]
  406980:	str	d0, [sp, #168]
  406984:	b	406cc8 <sqrt@plt+0x4e68>
  406988:	ldr	x0, [sp, #5880]
  40698c:	sub	x0, x0, #0x18
  406990:	ldr	d0, [x0]
  406994:	fcmpe	d0, #0.0
  406998:	b.pl	4069b8 <sqrt@plt+0x4b58>  // b.nfrst
  40699c:	ldr	x0, [sp, #5880]
  4069a0:	sub	x0, x0, #0x18
  4069a4:	ldr	d0, [x0]
  4069a8:	fneg	d0, d0
  4069ac:	bl	401c90 <floor@plt>
  4069b0:	fneg	d0, d0
  4069b4:	b	4069c8 <sqrt@plt+0x4b68>
  4069b8:	ldr	x0, [sp, #5880]
  4069bc:	sub	x0, x0, #0x18
  4069c0:	ldr	d0, [x0]
  4069c4:	bl	401c90 <floor@plt>
  4069c8:	str	d0, [sp, #168]
  4069cc:	b	406cc8 <sqrt@plt+0x4e68>
  4069d0:	bl	401ae0 <rand@plt>
  4069d4:	and	w0, w0, #0x7fff
  4069d8:	scvtf	d0, w0
  4069dc:	mov	x0, #0xffc000000000        	// #281200098803712
  4069e0:	movk	x0, #0x40df, lsl #48
  4069e4:	fmov	d1, x0
  4069e8:	fdiv	d1, d0, d1
  4069ec:	ldr	x0, [sp, #5880]
  4069f0:	sub	x0, x0, #0x18
  4069f4:	ldr	d0, [x0]
  4069f8:	fmul	d0, d1, d0
  4069fc:	bl	401c90 <floor@plt>
  406a00:	fmov	d1, d0
  406a04:	fmov	d0, #1.000000000000000000e+00
  406a08:	fadd	d0, d1, d0
  406a0c:	str	d0, [sp, #168]
  406a10:	b	406cc8 <sqrt@plt+0x4e68>
  406a14:	bl	401ae0 <rand@plt>
  406a18:	and	w0, w0, #0x7fff
  406a1c:	scvtf	d0, w0
  406a20:	mov	x0, #0x40e0000000000000    	// #4674736413210574848
  406a24:	fmov	d1, x0
  406a28:	fdiv	d0, d0, d1
  406a2c:	str	d0, [sp, #168]
  406a30:	b	406cc8 <sqrt@plt+0x4e68>
  406a34:	str	xzr, [sp, #168]
  406a38:	ldr	x0, [sp, #5880]
  406a3c:	sub	x0, x0, #0x18
  406a40:	ldr	d0, [x0]
  406a44:	fcvtzu	w0, d0
  406a48:	bl	401b20 <srand@plt>
  406a4c:	b	406cc8 <sqrt@plt+0x4e68>
  406a50:	ldr	x0, [sp, #5880]
  406a54:	sub	x0, x0, #0x30
  406a58:	ldr	d1, [x0]
  406a5c:	ldr	x0, [sp, #5880]
  406a60:	ldr	d0, [x0]
  406a64:	fcmpe	d1, d0
  406a68:	b.hi	406a74 <sqrt@plt+0x4c14>  // b.pmore
  406a6c:	fmov	d0, #1.000000000000000000e+00
  406a70:	b	406a78 <sqrt@plt+0x4c18>
  406a74:	movi	d0, #0x0
  406a78:	str	d0, [sp, #168]
  406a7c:	b	406cc8 <sqrt@plt+0x4e68>
  406a80:	ldr	x0, [sp, #5880]
  406a84:	sub	x0, x0, #0x30
  406a88:	ldr	d1, [x0]
  406a8c:	ldr	x0, [sp, #5880]
  406a90:	ldr	d0, [x0]
  406a94:	fcmpe	d1, d0
  406a98:	b.le	406aa4 <sqrt@plt+0x4c44>
  406a9c:	fmov	d0, #1.000000000000000000e+00
  406aa0:	b	406aa8 <sqrt@plt+0x4c48>
  406aa4:	movi	d0, #0x0
  406aa8:	str	d0, [sp, #168]
  406aac:	b	406cc8 <sqrt@plt+0x4e68>
  406ab0:	ldr	x0, [sp, #5880]
  406ab4:	sub	x0, x0, #0x30
  406ab8:	ldr	d1, [x0]
  406abc:	ldr	x0, [sp, #5880]
  406ac0:	ldr	d0, [x0]
  406ac4:	fcmpe	d1, d0
  406ac8:	b.lt	406ad4 <sqrt@plt+0x4c74>  // b.tstop
  406acc:	fmov	d0, #1.000000000000000000e+00
  406ad0:	b	406ad8 <sqrt@plt+0x4c78>
  406ad4:	movi	d0, #0x0
  406ad8:	str	d0, [sp, #168]
  406adc:	b	406cc8 <sqrt@plt+0x4e68>
  406ae0:	ldr	x0, [sp, #5880]
  406ae4:	sub	x0, x0, #0x30
  406ae8:	ldr	d1, [x0]
  406aec:	ldr	x0, [sp, #5880]
  406af0:	ldr	d0, [x0]
  406af4:	fcmp	d1, d0
  406af8:	b.ne	406b04 <sqrt@plt+0x4ca4>  // b.any
  406afc:	fmov	d0, #1.000000000000000000e+00
  406b00:	b	406b08 <sqrt@plt+0x4ca8>
  406b04:	movi	d0, #0x0
  406b08:	str	d0, [sp, #168]
  406b0c:	b	406cc8 <sqrt@plt+0x4e68>
  406b10:	ldr	x0, [sp, #5880]
  406b14:	sub	x0, x0, #0x30
  406b18:	ldr	d1, [x0]
  406b1c:	ldr	x0, [sp, #5880]
  406b20:	ldr	d0, [x0]
  406b24:	fcmp	d1, d0
  406b28:	b.eq	406b34 <sqrt@plt+0x4cd4>  // b.none
  406b2c:	fmov	d0, #1.000000000000000000e+00
  406b30:	b	406b38 <sqrt@plt+0x4cd8>
  406b34:	movi	d0, #0x0
  406b38:	str	d0, [sp, #168]
  406b3c:	b	406cc8 <sqrt@plt+0x4e68>
  406b40:	ldr	x0, [sp, #5880]
  406b44:	sub	x0, x0, #0x30
  406b48:	ldr	d0, [x0]
  406b4c:	fcmp	d0, #0.0
  406b50:	b.eq	406b6c <sqrt@plt+0x4d0c>  // b.none
  406b54:	ldr	x0, [sp, #5880]
  406b58:	ldr	d0, [x0]
  406b5c:	fcmp	d0, #0.0
  406b60:	b.eq	406b6c <sqrt@plt+0x4d0c>  // b.none
  406b64:	mov	w0, #0x1                   	// #1
  406b68:	b	406b70 <sqrt@plt+0x4d10>
  406b6c:	mov	w0, #0x0                   	// #0
  406b70:	ucvtf	d0, w0
  406b74:	str	d0, [sp, #168]
  406b78:	b	406cc8 <sqrt@plt+0x4e68>
  406b7c:	ldr	x0, [sp, #5880]
  406b80:	sub	x0, x0, #0x30
  406b84:	ldr	d0, [x0]
  406b88:	fcmp	d0, #0.0
  406b8c:	b.ne	406ba0 <sqrt@plt+0x4d40>  // b.any
  406b90:	ldr	x0, [sp, #5880]
  406b94:	ldr	d0, [x0]
  406b98:	fcmp	d0, #0.0
  406b9c:	b.eq	406ba8 <sqrt@plt+0x4d48>  // b.none
  406ba0:	mov	w0, #0x1                   	// #1
  406ba4:	b	406bac <sqrt@plt+0x4d4c>
  406ba8:	mov	w0, #0x0                   	// #0
  406bac:	ucvtf	d0, w0
  406bb0:	str	d0, [sp, #168]
  406bb4:	b	406cc8 <sqrt@plt+0x4e68>
  406bb8:	ldr	x0, [sp, #5880]
  406bbc:	ldr	d0, [x0]
  406bc0:	fcmp	d0, #0.0
  406bc4:	b.ne	406bd0 <sqrt@plt+0x4d70>  // b.any
  406bc8:	fmov	d0, #1.000000000000000000e+00
  406bcc:	b	406bd4 <sqrt@plt+0x4d74>
  406bd0:	movi	d0, #0x0
  406bd4:	str	d0, [sp, #168]
  406bd8:	b	406cc8 <sqrt@plt+0x4e68>
  406bdc:	nop
  406be0:	b	406cc8 <sqrt@plt+0x4e68>
  406be4:	nop
  406be8:	b	406cc8 <sqrt@plt+0x4e68>
  406bec:	nop
  406bf0:	b	406cc8 <sqrt@plt+0x4e68>
  406bf4:	nop
  406bf8:	b	406cc8 <sqrt@plt+0x4e68>
  406bfc:	nop
  406c00:	b	406cc8 <sqrt@plt+0x4e68>
  406c04:	nop
  406c08:	b	406cc8 <sqrt@plt+0x4e68>
  406c0c:	nop
  406c10:	b	406cc8 <sqrt@plt+0x4e68>
  406c14:	nop
  406c18:	b	406cc8 <sqrt@plt+0x4e68>
  406c1c:	nop
  406c20:	b	406cc8 <sqrt@plt+0x4e68>
  406c24:	nop
  406c28:	b	406cc8 <sqrt@plt+0x4e68>
  406c2c:	nop
  406c30:	b	406cc8 <sqrt@plt+0x4e68>
  406c34:	nop
  406c38:	b	406cc8 <sqrt@plt+0x4e68>
  406c3c:	nop
  406c40:	b	406cc8 <sqrt@plt+0x4e68>
  406c44:	nop
  406c48:	b	406cc8 <sqrt@plt+0x4e68>
  406c4c:	nop
  406c50:	b	406cc8 <sqrt@plt+0x4e68>
  406c54:	nop
  406c58:	b	406cc8 <sqrt@plt+0x4e68>
  406c5c:	nop
  406c60:	b	406cc8 <sqrt@plt+0x4e68>
  406c64:	nop
  406c68:	b	406cc8 <sqrt@plt+0x4e68>
  406c6c:	nop
  406c70:	b	406cc8 <sqrt@plt+0x4e68>
  406c74:	nop
  406c78:	b	406cc8 <sqrt@plt+0x4e68>
  406c7c:	nop
  406c80:	b	406cc8 <sqrt@plt+0x4e68>
  406c84:	nop
  406c88:	b	406cc8 <sqrt@plt+0x4e68>
  406c8c:	nop
  406c90:	b	406cc8 <sqrt@plt+0x4e68>
  406c94:	nop
  406c98:	b	406cc8 <sqrt@plt+0x4e68>
  406c9c:	nop
  406ca0:	b	406cc8 <sqrt@plt+0x4e68>
  406ca4:	nop
  406ca8:	b	406cc8 <sqrt@plt+0x4e68>
  406cac:	nop
  406cb0:	b	406cc8 <sqrt@plt+0x4e68>
  406cb4:	nop
  406cb8:	b	406cc8 <sqrt@plt+0x4e68>
  406cbc:	nop
  406cc0:	b	406cc8 <sqrt@plt+0x4e68>
  406cc4:	nop
  406cc8:	ldrsw	x1, [sp, #5856]
  406ccc:	mov	x0, x1
  406cd0:	lsl	x0, x0, #1
  406cd4:	add	x0, x0, x1
  406cd8:	lsl	x0, x0, #3
  406cdc:	neg	x0, x0
  406ce0:	ldr	x1, [sp, #5880]
  406ce4:	add	x0, x1, x0
  406ce8:	str	x0, [sp, #5880]
  406cec:	ldrsw	x0, [sp, #5856]
  406cf0:	lsl	x0, x0, #1
  406cf4:	neg	x0, x0
  406cf8:	ldr	x1, [sp, #5896]
  406cfc:	add	x0, x1, x0
  406d00:	str	x0, [sp, #5896]
  406d04:	str	wzr, [sp, #5856]
  406d08:	ldr	x0, [sp, #5880]
  406d0c:	add	x0, x0, #0x18
  406d10:	str	x0, [sp, #5880]
  406d14:	ldr	x0, [sp, #5880]
  406d18:	mov	x3, x0
  406d1c:	add	x2, sp, #0xa8
  406d20:	ldp	x0, x1, [x2]
  406d24:	stp	x0, x1, [x3]
  406d28:	ldr	x0, [x2, #16]
  406d2c:	str	x0, [x3, #16]
  406d30:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  406d34:	add	x1, x0, #0x1a0
  406d38:	ldrsw	x0, [sp, #5868]
  406d3c:	ldrb	w0, [x1, x0]
  406d40:	sub	w0, w0, #0x92
  406d44:	str	w0, [sp, #5700]
  406d48:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  406d4c:	add	x0, x0, #0x8e8
  406d50:	ldrsw	x1, [sp, #5700]
  406d54:	ldrsh	w0, [x0, x1, lsl #1]
  406d58:	mov	w1, w0
  406d5c:	ldr	x0, [sp, #5896]
  406d60:	ldrsh	w0, [x0]
  406d64:	add	w0, w1, w0
  406d68:	str	w0, [sp, #5696]
  406d6c:	ldr	w0, [sp, #5696]
  406d70:	cmp	w0, #0x0
  406d74:	b.lt	406db8 <sqrt@plt+0x4f58>  // b.tstop
  406d78:	ldr	w0, [sp, #5696]
  406d7c:	cmp	w0, #0x986
  406d80:	b.gt	406db8 <sqrt@plt+0x4f58>
  406d84:	adrp	x0, 425000 <_ZdlPvm@@Base+0x2634>
  406d88:	add	x0, x0, #0xcc8
  406d8c:	ldrsw	x1, [sp, #5696]
  406d90:	ldrsh	w1, [x0, x1, lsl #1]
  406d94:	ldr	x0, [sp, #5896]
  406d98:	ldrsh	w0, [x0]
  406d9c:	cmp	w1, w0
  406da0:	b.ne	406db8 <sqrt@plt+0x4f58>  // b.any
  406da4:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  406da8:	add	x0, x0, #0x9b8
  406dac:	ldrsw	x1, [sp, #5696]
  406db0:	ldrsh	w0, [x0, x1, lsl #1]
  406db4:	b	406dc8 <sqrt@plt+0x4f68>
  406db8:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  406dbc:	add	x0, x0, #0x950
  406dc0:	ldrsw	x1, [sp, #5700]
  406dc4:	ldrsh	w0, [x0, x1, lsl #1]
  406dc8:	str	w0, [sp, #5916]
  406dcc:	b	40297c <sqrt@plt+0xb1c>
  406dd0:	nop
  406dd4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  406dd8:	add	x0, x0, #0xc38
  406ddc:	ldr	w0, [x0]
  406de0:	cmn	w0, #0x2
  406de4:	b.eq	406e24 <sqrt@plt+0x4fc4>  // b.none
  406de8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  406dec:	add	x0, x0, #0xc38
  406df0:	ldr	w0, [x0]
  406df4:	cmp	w0, #0x17b
  406df8:	b.hi	406e1c <sqrt@plt+0x4fbc>  // b.pmore
  406dfc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  406e00:	add	x0, x0, #0xc38
  406e04:	ldr	w2, [x0]
  406e08:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  406e0c:	add	x1, x0, #0x48
  406e10:	sxtw	x0, w2
  406e14:	ldrb	w0, [x1, x0]
  406e18:	b	406e28 <sqrt@plt+0x4fc8>
  406e1c:	mov	w0, #0x2                   	// #2
  406e20:	b	406e28 <sqrt@plt+0x4fc8>
  406e24:	mov	w0, #0xfffffffe            	// #-2
  406e28:	str	w0, [sp, #5860]
  406e2c:	ldr	w0, [sp, #5912]
  406e30:	cmp	w0, #0x0
  406e34:	b.ne	406e60 <sqrt@plt+0x5000>  // b.any
  406e38:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  406e3c:	add	x0, x0, #0xc58
  406e40:	ldr	w0, [x0]
  406e44:	add	w1, w0, #0x1
  406e48:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  406e4c:	add	x0, x0, #0xc58
  406e50:	str	w1, [x0]
  406e54:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  406e58:	add	x0, x0, #0x698
  406e5c:	bl	40ddf8 <sqrt@plt+0xbf98>
  406e60:	ldr	w0, [sp, #5912]
  406e64:	cmp	w0, #0x3
  406e68:	b.ne	406ec0 <sqrt@plt+0x5060>  // b.any
  406e6c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  406e70:	add	x0, x0, #0xc38
  406e74:	ldr	w0, [x0]
  406e78:	cmp	w0, #0x0
  406e7c:	b.gt	406e98 <sqrt@plt+0x5038>
  406e80:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  406e84:	add	x0, x0, #0xc38
  406e88:	ldr	w0, [x0]
  406e8c:	cmp	w0, #0x0
  406e90:	b.ne	406ec0 <sqrt@plt+0x5060>  // b.any
  406e94:	b	407004 <sqrt@plt+0x51a4>
  406e98:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  406e9c:	add	x2, x0, #0xc40
  406ea0:	ldr	w1, [sp, #5860]
  406ea4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  406ea8:	add	x0, x0, #0x6a8
  406eac:	bl	4028d0 <sqrt@plt+0xa70>
  406eb0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  406eb4:	add	x0, x0, #0xc38
  406eb8:	mov	w1, #0xfffffffe            	// #-2
  406ebc:	str	w1, [x0]
  406ec0:	nop
  406ec4:	mov	w0, #0x3                   	// #3
  406ec8:	str	w0, [sp, #5912]
  406ecc:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  406ed0:	add	x0, x0, #0x1c8
  406ed4:	ldrsw	x1, [sp, #5916]
  406ed8:	ldrsh	w0, [x0, x1, lsl #1]
  406edc:	str	w0, [sp, #5868]
  406ee0:	ldr	w0, [sp, #5868]
  406ee4:	cmn	w0, #0xf0
  406ee8:	b.eq	406f48 <sqrt@plt+0x50e8>  // b.none
  406eec:	ldr	w0, [sp, #5868]
  406ef0:	add	w0, w0, #0x1
  406ef4:	str	w0, [sp, #5868]
  406ef8:	ldr	w0, [sp, #5868]
  406efc:	cmp	w0, #0x0
  406f00:	b.lt	406f48 <sqrt@plt+0x50e8>  // b.tstop
  406f04:	ldr	w0, [sp, #5868]
  406f08:	cmp	w0, #0x986
  406f0c:	b.gt	406f48 <sqrt@plt+0x50e8>
  406f10:	adrp	x0, 425000 <_ZdlPvm@@Base+0x2634>
  406f14:	add	x0, x0, #0xcc8
  406f18:	ldrsw	x1, [sp, #5868]
  406f1c:	ldrsh	w0, [x0, x1, lsl #1]
  406f20:	cmp	w0, #0x1
  406f24:	b.ne	406f48 <sqrt@plt+0x50e8>  // b.any
  406f28:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  406f2c:	add	x0, x0, #0x9b8
  406f30:	ldrsw	x1, [sp, #5868]
  406f34:	ldrsh	w0, [x0, x1, lsl #1]
  406f38:	str	w0, [sp, #5868]
  406f3c:	ldr	w0, [sp, #5868]
  406f40:	cmp	w0, #0x0
  406f44:	b.gt	406fa4 <sqrt@plt+0x5144>
  406f48:	ldr	x1, [sp, #5896]
  406f4c:	ldr	x0, [sp, #5904]
  406f50:	cmp	x1, x0
  406f54:	b.eq	407000 <sqrt@plt+0x51a0>  // b.none
  406f58:	adrp	x0, 426000 <_ZdlPvm@@Base+0x3634>
  406f5c:	add	x1, x0, #0xfd8
  406f60:	ldrsw	x0, [sp, #5916]
  406f64:	ldrb	w0, [x1, x0]
  406f68:	ldr	x2, [sp, #5880]
  406f6c:	mov	w1, w0
  406f70:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  406f74:	add	x0, x0, #0x6c0
  406f78:	bl	4028d0 <sqrt@plt+0xa70>
  406f7c:	ldr	x0, [sp, #5880]
  406f80:	sub	x0, x0, #0x18
  406f84:	str	x0, [sp, #5880]
  406f88:	ldr	x0, [sp, #5896]
  406f8c:	sub	x0, x0, #0x2
  406f90:	str	x0, [sp, #5896]
  406f94:	ldr	x0, [sp, #5896]
  406f98:	ldrsh	w0, [x0]
  406f9c:	str	w0, [sp, #5916]
  406fa0:	b	406ecc <sqrt@plt+0x506c>
  406fa4:	nop
  406fa8:	ldr	x0, [sp, #5880]
  406fac:	add	x0, x0, #0x18
  406fb0:	str	x0, [sp, #5880]
  406fb4:	ldr	x1, [sp, #5880]
  406fb8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  406fbc:	add	x0, x0, #0xc40
  406fc0:	mov	x2, x1
  406fc4:	mov	x3, x0
  406fc8:	ldp	x0, x1, [x3]
  406fcc:	stp	x0, x1, [x2]
  406fd0:	ldr	x0, [x3, #16]
  406fd4:	str	x0, [x2, #16]
  406fd8:	ldr	w0, [sp, #5868]
  406fdc:	str	w0, [sp, #5916]
  406fe0:	b	40297c <sqrt@plt+0xb1c>
  406fe4:	nop
  406fe8:	str	wzr, [sp, #5864]
  406fec:	b	407030 <sqrt@plt+0x51d0>
  406ff0:	nop
  406ff4:	b	407004 <sqrt@plt+0x51a4>
  406ff8:	nop
  406ffc:	b	407004 <sqrt@plt+0x51a4>
  407000:	nop
  407004:	mov	w0, #0x1                   	// #1
  407008:	str	w0, [sp, #5864]
  40700c:	b	407030 <sqrt@plt+0x51d0>
  407010:	nop
  407014:	b	40701c <sqrt@plt+0x51bc>
  407018:	nop
  40701c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407020:	add	x0, x0, #0x6d0
  407024:	bl	40ddf8 <sqrt@plt+0xbf98>
  407028:	mov	w0, #0x2                   	// #2
  40702c:	str	w0, [sp, #5864]
  407030:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407034:	add	x0, x0, #0xc38
  407038:	ldr	w0, [x0]
  40703c:	cmn	w0, #0x2
  407040:	b.eq	407098 <sqrt@plt+0x5238>  // b.none
  407044:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407048:	add	x0, x0, #0xc38
  40704c:	ldr	w0, [x0]
  407050:	cmp	w0, #0x17b
  407054:	b.hi	407078 <sqrt@plt+0x5218>  // b.pmore
  407058:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40705c:	add	x0, x0, #0xc38
  407060:	ldr	w2, [x0]
  407064:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  407068:	add	x1, x0, #0x48
  40706c:	sxtw	x0, w2
  407070:	ldrb	w0, [x1, x0]
  407074:	b	40707c <sqrt@plt+0x521c>
  407078:	mov	w0, #0x2                   	// #2
  40707c:	str	w0, [sp, #5860]
  407080:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407084:	add	x2, x0, #0xc40
  407088:	ldr	w1, [sp, #5860]
  40708c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407090:	add	x0, x0, #0x6e8
  407094:	bl	4028d0 <sqrt@plt+0xa70>
  407098:	ldrsw	x1, [sp, #5856]
  40709c:	mov	x0, x1
  4070a0:	lsl	x0, x0, #1
  4070a4:	add	x0, x0, x1
  4070a8:	lsl	x0, x0, #3
  4070ac:	neg	x0, x0
  4070b0:	ldr	x1, [sp, #5880]
  4070b4:	add	x0, x1, x0
  4070b8:	str	x0, [sp, #5880]
  4070bc:	ldrsw	x0, [sp, #5856]
  4070c0:	lsl	x0, x0, #1
  4070c4:	neg	x0, x0
  4070c8:	ldr	x1, [sp, #5896]
  4070cc:	add	x0, x1, x0
  4070d0:	str	x0, [sp, #5896]
  4070d4:	ldr	x1, [sp, #5896]
  4070d8:	ldr	x0, [sp, #5904]
  4070dc:	cmp	x1, x0
  4070e0:	b.eq	407130 <sqrt@plt+0x52d0>  // b.none
  4070e4:	ldr	x0, [sp, #5896]
  4070e8:	ldrsh	w0, [x0]
  4070ec:	mov	w2, w0
  4070f0:	adrp	x0, 426000 <_ZdlPvm@@Base+0x3634>
  4070f4:	add	x1, x0, #0xfd8
  4070f8:	sxtw	x0, w2
  4070fc:	ldrb	w0, [x1, x0]
  407100:	ldr	x2, [sp, #5880]
  407104:	mov	w1, w0
  407108:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40710c:	add	x0, x0, #0x708
  407110:	bl	4028d0 <sqrt@plt+0xa70>
  407114:	ldr	x0, [sp, #5880]
  407118:	sub	x0, x0, #0x18
  40711c:	str	x0, [sp, #5880]
  407120:	ldr	x0, [sp, #5896]
  407124:	sub	x0, x0, #0x2
  407128:	str	x0, [sp, #5896]
  40712c:	b	4070d4 <sqrt@plt+0x5274>
  407130:	add	x0, sp, #0x1, lsl #12
  407134:	add	x0, x0, #0x380
  407138:	ldr	x1, [sp, #5904]
  40713c:	cmp	x1, x0
  407140:	b.eq	40714c <sqrt@plt+0x52ec>  // b.none
  407144:	ldr	x0, [sp, #5904]
  407148:	bl	401ad0 <free@plt>
  40714c:	ldr	w0, [sp, #5864]
  407150:	b	4073b4 <sqrt@plt+0x5554>
  407154:	mov	x20, x0
  407158:	mov	x1, #0x110                 	// #272
  40715c:	mov	x0, x19
  407160:	bl	4229cc <_ZdlPvm@@Base>
  407164:	mov	x0, x20
  407168:	bl	401dd0 <_Unwind_Resume@plt>
  40716c:	mov	x20, x0
  407170:	mov	x1, #0x110                 	// #272
  407174:	mov	x0, x19
  407178:	bl	4229cc <_ZdlPvm@@Base>
  40717c:	mov	x0, x20
  407180:	bl	401dd0 <_Unwind_Resume@plt>
  407184:	mov	x20, x0
  407188:	mov	x1, #0x110                 	// #272
  40718c:	mov	x0, x19
  407190:	bl	4229cc <_ZdlPvm@@Base>
  407194:	mov	x0, x20
  407198:	bl	401dd0 <_Unwind_Resume@plt>
  40719c:	mov	x20, x0
  4071a0:	mov	x1, #0x110                 	// #272
  4071a4:	mov	x0, x19
  4071a8:	bl	4229cc <_ZdlPvm@@Base>
  4071ac:	mov	x0, x20
  4071b0:	bl	401dd0 <_Unwind_Resume@plt>
  4071b4:	mov	x20, x0
  4071b8:	mov	x1, #0x110                 	// #272
  4071bc:	mov	x0, x19
  4071c0:	bl	4229cc <_ZdlPvm@@Base>
  4071c4:	mov	x0, x20
  4071c8:	bl	401dd0 <_Unwind_Resume@plt>
  4071cc:	mov	x20, x0
  4071d0:	mov	x1, #0x110                 	// #272
  4071d4:	mov	x0, x19
  4071d8:	bl	4229cc <_ZdlPvm@@Base>
  4071dc:	mov	x0, x20
  4071e0:	bl	401dd0 <_Unwind_Resume@plt>
  4071e4:	mov	x20, x0
  4071e8:	mov	x1, #0x110                 	// #272
  4071ec:	mov	x0, x19
  4071f0:	bl	4229cc <_ZdlPvm@@Base>
  4071f4:	mov	x0, x20
  4071f8:	bl	401dd0 <_Unwind_Resume@plt>
  4071fc:	mov	x20, x0
  407200:	mov	x1, #0x110                 	// #272
  407204:	mov	x0, x19
  407208:	bl	4229cc <_ZdlPvm@@Base>
  40720c:	mov	x0, x20
  407210:	bl	401dd0 <_Unwind_Resume@plt>
  407214:	mov	x20, x0
  407218:	mov	x1, #0x110                 	// #272
  40721c:	mov	x0, x19
  407220:	bl	4229cc <_ZdlPvm@@Base>
  407224:	mov	x0, x20
  407228:	bl	401dd0 <_Unwind_Resume@plt>
  40722c:	mov	x20, x0
  407230:	mov	x1, #0x28                  	// #40
  407234:	mov	x0, x19
  407238:	bl	4229cc <_ZdlPvm@@Base>
  40723c:	mov	x0, x20
  407240:	bl	401dd0 <_Unwind_Resume@plt>
  407244:	mov	x20, x0
  407248:	mov	x1, #0x110                 	// #272
  40724c:	mov	x0, x19
  407250:	bl	4229cc <_ZdlPvm@@Base>
  407254:	mov	x0, x20
  407258:	bl	401dd0 <_Unwind_Resume@plt>
  40725c:	mov	x20, x0
  407260:	mov	x1, #0x28                  	// #40
  407264:	mov	x0, x19
  407268:	bl	4229cc <_ZdlPvm@@Base>
  40726c:	mov	x0, x20
  407270:	bl	401dd0 <_Unwind_Resume@plt>
  407274:	mov	x20, x0
  407278:	mov	x1, #0x110                 	// #272
  40727c:	mov	x0, x19
  407280:	bl	4229cc <_ZdlPvm@@Base>
  407284:	mov	x0, x20
  407288:	bl	401dd0 <_Unwind_Resume@plt>
  40728c:	mov	x20, x0
  407290:	mov	x1, #0x28                  	// #40
  407294:	mov	x0, x19
  407298:	bl	4229cc <_ZdlPvm@@Base>
  40729c:	mov	x0, x20
  4072a0:	bl	401dd0 <_Unwind_Resume@plt>
  4072a4:	mov	x20, x0
  4072a8:	mov	x1, #0x10                  	// #16
  4072ac:	mov	x0, x19
  4072b0:	bl	4229cc <_ZdlPvm@@Base>
  4072b4:	mov	x0, x20
  4072b8:	bl	401dd0 <_Unwind_Resume@plt>
  4072bc:	mov	x20, x0
  4072c0:	mov	x1, #0x110                 	// #272
  4072c4:	mov	x0, x19
  4072c8:	bl	4229cc <_ZdlPvm@@Base>
  4072cc:	mov	x0, x20
  4072d0:	bl	401dd0 <_Unwind_Resume@plt>
  4072d4:	mov	x20, x0
  4072d8:	mov	x1, #0x20                  	// #32
  4072dc:	mov	x0, x19
  4072e0:	bl	4229cc <_ZdlPvm@@Base>
  4072e4:	mov	x0, x20
  4072e8:	bl	401dd0 <_Unwind_Resume@plt>
  4072ec:	mov	x20, x0
  4072f0:	mov	x1, #0x38                  	// #56
  4072f4:	mov	x0, x19
  4072f8:	bl	4229cc <_ZdlPvm@@Base>
  4072fc:	mov	x0, x20
  407300:	bl	401dd0 <_Unwind_Resume@plt>
  407304:	mov	x20, x0
  407308:	mov	x1, #0x20                  	// #32
  40730c:	mov	x0, x19
  407310:	bl	4229cc <_ZdlPvm@@Base>
  407314:	mov	x0, x20
  407318:	bl	401dd0 <_Unwind_Resume@plt>
  40731c:	mov	x20, x0
  407320:	mov	x1, #0x28                  	// #40
  407324:	mov	x0, x19
  407328:	bl	4229cc <_ZdlPvm@@Base>
  40732c:	mov	x0, x20
  407330:	bl	401dd0 <_Unwind_Resume@plt>
  407334:	mov	x19, x0
  407338:	add	x0, sp, #0x40
  40733c:	bl	417138 <sqrt@plt+0x152d8>
  407340:	mov	x0, x19
  407344:	bl	401dd0 <_Unwind_Resume@plt>
  407348:	mov	x19, x0
  40734c:	add	x0, sp, #0x40
  407350:	bl	417138 <sqrt@plt+0x152d8>
  407354:	mov	x0, x19
  407358:	bl	401dd0 <_Unwind_Resume@plt>
  40735c:	mov	x19, x0
  407360:	add	x0, sp, #0x40
  407364:	bl	417138 <sqrt@plt+0x152d8>
  407368:	mov	x0, x19
  40736c:	bl	401dd0 <_Unwind_Resume@plt>
  407370:	mov	x19, x0
  407374:	add	x0, sp, #0x40
  407378:	bl	417138 <sqrt@plt+0x152d8>
  40737c:	mov	x0, x19
  407380:	bl	401dd0 <_Unwind_Resume@plt>
  407384:	mov	x20, x0
  407388:	mov	x1, #0x38                  	// #56
  40738c:	mov	x0, x19
  407390:	bl	4229cc <_ZdlPvm@@Base>
  407394:	mov	x0, x20
  407398:	bl	401dd0 <_Unwind_Resume@plt>
  40739c:	mov	x20, x0
  4073a0:	mov	x1, #0x38                  	// #56
  4073a4:	mov	x0, x19
  4073a8:	bl	4229cc <_ZdlPvm@@Base>
  4073ac:	mov	x0, x20
  4073b0:	bl	401dd0 <_Unwind_Resume@plt>
  4073b4:	ldp	x19, x20, [sp, #16]
  4073b8:	ldp	x21, x22, [sp, #32]
  4073bc:	ldp	x23, x24, [sp, #48]
  4073c0:	ldp	x29, x30, [sp]
  4073c4:	mov	x12, #0x1720                	// #5920
  4073c8:	add	sp, sp, x12
  4073cc:	ret
  4073d0:	stp	x29, x30, [sp, #-64]!
  4073d4:	mov	x29, sp
  4073d8:	str	x0, [sp, #24]
  4073dc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4073e0:	add	x0, x0, #0xc20
  4073e4:	ldr	x0, [x0]
  4073e8:	str	x0, [sp, #56]
  4073ec:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4073f0:	add	x0, x0, #0x260
  4073f4:	ldr	x0, [x0]
  4073f8:	str	x0, [sp, #48]
  4073fc:	ldr	x1, [sp, #24]
  407400:	ldr	x0, [sp, #48]
  407404:	bl	402590 <sqrt@plt+0x730>
  407408:	str	x0, [sp, #40]
  40740c:	ldr	x0, [sp, #40]
  407410:	cmp	x0, #0x0
  407414:	b.eq	407420 <sqrt@plt+0x55c0>  // b.none
  407418:	ldr	x0, [sp, #40]
  40741c:	b	407450 <sqrt@plt+0x55f0>
  407420:	ldr	x0, [sp, #56]
  407424:	cmp	x0, #0x0
  407428:	b.ne	407434 <sqrt@plt+0x55d4>  // b.any
  40742c:	mov	x0, #0x0                   	// #0
  407430:	b	407450 <sqrt@plt+0x55f0>
  407434:	ldr	x0, [sp, #56]
  407438:	ldr	x0, [x0, #32]
  40743c:	str	x0, [sp, #48]
  407440:	ldr	x0, [sp, #56]
  407444:	ldr	x0, [x0, #24]
  407448:	str	x0, [sp, #56]
  40744c:	b	4073fc <sqrt@plt+0x559c>
  407450:	ldp	x29, x30, [sp], #64
  407454:	ret
  407458:	stp	x29, x30, [sp, #-48]!
  40745c:	mov	x29, sp
  407460:	str	x0, [sp, #24]
  407464:	str	x1, [sp, #16]
  407468:	mov	x0, #0x18                  	// #24
  40746c:	bl	4019d0 <_Znam@plt>
  407470:	str	x0, [sp, #40]
  407474:	ldr	x1, [sp, #40]
  407478:	ldr	x0, [sp, #16]
  40747c:	mov	x2, x1
  407480:	mov	x3, x0
  407484:	ldp	x0, x1, [x3]
  407488:	stp	x0, x1, [x2]
  40748c:	ldr	x0, [x3, #16]
  407490:	str	x0, [x2, #16]
  407494:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407498:	add	x0, x0, #0x260
  40749c:	ldr	x0, [x0]
  4074a0:	ldr	x2, [sp, #40]
  4074a4:	ldr	x1, [sp, #24]
  4074a8:	bl	402164 <sqrt@plt+0x304>
  4074ac:	nop
  4074b0:	ldp	x29, x30, [sp], #48
  4074b4:	ret
  4074b8:	stp	x29, x30, [sp, #-48]!
  4074bc:	mov	x29, sp
  4074c0:	str	x0, [sp, #24]
  4074c4:	str	x1, [sp, #16]
  4074c8:	ldr	x0, [sp, #24]
  4074cc:	bl	4073d0 <sqrt@plt+0x5570>
  4074d0:	str	x0, [sp, #40]
  4074d4:	ldr	x0, [sp, #40]
  4074d8:	cmp	x0, #0x0
  4074dc:	b.eq	4074f8 <sqrt@plt+0x5698>  // b.none
  4074e0:	ldr	x0, [sp, #40]
  4074e4:	ldr	d0, [x0, #8]
  4074e8:	ldr	x0, [sp, #16]
  4074ec:	str	d0, [x0]
  4074f0:	mov	w0, #0x1                   	// #1
  4074f4:	b	4074fc <sqrt@plt+0x569c>
  4074f8:	mov	w0, #0x0                   	// #0
  4074fc:	ldp	x29, x30, [sp], #48
  407500:	ret
  407504:	stp	x29, x30, [sp, #-48]!
  407508:	mov	x29, sp
  40750c:	str	x0, [sp, #24]
  407510:	str	d0, [sp, #16]
  407514:	mov	x0, #0x18                  	// #24
  407518:	bl	4019d0 <_Znam@plt>
  40751c:	str	x0, [sp, #32]
  407520:	ldr	x0, [sp, #32]
  407524:	str	xzr, [x0]
  407528:	ldr	x0, [sp, #32]
  40752c:	ldr	d0, [sp, #16]
  407530:	str	d0, [x0, #8]
  407534:	ldr	x0, [sp, #32]
  407538:	str	xzr, [x0, #16]
  40753c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407540:	add	x0, x0, #0x260
  407544:	ldr	x0, [x0]
  407548:	ldr	x2, [sp, #32]
  40754c:	ldr	x1, [sp, #24]
  407550:	bl	402164 <sqrt@plt+0x304>
  407554:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407558:	add	x1, x0, #0x408
  40755c:	ldr	x0, [sp, #24]
  407560:	bl	401d10 <strcmp@plt>
  407564:	cmp	w0, #0x0
  407568:	b.ne	407610 <sqrt@plt+0x57b0>  // b.any
  40756c:	str	wzr, [sp, #44]
  407570:	ldr	w0, [sp, #44]
  407574:	cmp	w0, #0x15
  407578:	b.hi	407610 <sqrt@plt+0x57b0>  // b.pmore
  40757c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407580:	add	x2, x0, #0x268
  407584:	ldr	w1, [sp, #44]
  407588:	mov	x0, x1
  40758c:	lsl	x0, x0, #1
  407590:	add	x0, x0, x1
  407594:	lsl	x0, x0, #3
  407598:	add	x0, x2, x0
  40759c:	ldr	w0, [x0, #16]
  4075a0:	cmp	w0, #0x0
  4075a4:	b.eq	407600 <sqrt@plt+0x57a0>  // b.none
  4075a8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4075ac:	add	x2, x0, #0x268
  4075b0:	ldr	w1, [sp, #44]
  4075b4:	mov	x0, x1
  4075b8:	lsl	x0, x0, #1
  4075bc:	add	x0, x0, x1
  4075c0:	lsl	x0, x0, #3
  4075c4:	add	x0, x2, x0
  4075c8:	ldr	x3, [x0]
  4075cc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4075d0:	add	x2, x0, #0x268
  4075d4:	ldr	w1, [sp, #44]
  4075d8:	mov	x0, x1
  4075dc:	lsl	x0, x0, #1
  4075e0:	add	x0, x0, x1
  4075e4:	lsl	x0, x0, #3
  4075e8:	add	x0, x2, x0
  4075ec:	ldr	d1, [x0, #8]
  4075f0:	ldr	d0, [sp, #16]
  4075f4:	fmul	d0, d1, d0
  4075f8:	mov	x0, x3
  4075fc:	bl	407504 <sqrt@plt+0x56a4>
  407600:	ldr	w0, [sp, #44]
  407604:	add	w0, w0, #0x1
  407608:	str	w0, [sp, #44]
  40760c:	b	407570 <sqrt@plt+0x5710>
  407610:	nop
  407614:	ldp	x29, x30, [sp], #48
  407618:	ret
  40761c:	stp	x29, x30, [sp, #-16]!
  407620:	mov	x29, sp
  407624:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407628:	add	x0, x0, #0xbf8
  40762c:	str	wzr, [x0]
  407630:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407634:	add	x0, x0, #0xc00
  407638:	str	xzr, [x0]
  40763c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407640:	add	x0, x0, #0xc00
  407644:	str	xzr, [x0, #8]
  407648:	bl	407798 <sqrt@plt+0x5938>
  40764c:	nop
  407650:	ldp	x29, x30, [sp], #16
  407654:	ret
  407658:	stp	x29, x30, [sp, #-80]!
  40765c:	mov	x29, sp
  407660:	str	x0, [sp, #24]
  407664:	str	wzr, [sp, #76]
  407668:	ldr	w0, [sp, #76]
  40766c:	cmp	w0, #0x15
  407670:	b.hi	407764 <sqrt@plt+0x5904>  // b.pmore
  407674:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407678:	add	x2, x0, #0x268
  40767c:	ldr	w1, [sp, #76]
  407680:	mov	x0, x1
  407684:	lsl	x0, x0, #1
  407688:	add	x0, x0, x1
  40768c:	lsl	x0, x0, #3
  407690:	add	x0, x2, x0
  407694:	ldr	x0, [x0]
  407698:	mov	x1, x0
  40769c:	ldr	x0, [sp, #24]
  4076a0:	bl	401d10 <strcmp@plt>
  4076a4:	cmp	w0, #0x0
  4076a8:	b.ne	407754 <sqrt@plt+0x58f4>  // b.any
  4076ac:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4076b0:	add	x2, x0, #0x268
  4076b4:	ldr	w1, [sp, #76]
  4076b8:	mov	x0, x1
  4076bc:	lsl	x0, x0, #1
  4076c0:	add	x0, x0, x1
  4076c4:	lsl	x0, x0, #3
  4076c8:	add	x0, x2, x0
  4076cc:	ldr	d0, [x0, #8]
  4076d0:	str	d0, [sp, #64]
  4076d4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4076d8:	add	x2, x0, #0x268
  4076dc:	ldr	w1, [sp, #76]
  4076e0:	mov	x0, x1
  4076e4:	lsl	x0, x0, #1
  4076e8:	add	x0, x0, x1
  4076ec:	lsl	x0, x0, #3
  4076f0:	add	x0, x2, x0
  4076f4:	ldr	w0, [x0, #16]
  4076f8:	cmp	w0, #0x0
  4076fc:	b.eq	407724 <sqrt@plt+0x58c4>  // b.none
  407700:	add	x0, sp, #0x28
  407704:	mov	x1, x0
  407708:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40770c:	add	x0, x0, #0x408
  407710:	bl	4074b8 <sqrt@plt+0x5658>
  407714:	ldr	d0, [sp, #40]
  407718:	ldr	d1, [sp, #64]
  40771c:	fmul	d0, d1, d0
  407720:	str	d0, [sp, #64]
  407724:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407728:	add	x2, x0, #0x268
  40772c:	ldr	w1, [sp, #76]
  407730:	mov	x0, x1
  407734:	lsl	x0, x0, #1
  407738:	add	x0, x0, x1
  40773c:	lsl	x0, x0, #3
  407740:	add	x0, x2, x0
  407744:	ldr	x0, [x0]
  407748:	ldr	d0, [sp, #64]
  40774c:	bl	407504 <sqrt@plt+0x56a4>
  407750:	b	407790 <sqrt@plt+0x5930>
  407754:	ldr	w0, [sp, #76]
  407758:	add	w0, w0, #0x1
  40775c:	str	w0, [sp, #76]
  407760:	b	407668 <sqrt@plt+0x5808>
  407764:	add	x0, sp, #0x30
  407768:	ldr	x1, [sp, #24]
  40776c:	bl	420230 <sqrt@plt+0x1e3d0>
  407770:	add	x1, sp, #0x30
  407774:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  407778:	add	x3, x0, #0xcb0
  40777c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  407780:	add	x2, x0, #0xcb0
  407784:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407788:	add	x0, x0, #0xbe0
  40778c:	bl	40dd08 <sqrt@plt+0xbea8>
  407790:	ldp	x29, x30, [sp], #80
  407794:	ret
  407798:	stp	x29, x30, [sp, #-32]!
  40779c:	mov	x29, sp
  4077a0:	str	wzr, [sp, #28]
  4077a4:	ldr	w0, [sp, #28]
  4077a8:	cmp	w0, #0x15
  4077ac:	b.hi	40783c <sqrt@plt+0x59dc>  // b.pmore
  4077b0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4077b4:	add	x2, x0, #0x268
  4077b8:	ldr	w1, [sp, #28]
  4077bc:	mov	x0, x1
  4077c0:	lsl	x0, x0, #1
  4077c4:	add	x0, x0, x1
  4077c8:	lsl	x0, x0, #3
  4077cc:	add	x0, x2, x0
  4077d0:	ldr	w0, [x0, #16]
  4077d4:	cmp	w0, #0x0
  4077d8:	b.ne	40782c <sqrt@plt+0x59cc>  // b.any
  4077dc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4077e0:	add	x2, x0, #0x268
  4077e4:	ldr	w1, [sp, #28]
  4077e8:	mov	x0, x1
  4077ec:	lsl	x0, x0, #1
  4077f0:	add	x0, x0, x1
  4077f4:	lsl	x0, x0, #3
  4077f8:	add	x0, x2, x0
  4077fc:	ldr	x3, [x0]
  407800:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407804:	add	x2, x0, #0x268
  407808:	ldr	w1, [sp, #28]
  40780c:	mov	x0, x1
  407810:	lsl	x0, x0, #1
  407814:	add	x0, x0, x1
  407818:	lsl	x0, x0, #3
  40781c:	add	x0, x2, x0
  407820:	ldr	d0, [x0, #8]
  407824:	mov	x0, x3
  407828:	bl	407504 <sqrt@plt+0x56a4>
  40782c:	ldr	w0, [sp, #28]
  407830:	add	w0, w0, #0x1
  407834:	str	w0, [sp, #28]
  407838:	b	4077a4 <sqrt@plt+0x5944>
  40783c:	nop
  407840:	ldp	x29, x30, [sp], #32
  407844:	ret
  407848:	stp	x29, x30, [sp, #-96]!
  40784c:	mov	x29, sp
  407850:	str	x19, [sp, #16]
  407854:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407858:	add	x0, x0, #0xc20
  40785c:	ldr	x0, [x0]
  407860:	cmp	x0, #0x0
  407864:	b.eq	4078f0 <sqrt@plt+0x5a90>  // b.none
  407868:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40786c:	add	x0, x0, #0x260
  407870:	ldr	x19, [x0]
  407874:	cmp	x19, #0x0
  407878:	b.eq	407890 <sqrt@plt+0x5a30>  // b.none
  40787c:	mov	x0, x19
  407880:	bl	4020ec <sqrt@plt+0x28c>
  407884:	mov	x1, #0x10                  	// #16
  407888:	mov	x0, x19
  40788c:	bl	4229cc <_ZdlPvm@@Base>
  407890:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407894:	add	x0, x0, #0xc20
  407898:	ldr	x0, [x0]
  40789c:	ldr	x1, [x0, #32]
  4078a0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4078a4:	add	x0, x0, #0x260
  4078a8:	str	x1, [x0]
  4078ac:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4078b0:	add	x0, x0, #0xc20
  4078b4:	ldr	x0, [x0]
  4078b8:	str	x0, [sp, #88]
  4078bc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4078c0:	add	x0, x0, #0xc20
  4078c4:	ldr	x0, [x0]
  4078c8:	ldr	x1, [x0, #24]
  4078cc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4078d0:	add	x0, x0, #0xc20
  4078d4:	str	x1, [x0]
  4078d8:	ldr	x0, [sp, #88]
  4078dc:	cmp	x0, #0x0
  4078e0:	b.eq	407854 <sqrt@plt+0x59f4>  // b.none
  4078e4:	mov	x1, #0x28                  	// #40
  4078e8:	bl	4229cc <_ZdlPvm@@Base>
  4078ec:	b	407854 <sqrt@plt+0x59f4>
  4078f0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4078f4:	add	x0, x0, #0x260
  4078f8:	ldr	x1, [x0]
  4078fc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407900:	add	x0, x0, #0xc10
  407904:	cmp	x1, x0
  407908:	cset	w0, eq  // eq = none
  40790c:	and	w0, w0, #0xff
  407910:	mov	w3, w0
  407914:	adrp	x0, 424000 <_ZdlPvm@@Base+0x1634>
  407918:	add	x2, x0, #0x28
  40791c:	mov	w1, #0x717                 	// #1815
  407920:	mov	w0, w3
  407924:	bl	407ffc <sqrt@plt+0x619c>
  407928:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40792c:	add	x0, x0, #0x260
  407930:	ldr	x1, [x0]
  407934:	add	x0, sp, #0x40
  407938:	bl	4027b4 <sqrt@plt+0x954>
  40793c:	add	x2, sp, #0x30
  407940:	add	x1, sp, #0x38
  407944:	add	x0, sp, #0x40
  407948:	bl	4027e0 <sqrt@plt+0x980>
  40794c:	cmp	w0, #0x0
  407950:	cset	w0, ne  // ne = any
  407954:	and	w0, w0, #0xff
  407958:	cmp	w0, #0x0
  40795c:	b.eq	4079c8 <sqrt@plt+0x5b68>  // b.none
  407960:	ldr	x0, [sp, #48]
  407964:	ldr	x0, [x0]
  407968:	cmp	x0, #0x0
  40796c:	b.eq	40793c <sqrt@plt+0x5adc>  // b.none
  407970:	ldr	x0, [sp, #48]
  407974:	ldr	x2, [x0]
  407978:	ldr	x0, [sp, #48]
  40797c:	ldr	x0, [x0]
  407980:	ldr	x0, [x0]
  407984:	add	x0, x0, #0x10
  407988:	ldr	x1, [x0]
  40798c:	mov	x0, x2
  407990:	blr	x1
  407994:	fmov	d2, d0
  407998:	fmov	d0, d1
  40799c:	str	d2, [sp, #32]
  4079a0:	str	d0, [sp, #40]
  4079a4:	ldr	x0, [sp, #48]
  4079a8:	str	xzr, [x0]
  4079ac:	ldr	x0, [sp, #48]
  4079b0:	ldr	d0, [sp, #32]
  4079b4:	str	d0, [x0, #8]
  4079b8:	ldr	x0, [sp, #48]
  4079bc:	ldr	d0, [sp, #40]
  4079c0:	str	d0, [x0, #16]
  4079c4:	b	40793c <sqrt@plt+0x5adc>
  4079c8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4079cc:	add	x0, x0, #0xc28
  4079d0:	ldr	x0, [x0]
  4079d4:	cmp	x0, #0x0
  4079d8:	b.eq	407a28 <sqrt@plt+0x5bc8>  // b.none
  4079dc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4079e0:	add	x0, x0, #0xc28
  4079e4:	ldr	x0, [x0]
  4079e8:	str	x0, [sp, #80]
  4079ec:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4079f0:	add	x0, x0, #0xc28
  4079f4:	ldr	x0, [x0]
  4079f8:	ldr	x1, [x0, #16]
  4079fc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407a00:	add	x0, x0, #0xc28
  407a04:	str	x1, [x0]
  407a08:	ldr	x0, [sp, #80]
  407a0c:	cmp	x0, #0x0
  407a10:	b.eq	4079c8 <sqrt@plt+0x5b68>  // b.none
  407a14:	ldr	x1, [x0]
  407a18:	add	x1, x1, #0x8
  407a1c:	ldr	x1, [x1]
  407a20:	blr	x1
  407a24:	b	4079c8 <sqrt@plt+0x5b68>
  407a28:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407a2c:	add	x0, x0, #0xc28
  407a30:	str	xzr, [x0, #8]
  407a34:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407a38:	add	x0, x0, #0xbf8
  407a3c:	str	wzr, [x0]
  407a40:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407a44:	add	x0, x0, #0xc00
  407a48:	str	xzr, [x0]
  407a4c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407a50:	add	x0, x0, #0xc00
  407a54:	str	xzr, [x0, #8]
  407a58:	nop
  407a5c:	ldr	x19, [sp, #16]
  407a60:	ldp	x29, x30, [sp], #96
  407a64:	ret
  407a68:	sub	sp, sp, #0x10
  407a6c:	str	w0, [sp, #12]
  407a70:	ldr	w0, [sp, #12]
  407a74:	cmp	w0, #0x9
  407a78:	b.le	407a88 <sqrt@plt+0x5c28>
  407a7c:	ldr	w0, [sp, #12]
  407a80:	cmp	w0, #0x14
  407a84:	b.le	407b08 <sqrt@plt+0x5ca8>
  407a88:	ldr	w2, [sp, #12]
  407a8c:	mov	w0, #0x6667                	// #26215
  407a90:	movk	w0, #0x6666, lsl #16
  407a94:	smull	x0, w2, w0
  407a98:	lsr	x0, x0, #32
  407a9c:	asr	w1, w0, #2
  407aa0:	asr	w0, w2, #31
  407aa4:	sub	w0, w1, w0
  407aa8:	mov	w1, w0
  407aac:	lsl	w1, w1, #2
  407ab0:	add	w1, w1, w0
  407ab4:	lsl	w0, w1, #1
  407ab8:	mov	w1, w0
  407abc:	sub	w0, w2, w1
  407ac0:	cmp	w0, #0x3
  407ac4:	b.eq	407afc <sqrt@plt+0x5c9c>  // b.none
  407ac8:	cmp	w0, #0x3
  407acc:	b.gt	407b08 <sqrt@plt+0x5ca8>
  407ad0:	cmp	w0, #0x1
  407ad4:	b.eq	407ae4 <sqrt@plt+0x5c84>  // b.none
  407ad8:	cmp	w0, #0x2
  407adc:	b.eq	407af0 <sqrt@plt+0x5c90>  // b.none
  407ae0:	b	407b08 <sqrt@plt+0x5ca8>
  407ae4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407ae8:	add	x0, x0, #0xc08
  407aec:	b	407b10 <sqrt@plt+0x5cb0>
  407af0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407af4:	add	x0, x0, #0xc10
  407af8:	b	407b10 <sqrt@plt+0x5cb0>
  407afc:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407b00:	add	x0, x0, #0xc18
  407b04:	b	407b10 <sqrt@plt+0x5cb0>
  407b08:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407b0c:	add	x0, x0, #0xc20
  407b10:	add	sp, sp, #0x10
  407b14:	ret
  407b18:	sub	sp, sp, #0x10
  407b1c:	str	w0, [sp, #12]
  407b20:	ldr	w0, [sp, #12]
  407b24:	cmp	w0, #0xa
  407b28:	b.eq	407c24 <sqrt@plt+0x5dc4>  // b.none
  407b2c:	cmp	w0, #0xa
  407b30:	b.gt	407c30 <sqrt@plt+0x5dd0>
  407b34:	cmp	w0, #0x9
  407b38:	b.eq	407c18 <sqrt@plt+0x5db8>  // b.none
  407b3c:	cmp	w0, #0x9
  407b40:	b.gt	407c30 <sqrt@plt+0x5dd0>
  407b44:	cmp	w0, #0x8
  407b48:	b.eq	407c0c <sqrt@plt+0x5dac>  // b.none
  407b4c:	cmp	w0, #0x8
  407b50:	b.gt	407c30 <sqrt@plt+0x5dd0>
  407b54:	cmp	w0, #0x7
  407b58:	b.eq	407c00 <sqrt@plt+0x5da0>  // b.none
  407b5c:	cmp	w0, #0x7
  407b60:	b.gt	407c30 <sqrt@plt+0x5dd0>
  407b64:	cmp	w0, #0x6
  407b68:	b.eq	407bf4 <sqrt@plt+0x5d94>  // b.none
  407b6c:	cmp	w0, #0x6
  407b70:	b.gt	407c30 <sqrt@plt+0x5dd0>
  407b74:	cmp	w0, #0x5
  407b78:	b.eq	407be8 <sqrt@plt+0x5d88>  // b.none
  407b7c:	cmp	w0, #0x5
  407b80:	b.gt	407c30 <sqrt@plt+0x5dd0>
  407b84:	cmp	w0, #0x4
  407b88:	b.eq	407bdc <sqrt@plt+0x5d7c>  // b.none
  407b8c:	cmp	w0, #0x4
  407b90:	b.gt	407c30 <sqrt@plt+0x5dd0>
  407b94:	cmp	w0, #0x3
  407b98:	b.eq	407bd0 <sqrt@plt+0x5d70>  // b.none
  407b9c:	cmp	w0, #0x3
  407ba0:	b.gt	407c30 <sqrt@plt+0x5dd0>
  407ba4:	cmp	w0, #0x1
  407ba8:	b.eq	407bb8 <sqrt@plt+0x5d58>  // b.none
  407bac:	cmp	w0, #0x2
  407bb0:	b.eq	407bc4 <sqrt@plt+0x5d64>  // b.none
  407bb4:	b	407c30 <sqrt@plt+0x5dd0>
  407bb8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407bbc:	add	x0, x0, #0xc28
  407bc0:	b	407c3c <sqrt@plt+0x5ddc>
  407bc4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407bc8:	add	x0, x0, #0xc30
  407bcc:	b	407c3c <sqrt@plt+0x5ddc>
  407bd0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407bd4:	add	x0, x0, #0xc38
  407bd8:	b	407c3c <sqrt@plt+0x5ddc>
  407bdc:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407be0:	add	x0, x0, #0xc40
  407be4:	b	407c3c <sqrt@plt+0x5ddc>
  407be8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407bec:	add	x0, x0, #0xc48
  407bf0:	b	407c3c <sqrt@plt+0x5ddc>
  407bf4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407bf8:	add	x0, x0, #0xc50
  407bfc:	b	407c3c <sqrt@plt+0x5ddc>
  407c00:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407c04:	add	x0, x0, #0xc58
  407c08:	b	407c3c <sqrt@plt+0x5ddc>
  407c0c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407c10:	add	x0, x0, #0xc60
  407c14:	b	407c3c <sqrt@plt+0x5ddc>
  407c18:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407c1c:	add	x0, x0, #0xc68
  407c20:	b	407c3c <sqrt@plt+0x5ddc>
  407c24:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407c28:	add	x0, x0, #0xc70
  407c2c:	b	407c3c <sqrt@plt+0x5ddc>
  407c30:	nop
  407c34:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407c38:	add	x0, x0, #0xc78
  407c3c:	add	sp, sp, #0x10
  407c40:	ret
  407c44:	stp	x29, x30, [sp, #-32]!
  407c48:	mov	x29, sp
  407c4c:	str	x0, [sp, #24]
  407c50:	str	d0, [sp, #16]
  407c54:	ldr	x0, [sp, #24]
  407c58:	cmp	x0, #0x0
  407c5c:	b.ne	407c6c <sqrt@plt+0x5e0c>  // b.any
  407c60:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407c64:	add	x0, x0, #0x410
  407c68:	str	x0, [sp, #24]
  407c6c:	add	x0, sp, #0x10
  407c70:	mov	w2, #0x1                   	// #1
  407c74:	mov	x1, x0
  407c78:	ldr	x0, [sp, #24]
  407c7c:	bl	407c88 <sqrt@plt+0x5e28>
  407c80:	ldp	x29, x30, [sp], #32
  407c84:	ret
  407c88:	stp	x29, x30, [sp, #-112]!
  407c8c:	mov	x29, sp
  407c90:	str	x19, [sp, #16]
  407c94:	str	x0, [sp, #56]
  407c98:	str	x1, [sp, #48]
  407c9c:	str	w2, [sp, #44]
  407ca0:	add	x0, sp, #0x58
  407ca4:	bl	422d44 <_ZdlPvm@@Base+0x378>
  407ca8:	str	wzr, [sp, #108]
  407cac:	add	x0, sp, #0x48
  407cb0:	bl	422d44 <_ZdlPvm@@Base+0x378>
  407cb4:	ldr	x0, [sp, #56]
  407cb8:	ldrb	w0, [x0]
  407cbc:	cmp	w0, #0x0
  407cc0:	b.eq	407ef4 <sqrt@plt+0x6094>  // b.none
  407cc4:	ldr	x0, [sp, #56]
  407cc8:	ldrb	w0, [x0]
  407ccc:	cmp	w0, #0x25
  407cd0:	b.ne	407ed8 <sqrt@plt+0x6078>  // b.any
  407cd4:	ldr	x0, [sp, #56]
  407cd8:	add	x1, x0, #0x1
  407cdc:	str	x1, [sp, #56]
  407ce0:	ldrb	w1, [x0]
  407ce4:	add	x0, sp, #0x48
  407ce8:	bl	40804c <sqrt@plt+0x61ec>
  407cec:	ldr	x0, [sp, #56]
  407cf0:	ldrb	w0, [x0]
  407cf4:	cmp	w0, #0x0
  407cf8:	b.eq	407d3c <sqrt@plt+0x5edc>  // b.none
  407cfc:	ldr	x0, [sp, #56]
  407d00:	ldrb	w0, [x0]
  407d04:	mov	w1, w0
  407d08:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407d0c:	add	x0, x0, #0xc80
  407d10:	bl	401b00 <strchr@plt>
  407d14:	cmp	x0, #0x0
  407d18:	b.eq	407d3c <sqrt@plt+0x5edc>  // b.none
  407d1c:	ldr	x0, [sp, #56]
  407d20:	ldrb	w1, [x0]
  407d24:	add	x0, sp, #0x48
  407d28:	bl	40804c <sqrt@plt+0x61ec>
  407d2c:	ldr	x0, [sp, #56]
  407d30:	add	x0, x0, #0x1
  407d34:	str	x0, [sp, #56]
  407d38:	b	407cec <sqrt@plt+0x5e8c>
  407d3c:	ldr	x0, [sp, #56]
  407d40:	ldrb	w0, [x0]
  407d44:	cmp	w0, #0x0
  407d48:	b.eq	407d6c <sqrt@plt+0x5f0c>  // b.none
  407d4c:	ldr	x0, [sp, #56]
  407d50:	ldrb	w0, [x0]
  407d54:	mov	w1, w0
  407d58:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407d5c:	add	x0, x0, #0xc90
  407d60:	bl	401b00 <strchr@plt>
  407d64:	cmp	x0, #0x0
  407d68:	b.ne	407dac <sqrt@plt+0x5f4c>  // b.any
  407d6c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  407d70:	add	x3, x0, #0xcb0
  407d74:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  407d78:	add	x2, x0, #0xcb0
  407d7c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  407d80:	add	x1, x0, #0xcb0
  407d84:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407d88:	add	x0, x0, #0xc98
  407d8c:	bl	40dd08 <sqrt@plt+0xbea8>
  407d90:	add	x1, sp, #0x48
  407d94:	add	x0, sp, #0x58
  407d98:	bl	423364 <_ZdlPvm@@Base+0x998>
  407d9c:	add	x0, sp, #0x58
  407da0:	ldr	x1, [sp, #56]
  407da4:	bl	423298 <_ZdlPvm@@Base+0x8cc>
  407da8:	b	407ef4 <sqrt@plt+0x6094>
  407dac:	ldr	x0, [sp, #56]
  407db0:	ldrb	w0, [x0]
  407db4:	cmp	w0, #0x25
  407db8:	b.ne	407e08 <sqrt@plt+0x5fa8>  // b.any
  407dbc:	ldr	x0, [sp, #56]
  407dc0:	add	x1, x0, #0x1
  407dc4:	str	x1, [sp, #56]
  407dc8:	ldrb	w1, [x0]
  407dcc:	add	x0, sp, #0x48
  407dd0:	bl	40804c <sqrt@plt+0x61ec>
  407dd4:	add	x0, sp, #0x48
  407dd8:	mov	w1, #0x0                   	// #0
  407ddc:	bl	40804c <sqrt@plt+0x61ec>
  407de0:	add	x0, sp, #0x48
  407de4:	bl	408034 <sqrt@plt+0x61d4>
  407de8:	mov	x3, x0
  407dec:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407df0:	add	x2, x0, #0xcb0
  407df4:	mov	x1, #0x400                 	// #1024
  407df8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407dfc:	add	x0, x0, #0xc68
  407e00:	bl	401c70 <snprintf@plt>
  407e04:	b	407eb8 <sqrt@plt+0x6058>
  407e08:	ldr	w1, [sp, #108]
  407e0c:	ldr	w0, [sp, #44]
  407e10:	cmp	w1, w0
  407e14:	b.lt	407e58 <sqrt@plt+0x5ff8>  // b.tstop
  407e18:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  407e1c:	add	x3, x0, #0xcb0
  407e20:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  407e24:	add	x2, x0, #0xcb0
  407e28:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  407e2c:	add	x1, x0, #0xcb0
  407e30:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  407e34:	add	x0, x0, #0xcb8
  407e38:	bl	40dd08 <sqrt@plt+0xbea8>
  407e3c:	add	x1, sp, #0x48
  407e40:	add	x0, sp, #0x58
  407e44:	bl	423364 <_ZdlPvm@@Base+0x998>
  407e48:	add	x0, sp, #0x58
  407e4c:	ldr	x1, [sp, #56]
  407e50:	bl	423298 <_ZdlPvm@@Base+0x8cc>
  407e54:	b	407ef4 <sqrt@plt+0x6094>
  407e58:	ldr	x0, [sp, #56]
  407e5c:	add	x1, x0, #0x1
  407e60:	str	x1, [sp, #56]
  407e64:	ldrb	w1, [x0]
  407e68:	add	x0, sp, #0x48
  407e6c:	bl	40804c <sqrt@plt+0x61ec>
  407e70:	add	x0, sp, #0x48
  407e74:	mov	w1, #0x0                   	// #0
  407e78:	bl	40804c <sqrt@plt+0x61ec>
  407e7c:	add	x0, sp, #0x48
  407e80:	bl	408034 <sqrt@plt+0x61d4>
  407e84:	mov	x2, x0
  407e88:	ldr	w0, [sp, #108]
  407e8c:	add	w1, w0, #0x1
  407e90:	str	w1, [sp, #108]
  407e94:	sxtw	x0, w0
  407e98:	lsl	x0, x0, #3
  407e9c:	ldr	x1, [sp, #48]
  407ea0:	add	x0, x1, x0
  407ea4:	ldr	d0, [x0]
  407ea8:	mov	x1, #0x400                 	// #1024
  407eac:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407eb0:	add	x0, x0, #0xc68
  407eb4:	bl	401c70 <snprintf@plt>
  407eb8:	add	x0, sp, #0x48
  407ebc:	bl	423a00 <_ZdlPvm@@Base+0x1034>
  407ec0:	add	x2, sp, #0x58
  407ec4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407ec8:	add	x1, x0, #0xc68
  407ecc:	mov	x0, x2
  407ed0:	bl	423298 <_ZdlPvm@@Base+0x8cc>
  407ed4:	b	407ef0 <sqrt@plt+0x6090>
  407ed8:	ldr	x0, [sp, #56]
  407edc:	add	x1, x0, #0x1
  407ee0:	str	x1, [sp, #56]
  407ee4:	ldrb	w1, [x0]
  407ee8:	add	x0, sp, #0x58
  407eec:	bl	40804c <sqrt@plt+0x61ec>
  407ef0:	b	407cb4 <sqrt@plt+0x5e54>
  407ef4:	add	x0, sp, #0x58
  407ef8:	mov	w1, #0x0                   	// #0
  407efc:	bl	40804c <sqrt@plt+0x61ec>
  407f00:	add	x0, sp, #0x58
  407f04:	bl	408034 <sqrt@plt+0x61d4>
  407f08:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  407f0c:	mov	x19, x0
  407f10:	nop
  407f14:	add	x0, sp, #0x48
  407f18:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  407f1c:	add	x0, sp, #0x58
  407f20:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  407f24:	mov	x0, x19
  407f28:	b	407f50 <sqrt@plt+0x60f0>
  407f2c:	mov	x19, x0
  407f30:	add	x0, sp, #0x48
  407f34:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  407f38:	b	407f40 <sqrt@plt+0x60e0>
  407f3c:	mov	x19, x0
  407f40:	add	x0, sp, #0x58
  407f44:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  407f48:	mov	x0, x19
  407f4c:	bl	401dd0 <_Unwind_Resume@plt>
  407f50:	ldr	x19, [sp, #16]
  407f54:	ldp	x29, x30, [sp], #112
  407f58:	ret
  407f5c:	stp	x29, x30, [sp, #-32]!
  407f60:	mov	x29, sp
  407f64:	str	w0, [sp, #28]
  407f68:	str	w1, [sp, #24]
  407f6c:	ldr	w0, [sp, #28]
  407f70:	cmp	w0, #0x1
  407f74:	b.ne	407fd4 <sqrt@plt+0x6174>  // b.any
  407f78:	ldr	w1, [sp, #24]
  407f7c:	mov	w0, #0xffff                	// #65535
  407f80:	cmp	w1, w0
  407f84:	b.ne	407fd4 <sqrt@plt+0x6174>  // b.any
  407f88:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407f8c:	add	x0, x0, #0xc60
  407f90:	bl	41fdf8 <sqrt@plt+0x1df98>
  407f94:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407f98:	add	x0, x0, #0xc00
  407f9c:	bl	410324 <sqrt@plt+0xe4c4>
  407fa0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407fa4:	add	x0, x0, #0xc10
  407fa8:	bl	40205c <sqrt@plt+0x1fc>
  407fac:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407fb0:	add	x2, x0, #0x258
  407fb4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407fb8:	add	x1, x0, #0xc10
  407fbc:	adrp	x0, 402000 <sqrt@plt+0x1a0>
  407fc0:	add	x0, x0, #0xec
  407fc4:	bl	401c60 <__cxa_atexit@plt>
  407fc8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  407fcc:	add	x0, x0, #0xc28
  407fd0:	bl	411688 <sqrt@plt+0xf828>
  407fd4:	nop
  407fd8:	ldp	x29, x30, [sp], #32
  407fdc:	ret
  407fe0:	stp	x29, x30, [sp, #-16]!
  407fe4:	mov	x29, sp
  407fe8:	mov	w1, #0xffff                	// #65535
  407fec:	mov	w0, #0x1                   	// #1
  407ff0:	bl	407f5c <sqrt@plt+0x60fc>
  407ff4:	ldp	x29, x30, [sp], #16
  407ff8:	ret
  407ffc:	stp	x29, x30, [sp, #-32]!
  408000:	mov	x29, sp
  408004:	str	w0, [sp, #28]
  408008:	str	w1, [sp, #24]
  40800c:	str	x2, [sp, #16]
  408010:	ldr	w0, [sp, #28]
  408014:	cmp	w0, #0x0
  408018:	b.ne	408028 <sqrt@plt+0x61c8>  // b.any
  40801c:	ldr	x1, [sp, #16]
  408020:	ldr	w0, [sp, #24]
  408024:	bl	41fbe0 <sqrt@plt+0x1dd80>
  408028:	nop
  40802c:	ldp	x29, x30, [sp], #32
  408030:	ret
  408034:	sub	sp, sp, #0x10
  408038:	str	x0, [sp, #8]
  40803c:	ldr	x0, [sp, #8]
  408040:	ldr	x0, [x0]
  408044:	add	sp, sp, #0x10
  408048:	ret
  40804c:	stp	x29, x30, [sp, #-32]!
  408050:	mov	x29, sp
  408054:	str	x0, [sp, #24]
  408058:	strb	w1, [sp, #23]
  40805c:	ldr	x0, [sp, #24]
  408060:	ldr	w1, [x0, #8]
  408064:	ldr	x0, [sp, #24]
  408068:	ldr	w0, [x0, #12]
  40806c:	cmp	w1, w0
  408070:	b.lt	40807c <sqrt@plt+0x621c>  // b.tstop
  408074:	ldr	x0, [sp, #24]
  408078:	bl	42323c <_ZdlPvm@@Base+0x870>
  40807c:	ldr	x0, [sp, #24]
  408080:	ldr	x1, [x0]
  408084:	ldr	x0, [sp, #24]
  408088:	ldr	w0, [x0, #8]
  40808c:	add	w3, w0, #0x1
  408090:	ldr	x2, [sp, #24]
  408094:	str	w3, [x2, #8]
  408098:	sxtw	x0, w0
  40809c:	add	x0, x1, x0
  4080a0:	ldrb	w1, [sp, #23]
  4080a4:	strb	w1, [x0]
  4080a8:	ldr	x0, [sp, #24]
  4080ac:	ldp	x29, x30, [sp], #32
  4080b0:	ret
  4080b4:	sub	sp, sp, #0x10
  4080b8:	str	x0, [sp, #8]
  4080bc:	ldr	x0, [sp, #8]
  4080c0:	str	xzr, [x0]
  4080c4:	ldr	x0, [sp, #8]
  4080c8:	str	xzr, [x0, #8]
  4080cc:	nop
  4080d0:	add	sp, sp, #0x10
  4080d4:	ret
  4080d8:	stp	x29, x30, [sp, #-64]!
  4080dc:	mov	x29, sp
  4080e0:	stp	x19, x20, [sp, #16]
  4080e4:	str	x21, [sp, #32]
  4080e8:	str	x0, [sp, #56]
  4080ec:	ldr	x0, [sp, #56]
  4080f0:	mov	w1, #0x11                  	// #17
  4080f4:	str	w1, [x0, #8]
  4080f8:	mov	x19, #0x11                  	// #17
  4080fc:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  408100:	cmp	x19, x0
  408104:	b.hi	408124 <sqrt@plt+0x62c4>  // b.pmore
  408108:	lsl	x0, x19, #4
  40810c:	bl	4019d0 <_Znam@plt>
  408110:	mov	x21, x0
  408114:	mov	x20, x21
  408118:	sub	x0, x19, #0x1
  40811c:	mov	x19, x0
  408120:	b	408128 <sqrt@plt+0x62c8>
  408124:	bl	401d00 <__cxa_throw_bad_array_new_length@plt>
  408128:	cmp	x19, #0x0
  40812c:	b.lt	408144 <sqrt@plt+0x62e4>  // b.tstop
  408130:	mov	x0, x20
  408134:	bl	4080b4 <sqrt@plt+0x6254>
  408138:	add	x20, x20, #0x10
  40813c:	sub	x19, x19, #0x1
  408140:	b	408128 <sqrt@plt+0x62c8>
  408144:	ldr	x0, [sp, #56]
  408148:	str	x21, [x0]
  40814c:	ldr	x0, [sp, #56]
  408150:	str	wzr, [x0, #12]
  408154:	nop
  408158:	ldp	x19, x20, [sp, #16]
  40815c:	ldr	x21, [sp, #32]
  408160:	ldp	x29, x30, [sp], #64
  408164:	ret
  408168:	stp	x29, x30, [sp, #-48]!
  40816c:	mov	x29, sp
  408170:	str	x0, [sp, #24]
  408174:	str	wzr, [sp, #44]
  408178:	ldr	x0, [sp, #24]
  40817c:	ldr	w0, [x0, #8]
  408180:	ldr	w1, [sp, #44]
  408184:	cmp	w1, w0
  408188:	b.cs	4081b8 <sqrt@plt+0x6358>  // b.hs, b.nlast
  40818c:	ldr	x0, [sp, #24]
  408190:	ldr	x1, [x0]
  408194:	ldr	w0, [sp, #44]
  408198:	lsl	x0, x0, #4
  40819c:	add	x0, x1, x0
  4081a0:	ldr	x0, [x0]
  4081a4:	bl	401ad0 <free@plt>
  4081a8:	ldr	w0, [sp, #44]
  4081ac:	add	w0, w0, #0x1
  4081b0:	str	w0, [sp, #44]
  4081b4:	b	408178 <sqrt@plt+0x6318>
  4081b8:	ldr	x0, [sp, #24]
  4081bc:	ldr	x0, [x0]
  4081c0:	cmp	x0, #0x0
  4081c4:	b.eq	4081d4 <sqrt@plt+0x6374>  // b.none
  4081c8:	ldr	x0, [sp, #24]
  4081cc:	ldr	x0, [x0]
  4081d0:	bl	401cb0 <_ZdaPv@plt>
  4081d4:	nop
  4081d8:	ldp	x29, x30, [sp], #48
  4081dc:	ret
  4081e0:	stp	x29, x30, [sp, #-128]!
  4081e4:	mov	x29, sp
  4081e8:	stp	x19, x20, [sp, #16]
  4081ec:	str	x21, [sp, #32]
  4081f0:	str	x0, [sp, #72]
  4081f4:	str	x1, [sp, #64]
  4081f8:	str	x2, [sp, #56]
  4081fc:	ldr	x0, [sp, #64]
  408200:	cmp	x0, #0x0
  408204:	cset	w0, ne  // ne = any
  408208:	and	w0, w0, #0xff
  40820c:	mov	w3, w0
  408210:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  408214:	add	x2, x0, #0xdc8
  408218:	mov	w1, #0x1a                  	// #26
  40821c:	mov	w0, w3
  408220:	bl	407ffc <sqrt@plt+0x619c>
  408224:	ldr	x0, [sp, #64]
  408228:	bl	4229fc <_ZdlPvm@@Base+0x30>
  40822c:	str	x0, [sp, #104]
  408230:	ldr	x0, [sp, #72]
  408234:	ldr	w0, [x0, #8]
  408238:	mov	w1, w0
  40823c:	ldr	x0, [sp, #104]
  408240:	udiv	x2, x0, x1
  408244:	mul	x1, x2, x1
  408248:	sub	x0, x0, x1
  40824c:	str	w0, [sp, #124]
  408250:	ldr	x0, [sp, #72]
  408254:	ldr	x1, [x0]
  408258:	ldr	w0, [sp, #124]
  40825c:	lsl	x0, x0, #4
  408260:	add	x0, x1, x0
  408264:	ldr	x0, [x0]
  408268:	cmp	x0, #0x0
  40826c:	b.eq	4082fc <sqrt@plt+0x649c>  // b.none
  408270:	ldr	x0, [sp, #72]
  408274:	ldr	x1, [x0]
  408278:	ldr	w0, [sp, #124]
  40827c:	lsl	x0, x0, #4
  408280:	add	x0, x1, x0
  408284:	ldr	x0, [x0]
  408288:	ldr	x1, [sp, #64]
  40828c:	bl	401d10 <strcmp@plt>
  408290:	cmp	w0, #0x0
  408294:	b.ne	4082d0 <sqrt@plt+0x6470>  // b.any
  408298:	ldr	x0, [sp, #72]
  40829c:	ldr	x1, [x0]
  4082a0:	ldr	w0, [sp, #124]
  4082a4:	lsl	x0, x0, #4
  4082a8:	add	x0, x1, x0
  4082ac:	ldr	x1, [sp, #56]
  4082b0:	str	x1, [x0, #8]
  4082b4:	ldr	x0, [sp, #72]
  4082b8:	ldr	x1, [x0]
  4082bc:	ldr	w0, [sp, #124]
  4082c0:	lsl	x0, x0, #4
  4082c4:	add	x0, x1, x0
  4082c8:	ldr	x0, [x0]
  4082cc:	b	4085fc <sqrt@plt+0x679c>
  4082d0:	ldr	w0, [sp, #124]
  4082d4:	cmp	w0, #0x0
  4082d8:	b.ne	4082ec <sqrt@plt+0x648c>  // b.any
  4082dc:	ldr	x0, [sp, #72]
  4082e0:	ldr	w0, [x0, #8]
  4082e4:	sub	w0, w0, #0x1
  4082e8:	b	4082f4 <sqrt@plt+0x6494>
  4082ec:	ldr	w0, [sp, #124]
  4082f0:	sub	w0, w0, #0x1
  4082f4:	str	w0, [sp, #124]
  4082f8:	b	408250 <sqrt@plt+0x63f0>
  4082fc:	ldr	x0, [sp, #56]
  408300:	cmp	x0, #0x0
  408304:	b.ne	408310 <sqrt@plt+0x64b0>  // b.any
  408308:	mov	x0, #0x0                   	// #0
  40830c:	b	4085fc <sqrt@plt+0x679c>
  408310:	ldr	x0, [sp, #72]
  408314:	ldr	w0, [x0, #12]
  408318:	lsl	w1, w0, #2
  40831c:	ldr	x0, [sp, #72]
  408320:	ldr	w0, [x0, #8]
  408324:	cmp	w1, w0
  408328:	b.cc	40858c <sqrt@plt+0x672c>  // b.lo, b.ul, b.last
  40832c:	ldr	x0, [sp, #72]
  408330:	ldr	x0, [x0]
  408334:	str	x0, [sp, #96]
  408338:	ldr	x0, [sp, #72]
  40833c:	ldr	w0, [x0, #8]
  408340:	str	w0, [sp, #92]
  408344:	ldr	x0, [sp, #72]
  408348:	ldr	w0, [x0, #8]
  40834c:	bl	422ac8 <_ZdlPvm@@Base+0xfc>
  408350:	mov	w1, w0
  408354:	ldr	x0, [sp, #72]
  408358:	str	w1, [x0, #8]
  40835c:	ldr	x0, [sp, #72]
  408360:	ldr	w0, [x0, #8]
  408364:	mov	w19, w0
  408368:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40836c:	cmp	x19, x0
  408370:	b.hi	408390 <sqrt@plt+0x6530>  // b.pmore
  408374:	lsl	x0, x19, #4
  408378:	bl	4019d0 <_Znam@plt>
  40837c:	mov	x21, x0
  408380:	mov	x20, x21
  408384:	sub	x0, x19, #0x1
  408388:	mov	x19, x0
  40838c:	b	408394 <sqrt@plt+0x6534>
  408390:	bl	401d00 <__cxa_throw_bad_array_new_length@plt>
  408394:	cmp	x19, #0x0
  408398:	b.lt	4083b0 <sqrt@plt+0x6550>  // b.tstop
  40839c:	mov	x0, x20
  4083a0:	bl	4080b4 <sqrt@plt+0x6254>
  4083a4:	add	x20, x20, #0x10
  4083a8:	sub	x19, x19, #0x1
  4083ac:	b	408394 <sqrt@plt+0x6534>
  4083b0:	ldr	x0, [sp, #72]
  4083b4:	str	x21, [x0]
  4083b8:	str	wzr, [sp, #120]
  4083bc:	ldr	w1, [sp, #120]
  4083c0:	ldr	w0, [sp, #92]
  4083c4:	cmp	w1, w0
  4083c8:	b.cs	40850c <sqrt@plt+0x66ac>  // b.hs, b.nlast
  4083cc:	ldr	w0, [sp, #120]
  4083d0:	lsl	x0, x0, #4
  4083d4:	ldr	x1, [sp, #96]
  4083d8:	add	x0, x1, x0
  4083dc:	ldr	x0, [x0]
  4083e0:	cmp	x0, #0x0
  4083e4:	b.eq	4084fc <sqrt@plt+0x669c>  // b.none
  4083e8:	ldr	w0, [sp, #120]
  4083ec:	lsl	x0, x0, #4
  4083f0:	ldr	x1, [sp, #96]
  4083f4:	add	x0, x1, x0
  4083f8:	ldr	x0, [x0, #8]
  4083fc:	cmp	x0, #0x0
  408400:	b.ne	408420 <sqrt@plt+0x65c0>  // b.any
  408404:	ldr	w0, [sp, #120]
  408408:	lsl	x0, x0, #4
  40840c:	ldr	x1, [sp, #96]
  408410:	add	x0, x1, x0
  408414:	ldr	x0, [x0]
  408418:	bl	401ad0 <free@plt>
  40841c:	b	4084fc <sqrt@plt+0x669c>
  408420:	ldr	w0, [sp, #120]
  408424:	lsl	x0, x0, #4
  408428:	ldr	x1, [sp, #96]
  40842c:	add	x0, x1, x0
  408430:	ldr	x0, [x0]
  408434:	bl	4229fc <_ZdlPvm@@Base+0x30>
  408438:	mov	x1, x0
  40843c:	ldr	x0, [sp, #72]
  408440:	ldr	w0, [x0, #8]
  408444:	mov	w0, w0
  408448:	udiv	x2, x1, x0
  40844c:	mul	x0, x2, x0
  408450:	sub	x0, x1, x0
  408454:	str	w0, [sp, #116]
  408458:	ldr	x0, [sp, #72]
  40845c:	ldr	x1, [x0]
  408460:	ldr	w0, [sp, #116]
  408464:	lsl	x0, x0, #4
  408468:	add	x0, x1, x0
  40846c:	ldr	x0, [x0]
  408470:	cmp	x0, #0x0
  408474:	b.eq	4084a4 <sqrt@plt+0x6644>  // b.none
  408478:	ldr	w0, [sp, #116]
  40847c:	cmp	w0, #0x0
  408480:	b.ne	408494 <sqrt@plt+0x6634>  // b.any
  408484:	ldr	x0, [sp, #72]
  408488:	ldr	w0, [x0, #8]
  40848c:	sub	w0, w0, #0x1
  408490:	b	40849c <sqrt@plt+0x663c>
  408494:	ldr	w0, [sp, #116]
  408498:	sub	w0, w0, #0x1
  40849c:	str	w0, [sp, #116]
  4084a0:	b	408458 <sqrt@plt+0x65f8>
  4084a4:	ldr	w0, [sp, #120]
  4084a8:	lsl	x0, x0, #4
  4084ac:	ldr	x1, [sp, #96]
  4084b0:	add	x1, x1, x0
  4084b4:	ldr	x0, [sp, #72]
  4084b8:	ldr	x2, [x0]
  4084bc:	ldr	w0, [sp, #116]
  4084c0:	lsl	x0, x0, #4
  4084c4:	add	x0, x2, x0
  4084c8:	ldr	x1, [x1]
  4084cc:	str	x1, [x0]
  4084d0:	ldr	w0, [sp, #120]
  4084d4:	lsl	x0, x0, #4
  4084d8:	ldr	x1, [sp, #96]
  4084dc:	add	x1, x1, x0
  4084e0:	ldr	x0, [sp, #72]
  4084e4:	ldr	x2, [x0]
  4084e8:	ldr	w0, [sp, #116]
  4084ec:	lsl	x0, x0, #4
  4084f0:	add	x0, x2, x0
  4084f4:	ldr	x1, [x1, #8]
  4084f8:	str	x1, [x0, #8]
  4084fc:	ldr	w0, [sp, #120]
  408500:	add	w0, w0, #0x1
  408504:	str	w0, [sp, #120]
  408508:	b	4083bc <sqrt@plt+0x655c>
  40850c:	ldr	x0, [sp, #72]
  408510:	ldr	w0, [x0, #8]
  408514:	mov	w1, w0
  408518:	ldr	x0, [sp, #104]
  40851c:	udiv	x2, x0, x1
  408520:	mul	x1, x2, x1
  408524:	sub	x0, x0, x1
  408528:	str	w0, [sp, #124]
  40852c:	ldr	x0, [sp, #72]
  408530:	ldr	x1, [x0]
  408534:	ldr	w0, [sp, #124]
  408538:	lsl	x0, x0, #4
  40853c:	add	x0, x1, x0
  408540:	ldr	x0, [x0]
  408544:	cmp	x0, #0x0
  408548:	b.eq	408578 <sqrt@plt+0x6718>  // b.none
  40854c:	ldr	w0, [sp, #124]
  408550:	cmp	w0, #0x0
  408554:	b.ne	408568 <sqrt@plt+0x6708>  // b.any
  408558:	ldr	x0, [sp, #72]
  40855c:	ldr	w0, [x0, #8]
  408560:	sub	w0, w0, #0x1
  408564:	b	408570 <sqrt@plt+0x6710>
  408568:	ldr	w0, [sp, #124]
  40856c:	sub	w0, w0, #0x1
  408570:	str	w0, [sp, #124]
  408574:	b	40852c <sqrt@plt+0x66cc>
  408578:	ldr	x0, [sp, #96]
  40857c:	cmp	x0, #0x0
  408580:	b.eq	40858c <sqrt@plt+0x672c>  // b.none
  408584:	ldr	x0, [sp, #96]
  408588:	bl	401cb0 <_ZdaPv@plt>
  40858c:	ldr	x0, [sp, #64]
  408590:	bl	401a50 <strlen@plt>
  408594:	add	x0, x0, #0x1
  408598:	bl	401d30 <malloc@plt>
  40859c:	str	x0, [sp, #80]
  4085a0:	ldr	x1, [sp, #64]
  4085a4:	ldr	x0, [sp, #80]
  4085a8:	bl	401b60 <strcpy@plt>
  4085ac:	ldr	x0, [sp, #72]
  4085b0:	ldr	x1, [x0]
  4085b4:	ldr	w0, [sp, #124]
  4085b8:	lsl	x0, x0, #4
  4085bc:	add	x0, x1, x0
  4085c0:	ldr	x1, [sp, #80]
  4085c4:	str	x1, [x0]
  4085c8:	ldr	x0, [sp, #72]
  4085cc:	ldr	x1, [x0]
  4085d0:	ldr	w0, [sp, #124]
  4085d4:	lsl	x0, x0, #4
  4085d8:	add	x0, x1, x0
  4085dc:	ldr	x1, [sp, #56]
  4085e0:	str	x1, [x0, #8]
  4085e4:	ldr	x0, [sp, #72]
  4085e8:	ldr	w0, [x0, #12]
  4085ec:	add	w1, w0, #0x1
  4085f0:	ldr	x0, [sp, #72]
  4085f4:	str	w1, [x0, #12]
  4085f8:	ldr	x0, [sp, #80]
  4085fc:	ldp	x19, x20, [sp, #16]
  408600:	ldr	x21, [sp, #32]
  408604:	ldp	x29, x30, [sp], #128
  408608:	ret
  40860c:	stp	x29, x30, [sp, #-48]!
  408610:	mov	x29, sp
  408614:	str	x0, [sp, #24]
  408618:	str	x1, [sp, #16]
  40861c:	ldr	x0, [sp, #16]
  408620:	cmp	x0, #0x0
  408624:	cset	w0, ne  // ne = any
  408628:	and	w0, w0, #0xff
  40862c:	mov	w3, w0
  408630:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  408634:	add	x2, x0, #0xdc8
  408638:	mov	w1, #0x1a                  	// #26
  40863c:	mov	w0, w3
  408640:	bl	407ffc <sqrt@plt+0x619c>
  408644:	ldr	x0, [sp, #16]
  408648:	bl	4229fc <_ZdlPvm@@Base+0x30>
  40864c:	mov	x1, x0
  408650:	ldr	x0, [sp, #24]
  408654:	ldr	w0, [x0, #8]
  408658:	mov	w0, w0
  40865c:	udiv	x2, x1, x0
  408660:	mul	x0, x2, x0
  408664:	sub	x0, x1, x0
  408668:	str	w0, [sp, #44]
  40866c:	ldr	x0, [sp, #24]
  408670:	ldr	x1, [x0]
  408674:	ldr	w0, [sp, #44]
  408678:	lsl	x0, x0, #4
  40867c:	add	x0, x1, x0
  408680:	ldr	x0, [x0]
  408684:	cmp	x0, #0x0
  408688:	b.eq	4086fc <sqrt@plt+0x689c>  // b.none
  40868c:	ldr	x0, [sp, #24]
  408690:	ldr	x1, [x0]
  408694:	ldr	w0, [sp, #44]
  408698:	lsl	x0, x0, #4
  40869c:	add	x0, x1, x0
  4086a0:	ldr	x0, [x0]
  4086a4:	ldr	x1, [sp, #16]
  4086a8:	bl	401d10 <strcmp@plt>
  4086ac:	cmp	w0, #0x0
  4086b0:	b.ne	4086d0 <sqrt@plt+0x6870>  // b.any
  4086b4:	ldr	x0, [sp, #24]
  4086b8:	ldr	x1, [x0]
  4086bc:	ldr	w0, [sp, #44]
  4086c0:	lsl	x0, x0, #4
  4086c4:	add	x0, x1, x0
  4086c8:	ldr	x0, [x0, #8]
  4086cc:	b	408700 <sqrt@plt+0x68a0>
  4086d0:	ldr	w0, [sp, #44]
  4086d4:	cmp	w0, #0x0
  4086d8:	b.ne	4086ec <sqrt@plt+0x688c>  // b.any
  4086dc:	ldr	x0, [sp, #24]
  4086e0:	ldr	w0, [x0, #8]
  4086e4:	sub	w0, w0, #0x1
  4086e8:	b	4086f4 <sqrt@plt+0x6894>
  4086ec:	ldr	w0, [sp, #44]
  4086f0:	sub	w0, w0, #0x1
  4086f4:	str	w0, [sp, #44]
  4086f8:	b	40866c <sqrt@plt+0x680c>
  4086fc:	mov	x0, #0x0                   	// #0
  408700:	ldp	x29, x30, [sp], #48
  408704:	ret
  408708:	stp	x29, x30, [sp, #-48]!
  40870c:	mov	x29, sp
  408710:	str	x0, [sp, #24]
  408714:	str	x1, [sp, #16]
  408718:	ldr	x0, [sp, #16]
  40871c:	ldr	x0, [x0]
  408720:	str	x0, [sp, #32]
  408724:	ldr	x0, [sp, #32]
  408728:	cmp	x0, #0x0
  40872c:	cset	w0, ne  // ne = any
  408730:	and	w0, w0, #0xff
  408734:	mov	w3, w0
  408738:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40873c:	add	x2, x0, #0xdc8
  408740:	mov	w1, #0x1a                  	// #26
  408744:	mov	w0, w3
  408748:	bl	407ffc <sqrt@plt+0x619c>
  40874c:	ldr	x0, [sp, #32]
  408750:	bl	4229fc <_ZdlPvm@@Base+0x30>
  408754:	mov	x1, x0
  408758:	ldr	x0, [sp, #24]
  40875c:	ldr	w0, [x0, #8]
  408760:	mov	w0, w0
  408764:	udiv	x2, x1, x0
  408768:	mul	x0, x2, x0
  40876c:	sub	x0, x1, x0
  408770:	str	w0, [sp, #44]
  408774:	ldr	x0, [sp, #24]
  408778:	ldr	x1, [x0]
  40877c:	ldr	w0, [sp, #44]
  408780:	lsl	x0, x0, #4
  408784:	add	x0, x1, x0
  408788:	ldr	x0, [x0]
  40878c:	cmp	x0, #0x0
  408790:	b.eq	408824 <sqrt@plt+0x69c4>  // b.none
  408794:	ldr	x0, [sp, #24]
  408798:	ldr	x1, [x0]
  40879c:	ldr	w0, [sp, #44]
  4087a0:	lsl	x0, x0, #4
  4087a4:	add	x0, x1, x0
  4087a8:	ldr	x0, [x0]
  4087ac:	ldr	x1, [sp, #32]
  4087b0:	bl	401d10 <strcmp@plt>
  4087b4:	cmp	w0, #0x0
  4087b8:	b.ne	4087f8 <sqrt@plt+0x6998>  // b.any
  4087bc:	ldr	x0, [sp, #24]
  4087c0:	ldr	x1, [x0]
  4087c4:	ldr	w0, [sp, #44]
  4087c8:	lsl	x0, x0, #4
  4087cc:	add	x0, x1, x0
  4087d0:	ldr	x1, [x0]
  4087d4:	ldr	x0, [sp, #16]
  4087d8:	str	x1, [x0]
  4087dc:	ldr	x0, [sp, #24]
  4087e0:	ldr	x1, [x0]
  4087e4:	ldr	w0, [sp, #44]
  4087e8:	lsl	x0, x0, #4
  4087ec:	add	x0, x1, x0
  4087f0:	ldr	x0, [x0, #8]
  4087f4:	b	408828 <sqrt@plt+0x69c8>
  4087f8:	ldr	w0, [sp, #44]
  4087fc:	cmp	w0, #0x0
  408800:	b.ne	408814 <sqrt@plt+0x69b4>  // b.any
  408804:	ldr	x0, [sp, #24]
  408808:	ldr	w0, [x0, #8]
  40880c:	sub	w0, w0, #0x1
  408810:	b	40881c <sqrt@plt+0x69bc>
  408814:	ldr	w0, [sp, #44]
  408818:	sub	w0, w0, #0x1
  40881c:	str	w0, [sp, #44]
  408820:	b	408774 <sqrt@plt+0x6914>
  408824:	mov	x0, #0x0                   	// #0
  408828:	ldp	x29, x30, [sp], #48
  40882c:	ret
  408830:	sub	sp, sp, #0x10
  408834:	str	x0, [sp, #8]
  408838:	str	x1, [sp]
  40883c:	ldr	x0, [sp, #8]
  408840:	ldr	x1, [sp]
  408844:	str	x1, [x0]
  408848:	ldr	x0, [sp, #8]
  40884c:	str	wzr, [x0, #8]
  408850:	nop
  408854:	add	sp, sp, #0x10
  408858:	ret
  40885c:	sub	sp, sp, #0x30
  408860:	str	x0, [sp, #24]
  408864:	str	x1, [sp, #16]
  408868:	str	x2, [sp, #8]
  40886c:	ldr	x0, [sp, #24]
  408870:	ldr	x0, [x0]
  408874:	ldr	w0, [x0, #8]
  408878:	str	w0, [sp, #44]
  40887c:	ldr	x0, [sp, #24]
  408880:	ldr	x0, [x0]
  408884:	ldr	x0, [x0]
  408888:	str	x0, [sp, #32]
  40888c:	ldr	x0, [sp, #24]
  408890:	ldr	w0, [x0, #8]
  408894:	ldr	w1, [sp, #44]
  408898:	cmp	w1, w0
  40889c:	b.ls	408940 <sqrt@plt+0x6ae0>  // b.plast
  4088a0:	ldr	x0, [sp, #24]
  4088a4:	ldr	w0, [x0, #8]
  4088a8:	mov	w0, w0
  4088ac:	lsl	x0, x0, #4
  4088b0:	ldr	x1, [sp, #32]
  4088b4:	add	x0, x1, x0
  4088b8:	ldr	x0, [x0]
  4088bc:	cmp	x0, #0x0
  4088c0:	b.eq	408928 <sqrt@plt+0x6ac8>  // b.none
  4088c4:	ldr	x0, [sp, #24]
  4088c8:	ldr	w0, [x0, #8]
  4088cc:	mov	w0, w0
  4088d0:	lsl	x0, x0, #4
  4088d4:	ldr	x1, [sp, #32]
  4088d8:	add	x0, x1, x0
  4088dc:	ldr	x1, [x0]
  4088e0:	ldr	x0, [sp, #16]
  4088e4:	str	x1, [x0]
  4088e8:	ldr	x0, [sp, #24]
  4088ec:	ldr	w0, [x0, #8]
  4088f0:	mov	w0, w0
  4088f4:	lsl	x0, x0, #4
  4088f8:	ldr	x1, [sp, #32]
  4088fc:	add	x0, x1, x0
  408900:	ldr	x1, [x0, #8]
  408904:	ldr	x0, [sp, #8]
  408908:	str	x1, [x0]
  40890c:	ldr	x0, [sp, #24]
  408910:	ldr	w0, [x0, #8]
  408914:	add	w1, w0, #0x1
  408918:	ldr	x0, [sp, #24]
  40891c:	str	w1, [x0, #8]
  408920:	mov	w0, #0x1                   	// #1
  408924:	b	408944 <sqrt@plt+0x6ae4>
  408928:	ldr	x0, [sp, #24]
  40892c:	ldr	w0, [x0, #8]
  408930:	add	w1, w0, #0x1
  408934:	ldr	x0, [sp, #24]
  408938:	str	w1, [x0, #8]
  40893c:	b	40888c <sqrt@plt+0x6a2c>
  408940:	mov	w0, #0x0                   	// #0
  408944:	add	sp, sp, #0x30
  408948:	ret
  40894c:	sub	sp, sp, #0x10
  408950:	str	x0, [sp, #8]
  408954:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  408958:	add	x1, x0, #0x880
  40895c:	ldr	x0, [sp, #8]
  408960:	str	x1, [x0]
  408964:	ldr	x0, [sp, #8]
  408968:	str	xzr, [x0, #8]
  40896c:	nop
  408970:	add	sp, sp, #0x10
  408974:	ret
  408978:	sub	sp, sp, #0x10
  40897c:	str	x0, [sp, #8]
  408980:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  408984:	add	x1, x0, #0x880
  408988:	ldr	x0, [sp, #8]
  40898c:	str	x1, [x0]
  408990:	nop
  408994:	add	sp, sp, #0x10
  408998:	ret
  40899c:	stp	x29, x30, [sp, #-32]!
  4089a0:	mov	x29, sp
  4089a4:	str	x0, [sp, #24]
  4089a8:	ldr	x0, [sp, #24]
  4089ac:	bl	408978 <sqrt@plt+0x6b18>
  4089b0:	mov	x1, #0x10                  	// #16
  4089b4:	ldr	x0, [sp, #24]
  4089b8:	bl	4229cc <_ZdlPvm@@Base>
  4089bc:	ldp	x29, x30, [sp], #32
  4089c0:	ret
  4089c4:	sub	sp, sp, #0x20
  4089c8:	str	x0, [sp, #24]
  4089cc:	str	x1, [sp, #16]
  4089d0:	str	x2, [sp, #8]
  4089d4:	mov	w0, #0x0                   	// #0
  4089d8:	add	sp, sp, #0x20
  4089dc:	ret
  4089e0:	stp	x29, x30, [sp, #-64]!
  4089e4:	mov	x29, sp
  4089e8:	str	x19, [sp, #16]
  4089ec:	str	x0, [sp, #56]
  4089f0:	str	x1, [sp, #48]
  4089f4:	str	x2, [sp, #40]
  4089f8:	ldr	x0, [sp, #56]
  4089fc:	bl	40894c <sqrt@plt+0x6aec>
  408a00:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  408a04:	add	x1, x0, #0x848
  408a08:	ldr	x0, [sp, #56]
  408a0c:	str	x1, [x0]
  408a10:	ldr	x0, [sp, #56]
  408a14:	ldr	x1, [sp, #48]
  408a18:	str	x1, [x0, #16]
  408a1c:	ldr	x0, [sp, #56]
  408a20:	ldr	x1, [sp, #40]
  408a24:	str	x1, [x0, #24]
  408a28:	ldr	x0, [sp, #56]
  408a2c:	str	wzr, [x0, #32]
  408a30:	ldr	x0, [sp, #56]
  408a34:	add	x0, x0, #0x28
  408a38:	bl	422d44 <_ZdlPvm@@Base+0x378>
  408a3c:	ldr	x0, [sp, #56]
  408a40:	adrp	x1, 427000 <_ZdlPvm@@Base+0x4634>
  408a44:	add	x1, x1, #0xde0
  408a48:	str	x1, [x0, #56]
  408a4c:	b	408a64 <sqrt@plt+0x6c04>
  408a50:	mov	x19, x0
  408a54:	ldr	x0, [sp, #56]
  408a58:	bl	408978 <sqrt@plt+0x6b18>
  408a5c:	mov	x0, x19
  408a60:	bl	401dd0 <_Unwind_Resume@plt>
  408a64:	ldr	x19, [sp, #16]
  408a68:	ldp	x29, x30, [sp], #64
  408a6c:	ret
  408a70:	stp	x29, x30, [sp, #-32]!
  408a74:	mov	x29, sp
  408a78:	str	x0, [sp, #24]
  408a7c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  408a80:	add	x1, x0, #0x848
  408a84:	ldr	x0, [sp, #24]
  408a88:	str	x1, [x0]
  408a8c:	ldr	x0, [sp, #24]
  408a90:	ldr	x0, [x0, #16]
  408a94:	bl	401a90 <fclose@plt>
  408a98:	ldr	x0, [sp, #24]
  408a9c:	add	x0, x0, #0x28
  408aa0:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  408aa4:	ldr	x0, [sp, #24]
  408aa8:	bl	408978 <sqrt@plt+0x6b18>
  408aac:	nop
  408ab0:	ldp	x29, x30, [sp], #32
  408ab4:	ret
  408ab8:	stp	x29, x30, [sp, #-32]!
  408abc:	mov	x29, sp
  408ac0:	str	x0, [sp, #24]
  408ac4:	ldr	x0, [sp, #24]
  408ac8:	bl	408a70 <sqrt@plt+0x6c10>
  408acc:	mov	x1, #0x40                  	// #64
  408ad0:	ldr	x0, [sp, #24]
  408ad4:	bl	4229cc <_ZdlPvm@@Base>
  408ad8:	ldp	x29, x30, [sp], #32
  408adc:	ret
  408ae0:	stp	x29, x30, [sp, #-80]!
  408ae4:	mov	x29, sp
  408ae8:	str	x0, [sp, #24]
  408aec:	ldr	x0, [sp, #24]
  408af0:	add	x0, x0, #0x28
  408af4:	bl	423a00 <_ZdlPvm@@Base+0x1034>
  408af8:	ldr	x0, [sp, #24]
  408afc:	ldr	w0, [x0, #32]
  408b00:	add	w1, w0, #0x1
  408b04:	ldr	x0, [sp, #24]
  408b08:	str	w1, [x0, #32]
  408b0c:	ldr	x0, [sp, #24]
  408b10:	ldr	x0, [x0, #16]
  408b14:	bl	401c00 <getc@plt>
  408b18:	str	w0, [sp, #76]
  408b1c:	ldr	w0, [sp, #76]
  408b20:	cmp	w0, #0xd
  408b24:	b.ne	408b70 <sqrt@plt+0x6d10>  // b.any
  408b28:	ldr	x0, [sp, #24]
  408b2c:	ldr	x0, [x0, #16]
  408b30:	bl	401c00 <getc@plt>
  408b34:	str	w0, [sp, #76]
  408b38:	ldr	w0, [sp, #76]
  408b3c:	cmp	w0, #0xa
  408b40:	b.eq	408b70 <sqrt@plt+0x6d10>  // b.none
  408b44:	add	x0, sp, #0x28
  408b48:	mov	w1, #0xd                   	// #13
  408b4c:	bl	4202f4 <sqrt@plt+0x1e494>
  408b50:	add	x1, sp, #0x28
  408b54:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  408b58:	add	x3, x0, #0xcb0
  408b5c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  408b60:	add	x2, x0, #0xcb0
  408b64:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  408b68:	add	x0, x0, #0xde8
  408b6c:	bl	40dd08 <sqrt@plt+0xbea8>
  408b70:	ldr	w0, [sp, #76]
  408b74:	cmn	w0, #0x1
  408b78:	b.eq	408bec <sqrt@plt+0x6d8c>  // b.none
  408b7c:	ldr	w0, [sp, #76]
  408b80:	bl	40e1a4 <sqrt@plt+0xc344>
  408b84:	cmp	w0, #0x0
  408b88:	cset	w0, ne  // ne = any
  408b8c:	and	w0, w0, #0xff
  408b90:	cmp	w0, #0x0
  408b94:	b.eq	408bc8 <sqrt@plt+0x6d68>  // b.none
  408b98:	add	x0, sp, #0x38
  408b9c:	ldr	w1, [sp, #76]
  408ba0:	bl	420294 <sqrt@plt+0x1e434>
  408ba4:	add	x1, sp, #0x38
  408ba8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  408bac:	add	x3, x0, #0xcb0
  408bb0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  408bb4:	add	x2, x0, #0xcb0
  408bb8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  408bbc:	add	x0, x0, #0xde8
  408bc0:	bl	40dd08 <sqrt@plt+0xbea8>
  408bc4:	b	408b0c <sqrt@plt+0x6cac>
  408bc8:	ldr	x0, [sp, #24]
  408bcc:	add	x0, x0, #0x28
  408bd0:	ldr	w1, [sp, #76]
  408bd4:	and	w1, w1, #0xff
  408bd8:	bl	40804c <sqrt@plt+0x61ec>
  408bdc:	ldr	w0, [sp, #76]
  408be0:	cmp	w0, #0xa
  408be4:	b.eq	408bf4 <sqrt@plt+0x6d94>  // b.none
  408be8:	b	408b0c <sqrt@plt+0x6cac>
  408bec:	nop
  408bf0:	b	408bf8 <sqrt@plt+0x6d98>
  408bf4:	nop
  408bf8:	ldr	x0, [sp, #24]
  408bfc:	add	x0, x0, #0x28
  408c00:	bl	40e274 <sqrt@plt+0xc414>
  408c04:	cmp	w0, #0x0
  408c08:	cset	w0, eq  // eq = none
  408c0c:	and	w0, w0, #0xff
  408c10:	cmp	w0, #0x0
  408c14:	b.eq	408c20 <sqrt@plt+0x6dc0>  // b.none
  408c18:	mov	w0, #0x0                   	// #0
  408c1c:	b	408d60 <sqrt@plt+0x6f00>
  408c20:	ldr	x0, [sp, #24]
  408c24:	add	x0, x0, #0x28
  408c28:	bl	40e274 <sqrt@plt+0xc414>
  408c2c:	cmp	w0, #0x2
  408c30:	b.le	408d20 <sqrt@plt+0x6ec0>
  408c34:	ldr	x0, [sp, #24]
  408c38:	add	x0, x0, #0x28
  408c3c:	mov	w1, #0x0                   	// #0
  408c40:	bl	40e208 <sqrt@plt+0xc3a8>
  408c44:	ldrb	w0, [x0]
  408c48:	cmp	w0, #0x2e
  408c4c:	b.ne	408d20 <sqrt@plt+0x6ec0>  // b.any
  408c50:	ldr	x0, [sp, #24]
  408c54:	add	x0, x0, #0x28
  408c58:	mov	w1, #0x1                   	// #1
  408c5c:	bl	40e208 <sqrt@plt+0xc3a8>
  408c60:	ldrb	w0, [x0]
  408c64:	cmp	w0, #0x50
  408c68:	b.ne	408d20 <sqrt@plt+0x6ec0>  // b.any
  408c6c:	ldr	x0, [sp, #24]
  408c70:	add	x0, x0, #0x28
  408c74:	mov	w1, #0x2                   	// #2
  408c78:	bl	40e208 <sqrt@plt+0xc3a8>
  408c7c:	ldrb	w0, [x0]
  408c80:	cmp	w0, #0x53
  408c84:	b.eq	408cc0 <sqrt@plt+0x6e60>  // b.none
  408c88:	ldr	x0, [sp, #24]
  408c8c:	add	x0, x0, #0x28
  408c90:	mov	w1, #0x2                   	// #2
  408c94:	bl	40e208 <sqrt@plt+0xc3a8>
  408c98:	ldrb	w0, [x0]
  408c9c:	cmp	w0, #0x45
  408ca0:	b.eq	408cc0 <sqrt@plt+0x6e60>  // b.none
  408ca4:	ldr	x0, [sp, #24]
  408ca8:	add	x0, x0, #0x28
  408cac:	mov	w1, #0x2                   	// #2
  408cb0:	bl	40e208 <sqrt@plt+0xc3a8>
  408cb4:	ldrb	w0, [x0]
  408cb8:	cmp	w0, #0x46
  408cbc:	b.ne	408d20 <sqrt@plt+0x6ec0>  // b.any
  408cc0:	ldr	x0, [sp, #24]
  408cc4:	add	x0, x0, #0x28
  408cc8:	bl	40e274 <sqrt@plt+0xc414>
  408ccc:	cmp	w0, #0x3
  408cd0:	b.eq	408d28 <sqrt@plt+0x6ec8>  // b.none
  408cd4:	ldr	x0, [sp, #24]
  408cd8:	add	x0, x0, #0x28
  408cdc:	mov	w1, #0x3                   	// #3
  408ce0:	bl	40e208 <sqrt@plt+0xc3a8>
  408ce4:	ldrb	w0, [x0]
  408ce8:	cmp	w0, #0x20
  408cec:	b.eq	408d28 <sqrt@plt+0x6ec8>  // b.none
  408cf0:	ldr	x0, [sp, #24]
  408cf4:	add	x0, x0, #0x28
  408cf8:	mov	w1, #0x3                   	// #3
  408cfc:	bl	40e208 <sqrt@plt+0xc3a8>
  408d00:	ldrb	w0, [x0]
  408d04:	cmp	w0, #0xa
  408d08:	b.eq	408d28 <sqrt@plt+0x6ec8>  // b.none
  408d0c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  408d10:	add	x0, x0, #0xe8
  408d14:	ldr	w0, [x0]
  408d18:	cmp	w0, #0x0
  408d1c:	b.ne	408d28 <sqrt@plt+0x6ec8>  // b.any
  408d20:	mov	w0, #0x1                   	// #1
  408d24:	b	408d2c <sqrt@plt+0x6ecc>
  408d28:	mov	w0, #0x0                   	// #0
  408d2c:	cmp	w0, #0x0
  408d30:	b.eq	408aec <sqrt@plt+0x6c8c>  // b.none
  408d34:	ldr	x0, [sp, #24]
  408d38:	add	x0, x0, #0x28
  408d3c:	mov	w1, #0x0                   	// #0
  408d40:	bl	40804c <sqrt@plt+0x61ec>
  408d44:	ldr	x0, [sp, #24]
  408d48:	add	x0, x0, #0x28
  408d4c:	bl	408034 <sqrt@plt+0x61d4>
  408d50:	mov	x1, x0
  408d54:	ldr	x0, [sp, #24]
  408d58:	str	x1, [x0, #56]
  408d5c:	mov	w0, #0x1                   	// #1
  408d60:	ldp	x29, x30, [sp], #80
  408d64:	ret
  408d68:	stp	x29, x30, [sp, #-32]!
  408d6c:	mov	x29, sp
  408d70:	str	x0, [sp, #24]
  408d74:	ldr	x0, [sp, #24]
  408d78:	ldr	x0, [x0, #56]
  408d7c:	ldrb	w0, [x0]
  408d80:	cmp	w0, #0x0
  408d84:	b.ne	408d98 <sqrt@plt+0x6f38>  // b.any
  408d88:	ldr	x0, [sp, #24]
  408d8c:	bl	408ae0 <sqrt@plt+0x6c80>
  408d90:	cmp	w0, #0x0
  408d94:	b.eq	408da0 <sqrt@plt+0x6f40>  // b.none
  408d98:	mov	w0, #0x1                   	// #1
  408d9c:	b	408da4 <sqrt@plt+0x6f44>
  408da0:	mov	w0, #0x0                   	// #0
  408da4:	cmp	w0, #0x0
  408da8:	b.eq	408dc8 <sqrt@plt+0x6f68>  // b.none
  408dac:	ldr	x0, [sp, #24]
  408db0:	ldr	x0, [x0, #56]
  408db4:	add	x2, x0, #0x1
  408db8:	ldr	x1, [sp, #24]
  408dbc:	str	x2, [x1, #56]
  408dc0:	ldrb	w0, [x0]
  408dc4:	b	408dcc <sqrt@plt+0x6f6c>
  408dc8:	mov	w0, #0xffffffff            	// #-1
  408dcc:	ldp	x29, x30, [sp], #32
  408dd0:	ret
  408dd4:	stp	x29, x30, [sp, #-32]!
  408dd8:	mov	x29, sp
  408ddc:	str	x0, [sp, #24]
  408de0:	ldr	x0, [sp, #24]
  408de4:	ldr	x0, [x0, #56]
  408de8:	ldrb	w0, [x0]
  408dec:	cmp	w0, #0x0
  408df0:	b.ne	408e04 <sqrt@plt+0x6fa4>  // b.any
  408df4:	ldr	x0, [sp, #24]
  408df8:	bl	408ae0 <sqrt@plt+0x6c80>
  408dfc:	cmp	w0, #0x0
  408e00:	b.eq	408e0c <sqrt@plt+0x6fac>  // b.none
  408e04:	mov	w0, #0x1                   	// #1
  408e08:	b	408e10 <sqrt@plt+0x6fb0>
  408e0c:	mov	w0, #0x0                   	// #0
  408e10:	cmp	w0, #0x0
  408e14:	b.eq	408e28 <sqrt@plt+0x6fc8>  // b.none
  408e18:	ldr	x0, [sp, #24]
  408e1c:	ldr	x0, [x0, #56]
  408e20:	ldrb	w0, [x0]
  408e24:	b	408e2c <sqrt@plt+0x6fcc>
  408e28:	mov	w0, #0xffffffff            	// #-1
  408e2c:	ldp	x29, x30, [sp], #32
  408e30:	ret
  408e34:	sub	sp, sp, #0x20
  408e38:	str	x0, [sp, #24]
  408e3c:	str	x1, [sp, #16]
  408e40:	str	x2, [sp, #8]
  408e44:	ldr	x0, [sp, #24]
  408e48:	ldr	x1, [x0, #24]
  408e4c:	ldr	x0, [sp, #16]
  408e50:	str	x1, [x0]
  408e54:	ldr	x0, [sp, #24]
  408e58:	ldr	w1, [x0, #32]
  408e5c:	ldr	x0, [sp, #8]
  408e60:	str	w1, [x0]
  408e64:	mov	w0, #0x1                   	// #1
  408e68:	add	sp, sp, #0x20
  408e6c:	ret
  408e70:	stp	x29, x30, [sp, #-48]!
  408e74:	mov	x29, sp
  408e78:	str	x19, [sp, #16]
  408e7c:	str	x0, [sp, #40]
  408e80:	str	x1, [sp, #32]
  408e84:	ldr	x0, [sp, #40]
  408e88:	bl	40894c <sqrt@plt+0x6aec>
  408e8c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  408e90:	add	x1, x0, #0x810
  408e94:	ldr	x0, [sp, #40]
  408e98:	str	x1, [x0]
  408e9c:	ldr	x0, [sp, #32]
  408ea0:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  408ea4:	mov	x1, x0
  408ea8:	ldr	x0, [sp, #40]
  408eac:	str	x1, [x0, #16]
  408eb0:	ldr	x0, [sp, #40]
  408eb4:	ldr	x1, [x0, #16]
  408eb8:	ldr	x0, [sp, #40]
  408ebc:	str	x1, [x0, #24]
  408ec0:	b	408ed8 <sqrt@plt+0x7078>
  408ec4:	mov	x19, x0
  408ec8:	ldr	x0, [sp, #40]
  408ecc:	bl	408978 <sqrt@plt+0x6b18>
  408ed0:	mov	x0, x19
  408ed4:	bl	401dd0 <_Unwind_Resume@plt>
  408ed8:	ldr	x19, [sp, #16]
  408edc:	ldp	x29, x30, [sp], #48
  408ee0:	ret
  408ee4:	stp	x29, x30, [sp, #-32]!
  408ee8:	mov	x29, sp
  408eec:	str	x0, [sp, #24]
  408ef0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  408ef4:	add	x1, x0, #0x810
  408ef8:	ldr	x0, [sp, #24]
  408efc:	str	x1, [x0]
  408f00:	ldr	x0, [sp, #24]
  408f04:	ldr	x0, [x0, #16]
  408f08:	bl	401ad0 <free@plt>
  408f0c:	ldr	x0, [sp, #24]
  408f10:	bl	408978 <sqrt@plt+0x6b18>
  408f14:	nop
  408f18:	ldp	x29, x30, [sp], #32
  408f1c:	ret
  408f20:	stp	x29, x30, [sp, #-32]!
  408f24:	mov	x29, sp
  408f28:	str	x0, [sp, #24]
  408f2c:	ldr	x0, [sp, #24]
  408f30:	bl	408ee4 <sqrt@plt+0x7084>
  408f34:	mov	x1, #0x20                  	// #32
  408f38:	ldr	x0, [sp, #24]
  408f3c:	bl	4229cc <_ZdlPvm@@Base>
  408f40:	ldp	x29, x30, [sp], #32
  408f44:	ret
  408f48:	sub	sp, sp, #0x10
  408f4c:	str	x0, [sp, #8]
  408f50:	ldr	x0, [sp, #8]
  408f54:	ldr	x0, [x0, #24]
  408f58:	cmp	x0, #0x0
  408f5c:	b.eq	408f74 <sqrt@plt+0x7114>  // b.none
  408f60:	ldr	x0, [sp, #8]
  408f64:	ldr	x0, [x0, #24]
  408f68:	ldrb	w0, [x0]
  408f6c:	cmp	w0, #0x0
  408f70:	b.ne	408f7c <sqrt@plt+0x711c>  // b.any
  408f74:	mov	w0, #0xffffffff            	// #-1
  408f78:	b	408f94 <sqrt@plt+0x7134>
  408f7c:	ldr	x0, [sp, #8]
  408f80:	ldr	x0, [x0, #24]
  408f84:	add	x2, x0, #0x1
  408f88:	ldr	x1, [sp, #8]
  408f8c:	str	x2, [x1, #24]
  408f90:	ldrb	w0, [x0]
  408f94:	add	sp, sp, #0x10
  408f98:	ret
  408f9c:	sub	sp, sp, #0x10
  408fa0:	str	x0, [sp, #8]
  408fa4:	ldr	x0, [sp, #8]
  408fa8:	ldr	x0, [x0, #24]
  408fac:	cmp	x0, #0x0
  408fb0:	b.eq	408fc8 <sqrt@plt+0x7168>  // b.none
  408fb4:	ldr	x0, [sp, #8]
  408fb8:	ldr	x0, [x0, #24]
  408fbc:	ldrb	w0, [x0]
  408fc0:	cmp	w0, #0x0
  408fc4:	b.ne	408fd0 <sqrt@plt+0x7170>  // b.any
  408fc8:	mov	w0, #0xffffffff            	// #-1
  408fcc:	b	408fdc <sqrt@plt+0x717c>
  408fd0:	ldr	x0, [sp, #8]
  408fd4:	ldr	x0, [x0, #24]
  408fd8:	ldrb	w0, [x0]
  408fdc:	add	sp, sp, #0x10
  408fe0:	ret
  408fe4:	stp	x29, x30, [sp, #-112]!
  408fe8:	mov	x29, sp
  408fec:	str	x19, [sp, #16]
  408ff0:	str	x0, [sp, #40]
  408ff4:	ldr	x0, [sp, #40]
  408ff8:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  408ffc:	str	x0, [sp, #88]
  409000:	str	wzr, [sp, #108]
  409004:	str	wzr, [sp, #104]
  409008:	ldrsw	x0, [sp, #104]
  40900c:	ldr	x1, [sp, #88]
  409010:	add	x0, x1, x0
  409014:	ldrb	w0, [x0]
  409018:	cmp	w0, #0x0
  40901c:	b.eq	40923c <sqrt@plt+0x73dc>  // b.none
  409020:	ldrsw	x0, [sp, #104]
  409024:	ldr	x1, [sp, #88]
  409028:	add	x0, x1, x0
  40902c:	ldrb	w0, [x0]
  409030:	cmp	w0, #0x24
  409034:	b.ne	40906c <sqrt@plt+0x720c>  // b.any
  409038:	ldrsw	x0, [sp, #104]
  40903c:	add	x0, x0, #0x1
  409040:	ldr	x1, [sp, #88]
  409044:	add	x0, x1, x0
  409048:	ldrb	w0, [x0]
  40904c:	mov	w1, w0
  409050:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  409054:	add	x0, x0, #0x4a0
  409058:	bl	40e1e4 <sqrt@plt+0xc384>
  40905c:	cmp	w0, #0x0
  409060:	b.eq	40906c <sqrt@plt+0x720c>  // b.none
  409064:	mov	w0, #0x1                   	// #1
  409068:	b	409070 <sqrt@plt+0x7210>
  40906c:	mov	w0, #0x0                   	// #0
  409070:	cmp	w0, #0x0
  409074:	b.eq	409200 <sqrt@plt+0x73a0>  // b.none
  409078:	str	wzr, [sp, #100]
  40907c:	ldr	w0, [sp, #104]
  409080:	str	w0, [sp, #84]
  409084:	ldr	w0, [sp, #104]
  409088:	add	w0, w0, #0x1
  40908c:	str	w0, [sp, #104]
  409090:	ldrsw	x0, [sp, #104]
  409094:	ldr	x1, [sp, #88]
  409098:	add	x0, x1, x0
  40909c:	ldrb	w0, [x0]
  4090a0:	mov	w1, w0
  4090a4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4090a8:	add	x0, x0, #0x4a0
  4090ac:	bl	40e1e4 <sqrt@plt+0xc384>
  4090b0:	cmp	w0, #0x0
  4090b4:	cset	w0, ne  // ne = any
  4090b8:	and	w0, w0, #0xff
  4090bc:	cmp	w0, #0x0
  4090c0:	b.eq	409124 <sqrt@plt+0x72c4>  // b.none
  4090c4:	ldr	w0, [sp, #100]
  4090c8:	cmp	w0, #0x20
  4090cc:	b.le	4090e0 <sqrt@plt+0x7280>
  4090d0:	ldr	w0, [sp, #104]
  4090d4:	add	w0, w0, #0x1
  4090d8:	str	w0, [sp, #104]
  4090dc:	b	409090 <sqrt@plt+0x7230>
  4090e0:	ldr	w1, [sp, #100]
  4090e4:	mov	w0, w1
  4090e8:	lsl	w0, w0, #2
  4090ec:	add	w0, w0, w1
  4090f0:	lsl	w0, w0, #1
  4090f4:	mov	w2, w0
  4090f8:	ldr	w0, [sp, #104]
  4090fc:	add	w1, w0, #0x1
  409100:	str	w1, [sp, #104]
  409104:	sxtw	x0, w0
  409108:	ldr	x1, [sp, #88]
  40910c:	add	x0, x1, x0
  409110:	ldrb	w0, [x0]
  409114:	add	w0, w2, w0
  409118:	sub	w0, w0, #0x30
  40911c:	str	w0, [sp, #100]
  409120:	b	409090 <sqrt@plt+0x7230>
  409124:	ldr	w0, [sp, #100]
  409128:	cmp	w0, #0x20
  40912c:	b.le	4091b8 <sqrt@plt+0x7358>
  409130:	add	x0, sp, #0x30
  409134:	bl	422d44 <_ZdlPvm@@Base+0x378>
  409138:	ldr	w0, [sp, #84]
  40913c:	str	w0, [sp, #96]
  409140:	ldr	w1, [sp, #96]
  409144:	ldr	w0, [sp, #104]
  409148:	cmp	w1, w0
  40914c:	b.ge	409178 <sqrt@plt+0x7318>  // b.tcont
  409150:	ldrsw	x0, [sp, #96]
  409154:	ldr	x1, [sp, #88]
  409158:	add	x0, x1, x0
  40915c:	ldrb	w1, [x0]
  409160:	add	x0, sp, #0x30
  409164:	bl	40804c <sqrt@plt+0x61ec>
  409168:	ldr	w0, [sp, #96]
  40916c:	add	w0, w0, #0x1
  409170:	str	w0, [sp, #96]
  409174:	b	409140 <sqrt@plt+0x72e0>
  409178:	add	x0, sp, #0x30
  40917c:	bl	408034 <sqrt@plt+0x61d4>
  409180:	mov	x1, x0
  409184:	add	x0, sp, #0x40
  409188:	bl	420230 <sqrt@plt+0x1e3d0>
  40918c:	add	x1, sp, #0x40
  409190:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  409194:	add	x3, x0, #0xcb0
  409198:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40919c:	add	x2, x0, #0xcb0
  4091a0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  4091a4:	add	x0, x0, #0xe08
  4091a8:	bl	40dd08 <sqrt@plt+0xbea8>
  4091ac:	add	x0, sp, #0x30
  4091b0:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  4091b4:	b	4091f0 <sqrt@plt+0x7390>
  4091b8:	ldr	w0, [sp, #100]
  4091bc:	cmp	w0, #0x0
  4091c0:	b.le	4091f0 <sqrt@plt+0x7390>
  4091c4:	ldr	w0, [sp, #100]
  4091c8:	and	w1, w0, #0xff
  4091cc:	ldr	w0, [sp, #108]
  4091d0:	add	w2, w0, #0x1
  4091d4:	str	w2, [sp, #108]
  4091d8:	sxtw	x0, w0
  4091dc:	ldr	x2, [sp, #88]
  4091e0:	add	x0, x2, x0
  4091e4:	add	w1, w1, #0x7f
  4091e8:	and	w1, w1, #0xff
  4091ec:	strb	w1, [x0]
  4091f0:	ldr	w0, [sp, #104]
  4091f4:	sub	w0, w0, #0x1
  4091f8:	str	w0, [sp, #104]
  4091fc:	b	40922c <sqrt@plt+0x73cc>
  409200:	ldrsw	x0, [sp, #104]
  409204:	ldr	x1, [sp, #88]
  409208:	add	x1, x1, x0
  40920c:	ldr	w0, [sp, #108]
  409210:	add	w2, w0, #0x1
  409214:	str	w2, [sp, #108]
  409218:	sxtw	x0, w0
  40921c:	ldr	x2, [sp, #88]
  409220:	add	x0, x2, x0
  409224:	ldrb	w1, [x1]
  409228:	strb	w1, [x0]
  40922c:	ldr	w0, [sp, #104]
  409230:	add	w0, w0, #0x1
  409234:	str	w0, [sp, #104]
  409238:	b	409008 <sqrt@plt+0x71a8>
  40923c:	ldrsw	x0, [sp, #108]
  409240:	ldr	x1, [sp, #88]
  409244:	add	x0, x1, x0
  409248:	strb	wzr, [x0]
  40924c:	ldr	x0, [sp, #88]
  409250:	b	409268 <sqrt@plt+0x7408>
  409254:	mov	x19, x0
  409258:	add	x0, sp, #0x30
  40925c:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  409260:	mov	x0, x19
  409264:	bl	401dd0 <_Unwind_Resume@plt>
  409268:	ldr	x19, [sp, #16]
  40926c:	ldp	x29, x30, [sp], #112
  409270:	ret
  409274:	stp	x29, x30, [sp, #-80]!
  409278:	mov	x29, sp
  40927c:	str	x19, [sp, #16]
  409280:	str	x0, [sp, #56]
  409284:	str	x1, [sp, #48]
  409288:	str	w2, [sp, #44]
  40928c:	str	x3, [sp, #32]
  409290:	ldr	x0, [sp, #56]
  409294:	bl	40894c <sqrt@plt+0x6aec>
  409298:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40929c:	add	x1, x0, #0x7d8
  4092a0:	ldr	x0, [sp, #56]
  4092a4:	str	x1, [x0]
  4092a8:	ldr	x0, [sp, #56]
  4092ac:	str	xzr, [x0, #32]
  4092b0:	ldr	x0, [sp, #56]
  4092b4:	ldr	w1, [sp, #44]
  4092b8:	str	w1, [x0, #40]
  4092bc:	str	wzr, [sp, #76]
  4092c0:	ldr	x0, [sp, #56]
  4092c4:	ldr	w0, [x0, #40]
  4092c8:	ldr	w1, [sp, #76]
  4092cc:	cmp	w1, w0
  4092d0:	b.ge	409308 <sqrt@plt+0x74a8>  // b.tcont
  4092d4:	ldrsw	x0, [sp, #76]
  4092d8:	lsl	x0, x0, #3
  4092dc:	ldr	x1, [sp, #32]
  4092e0:	add	x0, x1, x0
  4092e4:	ldr	x2, [x0]
  4092e8:	ldr	x0, [sp, #56]
  4092ec:	ldrsw	x1, [sp, #76]
  4092f0:	add	x1, x1, #0x6
  4092f4:	str	x2, [x0, x1, lsl #3]
  4092f8:	ldr	w0, [sp, #76]
  4092fc:	add	w0, w0, #0x1
  409300:	str	w0, [sp, #76]
  409304:	b	4092c0 <sqrt@plt+0x7460>
  409308:	ldr	x0, [sp, #48]
  40930c:	bl	408fe4 <sqrt@plt+0x7184>
  409310:	mov	x1, x0
  409314:	ldr	x0, [sp, #56]
  409318:	str	x1, [x0, #16]
  40931c:	ldr	x0, [sp, #56]
  409320:	ldr	x1, [x0, #16]
  409324:	ldr	x0, [sp, #56]
  409328:	str	x1, [x0, #24]
  40932c:	b	409344 <sqrt@plt+0x74e4>
  409330:	mov	x19, x0
  409334:	ldr	x0, [sp, #56]
  409338:	bl	408978 <sqrt@plt+0x6b18>
  40933c:	mov	x0, x19
  409340:	bl	401dd0 <_Unwind_Resume@plt>
  409344:	ldr	x19, [sp, #16]
  409348:	ldp	x29, x30, [sp], #80
  40934c:	ret
  409350:	stp	x29, x30, [sp, #-48]!
  409354:	mov	x29, sp
  409358:	str	x0, [sp, #24]
  40935c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  409360:	add	x1, x0, #0x7d8
  409364:	ldr	x0, [sp, #24]
  409368:	str	x1, [x0]
  40936c:	str	wzr, [sp, #44]
  409370:	ldr	x0, [sp, #24]
  409374:	ldr	w0, [x0, #40]
  409378:	ldr	w1, [sp, #44]
  40937c:	cmp	w1, w0
  409380:	b.ge	4093a8 <sqrt@plt+0x7548>  // b.tcont
  409384:	ldr	x0, [sp, #24]
  409388:	ldrsw	x1, [sp, #44]
  40938c:	add	x1, x1, #0x6
  409390:	ldr	x0, [x0, x1, lsl #3]
  409394:	bl	401ad0 <free@plt>
  409398:	ldr	w0, [sp, #44]
  40939c:	add	w0, w0, #0x1
  4093a0:	str	w0, [sp, #44]
  4093a4:	b	409370 <sqrt@plt+0x7510>
  4093a8:	ldr	x0, [sp, #24]
  4093ac:	ldr	x0, [x0, #16]
  4093b0:	bl	401ad0 <free@plt>
  4093b4:	ldr	x0, [sp, #24]
  4093b8:	bl	408978 <sqrt@plt+0x6b18>
  4093bc:	nop
  4093c0:	ldp	x29, x30, [sp], #48
  4093c4:	ret
  4093c8:	stp	x29, x30, [sp, #-32]!
  4093cc:	mov	x29, sp
  4093d0:	str	x0, [sp, #24]
  4093d4:	ldr	x0, [sp, #24]
  4093d8:	bl	409350 <sqrt@plt+0x74f0>
  4093dc:	mov	x1, #0x130                 	// #304
  4093e0:	ldr	x0, [sp, #24]
  4093e4:	bl	4229cc <_ZdlPvm@@Base>
  4093e8:	ldp	x29, x30, [sp], #32
  4093ec:	ret
  4093f0:	sub	sp, sp, #0x20
  4093f4:	str	x0, [sp, #8]
  4093f8:	ldr	x0, [sp, #8]
  4093fc:	ldr	x0, [x0, #32]
  409400:	cmp	x0, #0x0
  409404:	b.eq	409440 <sqrt@plt+0x75e0>  // b.none
  409408:	ldr	x0, [sp, #8]
  40940c:	ldr	x0, [x0, #32]
  409410:	ldrb	w0, [x0]
  409414:	cmp	w0, #0x0
  409418:	b.eq	409438 <sqrt@plt+0x75d8>  // b.none
  40941c:	ldr	x0, [sp, #8]
  409420:	ldr	x0, [x0, #32]
  409424:	add	x2, x0, #0x1
  409428:	ldr	x1, [sp, #8]
  40942c:	str	x2, [x1, #32]
  409430:	ldrb	w0, [x0]
  409434:	b	409554 <sqrt@plt+0x76f4>
  409438:	ldr	x0, [sp, #8]
  40943c:	str	xzr, [x0, #32]
  409440:	ldr	x0, [sp, #8]
  409444:	ldr	x0, [x0, #24]
  409448:	cmp	x0, #0x0
  40944c:	b.ne	409458 <sqrt@plt+0x75f8>  // b.any
  409450:	mov	w0, #0xffffffff            	// #-1
  409454:	b	409554 <sqrt@plt+0x76f4>
  409458:	ldr	x0, [sp, #8]
  40945c:	ldr	x0, [x0, #24]
  409460:	ldrb	w0, [x0]
  409464:	sxtb	w0, w0
  409468:	cmp	w0, #0x0
  40946c:	b.ge	409520 <sqrt@plt+0x76c0>  // b.tcont
  409470:	ldr	x0, [sp, #8]
  409474:	ldr	x0, [x0, #24]
  409478:	ldrb	w0, [x0]
  40947c:	cmp	w0, #0x9f
  409480:	b.hi	409520 <sqrt@plt+0x76c0>  // b.pmore
  409484:	ldr	x0, [sp, #8]
  409488:	ldr	x0, [x0, #24]
  40948c:	add	x2, x0, #0x1
  409490:	ldr	x1, [sp, #8]
  409494:	str	x2, [x1, #24]
  409498:	ldrb	w0, [x0]
  40949c:	sub	w0, w0, #0x80
  4094a0:	str	w0, [sp, #28]
  4094a4:	ldr	x0, [sp, #8]
  4094a8:	ldr	w0, [x0, #40]
  4094ac:	ldr	w1, [sp, #28]
  4094b0:	cmp	w1, w0
  4094b4:	b.ge	409458 <sqrt@plt+0x75f8>  // b.tcont
  4094b8:	ldr	x0, [sp, #8]
  4094bc:	ldrsw	x1, [sp, #28]
  4094c0:	add	x1, x1, #0x6
  4094c4:	ldr	x0, [x0, x1, lsl #3]
  4094c8:	cmp	x0, #0x0
  4094cc:	b.eq	409458 <sqrt@plt+0x75f8>  // b.none
  4094d0:	ldr	x0, [sp, #8]
  4094d4:	ldrsw	x1, [sp, #28]
  4094d8:	add	x1, x1, #0x6
  4094dc:	ldr	x0, [x0, x1, lsl #3]
  4094e0:	ldrb	w0, [x0]
  4094e4:	cmp	w0, #0x0
  4094e8:	b.eq	409458 <sqrt@plt+0x75f8>  // b.none
  4094ec:	ldr	x0, [sp, #8]
  4094f0:	ldrsw	x1, [sp, #28]
  4094f4:	add	x1, x1, #0x6
  4094f8:	ldr	x1, [x0, x1, lsl #3]
  4094fc:	ldr	x0, [sp, #8]
  409500:	str	x1, [x0, #32]
  409504:	ldr	x0, [sp, #8]
  409508:	ldr	x0, [x0, #32]
  40950c:	add	x2, x0, #0x1
  409510:	ldr	x1, [sp, #8]
  409514:	str	x2, [x1, #32]
  409518:	ldrb	w0, [x0]
  40951c:	b	409554 <sqrt@plt+0x76f4>
  409520:	ldr	x0, [sp, #8]
  409524:	ldr	x0, [x0, #24]
  409528:	ldrb	w0, [x0]
  40952c:	cmp	w0, #0x0
  409530:	b.ne	40953c <sqrt@plt+0x76dc>  // b.any
  409534:	mov	w0, #0xffffffff            	// #-1
  409538:	b	409554 <sqrt@plt+0x76f4>
  40953c:	ldr	x0, [sp, #8]
  409540:	ldr	x0, [x0, #24]
  409544:	add	x2, x0, #0x1
  409548:	ldr	x1, [sp, #8]
  40954c:	str	x2, [x1, #24]
  409550:	ldrb	w0, [x0]
  409554:	add	sp, sp, #0x20
  409558:	ret
  40955c:	sub	sp, sp, #0x20
  409560:	str	x0, [sp, #8]
  409564:	ldr	x0, [sp, #8]
  409568:	ldr	x0, [x0, #32]
  40956c:	cmp	x0, #0x0
  409570:	b.eq	4095a0 <sqrt@plt+0x7740>  // b.none
  409574:	ldr	x0, [sp, #8]
  409578:	ldr	x0, [x0, #32]
  40957c:	ldrb	w0, [x0]
  409580:	cmp	w0, #0x0
  409584:	b.eq	409598 <sqrt@plt+0x7738>  // b.none
  409588:	ldr	x0, [sp, #8]
  40958c:	ldr	x0, [x0, #32]
  409590:	ldrb	w0, [x0]
  409594:	b	40969c <sqrt@plt+0x783c>
  409598:	ldr	x0, [sp, #8]
  40959c:	str	xzr, [x0, #32]
  4095a0:	ldr	x0, [sp, #8]
  4095a4:	ldr	x0, [x0, #24]
  4095a8:	cmp	x0, #0x0
  4095ac:	b.ne	4095b8 <sqrt@plt+0x7758>  // b.any
  4095b0:	mov	w0, #0xffffffff            	// #-1
  4095b4:	b	40969c <sqrt@plt+0x783c>
  4095b8:	ldr	x0, [sp, #8]
  4095bc:	ldr	x0, [x0, #24]
  4095c0:	ldrb	w0, [x0]
  4095c4:	sxtb	w0, w0
  4095c8:	cmp	w0, #0x0
  4095cc:	b.ge	409674 <sqrt@plt+0x7814>  // b.tcont
  4095d0:	ldr	x0, [sp, #8]
  4095d4:	ldr	x0, [x0, #24]
  4095d8:	ldrb	w0, [x0]
  4095dc:	cmp	w0, #0x9f
  4095e0:	b.hi	409674 <sqrt@plt+0x7814>  // b.pmore
  4095e4:	ldr	x0, [sp, #8]
  4095e8:	ldr	x0, [x0, #24]
  4095ec:	add	x2, x0, #0x1
  4095f0:	ldr	x1, [sp, #8]
  4095f4:	str	x2, [x1, #24]
  4095f8:	ldrb	w0, [x0]
  4095fc:	sub	w0, w0, #0x80
  409600:	str	w0, [sp, #28]
  409604:	ldr	x0, [sp, #8]
  409608:	ldr	w0, [x0, #40]
  40960c:	ldr	w1, [sp, #28]
  409610:	cmp	w1, w0
  409614:	b.ge	4095b8 <sqrt@plt+0x7758>  // b.tcont
  409618:	ldr	x0, [sp, #8]
  40961c:	ldrsw	x1, [sp, #28]
  409620:	add	x1, x1, #0x6
  409624:	ldr	x0, [x0, x1, lsl #3]
  409628:	cmp	x0, #0x0
  40962c:	b.eq	4095b8 <sqrt@plt+0x7758>  // b.none
  409630:	ldr	x0, [sp, #8]
  409634:	ldrsw	x1, [sp, #28]
  409638:	add	x1, x1, #0x6
  40963c:	ldr	x0, [x0, x1, lsl #3]
  409640:	ldrb	w0, [x0]
  409644:	cmp	w0, #0x0
  409648:	b.eq	4095b8 <sqrt@plt+0x7758>  // b.none
  40964c:	ldr	x0, [sp, #8]
  409650:	ldrsw	x1, [sp, #28]
  409654:	add	x1, x1, #0x6
  409658:	ldr	x1, [x0, x1, lsl #3]
  40965c:	ldr	x0, [sp, #8]
  409660:	str	x1, [x0, #32]
  409664:	ldr	x0, [sp, #8]
  409668:	ldr	x0, [x0, #32]
  40966c:	ldrb	w0, [x0]
  409670:	b	40969c <sqrt@plt+0x783c>
  409674:	ldr	x0, [sp, #8]
  409678:	ldr	x0, [x0, #24]
  40967c:	ldrb	w0, [x0]
  409680:	cmp	w0, #0x0
  409684:	b.ne	409690 <sqrt@plt+0x7830>  // b.any
  409688:	mov	w0, #0xffffffff            	// #-1
  40968c:	b	40969c <sqrt@plt+0x783c>
  409690:	ldr	x0, [sp, #8]
  409694:	ldr	x0, [x0, #24]
  409698:	ldrb	w0, [x0]
  40969c:	add	sp, sp, #0x20
  4096a0:	ret
  4096a4:	stp	x29, x30, [sp, #-32]!
  4096a8:	mov	x29, sp
  4096ac:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4096b0:	add	x0, x0, #0x78
  4096b4:	ldr	x0, [x0]
  4096b8:	cmp	x0, #0x0
  4096bc:	b.eq	40970c <sqrt@plt+0x78ac>  // b.none
  4096c0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4096c4:	add	x0, x0, #0x78
  4096c8:	ldr	x0, [x0]
  4096cc:	str	x0, [sp, #24]
  4096d0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4096d4:	add	x0, x0, #0x78
  4096d8:	ldr	x0, [x0]
  4096dc:	ldr	x1, [x0, #8]
  4096e0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4096e4:	add	x0, x0, #0x78
  4096e8:	str	x1, [x0]
  4096ec:	ldr	x0, [sp, #24]
  4096f0:	cmp	x0, #0x0
  4096f4:	b.eq	4096ac <sqrt@plt+0x784c>  // b.none
  4096f8:	ldr	x1, [x0]
  4096fc:	add	x1, x1, #0x8
  409700:	ldr	x1, [x1]
  409704:	blr	x1
  409708:	b	4096ac <sqrt@plt+0x784c>
  40970c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409710:	add	x0, x0, #0x80
  409714:	mov	w1, #0x1                   	// #1
  409718:	str	w1, [x0]
  40971c:	nop
  409720:	ldp	x29, x30, [sp], #32
  409724:	ret
  409728:	sub	sp, sp, #0x10
  40972c:	str	x0, [sp, #8]
  409730:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409734:	add	x0, x0, #0x78
  409738:	ldr	x1, [x0]
  40973c:	ldr	x0, [sp, #8]
  409740:	str	x1, [x0, #8]
  409744:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409748:	add	x0, x0, #0x78
  40974c:	ldr	x1, [sp, #8]
  409750:	str	x1, [x0]
  409754:	nop
  409758:	add	sp, sp, #0x10
  40975c:	ret
  409760:	stp	x29, x30, [sp, #-32]!
  409764:	mov	x29, sp
  409768:	str	x0, [sp, #24]
  40976c:	bl	4096a4 <sqrt@plt+0x7844>
  409770:	ldr	x0, [sp, #24]
  409774:	bl	409728 <sqrt@plt+0x78c8>
  409778:	nop
  40977c:	ldp	x29, x30, [sp], #32
  409780:	ret
  409784:	stp	x29, x30, [sp, #-16]!
  409788:	mov	x29, sp
  40978c:	bl	4097b4 <sqrt@plt+0x7954>
  409790:	cmn	w0, #0x1
  409794:	cset	w0, ne  // ne = any
  409798:	and	w0, w0, #0xff
  40979c:	cmp	w0, #0x0
  4097a0:	b.eq	4097a8 <sqrt@plt+0x7948>  // b.none
  4097a4:	b	40978c <sqrt@plt+0x792c>
  4097a8:	nop
  4097ac:	ldp	x29, x30, [sp], #16
  4097b0:	ret
  4097b4:	stp	x29, x30, [sp, #-32]!
  4097b8:	mov	x29, sp
  4097bc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4097c0:	add	x0, x0, #0x78
  4097c4:	ldr	x0, [x0]
  4097c8:	cmp	x0, #0x0
  4097cc:	b.eq	4098a0 <sqrt@plt+0x7a40>  // b.none
  4097d0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4097d4:	add	x0, x0, #0x78
  4097d8:	ldr	x2, [x0]
  4097dc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4097e0:	add	x0, x0, #0x78
  4097e4:	ldr	x0, [x0]
  4097e8:	ldr	x0, [x0]
  4097ec:	add	x0, x0, #0x10
  4097f0:	ldr	x1, [x0]
  4097f4:	mov	x0, x2
  4097f8:	blr	x1
  4097fc:	str	w0, [sp, #28]
  409800:	ldr	w0, [sp, #28]
  409804:	cmn	w0, #0x1
  409808:	b.eq	409834 <sqrt@plt+0x79d4>  // b.none
  40980c:	ldr	w0, [sp, #28]
  409810:	cmp	w0, #0xa
  409814:	cset	w0, eq  // eq = none
  409818:	and	w0, w0, #0xff
  40981c:	mov	w1, w0
  409820:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409824:	add	x0, x0, #0x80
  409828:	str	w1, [x0]
  40982c:	ldr	w0, [sp, #28]
  409830:	b	4098a4 <sqrt@plt+0x7a44>
  409834:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409838:	add	x0, x0, #0x78
  40983c:	ldr	x0, [x0]
  409840:	ldr	x0, [x0, #8]
  409844:	cmp	x0, #0x0
  409848:	b.ne	409854 <sqrt@plt+0x79f4>  // b.any
  40984c:	mov	w0, #0xffffffff            	// #-1
  409850:	b	4098a4 <sqrt@plt+0x7a44>
  409854:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409858:	add	x0, x0, #0x78
  40985c:	ldr	x0, [x0]
  409860:	str	x0, [sp, #16]
  409864:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409868:	add	x0, x0, #0x78
  40986c:	ldr	x0, [x0]
  409870:	ldr	x1, [x0, #8]
  409874:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409878:	add	x0, x0, #0x78
  40987c:	str	x1, [x0]
  409880:	ldr	x0, [sp, #16]
  409884:	cmp	x0, #0x0
  409888:	b.eq	4097bc <sqrt@plt+0x795c>  // b.none
  40988c:	ldr	x1, [x0]
  409890:	add	x1, x1, #0x8
  409894:	ldr	x1, [x1]
  409898:	blr	x1
  40989c:	b	4097bc <sqrt@plt+0x795c>
  4098a0:	mov	w0, #0xffffffff            	// #-1
  4098a4:	ldp	x29, x30, [sp], #32
  4098a8:	ret
  4098ac:	stp	x29, x30, [sp, #-32]!
  4098b0:	mov	x29, sp
  4098b4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4098b8:	add	x0, x0, #0x78
  4098bc:	ldr	x0, [x0]
  4098c0:	cmp	x0, #0x0
  4098c4:	b.eq	409978 <sqrt@plt+0x7b18>  // b.none
  4098c8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4098cc:	add	x0, x0, #0x78
  4098d0:	ldr	x2, [x0]
  4098d4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4098d8:	add	x0, x0, #0x78
  4098dc:	ldr	x0, [x0]
  4098e0:	ldr	x0, [x0]
  4098e4:	add	x0, x0, #0x18
  4098e8:	ldr	x1, [x0]
  4098ec:	mov	x0, x2
  4098f0:	blr	x1
  4098f4:	str	w0, [sp, #28]
  4098f8:	ldr	w0, [sp, #28]
  4098fc:	cmn	w0, #0x1
  409900:	b.eq	40990c <sqrt@plt+0x7aac>  // b.none
  409904:	ldr	w0, [sp, #28]
  409908:	b	40997c <sqrt@plt+0x7b1c>
  40990c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409910:	add	x0, x0, #0x78
  409914:	ldr	x0, [x0]
  409918:	ldr	x0, [x0, #8]
  40991c:	cmp	x0, #0x0
  409920:	b.ne	40992c <sqrt@plt+0x7acc>  // b.any
  409924:	mov	w0, #0xffffffff            	// #-1
  409928:	b	40997c <sqrt@plt+0x7b1c>
  40992c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409930:	add	x0, x0, #0x78
  409934:	ldr	x0, [x0]
  409938:	str	x0, [sp, #16]
  40993c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409940:	add	x0, x0, #0x78
  409944:	ldr	x0, [x0]
  409948:	ldr	x1, [x0, #8]
  40994c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409950:	add	x0, x0, #0x78
  409954:	str	x1, [x0]
  409958:	ldr	x0, [sp, #16]
  40995c:	cmp	x0, #0x0
  409960:	b.eq	4098b4 <sqrt@plt+0x7a54>  // b.none
  409964:	ldr	x1, [x0]
  409968:	add	x1, x1, #0x8
  40996c:	ldr	x1, [x1]
  409970:	blr	x1
  409974:	b	4098b4 <sqrt@plt+0x7a54>
  409978:	mov	w0, #0xffffffff            	// #-1
  40997c:	ldp	x29, x30, [sp], #32
  409980:	ret
  409984:	stp	x29, x30, [sp, #-32]!
  409988:	mov	x29, sp
  40998c:	str	x0, [sp, #24]
  409990:	str	w1, [sp, #20]
  409994:	ldr	x0, [sp, #24]
  409998:	bl	40894c <sqrt@plt+0x6aec>
  40999c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  4099a0:	add	x1, x0, #0x7a0
  4099a4:	ldr	x0, [sp, #24]
  4099a8:	str	x1, [x0]
  4099ac:	ldr	w0, [sp, #20]
  4099b0:	and	w0, w0, #0xff
  4099b4:	mov	w1, w0
  4099b8:	ldr	x0, [sp, #24]
  4099bc:	str	w1, [x0, #16]
  4099c0:	nop
  4099c4:	ldp	x29, x30, [sp], #32
  4099c8:	ret
  4099cc:	sub	sp, sp, #0x20
  4099d0:	str	x0, [sp, #8]
  4099d4:	ldr	x0, [sp, #8]
  4099d8:	ldr	w0, [x0, #16]
  4099dc:	str	w0, [sp, #28]
  4099e0:	ldr	x0, [sp, #8]
  4099e4:	mov	w1, #0xffffffff            	// #-1
  4099e8:	str	w1, [x0, #16]
  4099ec:	ldr	w0, [sp, #28]
  4099f0:	add	sp, sp, #0x20
  4099f4:	ret
  4099f8:	sub	sp, sp, #0x10
  4099fc:	str	x0, [sp, #8]
  409a00:	ldr	x0, [sp, #8]
  409a04:	ldr	w0, [x0, #16]
  409a08:	add	sp, sp, #0x10
  409a0c:	ret
  409a10:	stp	x29, x30, [sp, #-48]!
  409a14:	mov	x29, sp
  409a18:	str	x19, [sp, #16]
  409a1c:	strb	w0, [sp, #47]
  409a20:	str	w1, [sp, #40]
  409a24:	mov	x0, #0x18                  	// #24
  409a28:	bl	422910 <_Znwm@@Base>
  409a2c:	mov	x19, x0
  409a30:	ldrb	w0, [sp, #47]
  409a34:	mov	w1, w0
  409a38:	mov	x0, x19
  409a3c:	bl	409984 <sqrt@plt+0x7b24>
  409a40:	mov	x0, x19
  409a44:	bl	409728 <sqrt@plt+0x78c8>
  409a48:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409a4c:	add	x0, x0, #0x80
  409a50:	ldr	w1, [sp, #40]
  409a54:	str	w1, [x0]
  409a58:	nop
  409a5c:	ldr	x19, [sp, #16]
  409a60:	ldp	x29, x30, [sp], #48
  409a64:	ret
  409a68:	stp	x29, x30, [sp, #-48]!
  409a6c:	mov	x29, sp
  409a70:	str	x0, [sp, #24]
  409a74:	str	x1, [sp, #16]
  409a78:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409a7c:	add	x0, x0, #0x78
  409a80:	ldr	x0, [x0]
  409a84:	str	x0, [sp, #40]
  409a88:	ldr	x0, [sp, #40]
  409a8c:	cmp	x0, #0x0
  409a90:	b.eq	409ae0 <sqrt@plt+0x7c80>  // b.none
  409a94:	ldr	x0, [sp, #40]
  409a98:	ldr	x0, [x0]
  409a9c:	add	x0, x0, #0x20
  409aa0:	ldr	x3, [x0]
  409aa4:	ldr	x2, [sp, #16]
  409aa8:	ldr	x1, [sp, #24]
  409aac:	ldr	x0, [sp, #40]
  409ab0:	blr	x3
  409ab4:	cmp	w0, #0x0
  409ab8:	cset	w0, ne  // ne = any
  409abc:	and	w0, w0, #0xff
  409ac0:	cmp	w0, #0x0
  409ac4:	b.eq	409ad0 <sqrt@plt+0x7c70>  // b.none
  409ac8:	mov	w0, #0x1                   	// #1
  409acc:	b	409ae4 <sqrt@plt+0x7c84>
  409ad0:	ldr	x0, [sp, #40]
  409ad4:	ldr	x0, [x0, #8]
  409ad8:	str	x0, [sp, #40]
  409adc:	b	409a88 <sqrt@plt+0x7c28>
  409ae0:	mov	w0, #0x0                   	// #0
  409ae4:	ldp	x29, x30, [sp], #48
  409ae8:	ret
  409aec:	stp	x29, x30, [sp, #-352]!
  409af0:	mov	x29, sp
  409af4:	stp	x19, x20, [sp, #16]
  409af8:	str	x0, [sp, #40]
  409afc:	str	wzr, [sp, #348]
  409b00:	str	wzr, [sp, #344]
  409b04:	str	wzr, [sp, #340]
  409b08:	ldr	w0, [sp, #340]
  409b0c:	cmp	w0, #0x1f
  409b10:	b.gt	409b34 <sqrt@plt+0x7cd4>
  409b14:	ldrsw	x0, [sp, #340]
  409b18:	lsl	x0, x0, #3
  409b1c:	add	x1, sp, #0x38
  409b20:	str	xzr, [x1, x0]
  409b24:	ldr	w0, [sp, #340]
  409b28:	add	w0, w0, #0x1
  409b2c:	str	w0, [sp, #340]
  409b30:	b	409b08 <sqrt@plt+0x7ca8>
  409b34:	str	wzr, [sp, #336]
  409b38:	str	wzr, [sp, #332]
  409b3c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409b40:	add	x0, x0, #0x98
  409b44:	bl	423a00 <_ZdlPvm@@Base+0x1034>
  409b48:	bl	4097b4 <sqrt@plt+0x7954>
  409b4c:	str	w0, [sp, #328]
  409b50:	ldr	w0, [sp, #328]
  409b54:	cmn	w0, #0x1
  409b58:	b.ne	409b84 <sqrt@plt+0x7d24>  // b.any
  409b5c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  409b60:	add	x3, x0, #0xcb0
  409b64:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  409b68:	add	x2, x0, #0xcb0
  409b6c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  409b70:	add	x1, x0, #0xcb0
  409b74:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  409b78:	add	x0, x0, #0xe30
  409b7c:	bl	40dd08 <sqrt@plt+0xbea8>
  409b80:	b	409d74 <sqrt@plt+0x7f14>
  409b84:	ldr	w0, [sp, #332]
  409b88:	cmp	w0, #0x0
  409b8c:	b.ne	409c98 <sqrt@plt+0x7e38>  // b.any
  409b90:	ldr	w0, [sp, #336]
  409b94:	cmp	w0, #0x0
  409b98:	b.ne	409c98 <sqrt@plt+0x7e38>  // b.any
  409b9c:	ldr	w0, [sp, #328]
  409ba0:	cmp	w0, #0x2c
  409ba4:	b.eq	409bb4 <sqrt@plt+0x7d54>  // b.none
  409ba8:	ldr	w0, [sp, #328]
  409bac:	cmp	w0, #0x29
  409bb0:	b.ne	409c98 <sqrt@plt+0x7e38>  // b.any
  409bb4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409bb8:	add	x0, x0, #0x98
  409bbc:	bl	40e274 <sqrt@plt+0xc414>
  409bc0:	cmp	w0, #0x0
  409bc4:	cset	w0, gt
  409bc8:	and	w0, w0, #0xff
  409bcc:	cmp	w0, #0x0
  409bd0:	b.eq	409c58 <sqrt@plt+0x7df8>  // b.none
  409bd4:	mov	w1, #0x0                   	// #0
  409bd8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409bdc:	add	x0, x0, #0x98
  409be0:	bl	40804c <sqrt@plt+0x61ec>
  409be4:	ldr	w0, [sp, #344]
  409be8:	cmp	w0, #0x0
  409bec:	b.ne	409c58 <sqrt@plt+0x7df8>  // b.any
  409bf0:	ldr	w0, [sp, #348]
  409bf4:	cmp	w0, #0x20
  409bf8:	b.ne	409c34 <sqrt@plt+0x7dd4>  // b.any
  409bfc:	add	x0, sp, #0x138
  409c00:	mov	w1, #0x20                  	// #32
  409c04:	bl	420294 <sqrt@plt+0x1e434>
  409c08:	add	x1, sp, #0x138
  409c0c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  409c10:	add	x3, x0, #0xcb0
  409c14:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  409c18:	add	x2, x0, #0xcb0
  409c1c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  409c20:	add	x0, x0, #0xe60
  409c24:	bl	40dd80 <sqrt@plt+0xbf20>
  409c28:	mov	w0, #0x1                   	// #1
  409c2c:	str	w0, [sp, #344]
  409c30:	b	409c58 <sqrt@plt+0x7df8>
  409c34:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409c38:	add	x0, x0, #0x98
  409c3c:	bl	408034 <sqrt@plt+0x61d4>
  409c40:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  409c44:	mov	x2, x0
  409c48:	ldrsw	x0, [sp, #348]
  409c4c:	lsl	x0, x0, #3
  409c50:	add	x1, sp, #0x38
  409c54:	str	x2, [x1, x0]
  409c58:	ldr	w0, [sp, #348]
  409c5c:	cmp	w0, #0x0
  409c60:	b.gt	409c7c <sqrt@plt+0x7e1c>
  409c64:	ldr	w0, [sp, #328]
  409c68:	cmp	w0, #0x29
  409c6c:	b.ne	409c7c <sqrt@plt+0x7e1c>  // b.any
  409c70:	ldr	w0, [sp, #340]
  409c74:	cmp	w0, #0x0
  409c78:	b.le	409d70 <sqrt@plt+0x7f10>
  409c7c:	ldr	w0, [sp, #344]
  409c80:	cmp	w0, #0x0
  409c84:	b.ne	409d70 <sqrt@plt+0x7f10>  // b.any
  409c88:	ldr	w0, [sp, #348]
  409c8c:	add	w0, w0, #0x1
  409c90:	str	w0, [sp, #348]
  409c94:	b	409d70 <sqrt@plt+0x7f10>
  409c98:	ldr	w0, [sp, #328]
  409c9c:	and	w0, w0, #0xff
  409ca0:	mov	w1, w0
  409ca4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  409ca8:	add	x0, x0, #0x98
  409cac:	bl	40804c <sqrt@plt+0x61ec>
  409cb0:	ldr	w0, [sp, #332]
  409cb4:	cmp	w0, #0x2
  409cb8:	b.eq	409d54 <sqrt@plt+0x7ef4>  // b.none
  409cbc:	cmp	w0, #0x2
  409cc0:	b.gt	409b48 <sqrt@plt+0x7ce8>
  409cc4:	cmp	w0, #0x0
  409cc8:	b.eq	409cd8 <sqrt@plt+0x7e78>  // b.none
  409ccc:	cmp	w0, #0x1
  409cd0:	b.eq	409d28 <sqrt@plt+0x7ec8>  // b.none
  409cd4:	b	409d6c <sqrt@plt+0x7f0c>
  409cd8:	ldr	w0, [sp, #328]
  409cdc:	cmp	w0, #0x22
  409ce0:	b.ne	409cf0 <sqrt@plt+0x7e90>  // b.any
  409ce4:	mov	w0, #0x1                   	// #1
  409ce8:	str	w0, [sp, #332]
  409cec:	b	409d60 <sqrt@plt+0x7f00>
  409cf0:	ldr	w0, [sp, #328]
  409cf4:	cmp	w0, #0x28
  409cf8:	b.ne	409d0c <sqrt@plt+0x7eac>  // b.any
  409cfc:	ldr	w0, [sp, #336]
  409d00:	add	w0, w0, #0x1
  409d04:	str	w0, [sp, #336]
  409d08:	b	409d60 <sqrt@plt+0x7f00>
  409d0c:	ldr	w0, [sp, #328]
  409d10:	cmp	w0, #0x29
  409d14:	b.ne	409d60 <sqrt@plt+0x7f00>  // b.any
  409d18:	ldr	w0, [sp, #336]
  409d1c:	sub	w0, w0, #0x1
  409d20:	str	w0, [sp, #336]
  409d24:	b	409d60 <sqrt@plt+0x7f00>
  409d28:	ldr	w0, [sp, #328]
  409d2c:	cmp	w0, #0x22
  409d30:	b.ne	409d3c <sqrt@plt+0x7edc>  // b.any
  409d34:	str	wzr, [sp, #332]
  409d38:	b	409d68 <sqrt@plt+0x7f08>
  409d3c:	ldr	w0, [sp, #328]
  409d40:	cmp	w0, #0x5c
  409d44:	b.ne	409d68 <sqrt@plt+0x7f08>  // b.any
  409d48:	mov	w0, #0x2                   	// #2
  409d4c:	str	w0, [sp, #332]
  409d50:	b	409d68 <sqrt@plt+0x7f08>
  409d54:	mov	w0, #0x1                   	// #1
  409d58:	str	w0, [sp, #332]
  409d5c:	b	409d6c <sqrt@plt+0x7f0c>
  409d60:	nop
  409d64:	b	409b48 <sqrt@plt+0x7ce8>
  409d68:	nop
  409d6c:	b	409b48 <sqrt@plt+0x7ce8>
  409d70:	nop
  409d74:	ldr	w0, [sp, #328]
  409d78:	cmp	w0, #0x29
  409d7c:	b.eq	409d90 <sqrt@plt+0x7f30>  // b.none
  409d80:	ldr	w0, [sp, #328]
  409d84:	cmn	w0, #0x1
  409d88:	b.eq	409d90 <sqrt@plt+0x7f30>  // b.none
  409d8c:	b	409b3c <sqrt@plt+0x7cdc>
  409d90:	mov	x0, #0x130                 	// #304
  409d94:	bl	422910 <_Znwm@@Base>
  409d98:	mov	x19, x0
  409d9c:	add	x0, sp, #0x38
  409da0:	mov	x3, x0
  409da4:	ldr	w2, [sp, #348]
  409da8:	ldr	x1, [sp, #40]
  409dac:	mov	x0, x19
  409db0:	bl	409274 <sqrt@plt+0x7414>
  409db4:	mov	x0, x19
  409db8:	bl	409728 <sqrt@plt+0x78c8>
  409dbc:	b	409dd8 <sqrt@plt+0x7f78>
  409dc0:	mov	x20, x0
  409dc4:	mov	x1, #0x130                 	// #304
  409dc8:	mov	x0, x19
  409dcc:	bl	4229cc <_ZdlPvm@@Base>
  409dd0:	mov	x0, x20
  409dd4:	bl	401dd0 <_Unwind_Resume@plt>
  409dd8:	ldp	x19, x20, [sp, #16]
  409ddc:	ldp	x29, x30, [sp], #352
  409de0:	ret
  409de4:	stp	x29, x30, [sp, #-64]!
  409de8:	mov	x29, sp
  409dec:	str	x0, [sp, #40]
  409df0:	str	w1, [sp, #36]
  409df4:	str	x2, [sp, #24]
  409df8:	str	w3, [sp, #32]
  409dfc:	ldr	w1, [sp, #36]
  409e00:	ldr	w0, [sp, #32]
  409e04:	cmp	w1, w0
  409e08:	b.ge	409e40 <sqrt@plt+0x7fe0>  // b.tcont
  409e0c:	ldrsw	x0, [sp, #36]
  409e10:	mov	x2, x0
  409e14:	ldr	x1, [sp, #24]
  409e18:	ldr	x0, [sp, #40]
  409e1c:	bl	401ab0 <memcmp@plt>
  409e20:	str	w0, [sp, #56]
  409e24:	ldr	w0, [sp, #56]
  409e28:	cmp	w0, #0x0
  409e2c:	b.eq	409e38 <sqrt@plt+0x7fd8>  // b.none
  409e30:	ldr	w0, [sp, #56]
  409e34:	b	409e9c <sqrt@plt+0x803c>
  409e38:	mov	w0, #0xffffffff            	// #-1
  409e3c:	b	409e9c <sqrt@plt+0x803c>
  409e40:	ldr	w1, [sp, #36]
  409e44:	ldr	w0, [sp, #32]
  409e48:	cmp	w1, w0
  409e4c:	b.le	409e84 <sqrt@plt+0x8024>
  409e50:	ldrsw	x0, [sp, #32]
  409e54:	mov	x2, x0
  409e58:	ldr	x1, [sp, #24]
  409e5c:	ldr	x0, [sp, #40]
  409e60:	bl	401ab0 <memcmp@plt>
  409e64:	str	w0, [sp, #60]
  409e68:	ldr	w0, [sp, #60]
  409e6c:	cmp	w0, #0x0
  409e70:	b.eq	409e7c <sqrt@plt+0x801c>  // b.none
  409e74:	ldr	w0, [sp, #60]
  409e78:	b	409e9c <sqrt@plt+0x803c>
  409e7c:	mov	w0, #0x1                   	// #1
  409e80:	b	409e9c <sqrt@plt+0x803c>
  409e84:	ldrsw	x0, [sp, #36]
  409e88:	mov	x2, x0
  409e8c:	ldr	x1, [sp, #24]
  409e90:	ldr	x0, [sp, #40]
  409e94:	bl	401ab0 <memcmp@plt>
  409e98:	nop
  409e9c:	ldp	x29, x30, [sp], #64
  409ea0:	ret
  409ea4:	stp	x29, x30, [sp, #-80]!
  409ea8:	mov	x29, sp
  409eac:	str	x19, [sp, #16]
  409eb0:	str	x0, [sp, #40]
  409eb4:	str	w1, [sp, #36]
  409eb8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  409ebc:	add	x0, x0, #0x480
  409ec0:	str	x0, [sp, #72]
  409ec4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  409ec8:	add	x0, x0, #0xaa0
  409ecc:	str	x0, [sp, #64]
  409ed0:	ldr	x1, [sp, #72]
  409ed4:	ldr	x0, [sp, #64]
  409ed8:	cmp	x1, x0
  409edc:	b.cs	409f78 <sqrt@plt+0x8118>  // b.hs, b.nlast
  409ee0:	ldr	x1, [sp, #64]
  409ee4:	ldr	x0, [sp, #72]
  409ee8:	sub	x0, x1, x0
  409eec:	asr	x0, x0, #4
  409ef0:	lsr	x1, x0, #63
  409ef4:	add	x0, x1, x0
  409ef8:	asr	x0, x0, #1
  409efc:	lsl	x0, x0, #4
  409f00:	ldr	x1, [sp, #72]
  409f04:	add	x0, x1, x0
  409f08:	str	x0, [sp, #56]
  409f0c:	ldr	x0, [sp, #56]
  409f10:	ldr	x19, [x0]
  409f14:	ldr	x0, [sp, #56]
  409f18:	ldr	x0, [x0]
  409f1c:	bl	401a50 <strlen@plt>
  409f20:	mov	w3, w0
  409f24:	mov	x2, x19
  409f28:	ldr	w1, [sp, #36]
  409f2c:	ldr	x0, [sp, #40]
  409f30:	bl	409de4 <sqrt@plt+0x7f84>
  409f34:	str	w0, [sp, #52]
  409f38:	ldr	w0, [sp, #52]
  409f3c:	cmp	w0, #0x0
  409f40:	b.ne	409f50 <sqrt@plt+0x80f0>  // b.any
  409f44:	ldr	x0, [sp, #56]
  409f48:	ldr	w0, [x0, #8]
  409f4c:	b	409f7c <sqrt@plt+0x811c>
  409f50:	ldr	w0, [sp, #52]
  409f54:	cmp	w0, #0x0
  409f58:	b.ge	409f68 <sqrt@plt+0x8108>  // b.tcont
  409f5c:	ldr	x0, [sp, #56]
  409f60:	str	x0, [sp, #64]
  409f64:	b	409ed0 <sqrt@plt+0x8070>
  409f68:	ldr	x0, [sp, #56]
  409f6c:	add	x0, x0, #0x10
  409f70:	str	x0, [sp, #72]
  409f74:	b	409ed0 <sqrt@plt+0x8070>
  409f78:	mov	w0, #0x0                   	// #0
  409f7c:	ldr	x19, [sp, #16]
  409f80:	ldp	x29, x30, [sp], #80
  409f84:	ret
  409f88:	stp	x29, x30, [sp, #-32]!
  409f8c:	mov	x29, sp
  409f90:	str	w0, [sp, #28]
  409f94:	ldr	w0, [sp, #28]
  409f98:	cmp	w0, #0x79
  409f9c:	b.eq	40a1c8 <sqrt@plt+0x8368>  // b.none
  409fa0:	ldr	w0, [sp, #28]
  409fa4:	cmp	w0, #0x79
  409fa8:	b.gt	40a8e4 <sqrt@plt+0x8a84>
  409fac:	ldr	w0, [sp, #28]
  409fb0:	cmp	w0, #0x78
  409fb4:	b.eq	40a1a8 <sqrt@plt+0x8348>  // b.none
  409fb8:	ldr	w0, [sp, #28]
  409fbc:	cmp	w0, #0x78
  409fc0:	b.gt	40a8e4 <sqrt@plt+0x8a84>
  409fc4:	ldr	w0, [sp, #28]
  409fc8:	cmp	w0, #0x77
  409fcc:	b.eq	40a3e0 <sqrt@plt+0x8580>  // b.none
  409fd0:	ldr	w0, [sp, #28]
  409fd4:	cmp	w0, #0x77
  409fd8:	b.gt	40a8e4 <sqrt@plt+0x8a84>
  409fdc:	ldr	w0, [sp, #28]
  409fe0:	cmp	w0, #0x74
  409fe4:	b.eq	40a5c8 <sqrt@plt+0x8768>  // b.none
  409fe8:	ldr	w0, [sp, #28]
  409fec:	cmp	w0, #0x74
  409ff0:	b.gt	40a8e4 <sqrt@plt+0x8a84>
  409ff4:	ldr	w0, [sp, #28]
  409ff8:	cmp	w0, #0x73
  409ffc:	b.eq	40a4b0 <sqrt@plt+0x8650>  // b.none
  40a000:	ldr	w0, [sp, #28]
  40a004:	cmp	w0, #0x73
  40a008:	b.gt	40a8e4 <sqrt@plt+0x8a84>
  40a00c:	ldr	w0, [sp, #28]
  40a010:	cmp	w0, #0x72
  40a014:	b.eq	40a6dc <sqrt@plt+0x887c>  // b.none
  40a018:	ldr	w0, [sp, #28]
  40a01c:	cmp	w0, #0x72
  40a020:	b.gt	40a8e4 <sqrt@plt+0x8a84>
  40a024:	ldr	w0, [sp, #28]
  40a028:	cmp	w0, #0x6e
  40a02c:	b.eq	40a2cc <sqrt@plt+0x846c>  // b.none
  40a030:	ldr	w0, [sp, #28]
  40a034:	cmp	w0, #0x6e
  40a038:	b.gt	40a8e4 <sqrt@plt+0x8a84>
  40a03c:	ldr	w0, [sp, #28]
  40a040:	cmp	w0, #0x6c
  40a044:	b.eq	40a640 <sqrt@plt+0x87e0>  // b.none
  40a048:	ldr	w0, [sp, #28]
  40a04c:	cmp	w0, #0x6c
  40a050:	b.gt	40a8e4 <sqrt@plt+0x8a84>
  40a054:	ldr	w0, [sp, #28]
  40a058:	cmp	w0, #0x68
  40a05c:	b.eq	40a0a0 <sqrt@plt+0x8240>  // b.none
  40a060:	ldr	w0, [sp, #28]
  40a064:	cmp	w0, #0x68
  40a068:	b.gt	40a8e4 <sqrt@plt+0x8a84>
  40a06c:	ldr	w0, [sp, #28]
  40a070:	cmp	w0, #0x65
  40a074:	b.eq	40a34c <sqrt@plt+0x84ec>  // b.none
  40a078:	ldr	w0, [sp, #28]
  40a07c:	cmp	w0, #0x65
  40a080:	b.gt	40a8e4 <sqrt@plt+0x8a84>
  40a084:	ldr	w0, [sp, #28]
  40a088:	cmp	w0, #0x62
  40a08c:	b.eq	40a7f0 <sqrt@plt+0x8990>  // b.none
  40a090:	ldr	w0, [sp, #28]
  40a094:	cmp	w0, #0x63
  40a098:	b.eq	40a1e8 <sqrt@plt+0x8388>  // b.none
  40a09c:	b	40a8e4 <sqrt@plt+0x8a84>
  40a0a0:	bl	4097b4 <sqrt@plt+0x7954>
  40a0a4:	bl	4098ac <sqrt@plt+0x7a4c>
  40a0a8:	str	w0, [sp, #28]
  40a0ac:	ldr	w0, [sp, #28]
  40a0b0:	cmp	w0, #0x74
  40a0b4:	b.ne	40a0d8 <sqrt@plt+0x8278>  // b.any
  40a0b8:	bl	4097b4 <sqrt@plt+0x7954>
  40a0bc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a0c0:	add	x1, x0, #0x1d0
  40a0c4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a0c8:	add	x0, x0, #0x88
  40a0cc:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a0d0:	mov	w0, #0x142                 	// #322
  40a0d4:	b	40a8f8 <sqrt@plt+0x8a98>
  40a0d8:	ldr	w0, [sp, #28]
  40a0dc:	cmp	w0, #0x65
  40a0e0:	b.ne	40a194 <sqrt@plt+0x8334>  // b.any
  40a0e4:	bl	4097b4 <sqrt@plt+0x7954>
  40a0e8:	bl	4098ac <sqrt@plt+0x7a4c>
  40a0ec:	str	w0, [sp, #28]
  40a0f0:	ldr	w0, [sp, #28]
  40a0f4:	cmp	w0, #0x69
  40a0f8:	b.ne	40a188 <sqrt@plt+0x8328>  // b.any
  40a0fc:	bl	4097b4 <sqrt@plt+0x7954>
  40a100:	bl	4098ac <sqrt@plt+0x7a4c>
  40a104:	str	w0, [sp, #28]
  40a108:	ldr	w0, [sp, #28]
  40a10c:	cmp	w0, #0x67
  40a110:	b.ne	40a17c <sqrt@plt+0x831c>  // b.any
  40a114:	bl	4097b4 <sqrt@plt+0x7954>
  40a118:	bl	4098ac <sqrt@plt+0x7a4c>
  40a11c:	str	w0, [sp, #28]
  40a120:	ldr	w0, [sp, #28]
  40a124:	cmp	w0, #0x68
  40a128:	b.ne	40a170 <sqrt@plt+0x8310>  // b.any
  40a12c:	bl	4097b4 <sqrt@plt+0x7954>
  40a130:	bl	4098ac <sqrt@plt+0x7a4c>
  40a134:	str	w0, [sp, #28]
  40a138:	ldr	w0, [sp, #28]
  40a13c:	cmp	w0, #0x74
  40a140:	b.ne	40a164 <sqrt@plt+0x8304>  // b.any
  40a144:	bl	4097b4 <sqrt@plt+0x7954>
  40a148:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a14c:	add	x1, x0, #0x1d8
  40a150:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a154:	add	x0, x0, #0x88
  40a158:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a15c:	mov	w0, #0x142                 	// #322
  40a160:	b	40a8f8 <sqrt@plt+0x8a98>
  40a164:	mov	w1, #0x0                   	// #0
  40a168:	mov	w0, #0x68                  	// #104
  40a16c:	bl	409a10 <sqrt@plt+0x7bb0>
  40a170:	mov	w1, #0x0                   	// #0
  40a174:	mov	w0, #0x67                  	// #103
  40a178:	bl	409a10 <sqrt@plt+0x7bb0>
  40a17c:	mov	w1, #0x0                   	// #0
  40a180:	mov	w0, #0x69                  	// #105
  40a184:	bl	409a10 <sqrt@plt+0x7bb0>
  40a188:	mov	w1, #0x0                   	// #0
  40a18c:	mov	w0, #0x65                  	// #101
  40a190:	bl	409a10 <sqrt@plt+0x7bb0>
  40a194:	mov	w1, #0x0                   	// #0
  40a198:	mov	w0, #0x68                  	// #104
  40a19c:	bl	409a10 <sqrt@plt+0x7bb0>
  40a1a0:	mov	w0, #0x2e                  	// #46
  40a1a4:	b	40a8f8 <sqrt@plt+0x8a98>
  40a1a8:	bl	4097b4 <sqrt@plt+0x7954>
  40a1ac:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a1b0:	add	x1, x0, #0x1e0
  40a1b4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a1b8:	add	x0, x0, #0x88
  40a1bc:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a1c0:	mov	w0, #0x140                 	// #320
  40a1c4:	b	40a8f8 <sqrt@plt+0x8a98>
  40a1c8:	bl	4097b4 <sqrt@plt+0x7954>
  40a1cc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a1d0:	add	x1, x0, #0x1e8
  40a1d4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a1d8:	add	x0, x0, #0x88
  40a1dc:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a1e0:	mov	w0, #0x141                 	// #321
  40a1e4:	b	40a8f8 <sqrt@plt+0x8a98>
  40a1e8:	bl	4097b4 <sqrt@plt+0x7954>
  40a1ec:	bl	4098ac <sqrt@plt+0x7a4c>
  40a1f0:	str	w0, [sp, #28]
  40a1f4:	ldr	w0, [sp, #28]
  40a1f8:	cmp	w0, #0x65
  40a1fc:	b.ne	40a2b0 <sqrt@plt+0x8450>  // b.any
  40a200:	bl	4097b4 <sqrt@plt+0x7954>
  40a204:	bl	4098ac <sqrt@plt+0x7a4c>
  40a208:	str	w0, [sp, #28]
  40a20c:	ldr	w0, [sp, #28]
  40a210:	cmp	w0, #0x6e
  40a214:	b.ne	40a2a4 <sqrt@plt+0x8444>  // b.any
  40a218:	bl	4097b4 <sqrt@plt+0x7954>
  40a21c:	bl	4098ac <sqrt@plt+0x7a4c>
  40a220:	str	w0, [sp, #28]
  40a224:	ldr	w0, [sp, #28]
  40a228:	cmp	w0, #0x74
  40a22c:	b.ne	40a298 <sqrt@plt+0x8438>  // b.any
  40a230:	bl	4097b4 <sqrt@plt+0x7954>
  40a234:	bl	4098ac <sqrt@plt+0x7a4c>
  40a238:	str	w0, [sp, #28]
  40a23c:	ldr	w0, [sp, #28]
  40a240:	cmp	w0, #0x65
  40a244:	b.ne	40a28c <sqrt@plt+0x842c>  // b.any
  40a248:	bl	4097b4 <sqrt@plt+0x7954>
  40a24c:	bl	4098ac <sqrt@plt+0x7a4c>
  40a250:	str	w0, [sp, #28]
  40a254:	ldr	w0, [sp, #28]
  40a258:	cmp	w0, #0x72
  40a25c:	b.ne	40a280 <sqrt@plt+0x8420>  // b.any
  40a260:	bl	4097b4 <sqrt@plt+0x7954>
  40a264:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a268:	add	x1, x0, #0x1f0
  40a26c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a270:	add	x0, x0, #0x88
  40a274:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a278:	mov	w0, #0x13d                 	// #317
  40a27c:	b	40a8f8 <sqrt@plt+0x8a98>
  40a280:	mov	w1, #0x0                   	// #0
  40a284:	mov	w0, #0x65                  	// #101
  40a288:	bl	409a10 <sqrt@plt+0x7bb0>
  40a28c:	mov	w1, #0x0                   	// #0
  40a290:	mov	w0, #0x74                  	// #116
  40a294:	bl	409a10 <sqrt@plt+0x7bb0>
  40a298:	mov	w1, #0x0                   	// #0
  40a29c:	mov	w0, #0x6e                  	// #110
  40a2a0:	bl	409a10 <sqrt@plt+0x7bb0>
  40a2a4:	mov	w1, #0x0                   	// #0
  40a2a8:	mov	w0, #0x65                  	// #101
  40a2ac:	bl	409a10 <sqrt@plt+0x7bb0>
  40a2b0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a2b4:	add	x1, x0, #0x1f8
  40a2b8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a2bc:	add	x0, x0, #0x88
  40a2c0:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a2c4:	mov	w0, #0x13d                 	// #317
  40a2c8:	b	40a8f8 <sqrt@plt+0x8a98>
  40a2cc:	bl	4097b4 <sqrt@plt+0x7954>
  40a2d0:	bl	4098ac <sqrt@plt+0x7a4c>
  40a2d4:	str	w0, [sp, #28]
  40a2d8:	ldr	w0, [sp, #28]
  40a2dc:	cmp	w0, #0x65
  40a2e0:	b.ne	40a304 <sqrt@plt+0x84a4>  // b.any
  40a2e4:	bl	4097b4 <sqrt@plt+0x7954>
  40a2e8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a2ec:	add	x1, x0, #0x200
  40a2f0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a2f4:	add	x0, x0, #0x88
  40a2f8:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a2fc:	mov	w0, #0x139                 	// #313
  40a300:	b	40a8f8 <sqrt@plt+0x8a98>
  40a304:	ldr	w0, [sp, #28]
  40a308:	cmp	w0, #0x77
  40a30c:	b.ne	40a330 <sqrt@plt+0x84d0>  // b.any
  40a310:	bl	4097b4 <sqrt@plt+0x7954>
  40a314:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a318:	add	x1, x0, #0x208
  40a31c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a320:	add	x0, x0, #0x88
  40a324:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a328:	mov	w0, #0x13b                 	// #315
  40a32c:	b	40a8f8 <sqrt@plt+0x8a98>
  40a330:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a334:	add	x1, x0, #0x210
  40a338:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a33c:	add	x0, x0, #0x88
  40a340:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a344:	mov	w0, #0x135                 	// #309
  40a348:	b	40a8f8 <sqrt@plt+0x8a98>
  40a34c:	bl	4097b4 <sqrt@plt+0x7954>
  40a350:	bl	4098ac <sqrt@plt+0x7a4c>
  40a354:	str	w0, [sp, #28]
  40a358:	ldr	w0, [sp, #28]
  40a35c:	cmp	w0, #0x6e
  40a360:	b.ne	40a3c4 <sqrt@plt+0x8564>  // b.any
  40a364:	bl	4097b4 <sqrt@plt+0x7954>
  40a368:	bl	4098ac <sqrt@plt+0x7a4c>
  40a36c:	str	w0, [sp, #28]
  40a370:	ldr	w0, [sp, #28]
  40a374:	cmp	w0, #0x64
  40a378:	b.ne	40a39c <sqrt@plt+0x853c>  // b.any
  40a37c:	bl	4097b4 <sqrt@plt+0x7954>
  40a380:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a384:	add	x1, x0, #0x218
  40a388:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a38c:	add	x0, x0, #0x88
  40a390:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a394:	mov	w0, #0x13f                 	// #319
  40a398:	b	40a8f8 <sqrt@plt+0x8a98>
  40a39c:	mov	w1, #0x0                   	// #0
  40a3a0:	mov	w0, #0x6e                  	// #110
  40a3a4:	bl	409a10 <sqrt@plt+0x7bb0>
  40a3a8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a3ac:	add	x1, x0, #0x220
  40a3b0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a3b4:	add	x0, x0, #0x88
  40a3b8:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a3bc:	mov	w0, #0x136                 	// #310
  40a3c0:	b	40a8f8 <sqrt@plt+0x8a98>
  40a3c4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a3c8:	add	x1, x0, #0x220
  40a3cc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a3d0:	add	x0, x0, #0x88
  40a3d4:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a3d8:	mov	w0, #0x136                 	// #310
  40a3dc:	b	40a8f8 <sqrt@plt+0x8a98>
  40a3e0:	bl	4097b4 <sqrt@plt+0x7954>
  40a3e4:	bl	4098ac <sqrt@plt+0x7a4c>
  40a3e8:	str	w0, [sp, #28]
  40a3ec:	ldr	w0, [sp, #28]
  40a3f0:	cmp	w0, #0x69
  40a3f4:	b.ne	40a494 <sqrt@plt+0x8634>  // b.any
  40a3f8:	bl	4097b4 <sqrt@plt+0x7954>
  40a3fc:	bl	4098ac <sqrt@plt+0x7a4c>
  40a400:	str	w0, [sp, #28]
  40a404:	ldr	w0, [sp, #28]
  40a408:	cmp	w0, #0x64
  40a40c:	b.ne	40a488 <sqrt@plt+0x8628>  // b.any
  40a410:	bl	4097b4 <sqrt@plt+0x7954>
  40a414:	bl	4098ac <sqrt@plt+0x7a4c>
  40a418:	str	w0, [sp, #28]
  40a41c:	ldr	w0, [sp, #28]
  40a420:	cmp	w0, #0x74
  40a424:	b.ne	40a46c <sqrt@plt+0x860c>  // b.any
  40a428:	bl	4097b4 <sqrt@plt+0x7954>
  40a42c:	bl	4098ac <sqrt@plt+0x7a4c>
  40a430:	str	w0, [sp, #28]
  40a434:	ldr	w0, [sp, #28]
  40a438:	cmp	w0, #0x68
  40a43c:	b.ne	40a460 <sqrt@plt+0x8600>  // b.any
  40a440:	bl	4097b4 <sqrt@plt+0x7954>
  40a444:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a448:	add	x1, x0, #0x228
  40a44c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a450:	add	x0, x0, #0x88
  40a454:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a458:	mov	w0, #0x143                 	// #323
  40a45c:	b	40a8f8 <sqrt@plt+0x8a98>
  40a460:	mov	w1, #0x0                   	// #0
  40a464:	mov	w0, #0x74                  	// #116
  40a468:	bl	409a10 <sqrt@plt+0x7bb0>
  40a46c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a470:	add	x1, x0, #0x230
  40a474:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a478:	add	x0, x0, #0x88
  40a47c:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a480:	mov	w0, #0x143                 	// #323
  40a484:	b	40a8f8 <sqrt@plt+0x8a98>
  40a488:	mov	w1, #0x0                   	// #0
  40a48c:	mov	w0, #0x69                  	// #105
  40a490:	bl	409a10 <sqrt@plt+0x7bb0>
  40a494:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a498:	add	x1, x0, #0x238
  40a49c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a4a0:	add	x0, x0, #0x88
  40a4a4:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a4a8:	mov	w0, #0x137                 	// #311
  40a4ac:	b	40a8f8 <sqrt@plt+0x8a98>
  40a4b0:	bl	4097b4 <sqrt@plt+0x7954>
  40a4b4:	bl	4098ac <sqrt@plt+0x7a4c>
  40a4b8:	str	w0, [sp, #28]
  40a4bc:	ldr	w0, [sp, #28]
  40a4c0:	cmp	w0, #0x65
  40a4c4:	b.ne	40a4e8 <sqrt@plt+0x8688>  // b.any
  40a4c8:	bl	4097b4 <sqrt@plt+0x7954>
  40a4cc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a4d0:	add	x1, x0, #0x240
  40a4d4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a4d8:	add	x0, x0, #0x88
  40a4dc:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a4e0:	mov	w0, #0x13a                 	// #314
  40a4e4:	b	40a8f8 <sqrt@plt+0x8a98>
  40a4e8:	ldr	w0, [sp, #28]
  40a4ec:	cmp	w0, #0x77
  40a4f0:	b.ne	40a514 <sqrt@plt+0x86b4>  // b.any
  40a4f4:	bl	4097b4 <sqrt@plt+0x7954>
  40a4f8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a4fc:	add	x1, x0, #0x248
  40a500:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a504:	add	x0, x0, #0x88
  40a508:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a50c:	mov	w0, #0x13c                 	// #316
  40a510:	b	40a8f8 <sqrt@plt+0x8a98>
  40a514:	ldr	w0, [sp, #28]
  40a518:	cmp	w0, #0x74
  40a51c:	b.ne	40a5ac <sqrt@plt+0x874c>  // b.any
  40a520:	bl	4097b4 <sqrt@plt+0x7954>
  40a524:	bl	4098ac <sqrt@plt+0x7a4c>
  40a528:	str	w0, [sp, #28]
  40a52c:	ldr	w0, [sp, #28]
  40a530:	cmp	w0, #0x61
  40a534:	b.ne	40a5a0 <sqrt@plt+0x8740>  // b.any
  40a538:	bl	4097b4 <sqrt@plt+0x7954>
  40a53c:	bl	4098ac <sqrt@plt+0x7a4c>
  40a540:	str	w0, [sp, #28]
  40a544:	ldr	w0, [sp, #28]
  40a548:	cmp	w0, #0x72
  40a54c:	b.ne	40a594 <sqrt@plt+0x8734>  // b.any
  40a550:	bl	4097b4 <sqrt@plt+0x7954>
  40a554:	bl	4098ac <sqrt@plt+0x7a4c>
  40a558:	str	w0, [sp, #28]
  40a55c:	ldr	w0, [sp, #28]
  40a560:	cmp	w0, #0x74
  40a564:	b.ne	40a588 <sqrt@plt+0x8728>  // b.any
  40a568:	bl	4097b4 <sqrt@plt+0x7954>
  40a56c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a570:	add	x1, x0, #0x250
  40a574:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a578:	add	x0, x0, #0x88
  40a57c:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a580:	mov	w0, #0x13e                 	// #318
  40a584:	b	40a8f8 <sqrt@plt+0x8a98>
  40a588:	mov	w1, #0x0                   	// #0
  40a58c:	mov	w0, #0x72                  	// #114
  40a590:	bl	409a10 <sqrt@plt+0x7bb0>
  40a594:	mov	w1, #0x0                   	// #0
  40a598:	mov	w0, #0x61                  	// #97
  40a59c:	bl	409a10 <sqrt@plt+0x7bb0>
  40a5a0:	mov	w1, #0x0                   	// #0
  40a5a4:	mov	w0, #0x74                  	// #116
  40a5a8:	bl	409a10 <sqrt@plt+0x7bb0>
  40a5ac:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a5b0:	add	x1, x0, #0x258
  40a5b4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a5b8:	add	x0, x0, #0x88
  40a5bc:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a5c0:	mov	w0, #0x138                 	// #312
  40a5c4:	b	40a8f8 <sqrt@plt+0x8a98>
  40a5c8:	bl	4097b4 <sqrt@plt+0x7954>
  40a5cc:	bl	4098ac <sqrt@plt+0x7a4c>
  40a5d0:	str	w0, [sp, #28]
  40a5d4:	ldr	w0, [sp, #28]
  40a5d8:	cmp	w0, #0x6f
  40a5dc:	b.ne	40a624 <sqrt@plt+0x87c4>  // b.any
  40a5e0:	bl	4097b4 <sqrt@plt+0x7954>
  40a5e4:	bl	4098ac <sqrt@plt+0x7a4c>
  40a5e8:	str	w0, [sp, #28]
  40a5ec:	ldr	w0, [sp, #28]
  40a5f0:	cmp	w0, #0x70
  40a5f4:	b.ne	40a618 <sqrt@plt+0x87b8>  // b.any
  40a5f8:	bl	4097b4 <sqrt@plt+0x7954>
  40a5fc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a600:	add	x1, x0, #0x260
  40a604:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a608:	add	x0, x0, #0x88
  40a60c:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a610:	mov	w0, #0x135                 	// #309
  40a614:	b	40a8f8 <sqrt@plt+0x8a98>
  40a618:	mov	w1, #0x0                   	// #0
  40a61c:	mov	w0, #0x6f                  	// #111
  40a620:	bl	409a10 <sqrt@plt+0x7bb0>
  40a624:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a628:	add	x1, x0, #0x268
  40a62c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a630:	add	x0, x0, #0x88
  40a634:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a638:	mov	w0, #0x135                 	// #309
  40a63c:	b	40a8f8 <sqrt@plt+0x8a98>
  40a640:	bl	4097b4 <sqrt@plt+0x7954>
  40a644:	bl	4098ac <sqrt@plt+0x7a4c>
  40a648:	str	w0, [sp, #28]
  40a64c:	ldr	w0, [sp, #28]
  40a650:	cmp	w0, #0x65
  40a654:	b.ne	40a6c0 <sqrt@plt+0x8860>  // b.any
  40a658:	bl	4097b4 <sqrt@plt+0x7954>
  40a65c:	bl	4098ac <sqrt@plt+0x7a4c>
  40a660:	str	w0, [sp, #28]
  40a664:	ldr	w0, [sp, #28]
  40a668:	cmp	w0, #0x66
  40a66c:	b.ne	40a6b4 <sqrt@plt+0x8854>  // b.any
  40a670:	bl	4097b4 <sqrt@plt+0x7954>
  40a674:	bl	4098ac <sqrt@plt+0x7a4c>
  40a678:	str	w0, [sp, #28]
  40a67c:	ldr	w0, [sp, #28]
  40a680:	cmp	w0, #0x74
  40a684:	b.ne	40a6a8 <sqrt@plt+0x8848>  // b.any
  40a688:	bl	4097b4 <sqrt@plt+0x7954>
  40a68c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a690:	add	x1, x0, #0x270
  40a694:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a698:	add	x0, x0, #0x88
  40a69c:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a6a0:	mov	w0, #0x137                 	// #311
  40a6a4:	b	40a8f8 <sqrt@plt+0x8a98>
  40a6a8:	mov	w1, #0x0                   	// #0
  40a6ac:	mov	w0, #0x66                  	// #102
  40a6b0:	bl	409a10 <sqrt@plt+0x7bb0>
  40a6b4:	mov	w1, #0x0                   	// #0
  40a6b8:	mov	w0, #0x65                  	// #101
  40a6bc:	bl	409a10 <sqrt@plt+0x7bb0>
  40a6c0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a6c4:	add	x1, x0, #0x278
  40a6c8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a6cc:	add	x0, x0, #0x88
  40a6d0:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a6d4:	mov	w0, #0x137                 	// #311
  40a6d8:	b	40a8f8 <sqrt@plt+0x8a98>
  40a6dc:	bl	4097b4 <sqrt@plt+0x7954>
  40a6e0:	bl	4098ac <sqrt@plt+0x7a4c>
  40a6e4:	str	w0, [sp, #28]
  40a6e8:	ldr	w0, [sp, #28]
  40a6ec:	cmp	w0, #0x61
  40a6f0:	b.ne	40a73c <sqrt@plt+0x88dc>  // b.any
  40a6f4:	bl	4097b4 <sqrt@plt+0x7954>
  40a6f8:	bl	4098ac <sqrt@plt+0x7a4c>
  40a6fc:	str	w0, [sp, #28]
  40a700:	ldr	w0, [sp, #28]
  40a704:	cmp	w0, #0x64
  40a708:	b.ne	40a72c <sqrt@plt+0x88cc>  // b.any
  40a70c:	bl	4097b4 <sqrt@plt+0x7954>
  40a710:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a714:	add	x1, x0, #0x280
  40a718:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a71c:	add	x0, x0, #0x88
  40a720:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a724:	mov	w0, #0x144                 	// #324
  40a728:	b	40a8f8 <sqrt@plt+0x8a98>
  40a72c:	mov	w1, #0x0                   	// #0
  40a730:	mov	w0, #0x61                  	// #97
  40a734:	bl	409a10 <sqrt@plt+0x7bb0>
  40a738:	b	40a7d4 <sqrt@plt+0x8974>
  40a73c:	ldr	w0, [sp, #28]
  40a740:	cmp	w0, #0x69
  40a744:	b.ne	40a7d4 <sqrt@plt+0x8974>  // b.any
  40a748:	bl	4097b4 <sqrt@plt+0x7954>
  40a74c:	bl	4098ac <sqrt@plt+0x7a4c>
  40a750:	str	w0, [sp, #28]
  40a754:	ldr	w0, [sp, #28]
  40a758:	cmp	w0, #0x67
  40a75c:	b.ne	40a7c8 <sqrt@plt+0x8968>  // b.any
  40a760:	bl	4097b4 <sqrt@plt+0x7954>
  40a764:	bl	4098ac <sqrt@plt+0x7a4c>
  40a768:	str	w0, [sp, #28]
  40a76c:	ldr	w0, [sp, #28]
  40a770:	cmp	w0, #0x68
  40a774:	b.ne	40a7bc <sqrt@plt+0x895c>  // b.any
  40a778:	bl	4097b4 <sqrt@plt+0x7954>
  40a77c:	bl	4098ac <sqrt@plt+0x7a4c>
  40a780:	str	w0, [sp, #28]
  40a784:	ldr	w0, [sp, #28]
  40a788:	cmp	w0, #0x74
  40a78c:	b.ne	40a7b0 <sqrt@plt+0x8950>  // b.any
  40a790:	bl	4097b4 <sqrt@plt+0x7954>
  40a794:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a798:	add	x1, x0, #0x288
  40a79c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a7a0:	add	x0, x0, #0x88
  40a7a4:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a7a8:	mov	w0, #0x136                 	// #310
  40a7ac:	b	40a8f8 <sqrt@plt+0x8a98>
  40a7b0:	mov	w1, #0x0                   	// #0
  40a7b4:	mov	w0, #0x68                  	// #104
  40a7b8:	bl	409a10 <sqrt@plt+0x7bb0>
  40a7bc:	mov	w1, #0x0                   	// #0
  40a7c0:	mov	w0, #0x67                  	// #103
  40a7c4:	bl	409a10 <sqrt@plt+0x7bb0>
  40a7c8:	mov	w1, #0x0                   	// #0
  40a7cc:	mov	w0, #0x69                  	// #105
  40a7d0:	bl	409a10 <sqrt@plt+0x7bb0>
  40a7d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a7d8:	add	x1, x0, #0x290
  40a7dc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a7e0:	add	x0, x0, #0x88
  40a7e4:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a7e8:	mov	w0, #0x136                 	// #310
  40a7ec:	b	40a8f8 <sqrt@plt+0x8a98>
  40a7f0:	bl	4097b4 <sqrt@plt+0x7954>
  40a7f4:	bl	4098ac <sqrt@plt+0x7a4c>
  40a7f8:	str	w0, [sp, #28]
  40a7fc:	ldr	w0, [sp, #28]
  40a800:	cmp	w0, #0x6f
  40a804:	b.ne	40a8c8 <sqrt@plt+0x8a68>  // b.any
  40a808:	bl	4097b4 <sqrt@plt+0x7954>
  40a80c:	bl	4098ac <sqrt@plt+0x7a4c>
  40a810:	str	w0, [sp, #28]
  40a814:	ldr	w0, [sp, #28]
  40a818:	cmp	w0, #0x74
  40a81c:	b.ne	40a8bc <sqrt@plt+0x8a5c>  // b.any
  40a820:	bl	4097b4 <sqrt@plt+0x7954>
  40a824:	bl	4098ac <sqrt@plt+0x7a4c>
  40a828:	str	w0, [sp, #28]
  40a82c:	ldr	w0, [sp, #28]
  40a830:	cmp	w0, #0x74
  40a834:	b.ne	40a8a0 <sqrt@plt+0x8a40>  // b.any
  40a838:	bl	4097b4 <sqrt@plt+0x7954>
  40a83c:	bl	4098ac <sqrt@plt+0x7a4c>
  40a840:	str	w0, [sp, #28]
  40a844:	ldr	w0, [sp, #28]
  40a848:	cmp	w0, #0x6f
  40a84c:	b.ne	40a894 <sqrt@plt+0x8a34>  // b.any
  40a850:	bl	4097b4 <sqrt@plt+0x7954>
  40a854:	bl	4098ac <sqrt@plt+0x7a4c>
  40a858:	str	w0, [sp, #28]
  40a85c:	ldr	w0, [sp, #28]
  40a860:	cmp	w0, #0x6d
  40a864:	b.ne	40a888 <sqrt@plt+0x8a28>  // b.any
  40a868:	bl	4097b4 <sqrt@plt+0x7954>
  40a86c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a870:	add	x1, x0, #0x298
  40a874:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a878:	add	x0, x0, #0x88
  40a87c:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a880:	mov	w0, #0x138                 	// #312
  40a884:	b	40a8f8 <sqrt@plt+0x8a98>
  40a888:	mov	w1, #0x0                   	// #0
  40a88c:	mov	w0, #0x6f                  	// #111
  40a890:	bl	409a10 <sqrt@plt+0x7bb0>
  40a894:	mov	w1, #0x0                   	// #0
  40a898:	mov	w0, #0x74                  	// #116
  40a89c:	bl	409a10 <sqrt@plt+0x7bb0>
  40a8a0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a8a4:	add	x1, x0, #0x2a0
  40a8a8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a8ac:	add	x0, x0, #0x88
  40a8b0:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a8b4:	mov	w0, #0x138                 	// #312
  40a8b8:	b	40a8f8 <sqrt@plt+0x8a98>
  40a8bc:	mov	w1, #0x0                   	// #0
  40a8c0:	mov	w0, #0x6f                  	// #111
  40a8c4:	bl	409a10 <sqrt@plt+0x7bb0>
  40a8c8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40a8cc:	add	x1, x0, #0x2a8
  40a8d0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a8d4:	add	x0, x0, #0x88
  40a8d8:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40a8dc:	mov	w0, #0x138                 	// #312
  40a8e0:	b	40a8f8 <sqrt@plt+0x8a98>
  40a8e4:	mov	w1, #0x2e                  	// #46
  40a8e8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a8ec:	add	x0, x0, #0x88
  40a8f0:	bl	423150 <_ZdlPvm@@Base+0x784>
  40a8f4:	mov	w0, #0x2e                  	// #46
  40a8f8:	ldp	x29, x30, [sp], #32
  40a8fc:	ret
  40a900:	stp	x29, x30, [sp, #-112]!
  40a904:	mov	x29, sp
  40a908:	stp	x19, x20, [sp, #16]
  40a90c:	str	w0, [sp, #44]
  40a910:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a914:	add	x0, x0, #0x88
  40a918:	bl	423a00 <_ZdlPvm@@Base+0x1034>
  40a91c:	str	wzr, [sp, #108]
  40a920:	bl	40e28c <sqrt@plt+0xc42c>
  40a924:	str	w0, [sp, #68]
  40a928:	bl	4097b4 <sqrt@plt+0x7954>
  40a92c:	str	w0, [sp, #104]
  40a930:	ldr	w0, [sp, #68]
  40a934:	cmp	w0, #0x0
  40a938:	b.eq	40a9d4 <sqrt@plt+0x8b74>  // b.none
  40a93c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40a940:	add	x0, x0, #0xaac
  40a944:	ldr	w0, [x0]
  40a948:	ldr	w1, [sp, #104]
  40a94c:	cmp	w1, w0
  40a950:	b.ne	40a9d4 <sqrt@plt+0x8b74>  // b.any
  40a954:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a958:	add	x0, x0, #0x98
  40a95c:	bl	423a00 <_ZdlPvm@@Base+0x1034>
  40a960:	ldr	w0, [sp, #104]
  40a964:	and	w0, w0, #0xff
  40a968:	mov	w1, w0
  40a96c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a970:	add	x0, x0, #0x98
  40a974:	bl	40804c <sqrt@plt+0x61ec>
  40a978:	bl	4098ac <sqrt@plt+0x7a4c>
  40a97c:	str	w0, [sp, #104]
  40a980:	ldr	w0, [sp, #104]
  40a984:	cmn	w0, #0x1
  40a988:	b.eq	40a9b8 <sqrt@plt+0x8b58>  // b.none
  40a98c:	ldr	w0, [sp, #104]
  40a990:	cmp	w0, #0xa
  40a994:	b.eq	40a9b8 <sqrt@plt+0x8b58>  // b.none
  40a998:	bl	4097b4 <sqrt@plt+0x7954>
  40a99c:	ldr	w0, [sp, #104]
  40a9a0:	and	w0, w0, #0xff
  40a9a4:	mov	w1, w0
  40a9a8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a9ac:	add	x0, x0, #0x98
  40a9b0:	bl	40804c <sqrt@plt+0x61ec>
  40a9b4:	b	40a978 <sqrt@plt+0x8b18>
  40a9b8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a9bc:	add	x1, x0, #0x98
  40a9c0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40a9c4:	add	x0, x0, #0x88
  40a9c8:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40a9cc:	mov	w0, #0x106                 	// #262
  40a9d0:	b	40bb1c <sqrt@plt+0x9cbc>
  40a9d4:	ldr	w0, [sp, #104]
  40a9d8:	cmp	w0, #0x7c
  40a9dc:	b.eq	40b840 <sqrt@plt+0x99e0>  // b.none
  40a9e0:	ldr	w0, [sp, #104]
  40a9e4:	cmp	w0, #0x7c
  40a9e8:	b.gt	40b890 <sqrt@plt+0x9a30>
  40a9ec:	ldr	w0, [sp, #104]
  40a9f0:	cmp	w0, #0x5c
  40a9f4:	b.eq	40ab48 <sqrt@plt+0x8ce8>  // b.none
  40a9f8:	ldr	w0, [sp, #104]
  40a9fc:	cmp	w0, #0x5c
  40aa00:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aa04:	ldr	w0, [sp, #104]
  40aa08:	cmp	w0, #0x3e
  40aa0c:	b.eq	40b750 <sqrt@plt+0x98f0>  // b.none
  40aa10:	ldr	w0, [sp, #104]
  40aa14:	cmp	w0, #0x3e
  40aa18:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aa1c:	ldr	w0, [sp, #104]
  40aa20:	cmp	w0, #0x3d
  40aa24:	b.eq	40b7a0 <sqrt@plt+0x9940>  // b.none
  40aa28:	ldr	w0, [sp, #104]
  40aa2c:	cmp	w0, #0x3d
  40aa30:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aa34:	ldr	w0, [sp, #104]
  40aa38:	cmp	w0, #0x3c
  40aa3c:	b.eq	40b600 <sqrt@plt+0x97a0>  // b.none
  40aa40:	ldr	w0, [sp, #104]
  40aa44:	cmp	w0, #0x3c
  40aa48:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aa4c:	ldr	w0, [sp, #104]
  40aa50:	cmp	w0, #0x39
  40aa54:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aa58:	ldr	w0, [sp, #104]
  40aa5c:	cmp	w0, #0x30
  40aa60:	b.ge	40ad18 <sqrt@plt+0x8eb8>  // b.tcont
  40aa64:	ldr	w0, [sp, #104]
  40aa68:	cmp	w0, #0x2e
  40aa6c:	b.eq	40b588 <sqrt@plt+0x9728>  // b.none
  40aa70:	ldr	w0, [sp, #104]
  40aa74:	cmp	w0, #0x2e
  40aa78:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aa7c:	ldr	w0, [sp, #104]
  40aa80:	cmp	w0, #0x2d
  40aa84:	b.eq	40b6b0 <sqrt@plt+0x9850>  // b.none
  40aa88:	ldr	w0, [sp, #104]
  40aa8c:	cmp	w0, #0x2d
  40aa90:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aa94:	ldr	w0, [sp, #104]
  40aa98:	cmp	w0, #0x27
  40aa9c:	b.eq	40b514 <sqrt@plt+0x96b4>  // b.none
  40aaa0:	ldr	w0, [sp, #104]
  40aaa4:	cmp	w0, #0x27
  40aaa8:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aaac:	ldr	w0, [sp, #104]
  40aab0:	cmp	w0, #0x26
  40aab4:	b.eq	40b7f0 <sqrt@plt+0x9990>  // b.none
  40aab8:	ldr	w0, [sp, #104]
  40aabc:	cmp	w0, #0x26
  40aac0:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aac4:	ldr	w0, [sp, #104]
  40aac8:	cmp	w0, #0x23
  40aacc:	b.eq	40ab7c <sqrt@plt+0x8d1c>  // b.none
  40aad0:	ldr	w0, [sp, #104]
  40aad4:	cmp	w0, #0x23
  40aad8:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aadc:	ldr	w0, [sp, #104]
  40aae0:	cmp	w0, #0x22
  40aae4:	b.eq	40abc4 <sqrt@plt+0x8d64>  // b.none
  40aae8:	ldr	w0, [sp, #104]
  40aaec:	cmp	w0, #0x22
  40aaf0:	b.gt	40b890 <sqrt@plt+0x9a30>
  40aaf4:	ldr	w0, [sp, #104]
  40aaf8:	cmp	w0, #0x21
  40aafc:	b.eq	40b700 <sqrt@plt+0x98a0>  // b.none
  40ab00:	ldr	w0, [sp, #104]
  40ab04:	cmp	w0, #0x21
  40ab08:	b.gt	40b890 <sqrt@plt+0x9a30>
  40ab0c:	ldr	w0, [sp, #104]
  40ab10:	cmp	w0, #0x20
  40ab14:	b.eq	40baf4 <sqrt@plt+0x9c94>  // b.none
  40ab18:	ldr	w0, [sp, #104]
  40ab1c:	cmp	w0, #0x20
  40ab20:	b.gt	40b890 <sqrt@plt+0x9a30>
  40ab24:	ldr	w0, [sp, #104]
  40ab28:	cmn	w0, #0x1
  40ab2c:	b.eq	40ab40 <sqrt@plt+0x8ce0>  // b.none
  40ab30:	ldr	w0, [sp, #104]
  40ab34:	cmp	w0, #0x9
  40ab38:	b.eq	40baf4 <sqrt@plt+0x9c94>  // b.none
  40ab3c:	b	40b890 <sqrt@plt+0x9a30>
  40ab40:	mov	w0, #0xffffffff            	// #-1
  40ab44:	b	40bb1c <sqrt@plt+0x9cbc>
  40ab48:	bl	4098ac <sqrt@plt+0x7a4c>
  40ab4c:	str	w0, [sp, #64]
  40ab50:	ldr	w0, [sp, #64]
  40ab54:	cmp	w0, #0xa
  40ab58:	b.eq	40ab74 <sqrt@plt+0x8d14>  // b.none
  40ab5c:	mov	w1, #0x5c                  	// #92
  40ab60:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ab64:	add	x0, x0, #0x88
  40ab68:	bl	423150 <_ZdlPvm@@Base+0x784>
  40ab6c:	mov	w0, #0x5c                  	// #92
  40ab70:	b	40bb1c <sqrt@plt+0x9cbc>
  40ab74:	bl	4097b4 <sqrt@plt+0x7954>
  40ab78:	b	40bb00 <sqrt@plt+0x9ca0>
  40ab7c:	bl	4097b4 <sqrt@plt+0x7954>
  40ab80:	str	w0, [sp, #104]
  40ab84:	ldr	w0, [sp, #104]
  40ab88:	cmp	w0, #0xa
  40ab8c:	b.eq	40aba0 <sqrt@plt+0x8d40>  // b.none
  40ab90:	ldr	w0, [sp, #104]
  40ab94:	cmn	w0, #0x1
  40ab98:	b.eq	40aba0 <sqrt@plt+0x8d40>  // b.none
  40ab9c:	b	40ab7c <sqrt@plt+0x8d1c>
  40aba0:	ldr	w0, [sp, #104]
  40aba4:	cmp	w0, #0xa
  40aba8:	b.ne	40abbc <sqrt@plt+0x8d5c>  // b.any
  40abac:	mov	w1, #0xa                   	// #10
  40abb0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40abb4:	add	x0, x0, #0x88
  40abb8:	bl	423150 <_ZdlPvm@@Base+0x784>
  40abbc:	ldr	w0, [sp, #104]
  40abc0:	b	40bb1c <sqrt@plt+0x9cbc>
  40abc4:	mov	w1, #0x22                  	// #34
  40abc8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40abcc:	add	x0, x0, #0x88
  40abd0:	bl	423150 <_ZdlPvm@@Base+0x784>
  40abd4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40abd8:	add	x0, x0, #0x98
  40abdc:	bl	423a00 <_ZdlPvm@@Base+0x1034>
  40abe0:	bl	4097b4 <sqrt@plt+0x7954>
  40abe4:	str	w0, [sp, #104]
  40abe8:	ldr	w0, [sp, #104]
  40abec:	cmp	w0, #0x5c
  40abf0:	b.ne	40ac54 <sqrt@plt+0x8df4>  // b.any
  40abf4:	mov	w1, #0x5c                  	// #92
  40abf8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40abfc:	add	x0, x0, #0x88
  40ac00:	bl	40804c <sqrt@plt+0x61ec>
  40ac04:	bl	4098ac <sqrt@plt+0x7a4c>
  40ac08:	str	w0, [sp, #104]
  40ac0c:	ldr	w0, [sp, #104]
  40ac10:	cmp	w0, #0x22
  40ac14:	b.ne	40ac40 <sqrt@plt+0x8de0>  // b.any
  40ac18:	bl	4097b4 <sqrt@plt+0x7954>
  40ac1c:	mov	w1, #0x22                  	// #34
  40ac20:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ac24:	add	x0, x0, #0x98
  40ac28:	bl	40804c <sqrt@plt+0x61ec>
  40ac2c:	mov	w1, #0x22                  	// #34
  40ac30:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ac34:	add	x0, x0, #0x88
  40ac38:	bl	40804c <sqrt@plt+0x61ec>
  40ac3c:	b	40abe0 <sqrt@plt+0x8d80>
  40ac40:	mov	w1, #0x5c                  	// #92
  40ac44:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ac48:	add	x0, x0, #0x98
  40ac4c:	bl	40804c <sqrt@plt+0x61ec>
  40ac50:	b	40abe0 <sqrt@plt+0x8d80>
  40ac54:	ldr	w0, [sp, #104]
  40ac58:	cmp	w0, #0xa
  40ac5c:	b.ne	40ac88 <sqrt@plt+0x8e28>  // b.any
  40ac60:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ac64:	add	x3, x0, #0xcb0
  40ac68:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ac6c:	add	x2, x0, #0xcb0
  40ac70:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ac74:	add	x1, x0, #0xcb0
  40ac78:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40ac7c:	add	x0, x0, #0x2b0
  40ac80:	bl	4209c0 <sqrt@plt+0x1eb60>
  40ac84:	b	40ad10 <sqrt@plt+0x8eb0>
  40ac88:	ldr	w0, [sp, #104]
  40ac8c:	cmn	w0, #0x1
  40ac90:	b.ne	40acbc <sqrt@plt+0x8e5c>  // b.any
  40ac94:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ac98:	add	x3, x0, #0xcb0
  40ac9c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40aca0:	add	x2, x0, #0xcb0
  40aca4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40aca8:	add	x1, x0, #0xcb0
  40acac:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40acb0:	add	x0, x0, #0x2c8
  40acb4:	bl	4209c0 <sqrt@plt+0x1eb60>
  40acb8:	b	40ad10 <sqrt@plt+0x8eb0>
  40acbc:	ldr	w0, [sp, #104]
  40acc0:	cmp	w0, #0x22
  40acc4:	b.ne	40acdc <sqrt@plt+0x8e7c>  // b.any
  40acc8:	mov	w1, #0x22                  	// #34
  40accc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40acd0:	add	x0, x0, #0x88
  40acd4:	bl	40804c <sqrt@plt+0x61ec>
  40acd8:	b	40ad10 <sqrt@plt+0x8eb0>
  40acdc:	ldr	w0, [sp, #104]
  40ace0:	and	w0, w0, #0xff
  40ace4:	mov	w1, w0
  40ace8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40acec:	add	x0, x0, #0x88
  40acf0:	bl	40804c <sqrt@plt+0x61ec>
  40acf4:	ldr	w0, [sp, #104]
  40acf8:	and	w0, w0, #0xff
  40acfc:	mov	w1, w0
  40ad00:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ad04:	add	x0, x0, #0x98
  40ad08:	bl	40804c <sqrt@plt+0x61ec>
  40ad0c:	b	40abe0 <sqrt@plt+0x8d80>
  40ad10:	mov	w0, #0x105                 	// #261
  40ad14:	b	40bb1c <sqrt@plt+0x9cbc>
  40ad18:	str	wzr, [sp, #100]
  40ad1c:	str	wzr, [sp, #108]
  40ad20:	ldr	w1, [sp, #108]
  40ad24:	mov	w0, #0xcccb                	// #52427
  40ad28:	movk	w0, #0xccc, lsl #16
  40ad2c:	cmp	w1, w0
  40ad30:	b.le	40ad40 <sqrt@plt+0x8ee0>
  40ad34:	mov	w0, #0x1                   	// #1
  40ad38:	str	w0, [sp, #100]
  40ad3c:	b	40addc <sqrt@plt+0x8f7c>
  40ad40:	ldr	w1, [sp, #108]
  40ad44:	mov	w0, w1
  40ad48:	lsl	w0, w0, #2
  40ad4c:	add	w0, w0, w1
  40ad50:	lsl	w0, w0, #1
  40ad54:	str	w0, [sp, #108]
  40ad58:	ldr	w0, [sp, #104]
  40ad5c:	sub	w0, w0, #0x30
  40ad60:	ldr	w1, [sp, #108]
  40ad64:	add	w0, w1, w0
  40ad68:	str	w0, [sp, #108]
  40ad6c:	ldr	w0, [sp, #104]
  40ad70:	and	w0, w0, #0xff
  40ad74:	mov	w1, w0
  40ad78:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ad7c:	add	x0, x0, #0x88
  40ad80:	bl	40804c <sqrt@plt+0x61ec>
  40ad84:	bl	4098ac <sqrt@plt+0x7a4c>
  40ad88:	str	w0, [sp, #104]
  40ad8c:	ldr	w0, [sp, #104]
  40ad90:	cmn	w0, #0x1
  40ad94:	b.eq	40adb8 <sqrt@plt+0x8f58>  // b.none
  40ad98:	ldr	w0, [sp, #104]
  40ad9c:	and	w0, w0, #0xff
  40ada0:	mov	w1, w0
  40ada4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ada8:	add	x0, x0, #0x4a0
  40adac:	bl	40e1e4 <sqrt@plt+0xc384>
  40adb0:	cmp	w0, #0x0
  40adb4:	b.ne	40adc0 <sqrt@plt+0x8f60>  // b.any
  40adb8:	mov	w0, #0x1                   	// #1
  40adbc:	b	40adc4 <sqrt@plt+0x8f64>
  40adc0:	mov	w0, #0x0                   	// #0
  40adc4:	cmp	w0, #0x0
  40adc8:	b.ne	40add8 <sqrt@plt+0x8f78>  // b.any
  40adcc:	bl	4097b4 <sqrt@plt+0x7954>
  40add0:	str	w0, [sp, #104]
  40add4:	b	40ad20 <sqrt@plt+0x8ec0>
  40add8:	nop
  40addc:	ldr	w0, [sp, #108]
  40ade0:	scvtf	d0, w0
  40ade4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ade8:	add	x0, x0, #0xa8
  40adec:	str	d0, [x0]
  40adf0:	ldr	w0, [sp, #100]
  40adf4:	cmp	w0, #0x0
  40adf8:	b.eq	40aefc <sqrt@plt+0x909c>  // b.none
  40adfc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ae00:	add	x0, x0, #0xa8
  40ae04:	ldr	d1, [x0]
  40ae08:	fmov	d0, #1.000000000000000000e+01
  40ae0c:	fmul	d0, d1, d0
  40ae10:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ae14:	add	x0, x0, #0xa8
  40ae18:	str	d0, [x0]
  40ae1c:	ldr	w0, [sp, #104]
  40ae20:	sub	w0, w0, #0x30
  40ae24:	scvtf	d1, w0
  40ae28:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ae2c:	add	x0, x0, #0xa8
  40ae30:	ldr	d0, [x0]
  40ae34:	fadd	d0, d1, d0
  40ae38:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ae3c:	add	x0, x0, #0xa8
  40ae40:	str	d0, [x0]
  40ae44:	ldr	w0, [sp, #104]
  40ae48:	and	w0, w0, #0xff
  40ae4c:	mov	w1, w0
  40ae50:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ae54:	add	x0, x0, #0x88
  40ae58:	bl	40804c <sqrt@plt+0x61ec>
  40ae5c:	bl	4098ac <sqrt@plt+0x7a4c>
  40ae60:	str	w0, [sp, #104]
  40ae64:	ldr	w0, [sp, #104]
  40ae68:	cmn	w0, #0x1
  40ae6c:	b.eq	40ae90 <sqrt@plt+0x9030>  // b.none
  40ae70:	ldr	w0, [sp, #104]
  40ae74:	and	w0, w0, #0xff
  40ae78:	mov	w1, w0
  40ae7c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ae80:	add	x0, x0, #0x4a0
  40ae84:	bl	40e1e4 <sqrt@plt+0xc384>
  40ae88:	cmp	w0, #0x0
  40ae8c:	b.ne	40ae98 <sqrt@plt+0x9038>  // b.any
  40ae90:	mov	w0, #0x1                   	// #1
  40ae94:	b	40ae9c <sqrt@plt+0x903c>
  40ae98:	mov	w0, #0x0                   	// #0
  40ae9c:	cmp	w0, #0x0
  40aea0:	b.ne	40aeb0 <sqrt@plt+0x9050>  // b.any
  40aea4:	bl	4097b4 <sqrt@plt+0x7954>
  40aea8:	str	w0, [sp, #104]
  40aeac:	b	40adfc <sqrt@plt+0x8f9c>
  40aeb0:	nop
  40aeb4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40aeb8:	add	x0, x0, #0xa8
  40aebc:	ldr	d0, [x0]
  40aec0:	str	d0, [sp, #56]
  40aec4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40aec8:	add	x0, x0, #0xa8
  40aecc:	ldr	d0, [x0]
  40aed0:	mov	x0, #0xffffffc00000        	// #281474972516352
  40aed4:	movk	x0, #0x41df, lsl #48
  40aed8:	fmov	d1, x0
  40aedc:	fcmpe	d0, d1
  40aee0:	b.le	40aef0 <sqrt@plt+0x9090>
  40aee4:	mov	w0, #0x7fffffff            	// #2147483647
  40aee8:	str	w0, [sp, #108]
  40aeec:	b	40aefc <sqrt@plt+0x909c>
  40aef0:	ldr	d0, [sp, #56]
  40aef4:	fcvtzs	w0, d0
  40aef8:	str	w0, [sp, #108]
  40aefc:	ldr	w0, [sp, #104]
  40af00:	cmp	w0, #0x74
  40af04:	b.eq	40b454 <sqrt@plt+0x95f4>  // b.none
  40af08:	ldr	w0, [sp, #104]
  40af0c:	cmp	w0, #0x74
  40af10:	b.gt	40b50c <sqrt@plt+0x96ac>
  40af14:	ldr	w0, [sp, #104]
  40af18:	cmp	w0, #0x73
  40af1c:	b.eq	40b4b0 <sqrt@plt+0x9650>  // b.none
  40af20:	ldr	w0, [sp, #104]
  40af24:	cmp	w0, #0x73
  40af28:	b.gt	40b50c <sqrt@plt+0x96ac>
  40af2c:	ldr	w0, [sp, #104]
  40af30:	cmp	w0, #0x72
  40af34:	b.eq	40b3f8 <sqrt@plt+0x9598>  // b.none
  40af38:	ldr	w0, [sp, #104]
  40af3c:	cmp	w0, #0x72
  40af40:	b.gt	40b50c <sqrt@plt+0x96ac>
  40af44:	ldr	w0, [sp, #104]
  40af48:	cmp	w0, #0x6e
  40af4c:	b.eq	40b39c <sqrt@plt+0x953c>  // b.none
  40af50:	ldr	w0, [sp, #104]
  40af54:	cmp	w0, #0x6e
  40af58:	b.gt	40b50c <sqrt@plt+0x96ac>
  40af5c:	ldr	w0, [sp, #104]
  40af60:	cmp	w0, #0x69
  40af64:	b.eq	40afc0 <sqrt@plt+0x9160>  // b.none
  40af68:	ldr	w0, [sp, #104]
  40af6c:	cmp	w0, #0x69
  40af70:	b.gt	40b50c <sqrt@plt+0x96ac>
  40af74:	ldr	w0, [sp, #104]
  40af78:	cmp	w0, #0x65
  40af7c:	b.eq	40b10c <sqrt@plt+0x92ac>  // b.none
  40af80:	ldr	w0, [sp, #104]
  40af84:	cmp	w0, #0x65
  40af88:	b.gt	40b50c <sqrt@plt+0x96ac>
  40af8c:	ldr	w0, [sp, #104]
  40af90:	cmp	w0, #0x49
  40af94:	b.eq	40afc0 <sqrt@plt+0x9160>  // b.none
  40af98:	ldr	w0, [sp, #104]
  40af9c:	cmp	w0, #0x49
  40afa0:	b.gt	40b50c <sqrt@plt+0x96ac>
  40afa4:	ldr	w0, [sp, #104]
  40afa8:	cmp	w0, #0x2e
  40afac:	b.eq	40afe4 <sqrt@plt+0x9184>  // b.none
  40afb0:	ldr	w0, [sp, #104]
  40afb4:	cmp	w0, #0x45
  40afb8:	b.eq	40b10c <sqrt@plt+0x92ac>  // b.none
  40afbc:	b	40b50c <sqrt@plt+0x96ac>
  40afc0:	ldr	w0, [sp, #104]
  40afc4:	and	w0, w0, #0xff
  40afc8:	mov	w1, w0
  40afcc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40afd0:	add	x0, x0, #0x88
  40afd4:	bl	40804c <sqrt@plt+0x61ec>
  40afd8:	bl	4097b4 <sqrt@plt+0x7954>
  40afdc:	mov	w0, #0x104                 	// #260
  40afe0:	b	40bb1c <sqrt@plt+0x9cbc>
  40afe4:	mov	w1, #0x2e                  	// #46
  40afe8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40afec:	add	x0, x0, #0x88
  40aff0:	bl	40804c <sqrt@plt+0x61ec>
  40aff4:	bl	4097b4 <sqrt@plt+0x7954>
  40aff8:	fmov	d0, #1.000000000000000000e+00
  40affc:	str	d0, [sp, #88]
  40b000:	bl	4098ac <sqrt@plt+0x7a4c>
  40b004:	str	w0, [sp, #104]
  40b008:	ldr	w0, [sp, #104]
  40b00c:	cmn	w0, #0x1
  40b010:	b.eq	40b034 <sqrt@plt+0x91d4>  // b.none
  40b014:	ldr	w0, [sp, #104]
  40b018:	and	w0, w0, #0xff
  40b01c:	mov	w1, w0
  40b020:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40b024:	add	x0, x0, #0x4a0
  40b028:	bl	40e1e4 <sqrt@plt+0xc384>
  40b02c:	cmp	w0, #0x0
  40b030:	b.ne	40b03c <sqrt@plt+0x91dc>  // b.any
  40b034:	mov	w0, #0x1                   	// #1
  40b038:	b	40b040 <sqrt@plt+0x91e0>
  40b03c:	mov	w0, #0x0                   	// #0
  40b040:	cmp	w0, #0x0
  40b044:	b.ne	40b0b4 <sqrt@plt+0x9254>  // b.any
  40b048:	bl	4097b4 <sqrt@plt+0x7954>
  40b04c:	ldr	w0, [sp, #104]
  40b050:	and	w0, w0, #0xff
  40b054:	mov	w1, w0
  40b058:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b05c:	add	x0, x0, #0x88
  40b060:	bl	40804c <sqrt@plt+0x61ec>
  40b064:	fmov	d0, #1.000000000000000000e+01
  40b068:	ldr	d1, [sp, #88]
  40b06c:	fdiv	d0, d1, d0
  40b070:	str	d0, [sp, #88]
  40b074:	ldr	w0, [sp, #104]
  40b078:	cmp	w0, #0x30
  40b07c:	b.eq	40b000 <sqrt@plt+0x91a0>  // b.none
  40b080:	ldr	w0, [sp, #104]
  40b084:	sub	w0, w0, #0x30
  40b088:	scvtf	d1, w0
  40b08c:	ldr	d0, [sp, #88]
  40b090:	fmul	d1, d1, d0
  40b094:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b098:	add	x0, x0, #0xa8
  40b09c:	ldr	d0, [x0]
  40b0a0:	fadd	d0, d1, d0
  40b0a4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b0a8:	add	x0, x0, #0xa8
  40b0ac:	str	d0, [x0]
  40b0b0:	b	40b000 <sqrt@plt+0x91a0>
  40b0b4:	nop
  40b0b8:	ldr	w0, [sp, #104]
  40b0bc:	cmp	w0, #0x65
  40b0c0:	b.eq	40b10c <sqrt@plt+0x92ac>  // b.none
  40b0c4:	ldr	w0, [sp, #104]
  40b0c8:	cmp	w0, #0x45
  40b0cc:	b.eq	40b10c <sqrt@plt+0x92ac>  // b.none
  40b0d0:	ldr	w0, [sp, #104]
  40b0d4:	cmp	w0, #0x69
  40b0d8:	b.eq	40b0e8 <sqrt@plt+0x9288>  // b.none
  40b0dc:	ldr	w0, [sp, #104]
  40b0e0:	cmp	w0, #0x49
  40b0e4:	b.ne	40b104 <sqrt@plt+0x92a4>  // b.any
  40b0e8:	ldr	w0, [sp, #104]
  40b0ec:	and	w0, w0, #0xff
  40b0f0:	mov	w1, w0
  40b0f4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b0f8:	add	x0, x0, #0x88
  40b0fc:	bl	40804c <sqrt@plt+0x61ec>
  40b100:	bl	4097b4 <sqrt@plt+0x7954>
  40b104:	mov	w0, #0x104                 	// #260
  40b108:	b	40bb1c <sqrt@plt+0x9cbc>
  40b10c:	ldr	w0, [sp, #104]
  40b110:	str	w0, [sp, #52]
  40b114:	bl	4097b4 <sqrt@plt+0x7954>
  40b118:	bl	4098ac <sqrt@plt+0x7a4c>
  40b11c:	str	w0, [sp, #104]
  40b120:	mov	w0, #0x2b                  	// #43
  40b124:	str	w0, [sp, #84]
  40b128:	ldr	w0, [sp, #104]
  40b12c:	cmp	w0, #0x2b
  40b130:	b.eq	40b140 <sqrt@plt+0x92e0>  // b.none
  40b134:	ldr	w0, [sp, #104]
  40b138:	cmp	w0, #0x2d
  40b13c:	b.ne	40b1f0 <sqrt@plt+0x9390>  // b.any
  40b140:	ldr	w0, [sp, #104]
  40b144:	str	w0, [sp, #84]
  40b148:	bl	4097b4 <sqrt@plt+0x7954>
  40b14c:	bl	4098ac <sqrt@plt+0x7a4c>
  40b150:	str	w0, [sp, #104]
  40b154:	ldr	w0, [sp, #104]
  40b158:	cmn	w0, #0x1
  40b15c:	b.eq	40b180 <sqrt@plt+0x9320>  // b.none
  40b160:	ldr	w0, [sp, #104]
  40b164:	and	w0, w0, #0xff
  40b168:	mov	w1, w0
  40b16c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40b170:	add	x0, x0, #0x4a0
  40b174:	bl	40e1e4 <sqrt@plt+0xc384>
  40b178:	cmp	w0, #0x0
  40b17c:	b.ne	40b188 <sqrt@plt+0x9328>  // b.any
  40b180:	mov	w0, #0x1                   	// #1
  40b184:	b	40b18c <sqrt@plt+0x932c>
  40b188:	mov	w0, #0x0                   	// #0
  40b18c:	cmp	w0, #0x0
  40b190:	b.eq	40b1bc <sqrt@plt+0x935c>  // b.none
  40b194:	ldr	w0, [sp, #84]
  40b198:	and	w0, w0, #0xff
  40b19c:	mov	w1, #0x0                   	// #0
  40b1a0:	bl	409a10 <sqrt@plt+0x7bb0>
  40b1a4:	ldr	w0, [sp, #52]
  40b1a8:	and	w0, w0, #0xff
  40b1ac:	mov	w1, #0x0                   	// #0
  40b1b0:	bl	409a10 <sqrt@plt+0x7bb0>
  40b1b4:	mov	w0, #0x104                 	// #260
  40b1b8:	b	40bb1c <sqrt@plt+0x9cbc>
  40b1bc:	ldr	w0, [sp, #52]
  40b1c0:	and	w0, w0, #0xff
  40b1c4:	mov	w1, w0
  40b1c8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b1cc:	add	x0, x0, #0x88
  40b1d0:	bl	40804c <sqrt@plt+0x61ec>
  40b1d4:	ldr	w0, [sp, #84]
  40b1d8:	and	w0, w0, #0xff
  40b1dc:	mov	w1, w0
  40b1e0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b1e4:	add	x0, x0, #0x88
  40b1e8:	bl	40804c <sqrt@plt+0x61ec>
  40b1ec:	b	40b260 <sqrt@plt+0x9400>
  40b1f0:	ldr	w0, [sp, #104]
  40b1f4:	cmn	w0, #0x1
  40b1f8:	b.eq	40b21c <sqrt@plt+0x93bc>  // b.none
  40b1fc:	ldr	w0, [sp, #104]
  40b200:	and	w0, w0, #0xff
  40b204:	mov	w1, w0
  40b208:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40b20c:	add	x0, x0, #0x4a0
  40b210:	bl	40e1e4 <sqrt@plt+0xc384>
  40b214:	cmp	w0, #0x0
  40b218:	b.ne	40b224 <sqrt@plt+0x93c4>  // b.any
  40b21c:	mov	w0, #0x1                   	// #1
  40b220:	b	40b228 <sqrt@plt+0x93c8>
  40b224:	mov	w0, #0x0                   	// #0
  40b228:	cmp	w0, #0x0
  40b22c:	b.eq	40b248 <sqrt@plt+0x93e8>  // b.none
  40b230:	ldr	w0, [sp, #52]
  40b234:	and	w0, w0, #0xff
  40b238:	mov	w1, #0x0                   	// #0
  40b23c:	bl	409a10 <sqrt@plt+0x7bb0>
  40b240:	mov	w0, #0x104                 	// #260
  40b244:	b	40bb1c <sqrt@plt+0x9cbc>
  40b248:	ldr	w0, [sp, #52]
  40b24c:	and	w0, w0, #0xff
  40b250:	mov	w1, w0
  40b254:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b258:	add	x0, x0, #0x88
  40b25c:	bl	40804c <sqrt@plt+0x61ec>
  40b260:	bl	4097b4 <sqrt@plt+0x7954>
  40b264:	ldr	w0, [sp, #104]
  40b268:	and	w0, w0, #0xff
  40b26c:	mov	w1, w0
  40b270:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b274:	add	x0, x0, #0x88
  40b278:	bl	40804c <sqrt@plt+0x61ec>
  40b27c:	ldr	w0, [sp, #104]
  40b280:	sub	w0, w0, #0x30
  40b284:	str	w0, [sp, #108]
  40b288:	bl	4098ac <sqrt@plt+0x7a4c>
  40b28c:	str	w0, [sp, #104]
  40b290:	ldr	w0, [sp, #104]
  40b294:	cmn	w0, #0x1
  40b298:	b.eq	40b2bc <sqrt@plt+0x945c>  // b.none
  40b29c:	ldr	w0, [sp, #104]
  40b2a0:	and	w0, w0, #0xff
  40b2a4:	mov	w1, w0
  40b2a8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40b2ac:	add	x0, x0, #0x4a0
  40b2b0:	bl	40e1e4 <sqrt@plt+0xc384>
  40b2b4:	cmp	w0, #0x0
  40b2b8:	b.ne	40b2c4 <sqrt@plt+0x9464>  // b.any
  40b2bc:	mov	w0, #0x1                   	// #1
  40b2c0:	b	40b2c8 <sqrt@plt+0x9468>
  40b2c4:	mov	w0, #0x0                   	// #0
  40b2c8:	cmp	w0, #0x0
  40b2cc:	b.ne	40b318 <sqrt@plt+0x94b8>  // b.any
  40b2d0:	bl	4097b4 <sqrt@plt+0x7954>
  40b2d4:	ldr	w0, [sp, #104]
  40b2d8:	and	w0, w0, #0xff
  40b2dc:	mov	w1, w0
  40b2e0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b2e4:	add	x0, x0, #0x88
  40b2e8:	bl	40804c <sqrt@plt+0x61ec>
  40b2ec:	ldr	w1, [sp, #108]
  40b2f0:	mov	w0, w1
  40b2f4:	lsl	w0, w0, #2
  40b2f8:	add	w0, w0, w1
  40b2fc:	lsl	w0, w0, #1
  40b300:	mov	w1, w0
  40b304:	ldr	w0, [sp, #104]
  40b308:	sub	w0, w0, #0x30
  40b30c:	add	w0, w1, w0
  40b310:	str	w0, [sp, #108]
  40b314:	b	40b288 <sqrt@plt+0x9428>
  40b318:	nop
  40b31c:	ldr	w0, [sp, #84]
  40b320:	cmp	w0, #0x2d
  40b324:	b.ne	40b334 <sqrt@plt+0x94d4>  // b.any
  40b328:	ldr	w0, [sp, #108]
  40b32c:	neg	w0, w0
  40b330:	str	w0, [sp, #108]
  40b334:	ldr	w0, [sp, #104]
  40b338:	cmp	w0, #0x69
  40b33c:	b.eq	40b34c <sqrt@plt+0x94ec>  // b.none
  40b340:	ldr	w0, [sp, #104]
  40b344:	cmp	w0, #0x49
  40b348:	b.ne	40b368 <sqrt@plt+0x9508>  // b.any
  40b34c:	ldr	w0, [sp, #104]
  40b350:	and	w0, w0, #0xff
  40b354:	mov	w1, w0
  40b358:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b35c:	add	x0, x0, #0x88
  40b360:	bl	40804c <sqrt@plt+0x61ec>
  40b364:	bl	4097b4 <sqrt@plt+0x7954>
  40b368:	ldr	w0, [sp, #108]
  40b36c:	fmov	d0, #1.000000000000000000e+01
  40b370:	bl	40e29c <sqrt@plt+0xc43c>
  40b374:	fmov	d1, d0
  40b378:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b37c:	add	x0, x0, #0xa8
  40b380:	ldr	d0, [x0]
  40b384:	fmul	d0, d1, d0
  40b388:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b38c:	add	x0, x0, #0xa8
  40b390:	str	d0, [x0]
  40b394:	mov	w0, #0x104                 	// #260
  40b398:	b	40bb1c <sqrt@plt+0x9cbc>
  40b39c:	bl	4097b4 <sqrt@plt+0x7954>
  40b3a0:	bl	4098ac <sqrt@plt+0x7a4c>
  40b3a4:	str	w0, [sp, #104]
  40b3a8:	ldr	w0, [sp, #104]
  40b3ac:	cmp	w0, #0x64
  40b3b0:	b.ne	40b3e4 <sqrt@plt+0x9584>  // b.any
  40b3b4:	bl	4097b4 <sqrt@plt+0x7954>
  40b3b8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b3bc:	add	x0, x0, #0xb0
  40b3c0:	ldr	w1, [sp, #108]
  40b3c4:	str	w1, [x0]
  40b3c8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b3cc:	add	x1, x0, #0x2d8
  40b3d0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b3d4:	add	x0, x0, #0x88
  40b3d8:	bl	423298 <_ZdlPvm@@Base+0x8cc>
  40b3dc:	mov	w0, #0x108                 	// #264
  40b3e0:	b	40bb1c <sqrt@plt+0x9cbc>
  40b3e4:	mov	w1, #0x0                   	// #0
  40b3e8:	mov	w0, #0x6e                  	// #110
  40b3ec:	bl	409a10 <sqrt@plt+0x7bb0>
  40b3f0:	mov	w0, #0x104                 	// #260
  40b3f4:	b	40bb1c <sqrt@plt+0x9cbc>
  40b3f8:	bl	4097b4 <sqrt@plt+0x7954>
  40b3fc:	bl	4098ac <sqrt@plt+0x7a4c>
  40b400:	str	w0, [sp, #104]
  40b404:	ldr	w0, [sp, #104]
  40b408:	cmp	w0, #0x64
  40b40c:	b.ne	40b440 <sqrt@plt+0x95e0>  // b.any
  40b410:	bl	4097b4 <sqrt@plt+0x7954>
  40b414:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b418:	add	x0, x0, #0xb0
  40b41c:	ldr	w1, [sp, #108]
  40b420:	str	w1, [x0]
  40b424:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b428:	add	x1, x0, #0x2e0
  40b42c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b430:	add	x0, x0, #0x88
  40b434:	bl	423298 <_ZdlPvm@@Base+0x8cc>
  40b438:	mov	w0, #0x108                 	// #264
  40b43c:	b	40bb1c <sqrt@plt+0x9cbc>
  40b440:	mov	w1, #0x0                   	// #0
  40b444:	mov	w0, #0x72                  	// #114
  40b448:	bl	409a10 <sqrt@plt+0x7bb0>
  40b44c:	mov	w0, #0x104                 	// #260
  40b450:	b	40bb1c <sqrt@plt+0x9cbc>
  40b454:	bl	4097b4 <sqrt@plt+0x7954>
  40b458:	bl	4098ac <sqrt@plt+0x7a4c>
  40b45c:	str	w0, [sp, #104]
  40b460:	ldr	w0, [sp, #104]
  40b464:	cmp	w0, #0x68
  40b468:	b.ne	40b49c <sqrt@plt+0x963c>  // b.any
  40b46c:	bl	4097b4 <sqrt@plt+0x7954>
  40b470:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b474:	add	x0, x0, #0xb0
  40b478:	ldr	w1, [sp, #108]
  40b47c:	str	w1, [x0]
  40b480:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b484:	add	x1, x0, #0x2e8
  40b488:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b48c:	add	x0, x0, #0x88
  40b490:	bl	423298 <_ZdlPvm@@Base+0x8cc>
  40b494:	mov	w0, #0x108                 	// #264
  40b498:	b	40bb1c <sqrt@plt+0x9cbc>
  40b49c:	mov	w1, #0x0                   	// #0
  40b4a0:	mov	w0, #0x74                  	// #116
  40b4a4:	bl	409a10 <sqrt@plt+0x7bb0>
  40b4a8:	mov	w0, #0x104                 	// #260
  40b4ac:	b	40bb1c <sqrt@plt+0x9cbc>
  40b4b0:	bl	4097b4 <sqrt@plt+0x7954>
  40b4b4:	bl	4098ac <sqrt@plt+0x7a4c>
  40b4b8:	str	w0, [sp, #104]
  40b4bc:	ldr	w0, [sp, #104]
  40b4c0:	cmp	w0, #0x74
  40b4c4:	b.ne	40b4f8 <sqrt@plt+0x9698>  // b.any
  40b4c8:	bl	4097b4 <sqrt@plt+0x7954>
  40b4cc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b4d0:	add	x0, x0, #0xb0
  40b4d4:	ldr	w1, [sp, #108]
  40b4d8:	str	w1, [x0]
  40b4dc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b4e0:	add	x1, x0, #0x2f0
  40b4e4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b4e8:	add	x0, x0, #0x88
  40b4ec:	bl	423298 <_ZdlPvm@@Base+0x8cc>
  40b4f0:	mov	w0, #0x108                 	// #264
  40b4f4:	b	40bb1c <sqrt@plt+0x9cbc>
  40b4f8:	mov	w1, #0x0                   	// #0
  40b4fc:	mov	w0, #0x73                  	// #115
  40b500:	bl	409a10 <sqrt@plt+0x7bb0>
  40b504:	mov	w0, #0x104                 	// #260
  40b508:	b	40bb1c <sqrt@plt+0x9cbc>
  40b50c:	mov	w0, #0x104                 	// #260
  40b510:	b	40bb1c <sqrt@plt+0x9cbc>
  40b514:	bl	4098ac <sqrt@plt+0x7a4c>
  40b518:	str	w0, [sp, #104]
  40b51c:	ldr	w0, [sp, #104]
  40b520:	cmp	w0, #0x74
  40b524:	b.ne	40b56c <sqrt@plt+0x970c>  // b.any
  40b528:	bl	4097b4 <sqrt@plt+0x7954>
  40b52c:	bl	4098ac <sqrt@plt+0x7a4c>
  40b530:	str	w0, [sp, #104]
  40b534:	ldr	w0, [sp, #104]
  40b538:	cmp	w0, #0x68
  40b53c:	b.ne	40b560 <sqrt@plt+0x9700>  // b.any
  40b540:	bl	4097b4 <sqrt@plt+0x7954>
  40b544:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b548:	add	x1, x0, #0x2f8
  40b54c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b550:	add	x0, x0, #0x88
  40b554:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b558:	mov	w0, #0x109                 	// #265
  40b55c:	b	40bb1c <sqrt@plt+0x9cbc>
  40b560:	mov	w1, #0x0                   	// #0
  40b564:	mov	w0, #0x74                  	// #116
  40b568:	bl	409a10 <sqrt@plt+0x7bb0>
  40b56c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b570:	add	x1, x0, #0x300
  40b574:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b578:	add	x0, x0, #0x88
  40b57c:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b580:	mov	w0, #0x27                  	// #39
  40b584:	b	40bb1c <sqrt@plt+0x9cbc>
  40b588:	bl	4098ac <sqrt@plt+0x7a4c>
  40b58c:	str	w0, [sp, #104]
  40b590:	ldr	w0, [sp, #104]
  40b594:	cmn	w0, #0x1
  40b598:	b.eq	40b5c4 <sqrt@plt+0x9764>  // b.none
  40b59c:	ldr	w0, [sp, #104]
  40b5a0:	and	w0, w0, #0xff
  40b5a4:	mov	w1, w0
  40b5a8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40b5ac:	add	x0, x0, #0x4a0
  40b5b0:	bl	40e1e4 <sqrt@plt+0xc384>
  40b5b4:	cmp	w0, #0x0
  40b5b8:	b.eq	40b5c4 <sqrt@plt+0x9764>  // b.none
  40b5bc:	mov	w0, #0x1                   	// #1
  40b5c0:	b	40b5c8 <sqrt@plt+0x9768>
  40b5c4:	mov	w0, #0x0                   	// #0
  40b5c8:	cmp	w0, #0x0
  40b5cc:	b.eq	40b5f4 <sqrt@plt+0x9794>  // b.none
  40b5d0:	str	wzr, [sp, #108]
  40b5d4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b5d8:	add	x0, x0, #0xa8
  40b5dc:	str	xzr, [x0]
  40b5e0:	mov	w1, #0x2e                  	// #46
  40b5e4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b5e8:	add	x0, x0, #0x88
  40b5ec:	bl	423150 <_ZdlPvm@@Base+0x784>
  40b5f0:	b	40aff8 <sqrt@plt+0x9198>
  40b5f4:	ldr	w0, [sp, #104]
  40b5f8:	bl	409f88 <sqrt@plt+0x8128>
  40b5fc:	b	40bb1c <sqrt@plt+0x9cbc>
  40b600:	bl	4098ac <sqrt@plt+0x7a4c>
  40b604:	str	w0, [sp, #104]
  40b608:	ldr	w0, [sp, #104]
  40b60c:	cmp	w0, #0x2d
  40b610:	b.ne	40b668 <sqrt@plt+0x9808>  // b.any
  40b614:	bl	4097b4 <sqrt@plt+0x7954>
  40b618:	bl	4098ac <sqrt@plt+0x7a4c>
  40b61c:	str	w0, [sp, #104]
  40b620:	ldr	w0, [sp, #104]
  40b624:	cmp	w0, #0x3e
  40b628:	b.ne	40b64c <sqrt@plt+0x97ec>  // b.any
  40b62c:	bl	4097b4 <sqrt@plt+0x7954>
  40b630:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b634:	add	x1, x0, #0x308
  40b638:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b63c:	add	x0, x0, #0x88
  40b640:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b644:	mov	w0, #0x10c                 	// #268
  40b648:	b	40bb1c <sqrt@plt+0x9cbc>
  40b64c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b650:	add	x1, x0, #0x310
  40b654:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b658:	add	x0, x0, #0x88
  40b65c:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b660:	mov	w0, #0x10a                 	// #266
  40b664:	b	40bb1c <sqrt@plt+0x9cbc>
  40b668:	ldr	w0, [sp, #104]
  40b66c:	cmp	w0, #0x3d
  40b670:	b.ne	40b694 <sqrt@plt+0x9834>  // b.any
  40b674:	bl	4097b4 <sqrt@plt+0x7954>
  40b678:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b67c:	add	x1, x0, #0x318
  40b680:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b684:	add	x0, x0, #0x88
  40b688:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b68c:	mov	w0, #0x162                 	// #354
  40b690:	b	40bb1c <sqrt@plt+0x9cbc>
  40b694:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b698:	add	x1, x0, #0x320
  40b69c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b6a0:	add	x0, x0, #0x88
  40b6a4:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b6a8:	mov	w0, #0x3c                  	// #60
  40b6ac:	b	40bb1c <sqrt@plt+0x9cbc>
  40b6b0:	bl	4098ac <sqrt@plt+0x7a4c>
  40b6b4:	str	w0, [sp, #104]
  40b6b8:	ldr	w0, [sp, #104]
  40b6bc:	cmp	w0, #0x3e
  40b6c0:	b.ne	40b6e4 <sqrt@plt+0x9884>  // b.any
  40b6c4:	bl	4097b4 <sqrt@plt+0x7954>
  40b6c8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b6cc:	add	x1, x0, #0x328
  40b6d0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b6d4:	add	x0, x0, #0x88
  40b6d8:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b6dc:	mov	w0, #0x10b                 	// #267
  40b6e0:	b	40bb1c <sqrt@plt+0x9cbc>
  40b6e4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b6e8:	add	x1, x0, #0x330
  40b6ec:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b6f0:	add	x0, x0, #0x88
  40b6f4:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b6f8:	mov	w0, #0x2d                  	// #45
  40b6fc:	b	40bb1c <sqrt@plt+0x9cbc>
  40b700:	bl	4098ac <sqrt@plt+0x7a4c>
  40b704:	str	w0, [sp, #104]
  40b708:	ldr	w0, [sp, #104]
  40b70c:	cmp	w0, #0x3d
  40b710:	b.ne	40b734 <sqrt@plt+0x98d4>  // b.any
  40b714:	bl	4097b4 <sqrt@plt+0x7954>
  40b718:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b71c:	add	x1, x0, #0x338
  40b720:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b724:	add	x0, x0, #0x88
  40b728:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b72c:	mov	w0, #0x160                 	// #352
  40b730:	b	40bb1c <sqrt@plt+0x9cbc>
  40b734:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b738:	add	x1, x0, #0x340
  40b73c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b740:	add	x0, x0, #0x88
  40b744:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b748:	mov	w0, #0x21                  	// #33
  40b74c:	b	40bb1c <sqrt@plt+0x9cbc>
  40b750:	bl	4098ac <sqrt@plt+0x7a4c>
  40b754:	str	w0, [sp, #104]
  40b758:	ldr	w0, [sp, #104]
  40b75c:	cmp	w0, #0x3d
  40b760:	b.ne	40b784 <sqrt@plt+0x9924>  // b.any
  40b764:	bl	4097b4 <sqrt@plt+0x7954>
  40b768:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b76c:	add	x1, x0, #0x348
  40b770:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b774:	add	x0, x0, #0x88
  40b778:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b77c:	mov	w0, #0x163                 	// #355
  40b780:	b	40bb1c <sqrt@plt+0x9cbc>
  40b784:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b788:	add	x1, x0, #0x350
  40b78c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b790:	add	x0, x0, #0x88
  40b794:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b798:	mov	w0, #0x3e                  	// #62
  40b79c:	b	40bb1c <sqrt@plt+0x9cbc>
  40b7a0:	bl	4098ac <sqrt@plt+0x7a4c>
  40b7a4:	str	w0, [sp, #104]
  40b7a8:	ldr	w0, [sp, #104]
  40b7ac:	cmp	w0, #0x3d
  40b7b0:	b.ne	40b7d4 <sqrt@plt+0x9974>  // b.any
  40b7b4:	bl	4097b4 <sqrt@plt+0x7954>
  40b7b8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b7bc:	add	x1, x0, #0x358
  40b7c0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b7c4:	add	x0, x0, #0x88
  40b7c8:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b7cc:	mov	w0, #0x161                 	// #353
  40b7d0:	b	40bb1c <sqrt@plt+0x9cbc>
  40b7d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b7d8:	add	x1, x0, #0x360
  40b7dc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b7e0:	add	x0, x0, #0x88
  40b7e4:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b7e8:	mov	w0, #0x3d                  	// #61
  40b7ec:	b	40bb1c <sqrt@plt+0x9cbc>
  40b7f0:	bl	4098ac <sqrt@plt+0x7a4c>
  40b7f4:	str	w0, [sp, #104]
  40b7f8:	ldr	w0, [sp, #104]
  40b7fc:	cmp	w0, #0x26
  40b800:	b.ne	40b824 <sqrt@plt+0x99c4>  // b.any
  40b804:	bl	4097b4 <sqrt@plt+0x7954>
  40b808:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b80c:	add	x1, x0, #0x368
  40b810:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b814:	add	x0, x0, #0x88
  40b818:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b81c:	mov	w0, #0x15e                 	// #350
  40b820:	b	40bb1c <sqrt@plt+0x9cbc>
  40b824:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b828:	add	x1, x0, #0x370
  40b82c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b830:	add	x0, x0, #0x88
  40b834:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b838:	mov	w0, #0x26                  	// #38
  40b83c:	b	40bb1c <sqrt@plt+0x9cbc>
  40b840:	bl	4098ac <sqrt@plt+0x7a4c>
  40b844:	str	w0, [sp, #104]
  40b848:	ldr	w0, [sp, #104]
  40b84c:	cmp	w0, #0x7c
  40b850:	b.ne	40b874 <sqrt@plt+0x9a14>  // b.any
  40b854:	bl	4097b4 <sqrt@plt+0x7954>
  40b858:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b85c:	add	x1, x0, #0x378
  40b860:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b864:	add	x0, x0, #0x88
  40b868:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b86c:	mov	w0, #0x15f                 	// #351
  40b870:	b	40bb1c <sqrt@plt+0x9cbc>
  40b874:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40b878:	add	x1, x0, #0x380
  40b87c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b880:	add	x0, x0, #0x88
  40b884:	bl	423070 <_ZdlPvm@@Base+0x6a4>
  40b888:	mov	w0, #0x7c                  	// #124
  40b88c:	b	40bb1c <sqrt@plt+0x9cbc>
  40b890:	ldr	w0, [sp, #104]
  40b894:	cmn	w0, #0x1
  40b898:	b.eq	40b8c4 <sqrt@plt+0x9a64>  // b.none
  40b89c:	ldr	w0, [sp, #104]
  40b8a0:	and	w0, w0, #0xff
  40b8a4:	mov	w1, w0
  40b8a8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40b8ac:	add	x0, x0, #0x1a0
  40b8b0:	bl	40e1e4 <sqrt@plt+0xc384>
  40b8b4:	cmp	w0, #0x0
  40b8b8:	b.eq	40b8c4 <sqrt@plt+0x9a64>  // b.none
  40b8bc:	mov	w0, #0x1                   	// #1
  40b8c0:	b	40b8c8 <sqrt@plt+0x9a68>
  40b8c4:	mov	w0, #0x0                   	// #0
  40b8c8:	cmp	w0, #0x0
  40b8cc:	b.eq	40bad0 <sqrt@plt+0x9c70>  // b.none
  40b8d0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b8d4:	add	x0, x0, #0x98
  40b8d8:	bl	423a00 <_ZdlPvm@@Base+0x1034>
  40b8dc:	ldr	w0, [sp, #104]
  40b8e0:	and	w0, w0, #0xff
  40b8e4:	mov	w1, w0
  40b8e8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b8ec:	add	x0, x0, #0x98
  40b8f0:	bl	423150 <_ZdlPvm@@Base+0x784>
  40b8f4:	bl	4098ac <sqrt@plt+0x7a4c>
  40b8f8:	str	w0, [sp, #104]
  40b8fc:	ldr	w0, [sp, #104]
  40b900:	cmn	w0, #0x1
  40b904:	b.eq	40b934 <sqrt@plt+0x9ad4>  // b.none
  40b908:	ldr	w0, [sp, #104]
  40b90c:	and	w0, w0, #0xff
  40b910:	mov	w1, w0
  40b914:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40b918:	add	x0, x0, #0x8a0
  40b91c:	bl	40e1e4 <sqrt@plt+0xc384>
  40b920:	cmp	w0, #0x0
  40b924:	b.ne	40b93c <sqrt@plt+0x9adc>  // b.any
  40b928:	ldr	w0, [sp, #104]
  40b92c:	cmp	w0, #0x5f
  40b930:	b.eq	40b93c <sqrt@plt+0x9adc>  // b.none
  40b934:	mov	w0, #0x1                   	// #1
  40b938:	b	40b940 <sqrt@plt+0x9ae0>
  40b93c:	mov	w0, #0x0                   	// #0
  40b940:	cmp	w0, #0x0
  40b944:	b.ne	40b968 <sqrt@plt+0x9b08>  // b.any
  40b948:	bl	4097b4 <sqrt@plt+0x7954>
  40b94c:	ldr	w0, [sp, #104]
  40b950:	and	w0, w0, #0xff
  40b954:	mov	w1, w0
  40b958:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b95c:	add	x0, x0, #0x98
  40b960:	bl	40804c <sqrt@plt+0x61ec>
  40b964:	b	40b8f4 <sqrt@plt+0x9a94>
  40b968:	nop
  40b96c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b970:	add	x0, x0, #0x98
  40b974:	bl	408034 <sqrt@plt+0x61d4>
  40b978:	mov	x19, x0
  40b97c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b980:	add	x0, x0, #0x98
  40b984:	bl	40e274 <sqrt@plt+0xc414>
  40b988:	mov	w1, w0
  40b98c:	mov	x0, x19
  40b990:	bl	409ea4 <sqrt@plt+0x8044>
  40b994:	str	w0, [sp, #48]
  40b998:	ldr	w0, [sp, #48]
  40b99c:	cmp	w0, #0x0
  40b9a0:	b.eq	40b9c0 <sqrt@plt+0x9b60>  // b.none
  40b9a4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b9a8:	add	x1, x0, #0x98
  40b9ac:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b9b0:	add	x0, x0, #0x88
  40b9b4:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40b9b8:	ldr	w0, [sp, #48]
  40b9bc:	b	40bb1c <sqrt@plt+0x9cbc>
  40b9c0:	str	xzr, [sp, #72]
  40b9c4:	ldr	w0, [sp, #44]
  40b9c8:	cmp	w0, #0x0
  40b9cc:	b.eq	40ba68 <sqrt@plt+0x9c08>  // b.none
  40b9d0:	mov	w1, #0x0                   	// #0
  40b9d4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b9d8:	add	x0, x0, #0x98
  40b9dc:	bl	40804c <sqrt@plt+0x61ec>
  40b9e0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b9e4:	add	x0, x0, #0x98
  40b9e8:	bl	408034 <sqrt@plt+0x61d4>
  40b9ec:	mov	x1, x0
  40b9f0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40b9f4:	add	x0, x0, #0x68
  40b9f8:	bl	40860c <sqrt@plt+0x67ac>
  40b9fc:	str	x0, [sp, #72]
  40ba00:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ba04:	add	x0, x0, #0x98
  40ba08:	bl	40e274 <sqrt@plt+0xc414>
  40ba0c:	sub	w0, w0, #0x1
  40ba10:	mov	w1, w0
  40ba14:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ba18:	add	x0, x0, #0x98
  40ba1c:	bl	423960 <_ZdlPvm@@Base+0xf94>
  40ba20:	ldr	x0, [sp, #72]
  40ba24:	cmp	x0, #0x0
  40ba28:	b.eq	40ba68 <sqrt@plt+0x9c08>  // b.none
  40ba2c:	ldr	w0, [sp, #104]
  40ba30:	cmp	w0, #0x28
  40ba34:	b.ne	40ba48 <sqrt@plt+0x9be8>  // b.any
  40ba38:	bl	4097b4 <sqrt@plt+0x7954>
  40ba3c:	ldr	x0, [sp, #72]
  40ba40:	bl	409aec <sqrt@plt+0x7c8c>
  40ba44:	b	40ba68 <sqrt@plt+0x9c08>
  40ba48:	mov	x0, #0x20                  	// #32
  40ba4c:	bl	422910 <_Znwm@@Base>
  40ba50:	mov	x19, x0
  40ba54:	ldr	x1, [sp, #72]
  40ba58:	mov	x0, x19
  40ba5c:	bl	408e70 <sqrt@plt+0x7010>
  40ba60:	mov	x0, x19
  40ba64:	bl	409728 <sqrt@plt+0x78c8>
  40ba68:	ldr	x0, [sp, #72]
  40ba6c:	cmp	x0, #0x0
  40ba70:	b.ne	40bafc <sqrt@plt+0x9c9c>  // b.any
  40ba74:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ba78:	add	x1, x0, #0x98
  40ba7c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ba80:	add	x0, x0, #0x88
  40ba84:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40ba88:	mov	w1, #0x0                   	// #0
  40ba8c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ba90:	add	x0, x0, #0x98
  40ba94:	bl	40e208 <sqrt@plt+0xc3a8>
  40ba98:	ldrb	w0, [x0]
  40ba9c:	mov	w1, w0
  40baa0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40baa4:	add	x0, x0, #0x2a0
  40baa8:	bl	40e1e4 <sqrt@plt+0xc384>
  40baac:	cmp	w0, #0x0
  40bab0:	cset	w0, ne  // ne = any
  40bab4:	and	w0, w0, #0xff
  40bab8:	cmp	w0, #0x0
  40babc:	b.eq	40bac8 <sqrt@plt+0x9c68>  // b.none
  40bac0:	mov	w0, #0x102                 	// #258
  40bac4:	b	40bb1c <sqrt@plt+0x9cbc>
  40bac8:	mov	w0, #0x103                 	// #259
  40bacc:	b	40bb1c <sqrt@plt+0x9cbc>
  40bad0:	ldr	w0, [sp, #104]
  40bad4:	and	w0, w0, #0xff
  40bad8:	mov	w1, w0
  40badc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40bae0:	add	x0, x0, #0x88
  40bae4:	bl	423150 <_ZdlPvm@@Base+0x784>
  40bae8:	ldr	w0, [sp, #104]
  40baec:	and	w0, w0, #0xff
  40baf0:	b	40bb1c <sqrt@plt+0x9cbc>
  40baf4:	nop
  40baf8:	b	40a91c <sqrt@plt+0x8abc>
  40bafc:	nop
  40bb00:	b	40a91c <sqrt@plt+0x8abc>
  40bb04:	mov	x20, x0
  40bb08:	mov	x1, #0x20                  	// #32
  40bb0c:	mov	x0, x19
  40bb10:	bl	4229cc <_ZdlPvm@@Base>
  40bb14:	mov	x0, x20
  40bb18:	bl	401dd0 <_Unwind_Resume@plt>
  40bb1c:	ldp	x19, x20, [sp, #16]
  40bb20:	ldp	x29, x30, [sp], #112
  40bb24:	ret
  40bb28:	stp	x29, x30, [sp, #-48]!
  40bb2c:	mov	x29, sp
  40bb30:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40bb34:	add	x0, x0, #0x98
  40bb38:	bl	423a00 <_ZdlPvm@@Base+0x1034>
  40bb3c:	bl	4097b4 <sqrt@plt+0x7954>
  40bb40:	str	w0, [sp, #44]
  40bb44:	ldr	w0, [sp, #44]
  40bb48:	cmp	w0, #0x20
  40bb4c:	b.eq	40bb68 <sqrt@plt+0x9d08>  // b.none
  40bb50:	ldr	w0, [sp, #44]
  40bb54:	cmp	w0, #0x9
  40bb58:	b.eq	40bb68 <sqrt@plt+0x9d08>  // b.none
  40bb5c:	ldr	w0, [sp, #44]
  40bb60:	cmp	w0, #0xa
  40bb64:	b.ne	40bb74 <sqrt@plt+0x9d14>  // b.any
  40bb68:	bl	4097b4 <sqrt@plt+0x7954>
  40bb6c:	str	w0, [sp, #44]
  40bb70:	b	40bb44 <sqrt@plt+0x9ce4>
  40bb74:	ldr	w0, [sp, #44]
  40bb78:	cmn	w0, #0x1
  40bb7c:	b.ne	40bbac <sqrt@plt+0x9d4c>  // b.any
  40bb80:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40bb84:	add	x3, x0, #0xcb0
  40bb88:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40bb8c:	add	x2, x0, #0xcb0
  40bb90:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40bb94:	add	x1, x0, #0xcb0
  40bb98:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40bb9c:	add	x0, x0, #0x388
  40bba0:	bl	40dd08 <sqrt@plt+0xbea8>
  40bba4:	mov	w0, #0x0                   	// #0
  40bba8:	b	40bdc4 <sqrt@plt+0x9f64>
  40bbac:	ldr	w0, [sp, #44]
  40bbb0:	and	w0, w0, #0xff
  40bbb4:	mov	w1, w0
  40bbb8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40bbbc:	add	x0, x0, #0x88
  40bbc0:	bl	423150 <_ZdlPvm@@Base+0x784>
  40bbc4:	str	wzr, [sp, #40]
  40bbc8:	ldr	w0, [sp, #44]
  40bbcc:	str	w0, [sp, #28]
  40bbd0:	str	wzr, [sp, #36]
  40bbd4:	str	wzr, [sp, #32]
  40bbd8:	bl	4097b4 <sqrt@plt+0x7954>
  40bbdc:	str	w0, [sp, #44]
  40bbe0:	ldr	w0, [sp, #44]
  40bbe4:	cmn	w0, #0x1
  40bbe8:	b.ne	40bc18 <sqrt@plt+0x9db8>  // b.any
  40bbec:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40bbf0:	add	x3, x0, #0xcb0
  40bbf4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40bbf8:	add	x2, x0, #0xcb0
  40bbfc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40bc00:	add	x1, x0, #0xcb0
  40bc04:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40bc08:	add	x0, x0, #0x3a0
  40bc0c:	bl	40dd08 <sqrt@plt+0xbea8>
  40bc10:	mov	w0, #0x0                   	// #0
  40bc14:	b	40bdc4 <sqrt@plt+0x9f64>
  40bc18:	ldr	w0, [sp, #44]
  40bc1c:	cmp	w0, #0xa
  40bc20:	b.ne	40bc30 <sqrt@plt+0x9dd0>  // b.any
  40bc24:	mov	w0, #0x1                   	// #1
  40bc28:	str	w0, [sp, #40]
  40bc2c:	b	40bc54 <sqrt@plt+0x9df4>
  40bc30:	ldr	w0, [sp, #40]
  40bc34:	cmp	w0, #0x0
  40bc38:	b.ne	40bc54 <sqrt@plt+0x9df4>  // b.any
  40bc3c:	ldr	w0, [sp, #44]
  40bc40:	and	w0, w0, #0xff
  40bc44:	mov	w1, w0
  40bc48:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40bc4c:	add	x0, x0, #0x88
  40bc50:	bl	40804c <sqrt@plt+0x61ec>
  40bc54:	ldr	w0, [sp, #32]
  40bc58:	cmp	w0, #0x2
  40bc5c:	b.eq	40bd10 <sqrt@plt+0x9eb0>  // b.none
  40bc60:	cmp	w0, #0x2
  40bc64:	b.gt	40bd68 <sqrt@plt+0x9f08>
  40bc68:	cmp	w0, #0x0
  40bc6c:	b.eq	40bc7c <sqrt@plt+0x9e1c>  // b.none
  40bc70:	cmp	w0, #0x1
  40bc74:	b.eq	40bd30 <sqrt@plt+0x9ed0>  // b.none
  40bc78:	b	40bd68 <sqrt@plt+0x9f08>
  40bc7c:	ldr	w0, [sp, #28]
  40bc80:	cmp	w0, #0x7b
  40bc84:	b.ne	40bcdc <sqrt@plt+0x9e7c>  // b.any
  40bc88:	ldr	w0, [sp, #44]
  40bc8c:	cmp	w0, #0x7b
  40bc90:	b.ne	40bca4 <sqrt@plt+0x9e44>  // b.any
  40bc94:	ldr	w0, [sp, #36]
  40bc98:	add	w0, w0, #0x1
  40bc9c:	str	w0, [sp, #36]
  40bca0:	b	40bd94 <sqrt@plt+0x9f34>
  40bca4:	ldr	w0, [sp, #44]
  40bca8:	cmp	w0, #0x7d
  40bcac:	b.ne	40bcf8 <sqrt@plt+0x9e98>  // b.any
  40bcb0:	ldr	w0, [sp, #36]
  40bcb4:	sub	w0, w0, #0x1
  40bcb8:	str	w0, [sp, #36]
  40bcbc:	ldr	w0, [sp, #36]
  40bcc0:	lsr	w0, w0, #31
  40bcc4:	and	w0, w0, #0xff
  40bcc8:	cmp	w0, #0x0
  40bccc:	b.eq	40bd80 <sqrt@plt+0x9f20>  // b.none
  40bcd0:	mov	w0, #0x3                   	// #3
  40bcd4:	str	w0, [sp, #32]
  40bcd8:	b	40bd80 <sqrt@plt+0x9f20>
  40bcdc:	ldr	w1, [sp, #44]
  40bce0:	ldr	w0, [sp, #28]
  40bce4:	cmp	w1, w0
  40bce8:	b.ne	40bcf8 <sqrt@plt+0x9e98>  // b.any
  40bcec:	mov	w0, #0x3                   	// #3
  40bcf0:	str	w0, [sp, #32]
  40bcf4:	b	40bd94 <sqrt@plt+0x9f34>
  40bcf8:	ldr	w0, [sp, #44]
  40bcfc:	cmp	w0, #0x22
  40bd00:	b.ne	40bd88 <sqrt@plt+0x9f28>  // b.any
  40bd04:	mov	w0, #0x1                   	// #1
  40bd08:	str	w0, [sp, #32]
  40bd0c:	b	40bd88 <sqrt@plt+0x9f28>
  40bd10:	ldr	w0, [sp, #44]
  40bd14:	cmp	w0, #0xa
  40bd18:	b.ne	40bd24 <sqrt@plt+0x9ec4>  // b.any
  40bd1c:	str	wzr, [sp, #32]
  40bd20:	b	40bd94 <sqrt@plt+0x9f34>
  40bd24:	mov	w0, #0x1                   	// #1
  40bd28:	str	w0, [sp, #32]
  40bd2c:	b	40bd94 <sqrt@plt+0x9f34>
  40bd30:	ldr	w0, [sp, #44]
  40bd34:	cmp	w0, #0x22
  40bd38:	b.eq	40bd48 <sqrt@plt+0x9ee8>  // b.none
  40bd3c:	ldr	w0, [sp, #44]
  40bd40:	cmp	w0, #0xa
  40bd44:	b.ne	40bd50 <sqrt@plt+0x9ef0>  // b.any
  40bd48:	str	wzr, [sp, #32]
  40bd4c:	b	40bd90 <sqrt@plt+0x9f30>
  40bd50:	ldr	w0, [sp, #44]
  40bd54:	cmp	w0, #0x5c
  40bd58:	b.ne	40bd90 <sqrt@plt+0x9f30>  // b.any
  40bd5c:	mov	w0, #0x2                   	// #2
  40bd60:	str	w0, [sp, #32]
  40bd64:	b	40bd90 <sqrt@plt+0x9f30>
  40bd68:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40bd6c:	add	x2, x0, #0xdc8
  40bd70:	mov	w1, #0x530                 	// #1328
  40bd74:	mov	w0, #0x0                   	// #0
  40bd78:	bl	407ffc <sqrt@plt+0x619c>
  40bd7c:	b	40bd94 <sqrt@plt+0x9f34>
  40bd80:	nop
  40bd84:	b	40bd94 <sqrt@plt+0x9f34>
  40bd88:	nop
  40bd8c:	b	40bd94 <sqrt@plt+0x9f34>
  40bd90:	nop
  40bd94:	ldr	w0, [sp, #32]
  40bd98:	cmp	w0, #0x3
  40bd9c:	b.eq	40bdbc <sqrt@plt+0x9f5c>  // b.none
  40bda0:	ldr	w0, [sp, #44]
  40bda4:	and	w0, w0, #0xff
  40bda8:	mov	w1, w0
  40bdac:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40bdb0:	add	x0, x0, #0x98
  40bdb4:	bl	40804c <sqrt@plt+0x61ec>
  40bdb8:	b	40bbd8 <sqrt@plt+0x9d78>
  40bdbc:	nop
  40bdc0:	mov	w0, #0x1                   	// #1
  40bdc4:	ldp	x29, x30, [sp], #48
  40bdc8:	ret
  40bdcc:	stp	x29, x30, [sp, #-64]!
  40bdd0:	mov	x29, sp
  40bdd4:	str	x19, [sp, #16]
  40bdd8:	mov	w0, #0x0                   	// #0
  40bddc:	bl	40a900 <sqrt@plt+0x8aa0>
  40bde0:	str	w0, [sp, #60]
  40bde4:	ldr	w0, [sp, #60]
  40bde8:	cmp	w0, #0x103
  40bdec:	b.eq	40be24 <sqrt@plt+0x9fc4>  // b.none
  40bdf0:	ldr	w0, [sp, #60]
  40bdf4:	cmp	w0, #0x102
  40bdf8:	b.eq	40be24 <sqrt@plt+0x9fc4>  // b.none
  40bdfc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40be00:	add	x3, x0, #0xcb0
  40be04:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40be08:	add	x2, x0, #0xcb0
  40be0c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40be10:	add	x1, x0, #0xcb0
  40be14:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40be18:	add	x0, x0, #0x3c0
  40be1c:	bl	40dd08 <sqrt@plt+0xbea8>
  40be20:	b	40bed0 <sqrt@plt+0xa070>
  40be24:	mov	w1, #0x0                   	// #0
  40be28:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40be2c:	add	x0, x0, #0x98
  40be30:	bl	40804c <sqrt@plt+0x61ec>
  40be34:	add	x2, sp, #0x20
  40be38:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40be3c:	add	x1, x0, #0x98
  40be40:	mov	x0, x2
  40be44:	bl	422f14 <_ZdlPvm@@Base+0x548>
  40be48:	add	x0, sp, #0x20
  40be4c:	bl	408034 <sqrt@plt+0x61d4>
  40be50:	str	x0, [sp, #48]
  40be54:	bl	40bb28 <sqrt@plt+0x9cc8>
  40be58:	cmp	w0, #0x0
  40be5c:	cset	w0, eq  // eq = none
  40be60:	and	w0, w0, #0xff
  40be64:	cmp	w0, #0x0
  40be68:	b.eq	40be74 <sqrt@plt+0xa014>  // b.none
  40be6c:	mov	w19, #0x0                   	// #0
  40be70:	b	40beac <sqrt@plt+0xa04c>
  40be74:	mov	w1, #0x0                   	// #0
  40be78:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40be7c:	add	x0, x0, #0x98
  40be80:	bl	40804c <sqrt@plt+0x61ec>
  40be84:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40be88:	add	x0, x0, #0x98
  40be8c:	bl	408034 <sqrt@plt+0x61d4>
  40be90:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40be94:	mov	x2, x0
  40be98:	ldr	x1, [sp, #48]
  40be9c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40bea0:	add	x0, x0, #0x68
  40bea4:	bl	4081e0 <sqrt@plt+0x6380>
  40bea8:	mov	w19, #0x1                   	// #1
  40beac:	add	x0, sp, #0x20
  40beb0:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40beb4:	cmp	w19, #0x1
  40beb8:	b	40bed0 <sqrt@plt+0xa070>
  40bebc:	mov	x19, x0
  40bec0:	add	x0, sp, #0x20
  40bec4:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40bec8:	mov	x0, x19
  40becc:	bl	401dd0 <_Unwind_Resume@plt>
  40bed0:	ldr	x19, [sp, #16]
  40bed4:	ldp	x29, x30, [sp], #64
  40bed8:	ret
  40bedc:	stp	x29, x30, [sp, #-32]!
  40bee0:	mov	x29, sp
  40bee4:	mov	w0, #0x0                   	// #0
  40bee8:	bl	40a900 <sqrt@plt+0x8aa0>
  40beec:	str	w0, [sp, #28]
  40bef0:	ldr	w0, [sp, #28]
  40bef4:	cmp	w0, #0x103
  40bef8:	b.eq	40bf30 <sqrt@plt+0xa0d0>  // b.none
  40befc:	ldr	w0, [sp, #28]
  40bf00:	cmp	w0, #0x102
  40bf04:	b.eq	40bf30 <sqrt@plt+0xa0d0>  // b.none
  40bf08:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40bf0c:	add	x3, x0, #0xcb0
  40bf10:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40bf14:	add	x2, x0, #0xcb0
  40bf18:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40bf1c:	add	x1, x0, #0xcb0
  40bf20:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40bf24:	add	x0, x0, #0x3c0
  40bf28:	bl	40dd08 <sqrt@plt+0xbea8>
  40bf2c:	b	40bf60 <sqrt@plt+0xa100>
  40bf30:	mov	w1, #0x0                   	// #0
  40bf34:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40bf38:	add	x0, x0, #0x98
  40bf3c:	bl	40804c <sqrt@plt+0x61ec>
  40bf40:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40bf44:	add	x0, x0, #0x98
  40bf48:	bl	408034 <sqrt@plt+0x61d4>
  40bf4c:	mov	x2, #0x0                   	// #0
  40bf50:	mov	x1, x0
  40bf54:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40bf58:	add	x0, x0, #0x68
  40bf5c:	bl	4081e0 <sqrt@plt+0x6380>
  40bf60:	ldp	x29, x30, [sp], #32
  40bf64:	ret
  40bf68:	stp	x29, x30, [sp, #-80]!
  40bf6c:	mov	x29, sp
  40bf70:	str	x0, [sp, #72]
  40bf74:	str	x1, [sp, #64]
  40bf78:	str	d0, [sp, #56]
  40bf7c:	str	d1, [sp, #48]
  40bf80:	str	w2, [sp, #44]
  40bf84:	str	d2, [sp, #32]
  40bf88:	str	x3, [sp, #24]
  40bf8c:	ldr	x0, [sp, #72]
  40bf90:	bl	40894c <sqrt@plt+0x6aec>
  40bf94:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40bf98:	add	x1, x0, #0x768
  40bf9c:	ldr	x0, [sp, #72]
  40bfa0:	str	x1, [x0]
  40bfa4:	ldr	x0, [sp, #72]
  40bfa8:	ldr	x1, [sp, #64]
  40bfac:	str	x1, [x0, #16]
  40bfb0:	ldr	x0, [sp, #72]
  40bfb4:	ldr	x1, [sp, #24]
  40bfb8:	str	x1, [x0, #24]
  40bfbc:	ldr	x0, [sp, #72]
  40bfc0:	ldr	d0, [sp, #56]
  40bfc4:	str	d0, [x0, #32]
  40bfc8:	ldr	x0, [sp, #72]
  40bfcc:	ldr	d0, [sp, #48]
  40bfd0:	str	d0, [x0, #40]
  40bfd4:	ldr	x0, [sp, #72]
  40bfd8:	ldr	w1, [sp, #44]
  40bfdc:	str	w1, [x0, #48]
  40bfe0:	ldr	x0, [sp, #72]
  40bfe4:	ldr	d0, [sp, #32]
  40bfe8:	str	d0, [x0, #56]
  40bfec:	ldr	x0, [sp, #72]
  40bff0:	ldr	x1, [x0, #24]
  40bff4:	ldr	x0, [sp, #72]
  40bff8:	str	x1, [x0, #64]
  40bffc:	ldr	x0, [sp, #72]
  40c000:	str	wzr, [x0, #72]
  40c004:	nop
  40c008:	ldp	x29, x30, [sp], #80
  40c00c:	ret
  40c010:	stp	x29, x30, [sp, #-32]!
  40c014:	mov	x29, sp
  40c018:	str	x0, [sp, #24]
  40c01c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40c020:	add	x1, x0, #0x768
  40c024:	ldr	x0, [sp, #24]
  40c028:	str	x1, [x0]
  40c02c:	ldr	x0, [sp, #24]
  40c030:	ldr	x0, [x0, #16]
  40c034:	bl	401ad0 <free@plt>
  40c038:	ldr	x0, [sp, #24]
  40c03c:	ldr	x0, [x0, #24]
  40c040:	bl	401ad0 <free@plt>
  40c044:	ldr	x0, [sp, #24]
  40c048:	bl	408978 <sqrt@plt+0x6b18>
  40c04c:	nop
  40c050:	ldp	x29, x30, [sp], #32
  40c054:	ret
  40c058:	stp	x29, x30, [sp, #-32]!
  40c05c:	mov	x29, sp
  40c060:	str	x0, [sp, #24]
  40c064:	ldr	x0, [sp, #24]
  40c068:	bl	40c010 <sqrt@plt+0xa1b0>
  40c06c:	mov	x1, #0x50                  	// #80
  40c070:	ldr	x0, [sp, #24]
  40c074:	bl	4229cc <_ZdlPvm@@Base>
  40c078:	ldp	x29, x30, [sp], #32
  40c07c:	ret
  40c080:	stp	x29, x30, [sp, #-48]!
  40c084:	mov	x29, sp
  40c088:	str	x0, [sp, #24]
  40c08c:	ldr	x0, [sp, #24]
  40c090:	ldr	x0, [x0, #64]
  40c094:	cmp	x0, #0x0
  40c098:	b.ne	40c0a4 <sqrt@plt+0xa244>  // b.any
  40c09c:	mov	w0, #0xffffffff            	// #-1
  40c0a0:	b	40c218 <sqrt@plt+0xa3b8>
  40c0a4:	ldr	x0, [sp, #24]
  40c0a8:	ldr	x0, [x0, #64]
  40c0ac:	ldrb	w0, [x0]
  40c0b0:	cmp	w0, #0x0
  40c0b4:	b.eq	40c0d4 <sqrt@plt+0xa274>  // b.none
  40c0b8:	ldr	x0, [sp, #24]
  40c0bc:	ldr	x0, [x0, #64]
  40c0c0:	add	x2, x0, #0x1
  40c0c4:	ldr	x1, [sp, #24]
  40c0c8:	str	x2, [x1, #64]
  40c0cc:	ldrb	w0, [x0]
  40c0d0:	b	40c218 <sqrt@plt+0xa3b8>
  40c0d4:	ldr	x0, [sp, #24]
  40c0d8:	ldr	w0, [x0, #72]
  40c0dc:	cmp	w0, #0x0
  40c0e0:	b.ne	40c0f8 <sqrt@plt+0xa298>  // b.any
  40c0e4:	ldr	x0, [sp, #24]
  40c0e8:	mov	w1, #0x1                   	// #1
  40c0ec:	str	w1, [x0, #72]
  40c0f0:	mov	w0, #0xa                   	// #10
  40c0f4:	b	40c218 <sqrt@plt+0xa3b8>
  40c0f8:	ldr	x0, [sp, #24]
  40c0fc:	ldr	x0, [x0, #16]
  40c100:	add	x1, sp, #0x28
  40c104:	bl	4074b8 <sqrt@plt+0x5658>
  40c108:	cmp	w0, #0x0
  40c10c:	cset	w0, eq  // eq = none
  40c110:	and	w0, w0, #0xff
  40c114:	cmp	w0, #0x0
  40c118:	b.eq	40c148 <sqrt@plt+0xa2e8>  // b.none
  40c11c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40c120:	add	x3, x0, #0xcb0
  40c124:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40c128:	add	x2, x0, #0xcb0
  40c12c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40c130:	add	x1, x0, #0xcb0
  40c134:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40c138:	add	x0, x0, #0x3e8
  40c13c:	bl	40dd08 <sqrt@plt+0xbea8>
  40c140:	mov	w0, #0xffffffff            	// #-1
  40c144:	b	40c218 <sqrt@plt+0xa3b8>
  40c148:	ldr	x0, [sp, #24]
  40c14c:	ldr	w0, [x0, #48]
  40c150:	cmp	w0, #0x0
  40c154:	b.eq	40c170 <sqrt@plt+0xa310>  // b.none
  40c158:	ldr	x0, [sp, #24]
  40c15c:	ldr	d1, [x0, #56]
  40c160:	ldr	d0, [sp, #40]
  40c164:	fmul	d0, d1, d0
  40c168:	str	d0, [sp, #40]
  40c16c:	b	40c184 <sqrt@plt+0xa324>
  40c170:	ldr	x0, [sp, #24]
  40c174:	ldr	d1, [x0, #56]
  40c178:	ldr	d0, [sp, #40]
  40c17c:	fadd	d0, d1, d0
  40c180:	str	d0, [sp, #40]
  40c184:	ldr	x0, [sp, #24]
  40c188:	ldr	x0, [x0, #16]
  40c18c:	ldr	d0, [sp, #40]
  40c190:	bl	407504 <sqrt@plt+0x56a4>
  40c194:	ldr	x0, [sp, #24]
  40c198:	ldr	d1, [x0, #32]
  40c19c:	ldr	x0, [sp, #24]
  40c1a0:	ldr	d0, [x0, #40]
  40c1a4:	fcmpe	d1, d0
  40c1a8:	b.hi	40c1c0 <sqrt@plt+0xa360>  // b.pmore
  40c1ac:	ldr	x0, [sp, #24]
  40c1b0:	ldr	d1, [x0, #40]
  40c1b4:	ldr	d0, [sp, #40]
  40c1b8:	fcmpe	d1, d0
  40c1bc:	b.mi	40c1ec <sqrt@plt+0xa38c>  // b.first
  40c1c0:	ldr	x0, [sp, #24]
  40c1c4:	ldr	d1, [x0, #32]
  40c1c8:	ldr	x0, [sp, #24]
  40c1cc:	ldr	d0, [x0, #40]
  40c1d0:	fcmpe	d1, d0
  40c1d4:	b.lt	40c1fc <sqrt@plt+0xa39c>  // b.tstop
  40c1d8:	ldr	x0, [sp, #24]
  40c1dc:	ldr	d1, [x0, #40]
  40c1e0:	ldr	d0, [sp, #40]
  40c1e4:	fcmpe	d1, d0
  40c1e8:	b.le	40c1fc <sqrt@plt+0xa39c>
  40c1ec:	ldr	x0, [sp, #24]
  40c1f0:	str	xzr, [x0, #64]
  40c1f4:	mov	w0, #0xffffffff            	// #-1
  40c1f8:	b	40c218 <sqrt@plt+0xa3b8>
  40c1fc:	ldr	x0, [sp, #24]
  40c200:	ldr	x1, [x0, #24]
  40c204:	ldr	x0, [sp, #24]
  40c208:	str	x1, [x0, #64]
  40c20c:	ldr	x0, [sp, #24]
  40c210:	str	wzr, [x0, #72]
  40c214:	b	40c0a4 <sqrt@plt+0xa244>
  40c218:	ldp	x29, x30, [sp], #48
  40c21c:	ret
  40c220:	stp	x29, x30, [sp, #-48]!
  40c224:	mov	x29, sp
  40c228:	str	x0, [sp, #24]
  40c22c:	ldr	x0, [sp, #24]
  40c230:	ldr	x0, [x0, #64]
  40c234:	cmp	x0, #0x0
  40c238:	b.ne	40c244 <sqrt@plt+0xa3e4>  // b.any
  40c23c:	mov	w0, #0xffffffff            	// #-1
  40c240:	b	40c384 <sqrt@plt+0xa524>
  40c244:	ldr	x0, [sp, #24]
  40c248:	ldr	x0, [x0, #64]
  40c24c:	ldrb	w0, [x0]
  40c250:	cmp	w0, #0x0
  40c254:	b.eq	40c268 <sqrt@plt+0xa408>  // b.none
  40c258:	ldr	x0, [sp, #24]
  40c25c:	ldr	x0, [x0, #64]
  40c260:	ldrb	w0, [x0]
  40c264:	b	40c384 <sqrt@plt+0xa524>
  40c268:	ldr	x0, [sp, #24]
  40c26c:	ldr	w0, [x0, #72]
  40c270:	cmp	w0, #0x0
  40c274:	b.ne	40c280 <sqrt@plt+0xa420>  // b.any
  40c278:	mov	w0, #0xa                   	// #10
  40c27c:	b	40c384 <sqrt@plt+0xa524>
  40c280:	ldr	x0, [sp, #24]
  40c284:	ldr	x0, [x0, #16]
  40c288:	add	x1, sp, #0x28
  40c28c:	bl	4074b8 <sqrt@plt+0x5658>
  40c290:	cmp	w0, #0x0
  40c294:	cset	w0, eq  // eq = none
  40c298:	and	w0, w0, #0xff
  40c29c:	cmp	w0, #0x0
  40c2a0:	b.eq	40c2ac <sqrt@plt+0xa44c>  // b.none
  40c2a4:	mov	w0, #0xffffffff            	// #-1
  40c2a8:	b	40c384 <sqrt@plt+0xa524>
  40c2ac:	ldr	x0, [sp, #24]
  40c2b0:	ldr	w0, [x0, #48]
  40c2b4:	cmp	w0, #0x0
  40c2b8:	b.eq	40c2e4 <sqrt@plt+0xa484>  // b.none
  40c2bc:	ldr	x0, [sp, #24]
  40c2c0:	ldr	d1, [x0, #56]
  40c2c4:	ldr	d0, [sp, #40]
  40c2c8:	fmul	d1, d1, d0
  40c2cc:	ldr	x0, [sp, #24]
  40c2d0:	ldr	d0, [x0, #40]
  40c2d4:	fcmpe	d1, d0
  40c2d8:	b.le	40c35c <sqrt@plt+0xa4fc>
  40c2dc:	mov	w0, #0xffffffff            	// #-1
  40c2e0:	b	40c384 <sqrt@plt+0xa524>
  40c2e4:	ldr	x0, [sp, #24]
  40c2e8:	ldr	d1, [x0, #32]
  40c2ec:	ldr	x0, [sp, #24]
  40c2f0:	ldr	d0, [x0, #40]
  40c2f4:	fcmpe	d1, d0
  40c2f8:	b.hi	40c31c <sqrt@plt+0xa4bc>  // b.pmore
  40c2fc:	ldr	x0, [sp, #24]
  40c300:	ldr	d1, [x0, #56]
  40c304:	ldr	d0, [sp, #40]
  40c308:	fadd	d1, d1, d0
  40c30c:	ldr	x0, [sp, #24]
  40c310:	ldr	d0, [x0, #40]
  40c314:	fcmpe	d1, d0
  40c318:	b.gt	40c354 <sqrt@plt+0xa4f4>
  40c31c:	ldr	x0, [sp, #24]
  40c320:	ldr	d1, [x0, #32]
  40c324:	ldr	x0, [sp, #24]
  40c328:	ldr	d0, [x0, #40]
  40c32c:	fcmpe	d1, d0
  40c330:	b.lt	40c35c <sqrt@plt+0xa4fc>  // b.tstop
  40c334:	ldr	x0, [sp, #24]
  40c338:	ldr	d1, [x0, #56]
  40c33c:	ldr	d0, [sp, #40]
  40c340:	fadd	d1, d1, d0
  40c344:	ldr	x0, [sp, #24]
  40c348:	ldr	d0, [x0, #40]
  40c34c:	fcmpe	d1, d0
  40c350:	b.pl	40c35c <sqrt@plt+0xa4fc>  // b.nfrst
  40c354:	mov	w0, #0xffffffff            	// #-1
  40c358:	b	40c384 <sqrt@plt+0xa524>
  40c35c:	ldr	x0, [sp, #24]
  40c360:	ldr	x0, [x0, #24]
  40c364:	ldrb	w0, [x0]
  40c368:	cmp	w0, #0x0
  40c36c:	b.ne	40c378 <sqrt@plt+0xa518>  // b.any
  40c370:	mov	w0, #0xffffffff            	// #-1
  40c374:	b	40c384 <sqrt@plt+0xa524>
  40c378:	ldr	x0, [sp, #24]
  40c37c:	ldr	x0, [x0, #24]
  40c380:	ldrb	w0, [x0]
  40c384:	ldp	x29, x30, [sp], #48
  40c388:	ret
  40c38c:	stp	x29, x30, [sp, #-80]!
  40c390:	mov	x29, sp
  40c394:	str	x19, [sp, #16]
  40c398:	str	x0, [sp, #72]
  40c39c:	str	d0, [sp, #64]
  40c3a0:	str	d1, [sp, #56]
  40c3a4:	str	w1, [sp, #52]
  40c3a8:	str	d2, [sp, #40]
  40c3ac:	str	x2, [sp, #32]
  40c3b0:	ldr	d0, [sp, #64]
  40c3b4:	ldr	x0, [sp, #72]
  40c3b8:	bl	407504 <sqrt@plt+0x56a4>
  40c3bc:	ldr	w0, [sp, #52]
  40c3c0:	cmp	w0, #0x0
  40c3c4:	b.eq	40c3d4 <sqrt@plt+0xa574>  // b.none
  40c3c8:	ldr	d0, [sp, #40]
  40c3cc:	fcmpe	d0, #0.0
  40c3d0:	b.ls	40c444 <sqrt@plt+0xa5e4>  // b.plast
  40c3d4:	ldr	d0, [sp, #40]
  40c3d8:	fcmpe	d0, #0.0
  40c3dc:	b.le	40c3f0 <sqrt@plt+0xa590>
  40c3e0:	ldr	d1, [sp, #64]
  40c3e4:	ldr	d0, [sp, #56]
  40c3e8:	fcmpe	d1, d0
  40c3ec:	b.gt	40c444 <sqrt@plt+0xa5e4>
  40c3f0:	ldr	d0, [sp, #40]
  40c3f4:	fcmpe	d0, #0.0
  40c3f8:	b.pl	40c40c <sqrt@plt+0xa5ac>  // b.nfrst
  40c3fc:	ldr	d1, [sp, #64]
  40c400:	ldr	d0, [sp, #56]
  40c404:	fcmpe	d1, d0
  40c408:	b.mi	40c444 <sqrt@plt+0xa5e4>  // b.first
  40c40c:	mov	x0, #0x50                  	// #80
  40c410:	bl	422910 <_Znwm@@Base>
  40c414:	mov	x19, x0
  40c418:	ldr	x3, [sp, #32]
  40c41c:	ldr	d2, [sp, #40]
  40c420:	ldr	w2, [sp, #52]
  40c424:	ldr	d1, [sp, #56]
  40c428:	ldr	d0, [sp, #64]
  40c42c:	ldr	x1, [sp, #72]
  40c430:	mov	x0, x19
  40c434:	bl	40bf68 <sqrt@plt+0xa108>
  40c438:	mov	x0, x19
  40c43c:	bl	409728 <sqrt@plt+0x78c8>
  40c440:	b	40c448 <sqrt@plt+0xa5e8>
  40c444:	nop
  40c448:	ldr	x19, [sp, #16]
  40c44c:	ldp	x29, x30, [sp], #80
  40c450:	ret
  40c454:	stp	x29, x30, [sp, #-96]!
  40c458:	mov	x29, sp
  40c45c:	stp	x19, x20, [sp, #16]
  40c460:	str	x0, [sp, #40]
  40c464:	bl	401cc0 <__errno_location@plt>
  40c468:	str	wzr, [x0]
  40c46c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40c470:	add	x1, x0, #0x418
  40c474:	ldr	x0, [sp, #40]
  40c478:	bl	401cf0 <fopen@plt>
  40c47c:	str	x0, [sp, #88]
  40c480:	ldr	x0, [sp, #88]
  40c484:	cmp	x0, #0x0
  40c488:	b.ne	40c4d0 <sqrt@plt+0xa670>  // b.any
  40c48c:	add	x0, sp, #0x38
  40c490:	ldr	x1, [sp, #40]
  40c494:	bl	420230 <sqrt@plt+0x1e3d0>
  40c498:	bl	401cc0 <__errno_location@plt>
  40c49c:	ldr	w0, [x0]
  40c4a0:	bl	401b50 <strerror@plt>
  40c4a4:	mov	x1, x0
  40c4a8:	add	x0, sp, #0x48
  40c4ac:	bl	420230 <sqrt@plt+0x1e3d0>
  40c4b0:	add	x2, sp, #0x48
  40c4b4:	add	x1, sp, #0x38
  40c4b8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40c4bc:	add	x3, x0, #0xcb0
  40c4c0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40c4c4:	add	x0, x0, #0x420
  40c4c8:	bl	40dd08 <sqrt@plt+0xbea8>
  40c4cc:	b	40c510 <sqrt@plt+0xa6b0>
  40c4d0:	mov	x0, #0x40                  	// #64
  40c4d4:	bl	422910 <_Znwm@@Base>
  40c4d8:	mov	x19, x0
  40c4dc:	ldr	x2, [sp, #40]
  40c4e0:	ldr	x1, [sp, #88]
  40c4e4:	mov	x0, x19
  40c4e8:	bl	4089e0 <sqrt@plt+0x6b80>
  40c4ec:	mov	x0, x19
  40c4f0:	bl	409728 <sqrt@plt+0x78c8>
  40c4f4:	b	40c510 <sqrt@plt+0xa6b0>
  40c4f8:	mov	x20, x0
  40c4fc:	mov	x1, #0x40                  	// #64
  40c500:	mov	x0, x19
  40c504:	bl	4229cc <_ZdlPvm@@Base>
  40c508:	mov	x0, x20
  40c50c:	bl	401dd0 <_Unwind_Resume@plt>
  40c510:	ldp	x19, x20, [sp, #16]
  40c514:	ldp	x29, x30, [sp], #96
  40c518:	ret
  40c51c:	stp	x29, x30, [sp, #-48]!
  40c520:	mov	x29, sp
  40c524:	str	x0, [sp, #40]
  40c528:	str	x1, [sp, #32]
  40c52c:	str	x2, [sp, #24]
  40c530:	str	x3, [sp, #16]
  40c534:	ldr	x0, [sp, #40]
  40c538:	ldr	x2, [sp, #16]
  40c53c:	ldr	x1, [sp, #24]
  40c540:	bl	40c738 <sqrt@plt+0xa8d8>
  40c544:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40c548:	add	x1, x0, #0x728
  40c54c:	ldr	x0, [sp, #40]
  40c550:	str	x1, [x0]
  40c554:	ldr	x0, [sp, #40]
  40c558:	ldr	x1, [sp, #32]
  40c55c:	str	x1, [x0, #208]
  40c560:	nop
  40c564:	ldp	x29, x30, [sp], #48
  40c568:	ret
  40c56c:	stp	x29, x30, [sp, #-32]!
  40c570:	mov	x29, sp
  40c574:	str	x0, [sp, #24]
  40c578:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40c57c:	add	x1, x0, #0x728
  40c580:	ldr	x0, [sp, #24]
  40c584:	str	x1, [x0]
  40c588:	ldr	x0, [sp, #24]
  40c58c:	ldr	x0, [x0, #208]
  40c590:	cmp	x0, #0x0
  40c594:	b.eq	40c5a8 <sqrt@plt+0xa748>  // b.none
  40c598:	ldr	x1, [x0]
  40c59c:	add	x1, x1, #0x8
  40c5a0:	ldr	x1, [x1]
  40c5a4:	blr	x1
  40c5a8:	ldr	x0, [sp, #24]
  40c5ac:	bl	40c7ec <sqrt@plt+0xa98c>
  40c5b0:	nop
  40c5b4:	ldp	x29, x30, [sp], #32
  40c5b8:	ret
  40c5bc:	stp	x29, x30, [sp, #-32]!
  40c5c0:	mov	x29, sp
  40c5c4:	str	x0, [sp, #24]
  40c5c8:	ldr	x0, [sp, #24]
  40c5cc:	bl	40c56c <sqrt@plt+0xa70c>
  40c5d0:	mov	x1, #0xd8                  	// #216
  40c5d4:	ldr	x0, [sp, #24]
  40c5d8:	bl	4229cc <_ZdlPvm@@Base>
  40c5dc:	ldp	x29, x30, [sp], #32
  40c5e0:	ret
  40c5e4:	stp	x29, x30, [sp, #-32]!
  40c5e8:	mov	x29, sp
  40c5ec:	str	x0, [sp, #24]
  40c5f0:	ldr	x0, [sp, #24]
  40c5f4:	ldr	x0, [x0, #208]
  40c5f8:	cmp	x0, #0x0
  40c5fc:	b.ne	40c608 <sqrt@plt+0xa7a8>  // b.any
  40c600:	mov	w0, #0xffffffff            	// #-1
  40c604:	b	40c630 <sqrt@plt+0xa7d0>
  40c608:	ldr	x0, [sp, #24]
  40c60c:	ldr	x2, [x0, #208]
  40c610:	ldr	x0, [sp, #24]
  40c614:	ldr	x0, [x0, #208]
  40c618:	ldr	x0, [x0]
  40c61c:	add	x0, x0, #0x10
  40c620:	ldr	x1, [x0]
  40c624:	mov	x0, x2
  40c628:	blr	x1
  40c62c:	nop
  40c630:	ldp	x29, x30, [sp], #32
  40c634:	ret
  40c638:	stp	x29, x30, [sp, #-48]!
  40c63c:	mov	x29, sp
  40c640:	str	x0, [sp, #40]
  40c644:	str	x1, [sp, #32]
  40c648:	str	x2, [sp, #24]
  40c64c:	ldr	x0, [sp, #40]
  40c650:	ldr	x2, [sp, #24]
  40c654:	ldr	x1, [sp, #32]
  40c658:	bl	40c738 <sqrt@plt+0xa8d8>
  40c65c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40c660:	add	x1, x0, #0x6e8
  40c664:	ldr	x0, [sp, #40]
  40c668:	str	x1, [x0]
  40c66c:	nop
  40c670:	ldp	x29, x30, [sp], #48
  40c674:	ret
  40c678:	stp	x29, x30, [sp, #-48]!
  40c67c:	mov	x29, sp
  40c680:	str	x0, [sp, #24]
  40c684:	ldr	x0, [sp, #24]
  40c688:	ldr	x0, [x0, #8]
  40c68c:	cmp	x0, #0x0
  40c690:	b.eq	40c72c <sqrt@plt+0xa8cc>  // b.none
  40c694:	ldr	x0, [sp, #24]
  40c698:	ldr	x2, [x0, #8]
  40c69c:	ldr	x0, [sp, #24]
  40c6a0:	ldr	x0, [x0, #8]
  40c6a4:	ldr	x0, [x0]
  40c6a8:	add	x0, x0, #0x10
  40c6ac:	ldr	x1, [x0]
  40c6b0:	mov	x0, x2
  40c6b4:	blr	x1
  40c6b8:	str	w0, [sp, #44]
  40c6bc:	ldr	w0, [sp, #44]
  40c6c0:	cmn	w0, #0x1
  40c6c4:	b.eq	40c6d0 <sqrt@plt+0xa870>  // b.none
  40c6c8:	ldr	w0, [sp, #44]
  40c6cc:	b	40c730 <sqrt@plt+0xa8d0>
  40c6d0:	ldr	x0, [sp, #24]
  40c6d4:	ldr	x0, [x0, #8]
  40c6d8:	ldr	x0, [x0, #8]
  40c6dc:	cmp	x0, #0x0
  40c6e0:	b.ne	40c6ec <sqrt@plt+0xa88c>  // b.any
  40c6e4:	mov	w0, #0xffffffff            	// #-1
  40c6e8:	b	40c730 <sqrt@plt+0xa8d0>
  40c6ec:	ldr	x0, [sp, #24]
  40c6f0:	ldr	x0, [x0, #8]
  40c6f4:	str	x0, [sp, #32]
  40c6f8:	ldr	x0, [sp, #24]
  40c6fc:	ldr	x0, [x0, #8]
  40c700:	ldr	x1, [x0, #8]
  40c704:	ldr	x0, [sp, #24]
  40c708:	str	x1, [x0, #8]
  40c70c:	ldr	x0, [sp, #32]
  40c710:	cmp	x0, #0x0
  40c714:	b.eq	40c684 <sqrt@plt+0xa824>  // b.none
  40c718:	ldr	x1, [x0]
  40c71c:	add	x1, x1, #0x8
  40c720:	ldr	x1, [x1]
  40c724:	blr	x1
  40c728:	b	40c684 <sqrt@plt+0xa824>
  40c72c:	mov	w0, #0xffffffff            	// #-1
  40c730:	ldp	x29, x30, [sp], #48
  40c734:	ret
  40c738:	stp	x29, x30, [sp, #-64]!
  40c73c:	mov	x29, sp
  40c740:	str	x19, [sp, #16]
  40c744:	str	x0, [sp, #56]
  40c748:	str	x1, [sp, #48]
  40c74c:	str	x2, [sp, #40]
  40c750:	ldr	x0, [sp, #56]
  40c754:	bl	40894c <sqrt@plt+0x6aec>
  40c758:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40c75c:	add	x1, x0, #0x6a8
  40c760:	ldr	x0, [sp, #56]
  40c764:	str	x1, [x0]
  40c768:	ldr	x0, [sp, #56]
  40c76c:	str	wzr, [x0, #16]
  40c770:	ldr	x0, [sp, #56]
  40c774:	add	x0, x0, #0xc0
  40c778:	bl	422d44 <_ZdlPvm@@Base+0x378>
  40c77c:	ldr	x0, [sp, #56]
  40c780:	str	xzr, [x0, #48]
  40c784:	ldr	x0, [sp, #48]
  40c788:	bl	408fe4 <sqrt@plt+0x7184>
  40c78c:	mov	x1, x0
  40c790:	ldr	x0, [sp, #56]
  40c794:	str	x1, [x0, #24]
  40c798:	ldr	x0, [sp, #56]
  40c79c:	str	xzr, [x0, #40]
  40c7a0:	ldr	x0, [sp, #40]
  40c7a4:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40c7a8:	mov	x1, x0
  40c7ac:	ldr	x0, [sp, #56]
  40c7b0:	str	x1, [x0, #32]
  40c7b4:	b	40c7e0 <sqrt@plt+0xa980>
  40c7b8:	mov	x19, x0
  40c7bc:	ldr	x0, [sp, #56]
  40c7c0:	add	x0, x0, #0xc0
  40c7c4:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40c7c8:	b	40c7d0 <sqrt@plt+0xa970>
  40c7cc:	mov	x19, x0
  40c7d0:	ldr	x0, [sp, #56]
  40c7d4:	bl	408978 <sqrt@plt+0x6b18>
  40c7d8:	mov	x0, x19
  40c7dc:	bl	401dd0 <_Unwind_Resume@plt>
  40c7e0:	ldr	x19, [sp, #16]
  40c7e4:	ldp	x29, x30, [sp], #64
  40c7e8:	ret
  40c7ec:	stp	x29, x30, [sp, #-32]!
  40c7f0:	mov	x29, sp
  40c7f4:	str	x0, [sp, #24]
  40c7f8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40c7fc:	add	x1, x0, #0x6a8
  40c800:	ldr	x0, [sp, #24]
  40c804:	str	x1, [x0]
  40c808:	ldr	x0, [sp, #24]
  40c80c:	ldr	x0, [x0, #24]
  40c810:	cmp	x0, #0x0
  40c814:	b.eq	40c824 <sqrt@plt+0xa9c4>  // b.none
  40c818:	ldr	x0, [sp, #24]
  40c81c:	ldr	x0, [x0, #24]
  40c820:	bl	401cb0 <_ZdaPv@plt>
  40c824:	ldr	x0, [sp, #24]
  40c828:	ldr	x0, [x0, #32]
  40c82c:	cmp	x0, #0x0
  40c830:	b.eq	40c840 <sqrt@plt+0xa9e0>  // b.none
  40c834:	ldr	x0, [sp, #24]
  40c838:	ldr	x0, [x0, #32]
  40c83c:	bl	401cb0 <_ZdaPv@plt>
  40c840:	ldr	x0, [sp, #24]
  40c844:	add	x0, x0, #0xc0
  40c848:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40c84c:	ldr	x0, [sp, #24]
  40c850:	bl	408978 <sqrt@plt+0x6b18>
  40c854:	nop
  40c858:	ldp	x29, x30, [sp], #32
  40c85c:	ret
  40c860:	stp	x29, x30, [sp, #-32]!
  40c864:	mov	x29, sp
  40c868:	str	x0, [sp, #24]
  40c86c:	ldr	x0, [sp, #24]
  40c870:	bl	40c7ec <sqrt@plt+0xa98c>
  40c874:	mov	x1, #0xd0                  	// #208
  40c878:	ldr	x0, [sp, #24]
  40c87c:	bl	4229cc <_ZdlPvm@@Base>
  40c880:	ldp	x29, x30, [sp], #32
  40c884:	ret
  40c888:	stp	x29, x30, [sp, #-48]!
  40c88c:	mov	x29, sp
  40c890:	str	x0, [sp, #24]
  40c894:	ldr	x0, [sp, #24]
  40c898:	ldr	x0, [x0, #48]
  40c89c:	cmp	x0, #0x0
  40c8a0:	b.eq	40c8dc <sqrt@plt+0xaa7c>  // b.none
  40c8a4:	ldr	x0, [sp, #24]
  40c8a8:	ldr	x0, [x0, #48]
  40c8ac:	ldrb	w0, [x0]
  40c8b0:	cmp	w0, #0x0
  40c8b4:	b.eq	40c8d4 <sqrt@plt+0xaa74>  // b.none
  40c8b8:	ldr	x0, [sp, #24]
  40c8bc:	ldr	x0, [x0, #48]
  40c8c0:	add	x2, x0, #0x1
  40c8c4:	ldr	x1, [sp, #24]
  40c8c8:	str	x2, [x1, #48]
  40c8cc:	ldrb	w0, [x0]
  40c8d0:	b	40ca74 <sqrt@plt+0xac14>
  40c8d4:	ldr	x0, [sp, #24]
  40c8d8:	str	xzr, [x0, #48]
  40c8dc:	ldr	x0, [sp, #24]
  40c8e0:	ldr	x0, [x0, #40]
  40c8e4:	cmp	x0, #0x0
  40c8e8:	b.ne	40c918 <sqrt@plt+0xaab8>  // b.any
  40c8ec:	ldr	x0, [sp, #24]
  40c8f0:	bl	40cc44 <sqrt@plt+0xade4>
  40c8f4:	cmp	w0, #0x0
  40c8f8:	cset	w0, eq  // eq = none
  40c8fc:	and	w0, w0, #0xff
  40c900:	cmp	w0, #0x0
  40c904:	b.ne	40ca6c <sqrt@plt+0xac0c>  // b.any
  40c908:	ldr	x0, [sp, #24]
  40c90c:	ldr	x1, [x0, #24]
  40c910:	ldr	x0, [sp, #24]
  40c914:	str	x1, [x0, #40]
  40c918:	ldr	x0, [sp, #24]
  40c91c:	ldr	x0, [x0, #40]
  40c920:	ldrb	w0, [x0]
  40c924:	cmp	w0, #0x0
  40c928:	b.ne	40c93c <sqrt@plt+0xaadc>  // b.any
  40c92c:	ldr	x0, [sp, #24]
  40c930:	str	xzr, [x0, #40]
  40c934:	mov	w0, #0xa                   	// #10
  40c938:	b	40ca74 <sqrt@plt+0xac14>
  40c93c:	ldr	x0, [sp, #24]
  40c940:	ldr	x0, [x0, #40]
  40c944:	ldrb	w0, [x0]
  40c948:	sxtb	w0, w0
  40c94c:	cmp	w0, #0x0
  40c950:	b.ge	40ca3c <sqrt@plt+0xabdc>  // b.tcont
  40c954:	ldr	x0, [sp, #24]
  40c958:	ldr	x0, [x0, #40]
  40c95c:	ldrb	w0, [x0]
  40c960:	cmp	w0, #0x9f
  40c964:	b.hi	40ca3c <sqrt@plt+0xabdc>  // b.pmore
  40c968:	ldr	x0, [sp, #24]
  40c96c:	ldr	x0, [x0, #40]
  40c970:	add	x2, x0, #0x1
  40c974:	ldr	x1, [sp, #24]
  40c978:	str	x2, [x1, #40]
  40c97c:	ldrb	w0, [x0]
  40c980:	sub	w0, w0, #0x80
  40c984:	str	w0, [sp, #44]
  40c988:	ldr	x0, [sp, #24]
  40c98c:	ldr	w0, [x0, #184]
  40c990:	ldr	w1, [sp, #44]
  40c994:	cmp	w1, w0
  40c998:	b.ge	40c9dc <sqrt@plt+0xab7c>  // b.tcont
  40c99c:	ldr	x0, [sp, #24]
  40c9a0:	add	x2, x0, #0xc0
  40c9a4:	ldr	x1, [sp, #24]
  40c9a8:	ldrsw	x0, [sp, #44]
  40c9ac:	add	x0, x0, #0xc
  40c9b0:	lsl	x0, x0, #2
  40c9b4:	add	x0, x1, x0
  40c9b8:	ldr	w0, [x0, #8]
  40c9bc:	mov	w1, w0
  40c9c0:	mov	x0, x2
  40c9c4:	bl	40e208 <sqrt@plt+0xc3a8>
  40c9c8:	ldrb	w0, [x0]
  40c9cc:	cmp	w0, #0x0
  40c9d0:	b.eq	40c9dc <sqrt@plt+0xab7c>  // b.none
  40c9d4:	mov	w0, #0x1                   	// #1
  40c9d8:	b	40c9e0 <sqrt@plt+0xab80>
  40c9dc:	mov	w0, #0x0                   	// #0
  40c9e0:	cmp	w0, #0x0
  40c9e4:	b.eq	40c93c <sqrt@plt+0xaadc>  // b.none
  40c9e8:	ldr	x0, [sp, #24]
  40c9ec:	add	x0, x0, #0xc0
  40c9f0:	bl	408034 <sqrt@plt+0x61d4>
  40c9f4:	mov	x2, x0
  40c9f8:	ldr	x1, [sp, #24]
  40c9fc:	ldrsw	x0, [sp, #44]
  40ca00:	add	x0, x0, #0xc
  40ca04:	lsl	x0, x0, #2
  40ca08:	add	x0, x1, x0
  40ca0c:	ldr	w0, [x0, #8]
  40ca10:	sxtw	x0, w0
  40ca14:	add	x1, x2, x0
  40ca18:	ldr	x0, [sp, #24]
  40ca1c:	str	x1, [x0, #48]
  40ca20:	ldr	x0, [sp, #24]
  40ca24:	ldr	x0, [x0, #48]
  40ca28:	add	x2, x0, #0x1
  40ca2c:	ldr	x1, [sp, #24]
  40ca30:	str	x2, [x1, #48]
  40ca34:	ldrb	w0, [x0]
  40ca38:	b	40ca74 <sqrt@plt+0xac14>
  40ca3c:	ldr	x0, [sp, #24]
  40ca40:	ldr	x0, [x0, #40]
  40ca44:	ldrb	w0, [x0]
  40ca48:	cmp	w0, #0x0
  40ca4c:	b.eq	40c8dc <sqrt@plt+0xaa7c>  // b.none
  40ca50:	ldr	x0, [sp, #24]
  40ca54:	ldr	x0, [x0, #40]
  40ca58:	add	x2, x0, #0x1
  40ca5c:	ldr	x1, [sp, #24]
  40ca60:	str	x2, [x1, #40]
  40ca64:	ldrb	w0, [x0]
  40ca68:	b	40ca74 <sqrt@plt+0xac14>
  40ca6c:	nop
  40ca70:	mov	w0, #0xffffffff            	// #-1
  40ca74:	ldp	x29, x30, [sp], #48
  40ca78:	ret
  40ca7c:	stp	x29, x30, [sp, #-48]!
  40ca80:	mov	x29, sp
  40ca84:	str	x0, [sp, #24]
  40ca88:	ldr	x0, [sp, #24]
  40ca8c:	ldr	x0, [x0, #48]
  40ca90:	cmp	x0, #0x0
  40ca94:	b.eq	40cac4 <sqrt@plt+0xac64>  // b.none
  40ca98:	ldr	x0, [sp, #24]
  40ca9c:	ldr	x0, [x0, #48]
  40caa0:	ldrb	w0, [x0]
  40caa4:	cmp	w0, #0x0
  40caa8:	b.eq	40cabc <sqrt@plt+0xac5c>  // b.none
  40caac:	ldr	x0, [sp, #24]
  40cab0:	ldr	x0, [x0, #48]
  40cab4:	ldrb	w0, [x0]
  40cab8:	b	40cc3c <sqrt@plt+0xaddc>
  40cabc:	ldr	x0, [sp, #24]
  40cac0:	str	xzr, [x0, #48]
  40cac4:	ldr	x0, [sp, #24]
  40cac8:	ldr	x0, [x0, #40]
  40cacc:	cmp	x0, #0x0
  40cad0:	b.ne	40cb00 <sqrt@plt+0xaca0>  // b.any
  40cad4:	ldr	x0, [sp, #24]
  40cad8:	bl	40cc44 <sqrt@plt+0xade4>
  40cadc:	cmp	w0, #0x0
  40cae0:	cset	w0, eq  // eq = none
  40cae4:	and	w0, w0, #0xff
  40cae8:	cmp	w0, #0x0
  40caec:	b.ne	40cc34 <sqrt@plt+0xadd4>  // b.any
  40caf0:	ldr	x0, [sp, #24]
  40caf4:	ldr	x1, [x0, #24]
  40caf8:	ldr	x0, [sp, #24]
  40cafc:	str	x1, [x0, #40]
  40cb00:	ldr	x0, [sp, #24]
  40cb04:	ldr	x0, [x0, #40]
  40cb08:	ldrb	w0, [x0]
  40cb0c:	cmp	w0, #0x0
  40cb10:	b.ne	40cb1c <sqrt@plt+0xacbc>  // b.any
  40cb14:	mov	w0, #0xa                   	// #10
  40cb18:	b	40cc3c <sqrt@plt+0xaddc>
  40cb1c:	ldr	x0, [sp, #24]
  40cb20:	ldr	x0, [x0, #40]
  40cb24:	ldrb	w0, [x0]
  40cb28:	sxtb	w0, w0
  40cb2c:	cmp	w0, #0x0
  40cb30:	b.ge	40cc10 <sqrt@plt+0xadb0>  // b.tcont
  40cb34:	ldr	x0, [sp, #24]
  40cb38:	ldr	x0, [x0, #40]
  40cb3c:	ldrb	w0, [x0]
  40cb40:	cmp	w0, #0x9f
  40cb44:	b.hi	40cc10 <sqrt@plt+0xadb0>  // b.pmore
  40cb48:	ldr	x0, [sp, #24]
  40cb4c:	ldr	x0, [x0, #40]
  40cb50:	add	x2, x0, #0x1
  40cb54:	ldr	x1, [sp, #24]
  40cb58:	str	x2, [x1, #40]
  40cb5c:	ldrb	w0, [x0]
  40cb60:	sub	w0, w0, #0x80
  40cb64:	str	w0, [sp, #44]
  40cb68:	ldr	x0, [sp, #24]
  40cb6c:	ldr	w0, [x0, #184]
  40cb70:	ldr	w1, [sp, #44]
  40cb74:	cmp	w1, w0
  40cb78:	b.ge	40cbbc <sqrt@plt+0xad5c>  // b.tcont
  40cb7c:	ldr	x0, [sp, #24]
  40cb80:	add	x2, x0, #0xc0
  40cb84:	ldr	x1, [sp, #24]
  40cb88:	ldrsw	x0, [sp, #44]
  40cb8c:	add	x0, x0, #0xc
  40cb90:	lsl	x0, x0, #2
  40cb94:	add	x0, x1, x0
  40cb98:	ldr	w0, [x0, #8]
  40cb9c:	mov	w1, w0
  40cba0:	mov	x0, x2
  40cba4:	bl	40e208 <sqrt@plt+0xc3a8>
  40cba8:	ldrb	w0, [x0]
  40cbac:	cmp	w0, #0x0
  40cbb0:	b.eq	40cbbc <sqrt@plt+0xad5c>  // b.none
  40cbb4:	mov	w0, #0x1                   	// #1
  40cbb8:	b	40cbc0 <sqrt@plt+0xad60>
  40cbbc:	mov	w0, #0x0                   	// #0
  40cbc0:	cmp	w0, #0x0
  40cbc4:	b.eq	40cb1c <sqrt@plt+0xacbc>  // b.none
  40cbc8:	ldr	x0, [sp, #24]
  40cbcc:	add	x0, x0, #0xc0
  40cbd0:	bl	408034 <sqrt@plt+0x61d4>
  40cbd4:	mov	x2, x0
  40cbd8:	ldr	x1, [sp, #24]
  40cbdc:	ldrsw	x0, [sp, #44]
  40cbe0:	add	x0, x0, #0xc
  40cbe4:	lsl	x0, x0, #2
  40cbe8:	add	x0, x1, x0
  40cbec:	ldr	w0, [x0, #8]
  40cbf0:	sxtw	x0, w0
  40cbf4:	add	x1, x2, x0
  40cbf8:	ldr	x0, [sp, #24]
  40cbfc:	str	x1, [x0, #48]
  40cc00:	ldr	x0, [sp, #24]
  40cc04:	ldr	x0, [x0, #48]
  40cc08:	ldrb	w0, [x0]
  40cc0c:	b	40cc3c <sqrt@plt+0xaddc>
  40cc10:	ldr	x0, [sp, #24]
  40cc14:	ldr	x0, [x0, #40]
  40cc18:	ldrb	w0, [x0]
  40cc1c:	cmp	w0, #0x0
  40cc20:	b.eq	40cac4 <sqrt@plt+0xac64>  // b.none
  40cc24:	ldr	x0, [sp, #24]
  40cc28:	ldr	x0, [x0, #40]
  40cc2c:	ldrb	w0, [x0]
  40cc30:	b	40cc3c <sqrt@plt+0xaddc>
  40cc34:	nop
  40cc38:	mov	w0, #0xffffffff            	// #-1
  40cc3c:	ldp	x29, x30, [sp], #48
  40cc40:	ret
  40cc44:	stp	x29, x30, [sp, #-64]!
  40cc48:	mov	x29, sp
  40cc4c:	str	x19, [sp, #16]
  40cc50:	str	x0, [sp, #40]
  40cc54:	ldr	x0, [sp, #40]
  40cc58:	ldr	w0, [x0, #16]
  40cc5c:	cmp	w0, #0x0
  40cc60:	b.eq	40cc6c <sqrt@plt+0xae0c>  // b.none
  40cc64:	mov	w0, #0x0                   	// #0
  40cc68:	b	40ce78 <sqrt@plt+0xb018>
  40cc6c:	ldr	x0, [sp, #40]
  40cc70:	add	x0, x0, #0xc0
  40cc74:	bl	423a00 <_ZdlPvm@@Base+0x1034>
  40cc78:	ldr	x0, [sp, #40]
  40cc7c:	str	wzr, [x0, #184]
  40cc80:	ldr	x0, [sp, #40]
  40cc84:	ldr	x0, [x0]
  40cc88:	add	x0, x0, #0x28
  40cc8c:	ldr	x1, [x0]
  40cc90:	ldr	x0, [sp, #40]
  40cc94:	blr	x1
  40cc98:	str	w0, [sp, #60]
  40cc9c:	ldr	w0, [sp, #60]
  40cca0:	cmp	w0, #0x20
  40cca4:	b.ne	40ccc8 <sqrt@plt+0xae68>  // b.any
  40cca8:	ldr	x0, [sp, #40]
  40ccac:	ldr	x0, [x0]
  40ccb0:	add	x0, x0, #0x28
  40ccb4:	ldr	x1, [x0]
  40ccb8:	ldr	x0, [sp, #40]
  40ccbc:	blr	x1
  40ccc0:	str	w0, [sp, #60]
  40ccc4:	b	40cc9c <sqrt@plt+0xae3c>
  40ccc8:	ldr	w0, [sp, #60]
  40cccc:	cmn	w0, #0x1
  40ccd0:	b.eq	40cdcc <sqrt@plt+0xaf6c>  // b.none
  40ccd4:	ldr	w0, [sp, #60]
  40ccd8:	cmp	w0, #0xa
  40ccdc:	b.eq	40cdcc <sqrt@plt+0xaf6c>  // b.none
  40cce0:	ldr	x0, [sp, #40]
  40cce4:	ldr	w0, [x0, #184]
  40cce8:	cmp	w0, #0x20
  40ccec:	b.ne	40cd28 <sqrt@plt+0xaec8>  // b.any
  40ccf0:	ldr	x0, [sp, #40]
  40ccf4:	ldr	x0, [x0]
  40ccf8:	add	x0, x0, #0x28
  40ccfc:	ldr	x1, [x0]
  40cd00:	ldr	x0, [sp, #40]
  40cd04:	blr	x1
  40cd08:	str	w0, [sp, #60]
  40cd0c:	ldr	w0, [sp, #60]
  40cd10:	cmp	w0, #0xa
  40cd14:	b.eq	40cdc8 <sqrt@plt+0xaf68>  // b.none
  40cd18:	ldr	w0, [sp, #60]
  40cd1c:	cmn	w0, #0x1
  40cd20:	b.eq	40cdc8 <sqrt@plt+0xaf68>  // b.none
  40cd24:	b	40ccf0 <sqrt@plt+0xae90>
  40cd28:	ldr	x0, [sp, #40]
  40cd2c:	add	x2, x0, #0xc0
  40cd30:	ldr	x0, [sp, #40]
  40cd34:	ldr	w19, [x0, #184]
  40cd38:	add	w1, w19, #0x1
  40cd3c:	ldr	x0, [sp, #40]
  40cd40:	str	w1, [x0, #184]
  40cd44:	mov	x0, x2
  40cd48:	bl	40e274 <sqrt@plt+0xc414>
  40cd4c:	mov	w2, w0
  40cd50:	ldr	x1, [sp, #40]
  40cd54:	sxtw	x0, w19
  40cd58:	add	x0, x0, #0xc
  40cd5c:	lsl	x0, x0, #2
  40cd60:	add	x0, x1, x0
  40cd64:	str	w2, [x0, #8]
  40cd68:	ldr	x0, [sp, #40]
  40cd6c:	add	x0, x0, #0xc0
  40cd70:	ldr	w1, [sp, #60]
  40cd74:	and	w1, w1, #0xff
  40cd78:	bl	40804c <sqrt@plt+0x61ec>
  40cd7c:	ldr	x0, [sp, #40]
  40cd80:	ldr	x0, [x0]
  40cd84:	add	x0, x0, #0x28
  40cd88:	ldr	x1, [x0]
  40cd8c:	ldr	x0, [sp, #40]
  40cd90:	blr	x1
  40cd94:	str	w0, [sp, #60]
  40cd98:	ldr	w0, [sp, #60]
  40cd9c:	cmp	w0, #0x20
  40cda0:	b.eq	40cdb4 <sqrt@plt+0xaf54>  // b.none
  40cda4:	ldr	w0, [sp, #60]
  40cda8:	cmp	w0, #0xa
  40cdac:	b.eq	40cdb4 <sqrt@plt+0xaf54>  // b.none
  40cdb0:	b	40cd68 <sqrt@plt+0xaf08>
  40cdb4:	ldr	x0, [sp, #40]
  40cdb8:	add	x0, x0, #0xc0
  40cdbc:	mov	w1, #0x0                   	// #0
  40cdc0:	bl	40804c <sqrt@plt+0x61ec>
  40cdc4:	b	40cc9c <sqrt@plt+0xae3c>
  40cdc8:	nop
  40cdcc:	ldr	x0, [sp, #40]
  40cdd0:	ldr	x0, [x0, #32]
  40cdd4:	cmp	x0, #0x0
  40cdd8:	b.eq	40ce30 <sqrt@plt+0xafd0>  // b.none
  40cddc:	ldr	x0, [sp, #40]
  40cde0:	ldr	w0, [x0, #184]
  40cde4:	cmp	w0, #0x0
  40cde8:	b.le	40ce30 <sqrt@plt+0xafd0>
  40cdec:	ldr	x0, [sp, #40]
  40cdf0:	add	x2, x0, #0xc0
  40cdf4:	ldr	x0, [sp, #40]
  40cdf8:	ldr	w0, [x0, #56]
  40cdfc:	mov	w1, w0
  40ce00:	mov	x0, x2
  40ce04:	bl	40e208 <sqrt@plt+0xc3a8>
  40ce08:	mov	x2, x0
  40ce0c:	ldr	x0, [sp, #40]
  40ce10:	ldr	x0, [x0, #32]
  40ce14:	mov	x1, x0
  40ce18:	mov	x0, x2
  40ce1c:	bl	401d10 <strcmp@plt>
  40ce20:	cmp	w0, #0x0
  40ce24:	b.ne	40ce30 <sqrt@plt+0xafd0>  // b.any
  40ce28:	mov	w0, #0x1                   	// #1
  40ce2c:	b	40ce34 <sqrt@plt+0xafd4>
  40ce30:	mov	w0, #0x0                   	// #0
  40ce34:	cmp	w0, #0x0
  40ce38:	b.eq	40ce50 <sqrt@plt+0xaff0>  // b.none
  40ce3c:	ldr	x0, [sp, #40]
  40ce40:	mov	w1, #0x1                   	// #1
  40ce44:	str	w1, [x0, #16]
  40ce48:	mov	w0, #0x0                   	// #0
  40ce4c:	b	40ce78 <sqrt@plt+0xb018>
  40ce50:	ldr	x0, [sp, #40]
  40ce54:	ldr	w0, [x0, #184]
  40ce58:	cmp	w0, #0x0
  40ce5c:	b.gt	40ce6c <sqrt@plt+0xb00c>
  40ce60:	ldr	w0, [sp, #60]
  40ce64:	cmp	w0, #0xa
  40ce68:	b.ne	40ce74 <sqrt@plt+0xb014>  // b.any
  40ce6c:	mov	w0, #0x1                   	// #1
  40ce70:	b	40ce78 <sqrt@plt+0xb018>
  40ce74:	mov	w0, #0x0                   	// #0
  40ce78:	ldr	x19, [sp, #16]
  40ce7c:	ldp	x29, x30, [sp], #64
  40ce80:	ret
  40ce84:	stp	x29, x30, [sp, #-48]!
  40ce88:	mov	x29, sp
  40ce8c:	str	x0, [sp, #40]
  40ce90:	str	x1, [sp, #32]
  40ce94:	str	x2, [sp, #24]
  40ce98:	ldr	x0, [sp, #40]
  40ce9c:	bl	40894c <sqrt@plt+0x6aec>
  40cea0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40cea4:	add	x1, x0, #0x670
  40cea8:	ldr	x0, [sp, #40]
  40ceac:	str	x1, [x0]
  40ceb0:	ldr	x0, [sp, #40]
  40ceb4:	ldr	x1, [sp, #24]
  40ceb8:	str	x1, [x0, #16]
  40cebc:	ldr	x0, [sp, #40]
  40cec0:	mov	w1, #0x1                   	// #1
  40cec4:	str	w1, [x0, #24]
  40cec8:	ldr	x0, [sp, #40]
  40cecc:	ldr	x1, [sp, #32]
  40ced0:	str	x1, [x0, #32]
  40ced4:	nop
  40ced8:	ldp	x29, x30, [sp], #48
  40cedc:	ret
  40cee0:	stp	x29, x30, [sp, #-32]!
  40cee4:	mov	x29, sp
  40cee8:	str	x0, [sp, #24]
  40ceec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40cef0:	add	x1, x0, #0x670
  40cef4:	ldr	x0, [sp, #24]
  40cef8:	str	x1, [x0]
  40cefc:	ldr	x0, [sp, #24]
  40cf00:	ldr	x0, [x0, #32]
  40cf04:	bl	401a90 <fclose@plt>
  40cf08:	ldr	x0, [sp, #24]
  40cf0c:	bl	408978 <sqrt@plt+0x6b18>
  40cf10:	nop
  40cf14:	ldp	x29, x30, [sp], #32
  40cf18:	ret
  40cf1c:	stp	x29, x30, [sp, #-32]!
  40cf20:	mov	x29, sp
  40cf24:	str	x0, [sp, #24]
  40cf28:	ldr	x0, [sp, #24]
  40cf2c:	bl	40cee0 <sqrt@plt+0xb080>
  40cf30:	mov	x1, #0x28                  	// #40
  40cf34:	ldr	x0, [sp, #24]
  40cf38:	bl	4229cc <_ZdlPvm@@Base>
  40cf3c:	ldp	x29, x30, [sp], #32
  40cf40:	ret
  40cf44:	stp	x29, x30, [sp, #-64]!
  40cf48:	mov	x29, sp
  40cf4c:	str	x0, [sp, #24]
  40cf50:	ldr	x0, [sp, #24]
  40cf54:	ldr	x0, [x0, #32]
  40cf58:	bl	401c00 <getc@plt>
  40cf5c:	str	w0, [sp, #60]
  40cf60:	ldr	w0, [sp, #60]
  40cf64:	bl	40e1a4 <sqrt@plt+0xc344>
  40cf68:	cmp	w0, #0x0
  40cf6c:	cset	w0, ne  // ne = any
  40cf70:	and	w0, w0, #0xff
  40cf74:	cmp	w0, #0x0
  40cf78:	b.eq	40cfbc <sqrt@plt+0xb15c>  // b.none
  40cf7c:	add	x0, sp, #0x28
  40cf80:	ldr	w1, [sp, #60]
  40cf84:	bl	420294 <sqrt@plt+0x1e434>
  40cf88:	add	x1, sp, #0x28
  40cf8c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40cf90:	add	x3, x0, #0xcb0
  40cf94:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40cf98:	add	x2, x0, #0xcb0
  40cf9c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40cfa0:	add	x0, x0, #0xde8
  40cfa4:	bl	4209c0 <sqrt@plt+0x1eb60>
  40cfa8:	ldr	x0, [sp, #24]
  40cfac:	ldr	x0, [x0, #32]
  40cfb0:	bl	401c00 <getc@plt>
  40cfb4:	str	w0, [sp, #60]
  40cfb8:	b	40cf60 <sqrt@plt+0xb100>
  40cfbc:	ldr	w0, [sp, #60]
  40cfc0:	cmp	w0, #0xa
  40cfc4:	b.ne	40cfdc <sqrt@plt+0xb17c>  // b.any
  40cfc8:	ldr	x0, [sp, #24]
  40cfcc:	ldr	w0, [x0, #24]
  40cfd0:	add	w1, w0, #0x1
  40cfd4:	ldr	x0, [sp, #24]
  40cfd8:	str	w1, [x0, #24]
  40cfdc:	ldr	w0, [sp, #60]
  40cfe0:	ldp	x29, x30, [sp], #64
  40cfe4:	ret
  40cfe8:	stp	x29, x30, [sp, #-64]!
  40cfec:	mov	x29, sp
  40cff0:	str	x0, [sp, #24]
  40cff4:	ldr	x0, [sp, #24]
  40cff8:	ldr	x0, [x0, #32]
  40cffc:	bl	401c00 <getc@plt>
  40d000:	str	w0, [sp, #60]
  40d004:	ldr	w0, [sp, #60]
  40d008:	bl	40e1a4 <sqrt@plt+0xc344>
  40d00c:	cmp	w0, #0x0
  40d010:	cset	w0, ne  // ne = any
  40d014:	and	w0, w0, #0xff
  40d018:	cmp	w0, #0x0
  40d01c:	b.eq	40d060 <sqrt@plt+0xb200>  // b.none
  40d020:	add	x0, sp, #0x28
  40d024:	ldr	w1, [sp, #60]
  40d028:	bl	420294 <sqrt@plt+0x1e434>
  40d02c:	add	x1, sp, #0x28
  40d030:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40d034:	add	x3, x0, #0xcb0
  40d038:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40d03c:	add	x2, x0, #0xcb0
  40d040:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40d044:	add	x0, x0, #0xde8
  40d048:	bl	4209c0 <sqrt@plt+0x1eb60>
  40d04c:	ldr	x0, [sp, #24]
  40d050:	ldr	x0, [x0, #32]
  40d054:	bl	401c00 <getc@plt>
  40d058:	str	w0, [sp, #60]
  40d05c:	b	40d004 <sqrt@plt+0xb1a4>
  40d060:	ldr	w0, [sp, #60]
  40d064:	cmn	w0, #0x1
  40d068:	b.eq	40d080 <sqrt@plt+0xb220>  // b.none
  40d06c:	ldr	x0, [sp, #24]
  40d070:	ldr	x0, [x0, #32]
  40d074:	mov	x1, x0
  40d078:	ldr	w0, [sp, #60]
  40d07c:	bl	401a30 <ungetc@plt>
  40d080:	ldr	w0, [sp, #60]
  40d084:	ldp	x29, x30, [sp], #64
  40d088:	ret
  40d08c:	sub	sp, sp, #0x20
  40d090:	str	x0, [sp, #24]
  40d094:	str	x1, [sp, #16]
  40d098:	str	x2, [sp, #8]
  40d09c:	ldr	x0, [sp, #24]
  40d0a0:	ldr	x1, [x0, #16]
  40d0a4:	ldr	x0, [sp, #16]
  40d0a8:	str	x1, [x0]
  40d0ac:	ldr	x0, [sp, #24]
  40d0b0:	ldr	w1, [x0, #24]
  40d0b4:	ldr	x0, [sp, #8]
  40d0b8:	str	w1, [x0]
  40d0bc:	mov	w0, #0x1                   	// #1
  40d0c0:	add	sp, sp, #0x20
  40d0c4:	ret
  40d0c8:	stp	x29, x30, [sp, #-112]!
  40d0cc:	mov	x29, sp
  40d0d0:	stp	x19, x20, [sp, #16]
  40d0d4:	str	x0, [sp, #56]
  40d0d8:	str	x1, [sp, #48]
  40d0dc:	str	x2, [sp, #40]
  40d0e0:	bl	401cc0 <__errno_location@plt>
  40d0e4:	str	wzr, [x0]
  40d0e8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40d0ec:	add	x1, x0, #0x418
  40d0f0:	ldr	x0, [sp, #56]
  40d0f4:	bl	401cf0 <fopen@plt>
  40d0f8:	str	x0, [sp, #104]
  40d0fc:	ldr	x0, [sp, #104]
  40d100:	cmp	x0, #0x0
  40d104:	b.ne	40d14c <sqrt@plt+0xb2ec>  // b.any
  40d108:	add	x0, sp, #0x40
  40d10c:	ldr	x1, [sp, #56]
  40d110:	bl	420230 <sqrt@plt+0x1e3d0>
  40d114:	bl	401cc0 <__errno_location@plt>
  40d118:	ldr	w0, [x0]
  40d11c:	bl	401b50 <strerror@plt>
  40d120:	mov	x1, x0
  40d124:	add	x0, sp, #0x50
  40d128:	bl	420230 <sqrt@plt+0x1e3d0>
  40d12c:	add	x2, sp, #0x50
  40d130:	add	x1, sp, #0x40
  40d134:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40d138:	add	x3, x0, #0xcb0
  40d13c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40d140:	add	x0, x0, #0x420
  40d144:	bl	40dd08 <sqrt@plt+0xbea8>
  40d148:	b	40d1b0 <sqrt@plt+0xb350>
  40d14c:	mov	x0, #0x28                  	// #40
  40d150:	bl	422910 <_Znwm@@Base>
  40d154:	mov	x20, x0
  40d158:	ldr	x2, [sp, #56]
  40d15c:	ldr	x1, [sp, #104]
  40d160:	mov	x0, x20
  40d164:	bl	40ce84 <sqrt@plt+0xb024>
  40d168:	mov	x0, #0xd8                  	// #216
  40d16c:	bl	422910 <_Znwm@@Base>
  40d170:	mov	x19, x0
  40d174:	ldr	x3, [sp, #40]
  40d178:	ldr	x2, [sp, #48]
  40d17c:	mov	x1, x20
  40d180:	mov	x0, x19
  40d184:	bl	40c51c <sqrt@plt+0xa6bc>
  40d188:	str	x19, [sp, #96]
  40d18c:	ldr	x0, [sp, #96]
  40d190:	bl	409728 <sqrt@plt+0x78c8>
  40d194:	b	40d1b0 <sqrt@plt+0xb350>
  40d198:	mov	x20, x0
  40d19c:	mov	x1, #0xd8                  	// #216
  40d1a0:	mov	x0, x19
  40d1a4:	bl	4229cc <_ZdlPvm@@Base>
  40d1a8:	mov	x0, x20
  40d1ac:	bl	401dd0 <_Unwind_Resume@plt>
  40d1b0:	ldp	x19, x20, [sp, #16]
  40d1b4:	ldp	x29, x30, [sp], #112
  40d1b8:	ret
  40d1bc:	stp	x29, x30, [sp, #-48]!
  40d1c0:	mov	x29, sp
  40d1c4:	stp	x19, x20, [sp, #16]
  40d1c8:	str	x0, [sp, #40]
  40d1cc:	str	x1, [sp, #32]
  40d1d0:	mov	x0, #0xd0                  	// #208
  40d1d4:	bl	422910 <_Znwm@@Base>
  40d1d8:	mov	x19, x0
  40d1dc:	ldr	x2, [sp, #32]
  40d1e0:	ldr	x1, [sp, #40]
  40d1e4:	mov	x0, x19
  40d1e8:	bl	40c638 <sqrt@plt+0xa7d8>
  40d1ec:	mov	x0, x19
  40d1f0:	bl	409728 <sqrt@plt+0x78c8>
  40d1f4:	b	40d210 <sqrt@plt+0xb3b0>
  40d1f8:	mov	x20, x0
  40d1fc:	mov	x1, #0xd0                  	// #208
  40d200:	mov	x0, x19
  40d204:	bl	4229cc <_ZdlPvm@@Base>
  40d208:	mov	x0, x20
  40d20c:	bl	401dd0 <_Unwind_Resume@plt>
  40d210:	ldp	x19, x20, [sp, #16]
  40d214:	ldp	x29, x30, [sp], #48
  40d218:	ret
  40d21c:	stp	x29, x30, [sp, #-48]!
  40d220:	mov	x29, sp
  40d224:	stp	x19, x20, [sp, #16]
  40d228:	str	x0, [sp, #40]
  40d22c:	mov	x0, #0x18                  	// #24
  40d230:	bl	422910 <_Znwm@@Base>
  40d234:	mov	x19, x0
  40d238:	mov	w1, #0xa                   	// #10
  40d23c:	mov	x0, x19
  40d240:	bl	409984 <sqrt@plt+0x7b24>
  40d244:	mov	x0, x19
  40d248:	bl	409728 <sqrt@plt+0x78c8>
  40d24c:	mov	x0, #0x20                  	// #32
  40d250:	bl	422910 <_Znwm@@Base>
  40d254:	mov	x19, x0
  40d258:	ldr	x1, [sp, #40]
  40d25c:	mov	x0, x19
  40d260:	bl	408e70 <sqrt@plt+0x7010>
  40d264:	mov	x0, x19
  40d268:	bl	409728 <sqrt@plt+0x78c8>
  40d26c:	b	40d288 <sqrt@plt+0xb428>
  40d270:	mov	x20, x0
  40d274:	mov	x1, #0x20                  	// #32
  40d278:	mov	x0, x19
  40d27c:	bl	4229cc <_ZdlPvm@@Base>
  40d280:	mov	x0, x20
  40d284:	bl	401dd0 <_Unwind_Resume@plt>
  40d288:	ldp	x19, x20, [sp, #16]
  40d28c:	ldp	x29, x30, [sp], #48
  40d290:	ret
  40d294:	stp	x29, x30, [sp, #-32]!
  40d298:	mov	x29, sp
  40d29c:	bl	4098ac <sqrt@plt+0x7a4c>
  40d2a0:	str	w0, [sp, #28]
  40d2a4:	ldr	w0, [sp, #28]
  40d2a8:	cmp	w0, #0x20
  40d2ac:	b.ne	40d2c0 <sqrt@plt+0xb460>  // b.any
  40d2b0:	bl	4097b4 <sqrt@plt+0x7954>
  40d2b4:	bl	4098ac <sqrt@plt+0x7a4c>
  40d2b8:	str	w0, [sp, #28]
  40d2bc:	b	40d2a4 <sqrt@plt+0xb444>
  40d2c0:	ldr	w0, [sp, #28]
  40d2c4:	cmn	w0, #0x1
  40d2c8:	b.eq	40d2f4 <sqrt@plt+0xb494>  // b.none
  40d2cc:	ldr	w0, [sp, #28]
  40d2d0:	and	w0, w0, #0xff
  40d2d4:	mov	w1, w0
  40d2d8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40d2dc:	add	x0, x0, #0x1a0
  40d2e0:	bl	40e1e4 <sqrt@plt+0xc384>
  40d2e4:	cmp	w0, #0x0
  40d2e8:	b.eq	40d2f4 <sqrt@plt+0xb494>  // b.none
  40d2ec:	mov	w0, #0x1                   	// #1
  40d2f0:	b	40d2f8 <sqrt@plt+0xb498>
  40d2f4:	mov	w0, #0x0                   	// #0
  40d2f8:	cmp	w0, #0x0
  40d2fc:	b.eq	40d43c <sqrt@plt+0xb5dc>  // b.none
  40d300:	bl	4097b4 <sqrt@plt+0x7954>
  40d304:	ldr	w0, [sp, #28]
  40d308:	and	w0, w0, #0xff
  40d30c:	mov	w1, w0
  40d310:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d314:	add	x0, x0, #0x98
  40d318:	bl	423150 <_ZdlPvm@@Base+0x784>
  40d31c:	bl	4098ac <sqrt@plt+0x7a4c>
  40d320:	str	w0, [sp, #28]
  40d324:	ldr	w0, [sp, #28]
  40d328:	cmn	w0, #0x1
  40d32c:	b.eq	40d35c <sqrt@plt+0xb4fc>  // b.none
  40d330:	ldr	w0, [sp, #28]
  40d334:	and	w0, w0, #0xff
  40d338:	mov	w1, w0
  40d33c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40d340:	add	x0, x0, #0x8a0
  40d344:	bl	40e1e4 <sqrt@plt+0xc384>
  40d348:	cmp	w0, #0x0
  40d34c:	b.ne	40d364 <sqrt@plt+0xb504>  // b.any
  40d350:	ldr	w0, [sp, #28]
  40d354:	cmp	w0, #0x5f
  40d358:	b.eq	40d364 <sqrt@plt+0xb504>  // b.none
  40d35c:	mov	w0, #0x1                   	// #1
  40d360:	b	40d368 <sqrt@plt+0xb508>
  40d364:	mov	w0, #0x0                   	// #0
  40d368:	cmp	w0, #0x0
  40d36c:	b.ne	40d390 <sqrt@plt+0xb530>  // b.any
  40d370:	bl	4097b4 <sqrt@plt+0x7954>
  40d374:	ldr	w0, [sp, #28]
  40d378:	and	w0, w0, #0xff
  40d37c:	mov	w1, w0
  40d380:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d384:	add	x0, x0, #0x98
  40d388:	bl	40804c <sqrt@plt+0x61ec>
  40d38c:	b	40d31c <sqrt@plt+0xb4bc>
  40d390:	nop
  40d394:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d398:	add	x1, x0, #0x98
  40d39c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d3a0:	add	x0, x0, #0x88
  40d3a4:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40d3a8:	mov	w1, #0x0                   	// #0
  40d3ac:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d3b0:	add	x0, x0, #0x98
  40d3b4:	bl	40804c <sqrt@plt+0x61ec>
  40d3b8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d3bc:	add	x0, x0, #0x98
  40d3c0:	bl	408034 <sqrt@plt+0x61d4>
  40d3c4:	mov	x1, x0
  40d3c8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d3cc:	add	x0, x0, #0x68
  40d3d0:	bl	40860c <sqrt@plt+0x67ac>
  40d3d4:	str	x0, [sp, #16]
  40d3d8:	ldr	x0, [sp, #16]
  40d3dc:	cmp	x0, #0x0
  40d3e0:	b.eq	40d3f0 <sqrt@plt+0xb590>  // b.none
  40d3e4:	ldr	x0, [sp, #16]
  40d3e8:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40d3ec:	b	40d47c <sqrt@plt+0xb61c>
  40d3f0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d3f4:	add	x0, x0, #0x98
  40d3f8:	bl	40e274 <sqrt@plt+0xc414>
  40d3fc:	sub	w0, w0, #0x2
  40d400:	str	w0, [sp, #24]
  40d404:	ldr	w0, [sp, #24]
  40d408:	cmp	w0, #0x0
  40d40c:	b.lt	40d43c <sqrt@plt+0xb5dc>  // b.tstop
  40d410:	ldr	w1, [sp, #24]
  40d414:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d418:	add	x0, x0, #0x98
  40d41c:	bl	40e208 <sqrt@plt+0xc3a8>
  40d420:	ldrb	w0, [x0]
  40d424:	mov	w1, #0x0                   	// #0
  40d428:	bl	409a10 <sqrt@plt+0x7bb0>
  40d42c:	ldr	w0, [sp, #24]
  40d430:	sub	w0, w0, #0x1
  40d434:	str	w0, [sp, #24]
  40d438:	b	40d404 <sqrt@plt+0xb5a4>
  40d43c:	bl	40bb28 <sqrt@plt+0x9cc8>
  40d440:	cmp	w0, #0x0
  40d444:	cset	w0, ne  // ne = any
  40d448:	and	w0, w0, #0xff
  40d44c:	cmp	w0, #0x0
  40d450:	b.eq	40d478 <sqrt@plt+0xb618>  // b.none
  40d454:	mov	w1, #0x0                   	// #0
  40d458:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d45c:	add	x0, x0, #0x98
  40d460:	bl	40804c <sqrt@plt+0x61ec>
  40d464:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d468:	add	x0, x0, #0x98
  40d46c:	bl	408034 <sqrt@plt+0x61d4>
  40d470:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40d474:	b	40d47c <sqrt@plt+0xb61c>
  40d478:	mov	x0, #0x0                   	// #0
  40d47c:	ldp	x29, x30, [sp], #32
  40d480:	ret
  40d484:	stp	x29, x30, [sp, #-16]!
  40d488:	mov	x29, sp
  40d48c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d490:	add	x0, x0, #0xaa0
  40d494:	ldr	w0, [x0]
  40d498:	cmn	w0, #0x1
  40d49c:	b.ne	40d4cc <sqrt@plt+0xb66c>  // b.any
  40d4a0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d4a4:	add	x1, x0, #0x88
  40d4a8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d4ac:	add	x0, x0, #0xb8
  40d4b0:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40d4b4:	mov	w0, #0x1                   	// #1
  40d4b8:	bl	40a900 <sqrt@plt+0x8aa0>
  40d4bc:	mov	w1, w0
  40d4c0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d4c4:	add	x0, x0, #0xaa0
  40d4c8:	str	w1, [x0]
  40d4cc:	nop
  40d4d0:	ldp	x29, x30, [sp], #16
  40d4d4:	ret
  40d4d8:	stp	x29, x30, [sp, #-32]!
  40d4dc:	mov	x29, sp
  40d4e0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d4e4:	add	x0, x0, #0xb4
  40d4e8:	ldr	w0, [x0]
  40d4ec:	cmp	w0, #0x0
  40d4f0:	b.eq	40d5d4 <sqrt@plt+0xb774>  // b.none
  40d4f4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d4f8:	add	x0, x0, #0xaa0
  40d4fc:	ldr	w0, [x0]
  40d500:	cmn	w0, #0x1
  40d504:	cset	w0, eq  // eq = none
  40d508:	and	w0, w0, #0xff
  40d50c:	mov	w3, w0
  40d510:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40d514:	add	x2, x0, #0xdc8
  40d518:	mov	w1, #0x6f9                 	// #1785
  40d51c:	mov	w0, w3
  40d520:	bl	407ffc <sqrt@plt+0x619c>
  40d524:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d528:	add	x0, x0, #0xb4
  40d52c:	ldr	w0, [x0]
  40d530:	cmp	w0, #0x2
  40d534:	b.ne	40d57c <sqrt@plt+0xb71c>  // b.any
  40d538:	bl	40d294 <sqrt@plt+0xb434>
  40d53c:	mov	x1, x0
  40d540:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d544:	add	x0, x0, #0xc40
  40d548:	str	x1, [x0]
  40d54c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d550:	add	x0, x0, #0xc40
  40d554:	ldr	x0, [x0]
  40d558:	cmp	x0, #0x0
  40d55c:	cset	w0, ne  // ne = any
  40d560:	and	w0, w0, #0xff
  40d564:	cmp	w0, #0x0
  40d568:	b.eq	40d574 <sqrt@plt+0xb714>  // b.none
  40d56c:	mov	w0, #0x107                 	// #263
  40d570:	b	40dd00 <sqrt@plt+0xbea0>
  40d574:	mov	w0, #0x0                   	// #0
  40d578:	b	40dd00 <sqrt@plt+0xbea0>
  40d57c:	bl	40bb28 <sqrt@plt+0x9cc8>
  40d580:	cmp	w0, #0x0
  40d584:	cset	w0, ne  // ne = any
  40d588:	and	w0, w0, #0xff
  40d58c:	cmp	w0, #0x0
  40d590:	b.eq	40d5cc <sqrt@plt+0xb76c>  // b.none
  40d594:	mov	w1, #0x0                   	// #0
  40d598:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d59c:	add	x0, x0, #0x98
  40d5a0:	bl	40804c <sqrt@plt+0x61ec>
  40d5a4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d5a8:	add	x0, x0, #0x98
  40d5ac:	bl	408034 <sqrt@plt+0x61d4>
  40d5b0:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40d5b4:	mov	x1, x0
  40d5b8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d5bc:	add	x0, x0, #0xc40
  40d5c0:	str	x1, [x0]
  40d5c4:	mov	w0, #0x107                 	// #263
  40d5c8:	b	40dd00 <sqrt@plt+0xbea0>
  40d5cc:	mov	w0, #0x0                   	// #0
  40d5d0:	b	40dd00 <sqrt@plt+0xbea0>
  40d5d4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d5d8:	add	x0, x0, #0xaa0
  40d5dc:	ldr	w0, [x0]
  40d5e0:	cmp	w0, #0x0
  40d5e4:	b.lt	40d60c <sqrt@plt+0xb7ac>  // b.tstop
  40d5e8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d5ec:	add	x0, x0, #0xaa0
  40d5f0:	ldr	w0, [x0]
  40d5f4:	str	w0, [sp, #28]
  40d5f8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d5fc:	add	x0, x0, #0xaa0
  40d600:	mov	w1, #0xffffffff            	// #-1
  40d604:	str	w1, [x0]
  40d608:	b	40d618 <sqrt@plt+0xb7b8>
  40d60c:	mov	w0, #0x1                   	// #1
  40d610:	bl	40a900 <sqrt@plt+0x8aa0>
  40d614:	str	w0, [sp, #28]
  40d618:	ldr	w0, [sp, #28]
  40d61c:	cmp	w0, #0x17b
  40d620:	b.gt	40dcf4 <sqrt@plt+0xbe94>
  40d624:	ldr	w0, [sp, #28]
  40d628:	cmp	w0, #0x102
  40d62c:	b.ge	40d64c <sqrt@plt+0xb7ec>  // b.tcont
  40d630:	ldr	w0, [sp, #28]
  40d634:	cmn	w0, #0x1
  40d638:	b.eq	40d67c <sqrt@plt+0xb81c>  // b.none
  40d63c:	ldr	w0, [sp, #28]
  40d640:	cmp	w0, #0xa
  40d644:	b.eq	40d674 <sqrt@plt+0xb814>  // b.none
  40d648:	b	40dcf4 <sqrt@plt+0xbe94>
  40d64c:	ldr	w0, [sp, #28]
  40d650:	sub	w0, w0, #0x102
  40d654:	cmp	w0, #0x79
  40d658:	b.hi	40dcf4 <sqrt@plt+0xbe94>  // b.pmore
  40d65c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5634>
  40d660:	add	x1, x1, #0x434
  40d664:	ldr	w0, [x1, w0, uxtw #2]
  40d668:	adr	x1, 40d674 <sqrt@plt+0xb814>
  40d66c:	add	x0, x1, w0, sxtw #2
  40d670:	br	x0
  40d674:	mov	w0, #0x3b                  	// #59
  40d678:	b	40dd00 <sqrt@plt+0xbea0>
  40d67c:	mov	w0, #0x0                   	// #0
  40d680:	b	40dd00 <sqrt@plt+0xbea0>
  40d684:	bl	40bdcc <sqrt@plt+0x9f6c>
  40d688:	b	40dcfc <sqrt@plt+0xbe9c>
  40d68c:	bl	40bedc <sqrt@plt+0xa07c>
  40d690:	b	40dcfc <sqrt@plt+0xbe9c>
  40d694:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d698:	add	x0, x0, #0xb0
  40d69c:	ldr	w1, [x0]
  40d6a0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d6a4:	add	x0, x0, #0xc40
  40d6a8:	str	w1, [x0]
  40d6ac:	ldr	w0, [sp, #28]
  40d6b0:	b	40dd00 <sqrt@plt+0xbea0>
  40d6b4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d6b8:	add	x0, x0, #0xa8
  40d6bc:	ldr	d0, [x0]
  40d6c0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d6c4:	add	x0, x0, #0xc40
  40d6c8:	str	d0, [x0]
  40d6cc:	ldr	w0, [sp, #28]
  40d6d0:	b	40dd00 <sqrt@plt+0xbea0>
  40d6d4:	mov	w1, #0x0                   	// #0
  40d6d8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d6dc:	add	x0, x0, #0x98
  40d6e0:	bl	40804c <sqrt@plt+0x61ec>
  40d6e4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d6e8:	add	x1, x0, #0xc50
  40d6ec:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d6f0:	add	x0, x0, #0xc48
  40d6f4:	bl	409a68 <sqrt@plt+0x7c08>
  40d6f8:	cmp	w0, #0x0
  40d6fc:	cset	w0, eq  // eq = none
  40d700:	and	w0, w0, #0xff
  40d704:	cmp	w0, #0x0
  40d708:	b.eq	40d728 <sqrt@plt+0xb8c8>  // b.none
  40d70c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d710:	add	x0, x0, #0xc40
  40d714:	str	xzr, [x0, #8]
  40d718:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d71c:	add	x0, x0, #0xc40
  40d720:	mov	w1, #0xffffffff            	// #-1
  40d724:	str	w1, [x0, #16]
  40d728:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d72c:	add	x0, x0, #0x98
  40d730:	bl	408034 <sqrt@plt+0x61d4>
  40d734:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40d738:	mov	x1, x0
  40d73c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d740:	add	x0, x0, #0xc40
  40d744:	str	x1, [x0]
  40d748:	ldr	w0, [sp, #28]
  40d74c:	b	40dd00 <sqrt@plt+0xbea0>
  40d750:	mov	w1, #0x0                   	// #0
  40d754:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d758:	add	x0, x0, #0x98
  40d75c:	bl	40804c <sqrt@plt+0x61ec>
  40d760:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d764:	add	x0, x0, #0x98
  40d768:	bl	408034 <sqrt@plt+0x61d4>
  40d76c:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40d770:	mov	x1, x0
  40d774:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d778:	add	x0, x0, #0xc40
  40d77c:	str	x1, [x0]
  40d780:	ldr	w0, [sp, #28]
  40d784:	b	40dd00 <sqrt@plt+0xbea0>
  40d788:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d78c:	add	x1, x0, #0x88
  40d790:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d794:	add	x0, x0, #0xb8
  40d798:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40d79c:	mov	w0, #0x1                   	// #1
  40d7a0:	bl	40a900 <sqrt@plt+0x8aa0>
  40d7a4:	mov	w1, w0
  40d7a8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d7ac:	add	x0, x0, #0xaa0
  40d7b0:	str	w1, [x0]
  40d7b4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d7b8:	add	x0, x0, #0xaa0
  40d7bc:	ldr	w0, [x0]
  40d7c0:	cmp	w0, #0x12f
  40d7c4:	b.ne	40d7d0 <sqrt@plt+0xb970>  // b.any
  40d7c8:	mov	w0, #0x164                 	// #356
  40d7cc:	b	40dd00 <sqrt@plt+0xbea0>
  40d7d0:	ldr	w0, [sp, #28]
  40d7d4:	b	40dd00 <sqrt@plt+0xbea0>
  40d7d8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d7dc:	add	x1, x0, #0x88
  40d7e0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d7e4:	add	x0, x0, #0xb8
  40d7e8:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40d7ec:	mov	w0, #0x1                   	// #1
  40d7f0:	bl	40a900 <sqrt@plt+0x8aa0>
  40d7f4:	mov	w1, w0
  40d7f8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d7fc:	add	x0, x0, #0xaa0
  40d800:	str	w1, [x0]
  40d804:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d808:	add	x0, x0, #0xaa0
  40d80c:	ldr	w0, [x0]
  40d810:	cmp	w0, #0x12f
  40d814:	b.ne	40d820 <sqrt@plt+0xb9c0>  // b.any
  40d818:	mov	w0, #0x165                 	// #357
  40d81c:	b	40dd00 <sqrt@plt+0xbea0>
  40d820:	ldr	w0, [sp, #28]
  40d824:	b	40dd00 <sqrt@plt+0xbea0>
  40d828:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d82c:	add	x1, x0, #0x88
  40d830:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d834:	add	x0, x0, #0xb8
  40d838:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40d83c:	mov	w0, #0x1                   	// #1
  40d840:	bl	40a900 <sqrt@plt+0x8aa0>
  40d844:	mov	w1, w0
  40d848:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d84c:	add	x0, x0, #0xaa0
  40d850:	str	w1, [x0]
  40d854:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d858:	add	x0, x0, #0xaa0
  40d85c:	ldr	w0, [x0]
  40d860:	cmp	w0, #0x11e
  40d864:	b.eq	40d8a0 <sqrt@plt+0xba40>  // b.none
  40d868:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d86c:	add	x0, x0, #0xaa0
  40d870:	ldr	w0, [x0]
  40d874:	cmp	w0, #0x11d
  40d878:	b.eq	40d8a0 <sqrt@plt+0xba40>  // b.none
  40d87c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40d880:	add	x0, x0, #0x180
  40d884:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40d888:	mov	x1, x0
  40d88c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d890:	add	x0, x0, #0xc40
  40d894:	str	x1, [x0]
  40d898:	mov	w0, #0x103                 	// #259
  40d89c:	b	40dd00 <sqrt@plt+0xbea0>
  40d8a0:	ldr	w0, [sp, #28]
  40d8a4:	b	40dd00 <sqrt@plt+0xbea0>
  40d8a8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d8ac:	add	x1, x0, #0x88
  40d8b0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d8b4:	add	x0, x0, #0xb8
  40d8b8:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40d8bc:	mov	w0, #0x1                   	// #1
  40d8c0:	bl	40a900 <sqrt@plt+0x8aa0>
  40d8c4:	mov	w1, w0
  40d8c8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d8cc:	add	x0, x0, #0xaa0
  40d8d0:	str	w1, [x0]
  40d8d4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d8d8:	add	x0, x0, #0xaa0
  40d8dc:	ldr	w0, [x0]
  40d8e0:	cmp	w0, #0x11e
  40d8e4:	b.eq	40d920 <sqrt@plt+0xbac0>  // b.none
  40d8e8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d8ec:	add	x0, x0, #0xaa0
  40d8f0:	ldr	w0, [x0]
  40d8f4:	cmp	w0, #0x11d
  40d8f8:	b.eq	40d920 <sqrt@plt+0xbac0>  // b.none
  40d8fc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40d900:	add	x0, x0, #0x48
  40d904:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40d908:	mov	x1, x0
  40d90c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d910:	add	x0, x0, #0xc40
  40d914:	str	x1, [x0]
  40d918:	mov	w0, #0x103                 	// #259
  40d91c:	b	40dd00 <sqrt@plt+0xbea0>
  40d920:	ldr	w0, [sp, #28]
  40d924:	b	40dd00 <sqrt@plt+0xbea0>
  40d928:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d92c:	add	x1, x0, #0x88
  40d930:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d934:	add	x0, x0, #0xb8
  40d938:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40d93c:	mov	w0, #0x1                   	// #1
  40d940:	bl	40a900 <sqrt@plt+0x8aa0>
  40d944:	mov	w1, w0
  40d948:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d94c:	add	x0, x0, #0xaa0
  40d950:	str	w1, [x0]
  40d954:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d958:	add	x0, x0, #0xaa0
  40d95c:	ldr	w0, [x0]
  40d960:	cmp	w0, #0x12f
  40d964:	b.eq	40d98c <sqrt@plt+0xbb2c>  // b.none
  40d968:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40d96c:	add	x0, x0, #0x68
  40d970:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40d974:	mov	x1, x0
  40d978:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d97c:	add	x0, x0, #0xc40
  40d980:	str	x1, [x0]
  40d984:	mov	w0, #0x103                 	// #259
  40d988:	b	40dd00 <sqrt@plt+0xbea0>
  40d98c:	ldr	w0, [sp, #28]
  40d990:	b	40dd00 <sqrt@plt+0xbea0>
  40d994:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d998:	add	x1, x0, #0x88
  40d99c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40d9a0:	add	x0, x0, #0xb8
  40d9a4:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40d9a8:	mov	w0, #0x1                   	// #1
  40d9ac:	bl	40a900 <sqrt@plt+0x8aa0>
  40d9b0:	mov	w1, w0
  40d9b4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d9b8:	add	x0, x0, #0xaa0
  40d9bc:	str	w1, [x0]
  40d9c0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d9c4:	add	x0, x0, #0xaa0
  40d9c8:	ldr	w0, [x0]
  40d9cc:	cmp	w0, #0x12f
  40d9d0:	b.eq	40d9f8 <sqrt@plt+0xbb98>  // b.none
  40d9d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40d9d8:	add	x0, x0, #0xf8
  40d9dc:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40d9e0:	mov	x1, x0
  40d9e4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40d9e8:	add	x0, x0, #0xc40
  40d9ec:	str	x1, [x0]
  40d9f0:	mov	w0, #0x103                 	// #259
  40d9f4:	b	40dd00 <sqrt@plt+0xbea0>
  40d9f8:	ldr	w0, [sp, #28]
  40d9fc:	b	40dd00 <sqrt@plt+0xbea0>
  40da00:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40da04:	add	x1, x0, #0x88
  40da08:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40da0c:	add	x0, x0, #0xb8
  40da10:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40da14:	mov	w0, #0x1                   	// #1
  40da18:	bl	40a900 <sqrt@plt+0x8aa0>
  40da1c:	mov	w1, w0
  40da20:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40da24:	add	x0, x0, #0xaa0
  40da28:	str	w1, [x0]
  40da2c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40da30:	add	x0, x0, #0xaa0
  40da34:	ldr	w0, [x0]
  40da38:	cmp	w0, #0x12f
  40da3c:	b.eq	40da64 <sqrt@plt+0xbc04>  // b.none
  40da40:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40da44:	add	x0, x0, #0xf98
  40da48:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40da4c:	mov	x1, x0
  40da50:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40da54:	add	x0, x0, #0xc40
  40da58:	str	x1, [x0]
  40da5c:	mov	w0, #0x103                 	// #259
  40da60:	b	40dd00 <sqrt@plt+0xbea0>
  40da64:	ldr	w0, [sp, #28]
  40da68:	b	40dd00 <sqrt@plt+0xbea0>
  40da6c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40da70:	add	x1, x0, #0x88
  40da74:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40da78:	add	x0, x0, #0xb8
  40da7c:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40da80:	mov	w0, #0x1                   	// #1
  40da84:	bl	40a900 <sqrt@plt+0x8aa0>
  40da88:	mov	w1, w0
  40da8c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40da90:	add	x0, x0, #0xaa0
  40da94:	str	w1, [x0]
  40da98:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40da9c:	add	x0, x0, #0xaa0
  40daa0:	ldr	w0, [x0]
  40daa4:	cmp	w0, #0x12f
  40daa8:	b.eq	40dad0 <sqrt@plt+0xbc70>  // b.none
  40daac:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40dab0:	add	x0, x0, #0x190
  40dab4:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40dab8:	mov	x1, x0
  40dabc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dac0:	add	x0, x0, #0xc40
  40dac4:	str	x1, [x0]
  40dac8:	mov	w0, #0x103                 	// #259
  40dacc:	b	40dd00 <sqrt@plt+0xbea0>
  40dad0:	ldr	w0, [sp, #28]
  40dad4:	b	40dd00 <sqrt@plt+0xbea0>
  40dad8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40dadc:	add	x1, x0, #0x88
  40dae0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40dae4:	add	x0, x0, #0xb8
  40dae8:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40daec:	mov	w0, #0x1                   	// #1
  40daf0:	bl	40a900 <sqrt@plt+0x8aa0>
  40daf4:	mov	w1, w0
  40daf8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dafc:	add	x0, x0, #0xaa0
  40db00:	str	w1, [x0]
  40db04:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40db08:	add	x0, x0, #0xaa0
  40db0c:	ldr	w0, [x0]
  40db10:	cmp	w0, #0x12f
  40db14:	b.eq	40db3c <sqrt@plt+0xbcdc>  // b.none
  40db18:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40db1c:	add	x0, x0, #0x160
  40db20:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40db24:	mov	x1, x0
  40db28:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40db2c:	add	x0, x0, #0xc40
  40db30:	str	x1, [x0]
  40db34:	mov	w0, #0x103                 	// #259
  40db38:	b	40dd00 <sqrt@plt+0xbea0>
  40db3c:	ldr	w0, [sp, #28]
  40db40:	b	40dd00 <sqrt@plt+0xbea0>
  40db44:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40db48:	add	x1, x0, #0x88
  40db4c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40db50:	add	x0, x0, #0xb8
  40db54:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40db58:	mov	w0, #0x1                   	// #1
  40db5c:	bl	40a900 <sqrt@plt+0x8aa0>
  40db60:	mov	w1, w0
  40db64:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40db68:	add	x0, x0, #0xaa0
  40db6c:	str	w1, [x0]
  40db70:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40db74:	add	x0, x0, #0xaa0
  40db78:	ldr	w0, [x0]
  40db7c:	cmp	w0, #0x12f
  40db80:	b.eq	40dba8 <sqrt@plt+0xbd48>  // b.none
  40db84:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40db88:	add	x0, x0, #0xed8
  40db8c:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40db90:	mov	x1, x0
  40db94:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40db98:	add	x0, x0, #0xc40
  40db9c:	str	x1, [x0]
  40dba0:	mov	w0, #0x103                 	// #259
  40dba4:	b	40dd00 <sqrt@plt+0xbea0>
  40dba8:	ldr	w0, [sp, #28]
  40dbac:	b	40dd00 <sqrt@plt+0xbea0>
  40dbb0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40dbb4:	add	x1, x0, #0x88
  40dbb8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40dbbc:	add	x0, x0, #0xb8
  40dbc0:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40dbc4:	mov	w0, #0x1                   	// #1
  40dbc8:	bl	40a900 <sqrt@plt+0x8aa0>
  40dbcc:	mov	w1, w0
  40dbd0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dbd4:	add	x0, x0, #0xaa0
  40dbd8:	str	w1, [x0]
  40dbdc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dbe0:	add	x0, x0, #0xaa0
  40dbe4:	ldr	w0, [x0]
  40dbe8:	cmp	w0, #0x12f
  40dbec:	b.eq	40dc14 <sqrt@plt+0xbdb4>  // b.none
  40dbf0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40dbf4:	add	x0, x0, #0xef8
  40dbf8:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40dbfc:	mov	x1, x0
  40dc00:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dc04:	add	x0, x0, #0xc40
  40dc08:	str	x1, [x0]
  40dc0c:	mov	w0, #0x103                 	// #259
  40dc10:	b	40dd00 <sqrt@plt+0xbea0>
  40dc14:	ldr	w0, [sp, #28]
  40dc18:	b	40dd00 <sqrt@plt+0xbea0>
  40dc1c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40dc20:	add	x1, x0, #0x88
  40dc24:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40dc28:	add	x0, x0, #0xb8
  40dc2c:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40dc30:	mov	w0, #0x1                   	// #1
  40dc34:	bl	40a900 <sqrt@plt+0x8aa0>
  40dc38:	mov	w1, w0
  40dc3c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dc40:	add	x0, x0, #0xaa0
  40dc44:	str	w1, [x0]
  40dc48:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dc4c:	add	x0, x0, #0xaa0
  40dc50:	ldr	w0, [x0]
  40dc54:	cmp	w0, #0x12f
  40dc58:	b.eq	40dc80 <sqrt@plt+0xbe20>  // b.none
  40dc5c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40dc60:	add	x0, x0, #0x120
  40dc64:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40dc68:	mov	x1, x0
  40dc6c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dc70:	add	x0, x0, #0xc40
  40dc74:	str	x1, [x0]
  40dc78:	mov	w0, #0x103                 	// #259
  40dc7c:	b	40dd00 <sqrt@plt+0xbea0>
  40dc80:	ldr	w0, [sp, #28]
  40dc84:	b	40dd00 <sqrt@plt+0xbea0>
  40dc88:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40dc8c:	add	x1, x0, #0x88
  40dc90:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40dc94:	add	x0, x0, #0xb8
  40dc98:	bl	422fd4 <_ZdlPvm@@Base+0x608>
  40dc9c:	mov	w0, #0x1                   	// #1
  40dca0:	bl	40a900 <sqrt@plt+0x8aa0>
  40dca4:	mov	w1, w0
  40dca8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dcac:	add	x0, x0, #0xaa0
  40dcb0:	str	w1, [x0]
  40dcb4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dcb8:	add	x0, x0, #0xaa0
  40dcbc:	ldr	w0, [x0]
  40dcc0:	cmp	w0, #0x12f
  40dcc4:	b.eq	40dcec <sqrt@plt+0xbe8c>  // b.none
  40dcc8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40dccc:	add	x0, x0, #0xfb0
  40dcd0:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40dcd4:	mov	x1, x0
  40dcd8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40dcdc:	add	x0, x0, #0xc40
  40dce0:	str	x1, [x0]
  40dce4:	mov	w0, #0x103                 	// #259
  40dce8:	b	40dd00 <sqrt@plt+0xbea0>
  40dcec:	ldr	w0, [sp, #28]
  40dcf0:	b	40dd00 <sqrt@plt+0xbea0>
  40dcf4:	ldr	w0, [sp, #28]
  40dcf8:	b	40dd00 <sqrt@plt+0xbea0>
  40dcfc:	b	40d5d4 <sqrt@plt+0xb774>
  40dd00:	ldp	x29, x30, [sp], #32
  40dd04:	ret
  40dd08:	stp	x29, x30, [sp, #-64]!
  40dd0c:	mov	x29, sp
  40dd10:	str	x0, [sp, #40]
  40dd14:	str	x1, [sp, #32]
  40dd18:	str	x2, [sp, #24]
  40dd1c:	str	x3, [sp, #16]
  40dd20:	add	x1, sp, #0x34
  40dd24:	add	x0, sp, #0x38
  40dd28:	bl	409a68 <sqrt@plt+0x7c08>
  40dd2c:	cmp	w0, #0x0
  40dd30:	cset	w0, eq  // eq = none
  40dd34:	and	w0, w0, #0xff
  40dd38:	cmp	w0, #0x0
  40dd3c:	b.eq	40dd58 <sqrt@plt+0xbef8>  // b.none
  40dd40:	ldr	x3, [sp, #16]
  40dd44:	ldr	x2, [sp, #24]
  40dd48:	ldr	x1, [sp, #32]
  40dd4c:	ldr	x0, [sp, #40]
  40dd50:	bl	4209c0 <sqrt@plt+0x1eb60>
  40dd54:	b	40dd74 <sqrt@plt+0xbf14>
  40dd58:	ldr	x0, [sp, #56]
  40dd5c:	ldr	w1, [sp, #52]
  40dd60:	ldr	x5, [sp, #16]
  40dd64:	ldr	x4, [sp, #24]
  40dd68:	ldr	x3, [sp, #32]
  40dd6c:	ldr	x2, [sp, #40]
  40dd70:	bl	420a74 <sqrt@plt+0x1ec14>
  40dd74:	nop
  40dd78:	ldp	x29, x30, [sp], #64
  40dd7c:	ret
  40dd80:	stp	x29, x30, [sp, #-64]!
  40dd84:	mov	x29, sp
  40dd88:	str	x0, [sp, #40]
  40dd8c:	str	x1, [sp, #32]
  40dd90:	str	x2, [sp, #24]
  40dd94:	str	x3, [sp, #16]
  40dd98:	add	x1, sp, #0x34
  40dd9c:	add	x0, sp, #0x38
  40dda0:	bl	409a68 <sqrt@plt+0x7c08>
  40dda4:	cmp	w0, #0x0
  40dda8:	cset	w0, eq  // eq = none
  40ddac:	and	w0, w0, #0xff
  40ddb0:	cmp	w0, #0x0
  40ddb4:	b.eq	40ddd0 <sqrt@plt+0xbf70>  // b.none
  40ddb8:	ldr	x3, [sp, #16]
  40ddbc:	ldr	x2, [sp, #24]
  40ddc0:	ldr	x1, [sp, #32]
  40ddc4:	ldr	x0, [sp, #40]
  40ddc8:	bl	4209fc <sqrt@plt+0x1eb9c>
  40ddcc:	b	40ddec <sqrt@plt+0xbf8c>
  40ddd0:	ldr	x0, [sp, #56]
  40ddd4:	ldr	w1, [sp, #52]
  40ddd8:	ldr	x5, [sp, #16]
  40dddc:	ldr	x4, [sp, #24]
  40dde0:	ldr	x3, [sp, #32]
  40dde4:	ldr	x2, [sp, #40]
  40dde8:	bl	420ac4 <sqrt@plt+0x1ec64>
  40ddec:	nop
  40ddf0:	ldp	x29, x30, [sp], #64
  40ddf4:	ret
  40ddf8:	stp	x29, x30, [sp, #-208]!
  40ddfc:	mov	x29, sp
  40de00:	stp	x19, x20, [sp, #16]
  40de04:	str	x0, [sp, #40]
  40de08:	str	xzr, [sp, #200]
  40de0c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40de10:	add	x0, x0, #0xaa0
  40de14:	ldr	w0, [x0]
  40de18:	cmn	w0, #0x1
  40de1c:	b.ne	40de64 <sqrt@plt+0xc004>  // b.any
  40de20:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40de24:	add	x0, x0, #0x88
  40de28:	bl	40e274 <sqrt@plt+0xc414>
  40de2c:	cmp	w0, #0x0
  40de30:	cset	w0, gt
  40de34:	and	w0, w0, #0xff
  40de38:	cmp	w0, #0x0
  40de3c:	b.eq	40dea4 <sqrt@plt+0xc044>  // b.none
  40de40:	mov	w1, #0x0                   	// #0
  40de44:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40de48:	add	x0, x0, #0x88
  40de4c:	bl	40804c <sqrt@plt+0x61ec>
  40de50:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40de54:	add	x0, x0, #0x88
  40de58:	bl	408034 <sqrt@plt+0x61d4>
  40de5c:	str	x0, [sp, #200]
  40de60:	b	40dea4 <sqrt@plt+0xc044>
  40de64:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40de68:	add	x0, x0, #0xb8
  40de6c:	bl	40e274 <sqrt@plt+0xc414>
  40de70:	cmp	w0, #0x0
  40de74:	cset	w0, gt
  40de78:	and	w0, w0, #0xff
  40de7c:	cmp	w0, #0x0
  40de80:	b.eq	40dea4 <sqrt@plt+0xc044>  // b.none
  40de84:	mov	w1, #0x0                   	// #0
  40de88:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40de8c:	add	x0, x0, #0xb8
  40de90:	bl	40804c <sqrt@plt+0x61ec>
  40de94:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40de98:	add	x0, x0, #0xb8
  40de9c:	bl	408034 <sqrt@plt+0x61d4>
  40dea0:	str	x0, [sp, #200]
  40dea4:	add	x1, sp, #0x3c
  40dea8:	add	x0, sp, #0x40
  40deac:	bl	409a68 <sqrt@plt+0x7c08>
  40deb0:	cmp	w0, #0x0
  40deb4:	cset	w0, eq  // eq = none
  40deb8:	and	w0, w0, #0xff
  40debc:	cmp	w0, #0x0
  40dec0:	b.eq	40df8c <sqrt@plt+0xc12c>  // b.none
  40dec4:	ldr	x0, [sp, #200]
  40dec8:	cmp	x0, #0x0
  40decc:	b.eq	40df5c <sqrt@plt+0xc0fc>  // b.none
  40ded0:	ldr	x0, [sp, #200]
  40ded4:	ldrb	w0, [x0]
  40ded8:	cmp	w0, #0xa
  40dedc:	b.ne	40df24 <sqrt@plt+0xc0c4>  // b.any
  40dee0:	ldr	x0, [sp, #200]
  40dee4:	add	x0, x0, #0x1
  40dee8:	ldrb	w0, [x0]
  40deec:	cmp	w0, #0x0
  40def0:	b.ne	40df24 <sqrt@plt+0xc0c4>  // b.any
  40def4:	add	x0, sp, #0x48
  40def8:	ldr	x1, [sp, #40]
  40defc:	bl	420230 <sqrt@plt+0x1e3d0>
  40df00:	add	x1, sp, #0x48
  40df04:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40df08:	add	x3, x0, #0xcb0
  40df0c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40df10:	add	x2, x0, #0xcb0
  40df14:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40df18:	add	x0, x0, #0x620
  40df1c:	bl	4209c0 <sqrt@plt+0x1eb60>
  40df20:	b	40e094 <sqrt@plt+0xc234>
  40df24:	add	x0, sp, #0x58
  40df28:	ldr	x1, [sp, #40]
  40df2c:	bl	420230 <sqrt@plt+0x1e3d0>
  40df30:	add	x0, sp, #0x68
  40df34:	ldr	x1, [sp, #200]
  40df38:	bl	420230 <sqrt@plt+0x1e3d0>
  40df3c:	add	x2, sp, #0x68
  40df40:	add	x1, sp, #0x58
  40df44:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40df48:	add	x3, x0, #0xcb0
  40df4c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40df50:	add	x0, x0, #0x638
  40df54:	bl	4209c0 <sqrt@plt+0x1eb60>
  40df58:	b	40e094 <sqrt@plt+0xc234>
  40df5c:	add	x0, sp, #0x78
  40df60:	ldr	x1, [sp, #40]
  40df64:	bl	420230 <sqrt@plt+0x1e3d0>
  40df68:	add	x1, sp, #0x78
  40df6c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40df70:	add	x3, x0, #0xcb0
  40df74:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40df78:	add	x2, x0, #0xcb0
  40df7c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40df80:	add	x0, x0, #0x648
  40df84:	bl	4209c0 <sqrt@plt+0x1eb60>
  40df88:	b	40e094 <sqrt@plt+0xc234>
  40df8c:	ldr	x0, [sp, #200]
  40df90:	cmp	x0, #0x0
  40df94:	b.eq	40e050 <sqrt@plt+0xc1f0>  // b.none
  40df98:	ldr	x0, [sp, #200]
  40df9c:	ldrb	w0, [x0]
  40dfa0:	cmp	w0, #0xa
  40dfa4:	b.ne	40e000 <sqrt@plt+0xc1a0>  // b.any
  40dfa8:	ldr	x0, [sp, #200]
  40dfac:	add	x0, x0, #0x1
  40dfb0:	ldrb	w0, [x0]
  40dfb4:	cmp	w0, #0x0
  40dfb8:	b.ne	40e000 <sqrt@plt+0xc1a0>  // b.any
  40dfbc:	ldr	x19, [sp, #64]
  40dfc0:	ldr	w20, [sp, #60]
  40dfc4:	add	x0, sp, #0x88
  40dfc8:	ldr	x1, [sp, #40]
  40dfcc:	bl	420230 <sqrt@plt+0x1e3d0>
  40dfd0:	add	x1, sp, #0x88
  40dfd4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40dfd8:	add	x5, x0, #0xcb0
  40dfdc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40dfe0:	add	x4, x0, #0xcb0
  40dfe4:	mov	x3, x1
  40dfe8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40dfec:	add	x2, x0, #0x620
  40dff0:	mov	w1, w20
  40dff4:	mov	x0, x19
  40dff8:	bl	420a74 <sqrt@plt+0x1ec14>
  40dffc:	b	40e094 <sqrt@plt+0xc234>
  40e000:	ldr	x19, [sp, #64]
  40e004:	ldr	w20, [sp, #60]
  40e008:	add	x0, sp, #0x98
  40e00c:	ldr	x1, [sp, #40]
  40e010:	bl	420230 <sqrt@plt+0x1e3d0>
  40e014:	add	x0, sp, #0xa8
  40e018:	ldr	x1, [sp, #200]
  40e01c:	bl	420230 <sqrt@plt+0x1e3d0>
  40e020:	add	x2, sp, #0xa8
  40e024:	add	x1, sp, #0x98
  40e028:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e02c:	add	x5, x0, #0xcb0
  40e030:	mov	x4, x2
  40e034:	mov	x3, x1
  40e038:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40e03c:	add	x2, x0, #0x638
  40e040:	mov	w1, w20
  40e044:	mov	x0, x19
  40e048:	bl	420a74 <sqrt@plt+0x1ec14>
  40e04c:	b	40e094 <sqrt@plt+0xc234>
  40e050:	ldr	x19, [sp, #64]
  40e054:	ldr	w20, [sp, #60]
  40e058:	add	x0, sp, #0xb8
  40e05c:	ldr	x1, [sp, #40]
  40e060:	bl	420230 <sqrt@plt+0x1e3d0>
  40e064:	add	x1, sp, #0xb8
  40e068:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e06c:	add	x5, x0, #0xcb0
  40e070:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e074:	add	x4, x0, #0xcb0
  40e078:	mov	x3, x1
  40e07c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40e080:	add	x2, x0, #0x648
  40e084:	mov	w1, w20
  40e088:	mov	x0, x19
  40e08c:	bl	420a74 <sqrt@plt+0x1ec14>
  40e090:	b	40e094 <sqrt@plt+0xc234>
  40e094:	nop
  40e098:	ldp	x19, x20, [sp, #16]
  40e09c:	ldp	x29, x30, [sp], #208
  40e0a0:	ret
  40e0a4:	stp	x29, x30, [sp, #-32]!
  40e0a8:	mov	x29, sp
  40e0ac:	str	w0, [sp, #28]
  40e0b0:	str	w1, [sp, #24]
  40e0b4:	ldr	w0, [sp, #28]
  40e0b8:	cmp	w0, #0x1
  40e0bc:	b.ne	40e17c <sqrt@plt+0xc31c>  // b.any
  40e0c0:	ldr	w1, [sp, #24]
  40e0c4:	mov	w0, #0xffff                	// #65535
  40e0c8:	cmp	w1, w0
  40e0cc:	b.ne	40e17c <sqrt@plt+0xc31c>  // b.any
  40e0d0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e0d4:	add	x0, x0, #0xc8
  40e0d8:	bl	41fdf8 <sqrt@plt+0x1df98>
  40e0dc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e0e0:	add	x0, x0, #0x68
  40e0e4:	bl	4080d8 <sqrt@plt+0x6278>
  40e0e8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40e0ec:	add	x2, x0, #0x258
  40e0f0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e0f4:	add	x1, x0, #0x68
  40e0f8:	adrp	x0, 408000 <sqrt@plt+0x61a0>
  40e0fc:	add	x0, x0, #0x168
  40e100:	bl	401c60 <__cxa_atexit@plt>
  40e104:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e108:	add	x0, x0, #0x88
  40e10c:	bl	422d44 <_ZdlPvm@@Base+0x378>
  40e110:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40e114:	add	x2, x0, #0x258
  40e118:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e11c:	add	x1, x0, #0x88
  40e120:	adrp	x0, 422000 <sqrt@plt+0x201a0>
  40e124:	add	x0, x0, #0xfa0
  40e128:	bl	401c60 <__cxa_atexit@plt>
  40e12c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e130:	add	x0, x0, #0x98
  40e134:	bl	422d44 <_ZdlPvm@@Base+0x378>
  40e138:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40e13c:	add	x2, x0, #0x258
  40e140:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e144:	add	x1, x0, #0x98
  40e148:	adrp	x0, 422000 <sqrt@plt+0x201a0>
  40e14c:	add	x0, x0, #0xfa0
  40e150:	bl	401c60 <__cxa_atexit@plt>
  40e154:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e158:	add	x0, x0, #0xb8
  40e15c:	bl	422d44 <_ZdlPvm@@Base+0x378>
  40e160:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40e164:	add	x2, x0, #0x258
  40e168:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e16c:	add	x1, x0, #0xb8
  40e170:	adrp	x0, 422000 <sqrt@plt+0x201a0>
  40e174:	add	x0, x0, #0xfa0
  40e178:	bl	401c60 <__cxa_atexit@plt>
  40e17c:	nop
  40e180:	ldp	x29, x30, [sp], #32
  40e184:	ret
  40e188:	stp	x29, x30, [sp, #-16]!
  40e18c:	mov	x29, sp
  40e190:	mov	w1, #0xffff                	// #65535
  40e194:	mov	w0, #0x1                   	// #1
  40e198:	bl	40e0a4 <sqrt@plt+0xc244>
  40e19c:	ldp	x29, x30, [sp], #16
  40e1a0:	ret
  40e1a4:	sub	sp, sp, #0x10
  40e1a8:	str	w0, [sp, #12]
  40e1ac:	ldr	w0, [sp, #12]
  40e1b0:	cmp	w0, #0x0
  40e1b4:	b.lt	40e1d8 <sqrt@plt+0xc378>  // b.tstop
  40e1b8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40e1bc:	add	x1, x0, #0xac0
  40e1c0:	ldrsw	x0, [sp, #12]
  40e1c4:	ldrb	w0, [x1, x0]
  40e1c8:	cmp	w0, #0x0
  40e1cc:	b.eq	40e1d8 <sqrt@plt+0xc378>  // b.none
  40e1d0:	mov	w0, #0x1                   	// #1
  40e1d4:	b	40e1dc <sqrt@plt+0xc37c>
  40e1d8:	mov	w0, #0x0                   	// #0
  40e1dc:	add	sp, sp, #0x10
  40e1e0:	ret
  40e1e4:	sub	sp, sp, #0x10
  40e1e8:	str	x0, [sp, #8]
  40e1ec:	strb	w1, [sp, #7]
  40e1f0:	ldrb	w0, [sp, #7]
  40e1f4:	ldr	x1, [sp, #8]
  40e1f8:	sxtw	x0, w0
  40e1fc:	ldrb	w0, [x1, x0]
  40e200:	add	sp, sp, #0x10
  40e204:	ret
  40e208:	stp	x29, x30, [sp, #-32]!
  40e20c:	mov	x29, sp
  40e210:	str	x0, [sp, #24]
  40e214:	str	w1, [sp, #20]
  40e218:	ldr	w0, [sp, #20]
  40e21c:	cmp	w0, #0x0
  40e220:	b.lt	40e240 <sqrt@plt+0xc3e0>  // b.tstop
  40e224:	ldr	x0, [sp, #24]
  40e228:	ldr	w0, [x0, #8]
  40e22c:	ldr	w1, [sp, #20]
  40e230:	cmp	w1, w0
  40e234:	b.ge	40e240 <sqrt@plt+0xc3e0>  // b.tcont
  40e238:	mov	w0, #0x1                   	// #1
  40e23c:	b	40e244 <sqrt@plt+0xc3e4>
  40e240:	mov	w0, #0x0                   	// #0
  40e244:	mov	w3, w0
  40e248:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4634>
  40e24c:	add	x2, x0, #0xce0
  40e250:	mov	w1, #0x62                  	// #98
  40e254:	mov	w0, w3
  40e258:	bl	407ffc <sqrt@plt+0x619c>
  40e25c:	ldr	x0, [sp, #24]
  40e260:	ldr	x1, [x0]
  40e264:	ldrsw	x0, [sp, #20]
  40e268:	add	x0, x1, x0
  40e26c:	ldp	x29, x30, [sp], #32
  40e270:	ret
  40e274:	sub	sp, sp, #0x10
  40e278:	str	x0, [sp, #8]
  40e27c:	ldr	x0, [sp, #8]
  40e280:	ldr	w0, [x0, #8]
  40e284:	add	sp, sp, #0x10
  40e288:	ret
  40e28c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e290:	add	x0, x0, #0x80
  40e294:	ldr	w0, [x0]
  40e298:	ret
  40e29c:	stp	x29, x30, [sp, #-32]!
  40e2a0:	mov	x29, sp
  40e2a4:	str	d0, [sp, #24]
  40e2a8:	str	w0, [sp, #20]
  40e2ac:	ldr	w0, [sp, #20]
  40e2b0:	scvtf	d0, w0
  40e2b4:	fmov	d1, d0
  40e2b8:	ldr	d0, [sp, #24]
  40e2bc:	bl	401db0 <pow@plt>
  40e2c0:	ldp	x29, x30, [sp], #32
  40e2c4:	ret
  40e2c8:	stp	x29, x30, [sp, #-32]!
  40e2cc:	mov	x29, sp
  40e2d0:	str	x0, [sp, #24]
  40e2d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40e2d8:	add	x1, x0, #0x6e8
  40e2dc:	ldr	x0, [sp, #24]
  40e2e0:	str	x1, [x0]
  40e2e4:	ldr	x0, [sp, #24]
  40e2e8:	bl	40c7ec <sqrt@plt+0xa98c>
  40e2ec:	nop
  40e2f0:	ldp	x29, x30, [sp], #32
  40e2f4:	ret
  40e2f8:	stp	x29, x30, [sp, #-32]!
  40e2fc:	mov	x29, sp
  40e300:	str	x0, [sp, #24]
  40e304:	ldr	x0, [sp, #24]
  40e308:	bl	40e2c8 <sqrt@plt+0xc468>
  40e30c:	mov	x1, #0xd0                  	// #208
  40e310:	ldr	x0, [sp, #24]
  40e314:	bl	4229cc <_ZdlPvm@@Base>
  40e318:	ldp	x29, x30, [sp], #32
  40e31c:	ret
  40e320:	stp	x29, x30, [sp, #-32]!
  40e324:	mov	x29, sp
  40e328:	str	x0, [sp, #24]
  40e32c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40e330:	add	x1, x0, #0x7a0
  40e334:	ldr	x0, [sp, #24]
  40e338:	str	x1, [x0]
  40e33c:	ldr	x0, [sp, #24]
  40e340:	bl	408978 <sqrt@plt+0x6b18>
  40e344:	nop
  40e348:	ldp	x29, x30, [sp], #32
  40e34c:	ret
  40e350:	stp	x29, x30, [sp, #-32]!
  40e354:	mov	x29, sp
  40e358:	str	x0, [sp, #24]
  40e35c:	ldr	x0, [sp, #24]
  40e360:	bl	40e320 <sqrt@plt+0xc4c0>
  40e364:	mov	x1, #0x18                  	// #24
  40e368:	ldr	x0, [sp, #24]
  40e36c:	bl	4229cc <_ZdlPvm@@Base>
  40e370:	ldp	x29, x30, [sp], #32
  40e374:	ret
  40e378:	stp	x29, x30, [sp, #-32]!
  40e37c:	mov	x29, sp
  40e380:	str	x0, [sp, #24]
  40e384:	str	x1, [sp, #16]
  40e388:	ldr	x0, [sp, #24]
  40e38c:	bl	40894c <sqrt@plt+0x6aec>
  40e390:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40e394:	add	x1, x0, #0xd28
  40e398:	ldr	x0, [sp, #24]
  40e39c:	str	x1, [x0]
  40e3a0:	ldr	x0, [sp, #24]
  40e3a4:	ldr	x1, [sp, #16]
  40e3a8:	str	x1, [x0, #16]
  40e3ac:	ldr	x0, [sp, #24]
  40e3b0:	mov	w1, #0x1                   	// #1
  40e3b4:	str	w1, [x0, #24]
  40e3b8:	ldr	x0, [sp, #24]
  40e3bc:	str	wzr, [x0, #28]
  40e3c0:	ldr	x0, [sp, #24]
  40e3c4:	mov	w1, #0xffffffff            	// #-1
  40e3c8:	str	w1, [x0, #40]
  40e3cc:	ldr	x0, [sp, #24]
  40e3d0:	ldr	w1, [x0, #40]
  40e3d4:	ldr	x0, [sp, #24]
  40e3d8:	str	w1, [x0, #36]
  40e3dc:	ldr	x0, [sp, #24]
  40e3e0:	ldr	w1, [x0, #36]
  40e3e4:	ldr	x0, [sp, #24]
  40e3e8:	str	w1, [x0, #32]
  40e3ec:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e3f0:	add	x0, x0, #0xd3c
  40e3f4:	ldr	w1, [x0]
  40e3f8:	ldr	x0, [sp, #24]
  40e3fc:	str	w1, [x0, #44]
  40e400:	nop
  40e404:	ldp	x29, x30, [sp], #32
  40e408:	ret
  40e40c:	stp	x29, x30, [sp, #-80]!
  40e410:	mov	x29, sp
  40e414:	str	x0, [sp, #24]
  40e418:	ldr	x0, [sp, #24]
  40e41c:	ldr	w0, [x0, #28]
  40e420:	cmp	w0, #0x0
  40e424:	b.eq	40e430 <sqrt@plt+0xc5d0>  // b.none
  40e428:	mov	w0, #0xffffffff            	// #-1
  40e42c:	b	40e83c <sqrt@plt+0xc9dc>
  40e430:	ldr	x0, [sp, #24]
  40e434:	ldr	w0, [x0, #40]
  40e438:	cmn	w0, #0x1
  40e43c:	b.eq	40e460 <sqrt@plt+0xc600>  // b.none
  40e440:	ldr	x0, [sp, #24]
  40e444:	ldr	w0, [x0, #40]
  40e448:	str	w0, [sp, #60]
  40e44c:	ldr	x0, [sp, #24]
  40e450:	mov	w1, #0xffffffff            	// #-1
  40e454:	str	w1, [x0, #40]
  40e458:	ldr	w0, [sp, #60]
  40e45c:	b	40e83c <sqrt@plt+0xc9dc>
  40e460:	ldr	x0, [sp, #24]
  40e464:	ldr	w0, [x0, #36]
  40e468:	cmn	w0, #0x1
  40e46c:	b.eq	40e490 <sqrt@plt+0xc630>  // b.none
  40e470:	ldr	x0, [sp, #24]
  40e474:	ldr	w0, [x0, #36]
  40e478:	str	w0, [sp, #64]
  40e47c:	ldr	x0, [sp, #24]
  40e480:	mov	w1, #0xffffffff            	// #-1
  40e484:	str	w1, [x0, #36]
  40e488:	ldr	w0, [sp, #64]
  40e48c:	b	40e83c <sqrt@plt+0xc9dc>
  40e490:	ldr	x0, [sp, #24]
  40e494:	ldr	w0, [x0, #32]
  40e498:	cmn	w0, #0x1
  40e49c:	b.eq	40e4c0 <sqrt@plt+0xc660>  // b.none
  40e4a0:	ldr	x0, [sp, #24]
  40e4a4:	ldr	w0, [x0, #32]
  40e4a8:	str	w0, [sp, #68]
  40e4ac:	ldr	x0, [sp, #24]
  40e4b0:	mov	w1, #0xffffffff            	// #-1
  40e4b4:	str	w1, [x0, #32]
  40e4b8:	ldr	w0, [sp, #68]
  40e4bc:	b	40e83c <sqrt@plt+0xc9dc>
  40e4c0:	ldr	x0, [sp, #24]
  40e4c4:	ldr	x0, [x0, #16]
  40e4c8:	bl	401c00 <getc@plt>
  40e4cc:	str	w0, [sp, #76]
  40e4d0:	ldr	w0, [sp, #76]
  40e4d4:	bl	40e1a4 <sqrt@plt+0xc344>
  40e4d8:	cmp	w0, #0x0
  40e4dc:	cset	w0, ne  // ne = any
  40e4e0:	and	w0, w0, #0xff
  40e4e4:	cmp	w0, #0x0
  40e4e8:	b.eq	40e534 <sqrt@plt+0xc6d4>  // b.none
  40e4ec:	add	x0, sp, #0x28
  40e4f0:	ldr	w1, [sp, #76]
  40e4f4:	bl	420294 <sqrt@plt+0x1e434>
  40e4f8:	add	x1, sp, #0x28
  40e4fc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e500:	add	x3, x0, #0xcb0
  40e504:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e508:	add	x2, x0, #0xcb0
  40e50c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40e510:	add	x0, x0, #0xa78
  40e514:	bl	4209c0 <sqrt@plt+0x1eb60>
  40e518:	ldr	x0, [sp, #24]
  40e51c:	ldr	x0, [x0, #16]
  40e520:	bl	401c00 <getc@plt>
  40e524:	str	w0, [sp, #76]
  40e528:	ldr	x0, [sp, #24]
  40e52c:	str	wzr, [x0, #24]
  40e530:	b	40e4d0 <sqrt@plt+0xc670>
  40e534:	ldr	x0, [sp, #24]
  40e538:	ldr	w0, [x0, #24]
  40e53c:	cmp	w0, #0x0
  40e540:	b.eq	40e778 <sqrt@plt+0xc918>  // b.none
  40e544:	ldr	w0, [sp, #76]
  40e548:	cmp	w0, #0x2e
  40e54c:	b.ne	40e778 <sqrt@plt+0xc918>  // b.any
  40e550:	ldr	x0, [sp, #24]
  40e554:	ldr	x0, [x0, #16]
  40e558:	bl	401c00 <getc@plt>
  40e55c:	str	w0, [sp, #76]
  40e560:	ldr	w0, [sp, #76]
  40e564:	cmp	w0, #0x50
  40e568:	b.ne	40e750 <sqrt@plt+0xc8f0>  // b.any
  40e56c:	ldr	x0, [sp, #24]
  40e570:	ldr	x0, [x0, #16]
  40e574:	bl	401c00 <getc@plt>
  40e578:	str	w0, [sp, #76]
  40e57c:	ldr	w0, [sp, #76]
  40e580:	cmp	w0, #0x46
  40e584:	b.eq	40e594 <sqrt@plt+0xc734>  // b.none
  40e588:	ldr	w0, [sp, #76]
  40e58c:	cmp	w0, #0x45
  40e590:	b.ne	40e650 <sqrt@plt+0xc7f0>  // b.any
  40e594:	ldr	x0, [sp, #24]
  40e598:	ldr	x0, [x0, #16]
  40e59c:	bl	401c00 <getc@plt>
  40e5a0:	str	w0, [sp, #72]
  40e5a4:	ldr	w0, [sp, #72]
  40e5a8:	cmn	w0, #0x1
  40e5ac:	b.eq	40e5c4 <sqrt@plt+0xc764>  // b.none
  40e5b0:	ldr	x0, [sp, #24]
  40e5b4:	ldr	x0, [x0, #16]
  40e5b8:	mov	x1, x0
  40e5bc:	ldr	w0, [sp, #72]
  40e5c0:	bl	401a30 <ungetc@plt>
  40e5c4:	ldr	w0, [sp, #72]
  40e5c8:	cmn	w0, #0x1
  40e5cc:	b.eq	40e5fc <sqrt@plt+0xc79c>  // b.none
  40e5d0:	ldr	w0, [sp, #72]
  40e5d4:	cmp	w0, #0x20
  40e5d8:	b.eq	40e5fc <sqrt@plt+0xc79c>  // b.none
  40e5dc:	ldr	w0, [sp, #72]
  40e5e0:	cmp	w0, #0xa
  40e5e4:	b.eq	40e5fc <sqrt@plt+0xc79c>  // b.none
  40e5e8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e5ec:	add	x0, x0, #0xe8
  40e5f0:	ldr	w0, [x0]
  40e5f4:	cmp	w0, #0x0
  40e5f8:	b.eq	40e630 <sqrt@plt+0xc7d0>  // b.none
  40e5fc:	ldr	x0, [sp, #24]
  40e600:	mov	w1, #0x1                   	// #1
  40e604:	str	w1, [x0, #28]
  40e608:	ldr	w0, [sp, #76]
  40e60c:	cmp	w0, #0x46
  40e610:	cset	w0, eq  // eq = none
  40e614:	and	w0, w0, #0xff
  40e618:	mov	w1, w0
  40e61c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e620:	add	x0, x0, #0xe0
  40e624:	str	w1, [x0]
  40e628:	mov	w0, #0xffffffff            	// #-1
  40e62c:	b	40e83c <sqrt@plt+0xc9dc>
  40e630:	ldr	x0, [sp, #24]
  40e634:	ldr	w1, [sp, #76]
  40e638:	str	w1, [x0, #32]
  40e63c:	ldr	x0, [sp, #24]
  40e640:	mov	w1, #0x50                  	// #80
  40e644:	str	w1, [x0, #36]
  40e648:	mov	w0, #0x2e                  	// #46
  40e64c:	b	40e83c <sqrt@plt+0xc9dc>
  40e650:	ldr	w0, [sp, #76]
  40e654:	cmp	w0, #0x53
  40e658:	b.ne	40e71c <sqrt@plt+0xc8bc>  // b.any
  40e65c:	ldr	x0, [sp, #24]
  40e660:	ldr	x0, [x0, #16]
  40e664:	bl	401c00 <getc@plt>
  40e668:	str	w0, [sp, #76]
  40e66c:	ldr	w0, [sp, #76]
  40e670:	cmn	w0, #0x1
  40e674:	b.eq	40e68c <sqrt@plt+0xc82c>  // b.none
  40e678:	ldr	x0, [sp, #24]
  40e67c:	ldr	x0, [x0, #16]
  40e680:	mov	x1, x0
  40e684:	ldr	w0, [sp, #76]
  40e688:	bl	401a30 <ungetc@plt>
  40e68c:	ldr	w0, [sp, #76]
  40e690:	cmn	w0, #0x1
  40e694:	b.eq	40e6c4 <sqrt@plt+0xc864>  // b.none
  40e698:	ldr	w0, [sp, #76]
  40e69c:	cmp	w0, #0x20
  40e6a0:	b.eq	40e6c4 <sqrt@plt+0xc864>  // b.none
  40e6a4:	ldr	w0, [sp, #76]
  40e6a8:	cmp	w0, #0xa
  40e6ac:	b.eq	40e6c4 <sqrt@plt+0xc864>  // b.none
  40e6b0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e6b4:	add	x0, x0, #0xe8
  40e6b8:	ldr	w0, [x0]
  40e6bc:	cmp	w0, #0x0
  40e6c0:	b.eq	40e6fc <sqrt@plt+0xc89c>  // b.none
  40e6c4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e6c8:	add	x3, x0, #0xcb0
  40e6cc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e6d0:	add	x2, x0, #0xcb0
  40e6d4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e6d8:	add	x1, x0, #0xcb0
  40e6dc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40e6e0:	add	x0, x0, #0xa98
  40e6e4:	bl	4209c0 <sqrt@plt+0x1eb60>
  40e6e8:	ldr	x0, [sp, #24]
  40e6ec:	mov	w1, #0x1                   	// #1
  40e6f0:	str	w1, [x0, #28]
  40e6f4:	mov	w0, #0xffffffff            	// #-1
  40e6f8:	b	40e83c <sqrt@plt+0xc9dc>
  40e6fc:	ldr	x0, [sp, #24]
  40e700:	mov	w1, #0x53                  	// #83
  40e704:	str	w1, [x0, #32]
  40e708:	ldr	x0, [sp, #24]
  40e70c:	mov	w1, #0x50                  	// #80
  40e710:	str	w1, [x0, #36]
  40e714:	mov	w0, #0x2e                  	// #46
  40e718:	b	40e83c <sqrt@plt+0xc9dc>
  40e71c:	ldr	w0, [sp, #76]
  40e720:	cmn	w0, #0x1
  40e724:	b.eq	40e73c <sqrt@plt+0xc8dc>  // b.none
  40e728:	ldr	x0, [sp, #24]
  40e72c:	ldr	x0, [x0, #16]
  40e730:	mov	x1, x0
  40e734:	ldr	w0, [sp, #76]
  40e738:	bl	401a30 <ungetc@plt>
  40e73c:	ldr	x0, [sp, #24]
  40e740:	mov	w1, #0x50                  	// #80
  40e744:	str	w1, [x0, #32]
  40e748:	mov	w0, #0x2e                  	// #46
  40e74c:	b	40e83c <sqrt@plt+0xc9dc>
  40e750:	ldr	w0, [sp, #76]
  40e754:	cmn	w0, #0x1
  40e758:	b.eq	40e770 <sqrt@plt+0xc910>  // b.none
  40e75c:	ldr	x0, [sp, #24]
  40e760:	ldr	x0, [x0, #16]
  40e764:	mov	x1, x0
  40e768:	ldr	w0, [sp, #76]
  40e76c:	bl	401a30 <ungetc@plt>
  40e770:	mov	w0, #0x2e                  	// #46
  40e774:	b	40e83c <sqrt@plt+0xc9dc>
  40e778:	ldr	w0, [sp, #76]
  40e77c:	cmp	w0, #0xa
  40e780:	b.ne	40e7b4 <sqrt@plt+0xc954>  // b.any
  40e784:	ldr	x0, [sp, #24]
  40e788:	mov	w1, #0x1                   	// #1
  40e78c:	str	w1, [x0, #24]
  40e790:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e794:	add	x0, x0, #0xd3c
  40e798:	ldr	w0, [x0]
  40e79c:	add	w1, w0, #0x1
  40e7a0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e7a4:	add	x0, x0, #0xd3c
  40e7a8:	str	w1, [x0]
  40e7ac:	mov	w0, #0xa                   	// #10
  40e7b0:	b	40e83c <sqrt@plt+0xc9dc>
  40e7b4:	ldr	x0, [sp, #24]
  40e7b8:	str	wzr, [x0, #24]
  40e7bc:	ldr	w0, [sp, #76]
  40e7c0:	cmn	w0, #0x1
  40e7c4:	b.ne	40e838 <sqrt@plt+0xc9d8>  // b.any
  40e7c8:	ldr	x0, [sp, #24]
  40e7cc:	mov	w1, #0x1                   	// #1
  40e7d0:	str	w1, [x0, #28]
  40e7d4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e7d8:	add	x3, x0, #0xcb0
  40e7dc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e7e0:	add	x2, x0, #0xcb0
  40e7e4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e7e8:	add	x1, x0, #0xcb0
  40e7ec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40e7f0:	add	x0, x0, #0xaa8
  40e7f4:	bl	4209c0 <sqrt@plt+0x1eb60>
  40e7f8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e7fc:	add	x0, x0, #0xcc0
  40e800:	ldr	x6, [x0]
  40e804:	ldr	x0, [sp, #24]
  40e808:	ldr	w0, [x0, #44]
  40e80c:	sub	w1, w0, #0x1
  40e810:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e814:	add	x5, x0, #0xcb0
  40e818:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e81c:	add	x4, x0, #0xcb0
  40e820:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e824:	add	x3, x0, #0xcb0
  40e828:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40e82c:	add	x2, x0, #0xac8
  40e830:	mov	x0, x6
  40e834:	bl	420a74 <sqrt@plt+0x1ec14>
  40e838:	ldr	w0, [sp, #76]
  40e83c:	ldp	x29, x30, [sp], #80
  40e840:	ret
  40e844:	stp	x29, x30, [sp, #-64]!
  40e848:	mov	x29, sp
  40e84c:	str	x0, [sp, #24]
  40e850:	ldr	x0, [sp, #24]
  40e854:	ldr	w0, [x0, #28]
  40e858:	cmp	w0, #0x0
  40e85c:	b.eq	40e868 <sqrt@plt+0xca08>  // b.none
  40e860:	mov	w0, #0xffffffff            	// #-1
  40e864:	b	40ebdc <sqrt@plt+0xcd7c>
  40e868:	ldr	x0, [sp, #24]
  40e86c:	ldr	w0, [x0, #40]
  40e870:	cmn	w0, #0x1
  40e874:	b.eq	40e884 <sqrt@plt+0xca24>  // b.none
  40e878:	ldr	x0, [sp, #24]
  40e87c:	ldr	w0, [x0, #40]
  40e880:	b	40ebdc <sqrt@plt+0xcd7c>
  40e884:	ldr	x0, [sp, #24]
  40e888:	ldr	w0, [x0, #36]
  40e88c:	cmn	w0, #0x1
  40e890:	b.eq	40e8a0 <sqrt@plt+0xca40>  // b.none
  40e894:	ldr	x0, [sp, #24]
  40e898:	ldr	w0, [x0, #36]
  40e89c:	b	40ebdc <sqrt@plt+0xcd7c>
  40e8a0:	ldr	x0, [sp, #24]
  40e8a4:	ldr	w0, [x0, #32]
  40e8a8:	cmn	w0, #0x1
  40e8ac:	b.eq	40e8bc <sqrt@plt+0xca5c>  // b.none
  40e8b0:	ldr	x0, [sp, #24]
  40e8b4:	ldr	w0, [x0, #32]
  40e8b8:	b	40ebdc <sqrt@plt+0xcd7c>
  40e8bc:	ldr	x0, [sp, #24]
  40e8c0:	ldr	x0, [x0, #16]
  40e8c4:	bl	401c00 <getc@plt>
  40e8c8:	str	w0, [sp, #60]
  40e8cc:	ldr	w0, [sp, #60]
  40e8d0:	bl	40e1a4 <sqrt@plt+0xc344>
  40e8d4:	cmp	w0, #0x0
  40e8d8:	cset	w0, ne  // ne = any
  40e8dc:	and	w0, w0, #0xff
  40e8e0:	cmp	w0, #0x0
  40e8e4:	b.eq	40e930 <sqrt@plt+0xcad0>  // b.none
  40e8e8:	add	x0, sp, #0x28
  40e8ec:	ldr	w1, [sp, #60]
  40e8f0:	bl	420294 <sqrt@plt+0x1e434>
  40e8f4:	add	x1, sp, #0x28
  40e8f8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e8fc:	add	x3, x0, #0xcb0
  40e900:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40e904:	add	x2, x0, #0xcb0
  40e908:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40e90c:	add	x0, x0, #0xa78
  40e910:	bl	4209c0 <sqrt@plt+0x1eb60>
  40e914:	ldr	x0, [sp, #24]
  40e918:	ldr	x0, [x0, #16]
  40e91c:	bl	401c00 <getc@plt>
  40e920:	str	w0, [sp, #60]
  40e924:	ldr	x0, [sp, #24]
  40e928:	str	wzr, [x0, #24]
  40e92c:	b	40e8cc <sqrt@plt+0xca6c>
  40e930:	ldr	x0, [sp, #24]
  40e934:	ldr	w0, [x0, #24]
  40e938:	cmp	w0, #0x0
  40e93c:	b.eq	40eba4 <sqrt@plt+0xcd44>  // b.none
  40e940:	ldr	w0, [sp, #60]
  40e944:	cmp	w0, #0x2e
  40e948:	b.ne	40eba4 <sqrt@plt+0xcd44>  // b.any
  40e94c:	ldr	x0, [sp, #24]
  40e950:	ldr	x0, [x0, #16]
  40e954:	bl	401c00 <getc@plt>
  40e958:	str	w0, [sp, #60]
  40e95c:	ldr	w0, [sp, #60]
  40e960:	cmp	w0, #0x50
  40e964:	b.ne	40eb70 <sqrt@plt+0xcd10>  // b.any
  40e968:	ldr	x0, [sp, #24]
  40e96c:	ldr	x0, [x0, #16]
  40e970:	bl	401c00 <getc@plt>
  40e974:	str	w0, [sp, #60]
  40e978:	ldr	w0, [sp, #60]
  40e97c:	cmp	w0, #0x46
  40e980:	b.eq	40e990 <sqrt@plt+0xcb30>  // b.none
  40e984:	ldr	w0, [sp, #60]
  40e988:	cmp	w0, #0x45
  40e98c:	b.ne	40ea58 <sqrt@plt+0xcbf8>  // b.any
  40e990:	ldr	x0, [sp, #24]
  40e994:	ldr	x0, [x0, #16]
  40e998:	bl	401c00 <getc@plt>
  40e99c:	str	w0, [sp, #56]
  40e9a0:	ldr	w0, [sp, #56]
  40e9a4:	cmn	w0, #0x1
  40e9a8:	b.eq	40e9c0 <sqrt@plt+0xcb60>  // b.none
  40e9ac:	ldr	x0, [sp, #24]
  40e9b0:	ldr	x0, [x0, #16]
  40e9b4:	mov	x1, x0
  40e9b8:	ldr	w0, [sp, #56]
  40e9bc:	bl	401a30 <ungetc@plt>
  40e9c0:	ldr	w0, [sp, #56]
  40e9c4:	cmn	w0, #0x1
  40e9c8:	b.eq	40e9f8 <sqrt@plt+0xcb98>  // b.none
  40e9cc:	ldr	w0, [sp, #56]
  40e9d0:	cmp	w0, #0x20
  40e9d4:	b.eq	40e9f8 <sqrt@plt+0xcb98>  // b.none
  40e9d8:	ldr	w0, [sp, #56]
  40e9dc:	cmp	w0, #0xa
  40e9e0:	b.eq	40e9f8 <sqrt@plt+0xcb98>  // b.none
  40e9e4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40e9e8:	add	x0, x0, #0xe8
  40e9ec:	ldr	w0, [x0]
  40e9f0:	cmp	w0, #0x0
  40e9f4:	b.eq	40ea2c <sqrt@plt+0xcbcc>  // b.none
  40e9f8:	ldr	x0, [sp, #24]
  40e9fc:	mov	w1, #0x1                   	// #1
  40ea00:	str	w1, [x0, #28]
  40ea04:	ldr	w0, [sp, #60]
  40ea08:	cmp	w0, #0x46
  40ea0c:	cset	w0, eq  // eq = none
  40ea10:	and	w0, w0, #0xff
  40ea14:	mov	w1, w0
  40ea18:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ea1c:	add	x0, x0, #0xe0
  40ea20:	str	w1, [x0]
  40ea24:	mov	w0, #0xffffffff            	// #-1
  40ea28:	b	40ebdc <sqrt@plt+0xcd7c>
  40ea2c:	ldr	x0, [sp, #24]
  40ea30:	ldr	w1, [sp, #60]
  40ea34:	str	w1, [x0, #32]
  40ea38:	ldr	x0, [sp, #24]
  40ea3c:	mov	w1, #0x50                  	// #80
  40ea40:	str	w1, [x0, #36]
  40ea44:	ldr	x0, [sp, #24]
  40ea48:	mov	w1, #0x2e                  	// #46
  40ea4c:	str	w1, [x0, #40]
  40ea50:	mov	w0, #0x2e                  	// #46
  40ea54:	b	40ebdc <sqrt@plt+0xcd7c>
  40ea58:	ldr	w0, [sp, #60]
  40ea5c:	cmp	w0, #0x53
  40ea60:	b.ne	40eb30 <sqrt@plt+0xccd0>  // b.any
  40ea64:	ldr	x0, [sp, #24]
  40ea68:	ldr	x0, [x0, #16]
  40ea6c:	bl	401c00 <getc@plt>
  40ea70:	str	w0, [sp, #60]
  40ea74:	ldr	w0, [sp, #60]
  40ea78:	cmn	w0, #0x1
  40ea7c:	b.eq	40ea94 <sqrt@plt+0xcc34>  // b.none
  40ea80:	ldr	x0, [sp, #24]
  40ea84:	ldr	x0, [x0, #16]
  40ea88:	mov	x1, x0
  40ea8c:	ldr	w0, [sp, #60]
  40ea90:	bl	401a30 <ungetc@plt>
  40ea94:	ldr	w0, [sp, #60]
  40ea98:	cmn	w0, #0x1
  40ea9c:	b.eq	40eacc <sqrt@plt+0xcc6c>  // b.none
  40eaa0:	ldr	w0, [sp, #60]
  40eaa4:	cmp	w0, #0x20
  40eaa8:	b.eq	40eacc <sqrt@plt+0xcc6c>  // b.none
  40eaac:	ldr	w0, [sp, #60]
  40eab0:	cmp	w0, #0xa
  40eab4:	b.eq	40eacc <sqrt@plt+0xcc6c>  // b.none
  40eab8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40eabc:	add	x0, x0, #0xe8
  40eac0:	ldr	w0, [x0]
  40eac4:	cmp	w0, #0x0
  40eac8:	b.eq	40eb04 <sqrt@plt+0xcca4>  // b.none
  40eacc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ead0:	add	x3, x0, #0xcb0
  40ead4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ead8:	add	x2, x0, #0xcb0
  40eadc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40eae0:	add	x1, x0, #0xcb0
  40eae4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40eae8:	add	x0, x0, #0xa98
  40eaec:	bl	4209c0 <sqrt@plt+0x1eb60>
  40eaf0:	ldr	x0, [sp, #24]
  40eaf4:	mov	w1, #0x1                   	// #1
  40eaf8:	str	w1, [x0, #28]
  40eafc:	mov	w0, #0xffffffff            	// #-1
  40eb00:	b	40ebdc <sqrt@plt+0xcd7c>
  40eb04:	ldr	x0, [sp, #24]
  40eb08:	mov	w1, #0x53                  	// #83
  40eb0c:	str	w1, [x0, #32]
  40eb10:	ldr	x0, [sp, #24]
  40eb14:	mov	w1, #0x50                  	// #80
  40eb18:	str	w1, [x0, #36]
  40eb1c:	ldr	x0, [sp, #24]
  40eb20:	mov	w1, #0x2e                  	// #46
  40eb24:	str	w1, [x0, #40]
  40eb28:	mov	w0, #0x2e                  	// #46
  40eb2c:	b	40ebdc <sqrt@plt+0xcd7c>
  40eb30:	ldr	w0, [sp, #60]
  40eb34:	cmn	w0, #0x1
  40eb38:	b.eq	40eb50 <sqrt@plt+0xccf0>  // b.none
  40eb3c:	ldr	x0, [sp, #24]
  40eb40:	ldr	x0, [x0, #16]
  40eb44:	mov	x1, x0
  40eb48:	ldr	w0, [sp, #60]
  40eb4c:	bl	401a30 <ungetc@plt>
  40eb50:	ldr	x0, [sp, #24]
  40eb54:	mov	w1, #0x50                  	// #80
  40eb58:	str	w1, [x0, #32]
  40eb5c:	ldr	x0, [sp, #24]
  40eb60:	mov	w1, #0x2e                  	// #46
  40eb64:	str	w1, [x0, #36]
  40eb68:	mov	w0, #0x2e                  	// #46
  40eb6c:	b	40ebdc <sqrt@plt+0xcd7c>
  40eb70:	ldr	w0, [sp, #60]
  40eb74:	cmn	w0, #0x1
  40eb78:	b.eq	40eb90 <sqrt@plt+0xcd30>  // b.none
  40eb7c:	ldr	x0, [sp, #24]
  40eb80:	ldr	x0, [x0, #16]
  40eb84:	mov	x1, x0
  40eb88:	ldr	w0, [sp, #60]
  40eb8c:	bl	401a30 <ungetc@plt>
  40eb90:	ldr	x0, [sp, #24]
  40eb94:	mov	w1, #0x2e                  	// #46
  40eb98:	str	w1, [x0, #32]
  40eb9c:	mov	w0, #0x2e                  	// #46
  40eba0:	b	40ebdc <sqrt@plt+0xcd7c>
  40eba4:	ldr	w0, [sp, #60]
  40eba8:	cmn	w0, #0x1
  40ebac:	b.eq	40ebc4 <sqrt@plt+0xcd64>  // b.none
  40ebb0:	ldr	x0, [sp, #24]
  40ebb4:	ldr	x0, [x0, #16]
  40ebb8:	mov	x1, x0
  40ebbc:	ldr	w0, [sp, #60]
  40ebc0:	bl	401a30 <ungetc@plt>
  40ebc4:	ldr	w0, [sp, #60]
  40ebc8:	cmp	w0, #0xa
  40ebcc:	b.ne	40ebd8 <sqrt@plt+0xcd78>  // b.any
  40ebd0:	mov	w0, #0xa                   	// #10
  40ebd4:	b	40ebdc <sqrt@plt+0xcd7c>
  40ebd8:	ldr	w0, [sp, #60]
  40ebdc:	ldp	x29, x30, [sp], #64
  40ebe0:	ret
  40ebe4:	sub	sp, sp, #0x20
  40ebe8:	str	x0, [sp, #24]
  40ebec:	str	x1, [sp, #16]
  40ebf0:	str	x2, [sp, #8]
  40ebf4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ebf8:	add	x0, x0, #0xcc0
  40ebfc:	ldr	x1, [x0]
  40ec00:	ldr	x0, [sp, #16]
  40ec04:	str	x1, [x0]
  40ec08:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ec0c:	add	x0, x0, #0xd3c
  40ec10:	ldr	w1, [x0]
  40ec14:	ldr	x0, [sp, #8]
  40ec18:	str	w1, [x0]
  40ec1c:	mov	w0, #0x1                   	// #1
  40ec20:	add	sp, sp, #0x20
  40ec24:	ret
  40ec28:	stp	x29, x30, [sp, #-128]!
  40ec2c:	mov	x29, sp
  40ec30:	stp	x19, x20, [sp, #16]
  40ec34:	str	x0, [sp, #40]
  40ec38:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ec3c:	add	x0, x0, #0xe0
  40ec40:	str	wzr, [x0]
  40ec44:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ec48:	add	x0, x0, #0xd8
  40ec4c:	ldr	x0, [x0]
  40ec50:	cmp	x0, #0x0
  40ec54:	b.ne	40ec68 <sqrt@plt+0xce08>  // b.any
  40ec58:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ec5c:	add	x0, x0, #0xd8
  40ec60:	ldr	x0, [x0]
  40ec64:	bl	401ad0 <free@plt>
  40ec68:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40ec6c:	add	x0, x0, #0xad8
  40ec70:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40ec74:	mov	x1, x0
  40ec78:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ec7c:	add	x0, x0, #0xd8
  40ec80:	str	x1, [x0]
  40ec84:	ldr	x0, [sp, #40]
  40ec88:	bl	401c00 <getc@plt>
  40ec8c:	str	w0, [sp, #124]
  40ec90:	ldr	w0, [sp, #124]
  40ec94:	cmp	w0, #0x20
  40ec98:	cset	w0, eq  // eq = none
  40ec9c:	and	w0, w0, #0xff
  40eca0:	cmp	w0, #0x0
  40eca4:	b.eq	40ecac <sqrt@plt+0xce4c>  // b.none
  40eca8:	b	40ec84 <sqrt@plt+0xce24>
  40ecac:	ldr	w0, [sp, #124]
  40ecb0:	cmp	w0, #0x3c
  40ecb4:	b.ne	40ee7c <sqrt@plt+0xd01c>  // b.any
  40ecb8:	add	x0, sp, #0x58
  40ecbc:	bl	422d44 <_ZdlPvm@@Base+0x378>
  40ecc0:	ldr	x0, [sp, #40]
  40ecc4:	bl	401c00 <getc@plt>
  40ecc8:	str	w0, [sp, #124]
  40eccc:	ldr	w0, [sp, #124]
  40ecd0:	cmp	w0, #0x20
  40ecd4:	cset	w0, eq  // eq = none
  40ecd8:	and	w0, w0, #0xff
  40ecdc:	cmp	w0, #0x0
  40ece0:	b.eq	40ece8 <sqrt@plt+0xce88>  // b.none
  40ece4:	b	40ecc0 <sqrt@plt+0xce60>
  40ece8:	ldr	w0, [sp, #124]
  40ecec:	cmn	w0, #0x1
  40ecf0:	b.eq	40ed2c <sqrt@plt+0xcecc>  // b.none
  40ecf4:	ldr	w0, [sp, #124]
  40ecf8:	cmp	w0, #0x20
  40ecfc:	b.eq	40ed2c <sqrt@plt+0xcecc>  // b.none
  40ed00:	ldr	w0, [sp, #124]
  40ed04:	cmp	w0, #0xa
  40ed08:	b.eq	40ed2c <sqrt@plt+0xcecc>  // b.none
  40ed0c:	ldr	w0, [sp, #124]
  40ed10:	and	w1, w0, #0xff
  40ed14:	add	x0, sp, #0x58
  40ed18:	bl	40804c <sqrt@plt+0x61ec>
  40ed1c:	ldr	x0, [sp, #40]
  40ed20:	bl	401c00 <getc@plt>
  40ed24:	str	w0, [sp, #124]
  40ed28:	b	40ece8 <sqrt@plt+0xce88>
  40ed2c:	ldr	w0, [sp, #124]
  40ed30:	cmp	w0, #0x20
  40ed34:	b.ne	40ed60 <sqrt@plt+0xcf00>  // b.any
  40ed38:	ldr	x0, [sp, #40]
  40ed3c:	bl	401c00 <getc@plt>
  40ed40:	str	w0, [sp, #124]
  40ed44:	ldr	w0, [sp, #124]
  40ed48:	cmn	w0, #0x1
  40ed4c:	b.eq	40ed60 <sqrt@plt+0xcf00>  // b.none
  40ed50:	ldr	w0, [sp, #124]
  40ed54:	cmp	w0, #0xa
  40ed58:	b.eq	40ed60 <sqrt@plt+0xcf00>  // b.none
  40ed5c:	b	40ed38 <sqrt@plt+0xced8>
  40ed60:	ldr	w0, [sp, #124]
  40ed64:	cmp	w0, #0xa
  40ed68:	b.ne	40ed88 <sqrt@plt+0xcf28>  // b.any
  40ed6c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ed70:	add	x0, x0, #0xd3c
  40ed74:	ldr	w0, [x0]
  40ed78:	add	w1, w0, #0x1
  40ed7c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ed80:	add	x0, x0, #0xd3c
  40ed84:	str	w1, [x0]
  40ed88:	add	x0, sp, #0x58
  40ed8c:	bl	40e274 <sqrt@plt+0xc414>
  40ed90:	cmp	w0, #0x0
  40ed94:	cset	w0, eq  // eq = none
  40ed98:	and	w0, w0, #0xff
  40ed9c:	cmp	w0, #0x0
  40eda0:	b.eq	40edcc <sqrt@plt+0xcf6c>  // b.none
  40eda4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40eda8:	add	x3, x0, #0xcb0
  40edac:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40edb0:	add	x2, x0, #0xcb0
  40edb4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40edb8:	add	x1, x0, #0xcb0
  40edbc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40edc0:	add	x0, x0, #0xae0
  40edc4:	bl	4209c0 <sqrt@plt+0x1eb60>
  40edc8:	b	40ee28 <sqrt@plt+0xcfc8>
  40edcc:	add	x0, sp, #0x58
  40edd0:	mov	w1, #0x0                   	// #0
  40edd4:	bl	40804c <sqrt@plt+0x61ec>
  40edd8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40eddc:	add	x0, x0, #0xcc0
  40ede0:	ldr	x0, [x0]
  40ede4:	str	x0, [sp, #112]
  40ede8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40edec:	add	x0, x0, #0xd3c
  40edf0:	ldr	w0, [x0]
  40edf4:	str	w0, [sp, #108]
  40edf8:	add	x0, sp, #0x58
  40edfc:	bl	408034 <sqrt@plt+0x61d4>
  40ee00:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  40ee04:	bl	40f15c <sqrt@plt+0xd2fc>
  40ee08:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ee0c:	add	x0, x0, #0xcc0
  40ee10:	ldr	x1, [sp, #112]
  40ee14:	str	x1, [x0]
  40ee18:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ee1c:	add	x0, x0, #0xd3c
  40ee20:	ldr	w1, [sp, #108]
  40ee24:	str	w1, [x0]
  40ee28:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ee2c:	add	x0, x0, #0xd0
  40ee30:	ldr	x4, [x0]
  40ee34:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ee38:	add	x0, x0, #0xd0
  40ee3c:	ldr	x0, [x0]
  40ee40:	ldr	x0, [x0]
  40ee44:	add	x0, x0, #0x68
  40ee48:	ldr	x3, [x0]
  40ee4c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ee50:	add	x0, x0, #0xcc0
  40ee54:	ldr	x1, [x0]
  40ee58:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40ee5c:	add	x0, x0, #0xd3c
  40ee60:	ldr	w0, [x0]
  40ee64:	mov	w2, w0
  40ee68:	mov	x0, x4
  40ee6c:	blr	x3
  40ee70:	add	x0, sp, #0x58
  40ee74:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40ee78:	b	40f150 <sqrt@plt+0xd2f0>
  40ee7c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ee80:	add	x0, x0, #0xd0
  40ee84:	ldr	x4, [x0]
  40ee88:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40ee8c:	add	x0, x0, #0xd0
  40ee90:	ldr	x0, [x0]
  40ee94:	ldr	x0, [x0]
  40ee98:	add	x0, x0, #0x68
  40ee9c:	ldr	x3, [x0]
  40eea0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40eea4:	add	x0, x0, #0xcc0
  40eea8:	ldr	x1, [x0]
  40eeac:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40eeb0:	add	x0, x0, #0xd3c
  40eeb4:	ldr	w0, [x0]
  40eeb8:	mov	w2, w0
  40eebc:	mov	x0, x4
  40eec0:	blr	x3
  40eec4:	add	x0, sp, #0x48
  40eec8:	bl	422d44 <_ZdlPvm@@Base+0x378>
  40eecc:	ldr	w0, [sp, #124]
  40eed0:	cmn	w0, #0x1
  40eed4:	b.eq	40ef24 <sqrt@plt+0xd0c4>  // b.none
  40eed8:	ldr	w0, [sp, #124]
  40eedc:	cmp	w0, #0xa
  40eee0:	b.ne	40ef04 <sqrt@plt+0xd0a4>  // b.any
  40eee4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40eee8:	add	x0, x0, #0xd3c
  40eeec:	ldr	w0, [x0]
  40eef0:	add	w1, w0, #0x1
  40eef4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40eef8:	add	x0, x0, #0xd3c
  40eefc:	str	w1, [x0]
  40ef00:	b	40ef24 <sqrt@plt+0xd0c4>
  40ef04:	ldr	w0, [sp, #124]
  40ef08:	and	w1, w0, #0xff
  40ef0c:	add	x0, sp, #0x48
  40ef10:	bl	40804c <sqrt@plt+0x61ec>
  40ef14:	ldr	x0, [sp, #40]
  40ef18:	bl	401c00 <getc@plt>
  40ef1c:	str	w0, [sp, #124]
  40ef20:	b	40eecc <sqrt@plt+0xd06c>
  40ef24:	ldr	w0, [sp, #124]
  40ef28:	cmn	w0, #0x1
  40ef2c:	b.ne	40ef38 <sqrt@plt+0xd0d8>  // b.any
  40ef30:	mov	w19, #0x0                   	// #0
  40ef34:	b	40f100 <sqrt@plt+0xd2a0>
  40ef38:	add	x0, sp, #0x48
  40ef3c:	mov	w1, #0x0                   	// #0
  40ef40:	bl	40804c <sqrt@plt+0x61ec>
  40ef44:	add	x0, sp, #0x48
  40ef48:	mov	w1, #0x0                   	// #0
  40ef4c:	bl	40e208 <sqrt@plt+0xc3a8>
  40ef50:	mov	x4, x0
  40ef54:	add	x1, sp, #0x38
  40ef58:	add	x0, sp, #0x40
  40ef5c:	mov	x3, x1
  40ef60:	mov	x2, x0
  40ef64:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40ef68:	add	x1, x0, #0xb00
  40ef6c:	mov	x0, x4
  40ef70:	bl	401c50 <__isoc99_sscanf@plt>
  40ef74:	cmp	w0, #0x1
  40ef78:	b.eq	40ef88 <sqrt@plt+0xd128>  // b.none
  40ef7c:	cmp	w0, #0x2
  40ef80:	b.eq	40efa0 <sqrt@plt+0xd140>  // b.none
  40ef84:	b	40ef90 <sqrt@plt+0xd130>
  40ef88:	str	xzr, [sp, #56]
  40ef8c:	b	40efa4 <sqrt@plt+0xd144>
  40ef90:	str	xzr, [sp, #64]
  40ef94:	ldr	d0, [sp, #64]
  40ef98:	str	d0, [sp, #56]
  40ef9c:	b	40efa4 <sqrt@plt+0xd144>
  40efa0:	nop
  40efa4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40efa8:	add	x0, x0, #0xd0
  40efac:	ldr	x0, [x0]
  40efb0:	ldr	d0, [sp, #64]
  40efb4:	ldr	d1, [sp, #56]
  40efb8:	bl	40ff8c <sqrt@plt+0xe12c>
  40efbc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40efc0:	add	x0, x0, #0xd0
  40efc4:	ldr	x19, [x0]
  40efc8:	add	x0, sp, #0x48
  40efcc:	bl	408034 <sqrt@plt+0x61d4>
  40efd0:	mov	x1, x0
  40efd4:	mov	x0, x19
  40efd8:	bl	40ffc0 <sqrt@plt+0xe160>
  40efdc:	mov	x0, #0x30                  	// #48
  40efe0:	bl	422910 <_Znwm@@Base>
  40efe4:	mov	x19, x0
  40efe8:	ldr	x1, [sp, #40]
  40efec:	mov	x0, x19
  40eff0:	bl	40e378 <sqrt@plt+0xc518>
  40eff4:	mov	x0, x19
  40eff8:	bl	409760 <sqrt@plt+0x7900>
  40effc:	bl	402904 <sqrt@plt+0xaa4>
  40f000:	cmp	w0, #0x0
  40f004:	cset	w0, ne  // ne = any
  40f008:	and	w0, w0, #0xff
  40f00c:	cmp	w0, #0x0
  40f010:	b.eq	40f048 <sqrt@plt+0xd1e8>  // b.none
  40f014:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40f018:	add	x0, x0, #0xf4
  40f01c:	mov	w1, #0x1                   	// #1
  40f020:	str	w1, [x0]
  40f024:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f028:	add	x3, x0, #0xcb0
  40f02c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f030:	add	x2, x0, #0xcb0
  40f034:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f038:	add	x1, x0, #0xcb0
  40f03c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f040:	add	x0, x0, #0xb08
  40f044:	bl	40dd08 <sqrt@plt+0xbea8>
  40f048:	bl	407848 <sqrt@plt+0x59e8>
  40f04c:	bl	409784 <sqrt@plt+0x7924>
  40f050:	ldr	x0, [sp, #40]
  40f054:	bl	401c00 <getc@plt>
  40f058:	str	w0, [sp, #124]
  40f05c:	ldr	w0, [sp, #124]
  40f060:	cmn	w0, #0x1
  40f064:	b.eq	40f07c <sqrt@plt+0xd21c>  // b.none
  40f068:	ldr	w0, [sp, #124]
  40f06c:	cmp	w0, #0xa
  40f070:	b.eq	40f07c <sqrt@plt+0xd21c>  // b.none
  40f074:	mov	w0, #0x1                   	// #1
  40f078:	b	40f080 <sqrt@plt+0xd220>
  40f07c:	mov	w0, #0x0                   	// #0
  40f080:	cmp	w0, #0x0
  40f084:	b.eq	40f08c <sqrt@plt+0xd22c>  // b.none
  40f088:	b	40f050 <sqrt@plt+0xd1f0>
  40f08c:	ldr	w0, [sp, #124]
  40f090:	cmp	w0, #0xa
  40f094:	b.ne	40f0b4 <sqrt@plt+0xd254>  // b.any
  40f098:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f09c:	add	x0, x0, #0xd3c
  40f0a0:	ldr	w0, [x0]
  40f0a4:	add	w1, w0, #0x1
  40f0a8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f0ac:	add	x0, x0, #0xd3c
  40f0b0:	str	w1, [x0]
  40f0b4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40f0b8:	add	x0, x0, #0xd0
  40f0bc:	ldr	x4, [x0]
  40f0c0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40f0c4:	add	x0, x0, #0xd0
  40f0c8:	ldr	x0, [x0]
  40f0cc:	ldr	x0, [x0]
  40f0d0:	add	x0, x0, #0x68
  40f0d4:	ldr	x3, [x0]
  40f0d8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f0dc:	add	x0, x0, #0xcc0
  40f0e0:	ldr	x1, [x0]
  40f0e4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f0e8:	add	x0, x0, #0xd3c
  40f0ec:	ldr	w0, [x0]
  40f0f0:	mov	w2, w0
  40f0f4:	mov	x0, x4
  40f0f8:	blr	x3
  40f0fc:	mov	w19, #0x1                   	// #1
  40f100:	add	x0, sp, #0x48
  40f104:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40f108:	cmp	w19, #0x1
  40f10c:	b	40f150 <sqrt@plt+0xd2f0>
  40f110:	mov	x19, x0
  40f114:	add	x0, sp, #0x58
  40f118:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40f11c:	mov	x0, x19
  40f120:	bl	401dd0 <_Unwind_Resume@plt>
  40f124:	mov	x20, x0
  40f128:	mov	x1, #0x30                  	// #48
  40f12c:	mov	x0, x19
  40f130:	bl	4229cc <_ZdlPvm@@Base>
  40f134:	mov	x19, x20
  40f138:	b	40f140 <sqrt@plt+0xd2e0>
  40f13c:	mov	x19, x0
  40f140:	add	x0, sp, #0x48
  40f144:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40f148:	mov	x0, x19
  40f14c:	bl	401dd0 <_Unwind_Resume@plt>
  40f150:	ldp	x19, x20, [sp, #16]
  40f154:	ldp	x29, x30, [sp], #128
  40f158:	ret
  40f15c:	stp	x29, x30, [sp, #-144]!
  40f160:	mov	x29, sp
  40f164:	str	x19, [sp, #16]
  40f168:	str	x0, [sp, #40]
  40f16c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f170:	add	x1, x0, #0xb28
  40f174:	ldr	x0, [sp, #40]
  40f178:	bl	401d10 <strcmp@plt>
  40f17c:	cmp	w0, #0x0
  40f180:	b.ne	40f198 <sqrt@plt+0xd338>  // b.any
  40f184:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f188:	add	x0, x0, #0xbd8
  40f18c:	ldr	x0, [x0]
  40f190:	str	x0, [sp, #136]
  40f194:	b	40f224 <sqrt@plt+0xd3c4>
  40f198:	bl	401cc0 <__errno_location@plt>
  40f19c:	str	wzr, [x0]
  40f1a0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f1a4:	add	x1, x0, #0xb30
  40f1a8:	ldr	x0, [sp, #40]
  40f1ac:	bl	401cf0 <fopen@plt>
  40f1b0:	str	x0, [sp, #136]
  40f1b4:	ldr	x0, [sp, #136]
  40f1b8:	cmp	x0, #0x0
  40f1bc:	b.ne	40f224 <sqrt@plt+0xd3c4>  // b.any
  40f1c0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40f1c4:	add	x0, x0, #0xd0
  40f1c8:	ldr	x0, [x0]
  40f1cc:	cmp	x0, #0x0
  40f1d0:	b.eq	40f1e4 <sqrt@plt+0xd384>  // b.none
  40f1d4:	ldr	x1, [x0]
  40f1d8:	add	x1, x1, #0x8
  40f1dc:	ldr	x1, [x1]
  40f1e0:	blr	x1
  40f1e4:	add	x0, sp, #0x50
  40f1e8:	ldr	x1, [sp, #40]
  40f1ec:	bl	420230 <sqrt@plt+0x1e3d0>
  40f1f0:	bl	401cc0 <__errno_location@plt>
  40f1f4:	ldr	w0, [x0]
  40f1f8:	bl	401b50 <strerror@plt>
  40f1fc:	mov	x1, x0
  40f200:	add	x0, sp, #0x60
  40f204:	bl	420230 <sqrt@plt+0x1e3d0>
  40f208:	add	x2, sp, #0x60
  40f20c:	add	x1, sp, #0x50
  40f210:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f214:	add	x3, x0, #0xcb0
  40f218:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f21c:	add	x0, x0, #0xb38
  40f220:	bl	420a38 <sqrt@plt+0x1ebd8>
  40f224:	add	x0, sp, #0x40
  40f228:	ldr	x1, [sp, #40]
  40f22c:	bl	422e08 <_ZdlPvm@@Base+0x43c>
  40f230:	add	x0, sp, #0x40
  40f234:	mov	w1, #0x0                   	// #0
  40f238:	bl	40804c <sqrt@plt+0x61ec>
  40f23c:	add	x0, sp, #0x40
  40f240:	bl	42286c <sqrt@plt+0x20a0c>
  40f244:	add	x0, sp, #0x40
  40f248:	bl	408034 <sqrt@plt+0x61d4>
  40f24c:	mov	x1, x0
  40f250:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f254:	add	x0, x0, #0xcc0
  40f258:	str	x1, [x0]
  40f25c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40f260:	add	x0, x0, #0xd0
  40f264:	ldr	x4, [x0]
  40f268:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40f26c:	add	x0, x0, #0xd0
  40f270:	ldr	x0, [x0]
  40f274:	ldr	x0, [x0]
  40f278:	add	x0, x0, #0x68
  40f27c:	ldr	x3, [x0]
  40f280:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f284:	add	x0, x0, #0xcc0
  40f288:	ldr	x0, [x0]
  40f28c:	mov	w2, #0x1                   	// #1
  40f290:	mov	x1, x0
  40f294:	mov	x0, x4
  40f298:	blr	x3
  40f29c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f2a0:	add	x0, x0, #0xd3c
  40f2a4:	mov	w1, #0x1                   	// #1
  40f2a8:	str	w1, [x0]
  40f2ac:	str	wzr, [sp, #132]
  40f2b0:	ldr	x0, [sp, #136]
  40f2b4:	bl	401c00 <getc@plt>
  40f2b8:	str	w0, [sp, #128]
  40f2bc:	ldr	w0, [sp, #128]
  40f2c0:	bl	40e1a4 <sqrt@plt+0xc344>
  40f2c4:	cmp	w0, #0x0
  40f2c8:	cset	w0, ne  // ne = any
  40f2cc:	and	w0, w0, #0xff
  40f2d0:	cmp	w0, #0x0
  40f2d4:	b.eq	40f314 <sqrt@plt+0xd4b4>  // b.none
  40f2d8:	add	x0, sp, #0x70
  40f2dc:	ldr	w1, [sp, #128]
  40f2e0:	bl	420294 <sqrt@plt+0x1e434>
  40f2e4:	add	x1, sp, #0x70
  40f2e8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f2ec:	add	x3, x0, #0xcb0
  40f2f0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f2f4:	add	x2, x0, #0xcb0
  40f2f8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f2fc:	add	x0, x0, #0xa78
  40f300:	bl	4209c0 <sqrt@plt+0x1eb60>
  40f304:	ldr	x0, [sp, #136]
  40f308:	bl	401c00 <getc@plt>
  40f30c:	str	w0, [sp, #128]
  40f310:	b	40f2bc <sqrt@plt+0xd45c>
  40f314:	ldr	w0, [sp, #128]
  40f318:	cmn	w0, #0x1
  40f31c:	b.eq	40f72c <sqrt@plt+0xd8cc>  // b.none
  40f320:	ldr	w0, [sp, #132]
  40f324:	cmp	w0, #0x6
  40f328:	b.eq	40f604 <sqrt@plt+0xd7a4>  // b.none
  40f32c:	cmp	w0, #0x6
  40f330:	b.gt	40f70c <sqrt@plt+0xd8ac>
  40f334:	cmp	w0, #0x5
  40f338:	b.eq	40f598 <sqrt@plt+0xd738>  // b.none
  40f33c:	cmp	w0, #0x5
  40f340:	b.gt	40f70c <sqrt@plt+0xd8ac>
  40f344:	cmp	w0, #0x4
  40f348:	b.eq	40f518 <sqrt@plt+0xd6b8>  // b.none
  40f34c:	cmp	w0, #0x4
  40f350:	b.gt	40f70c <sqrt@plt+0xd8ac>
  40f354:	cmp	w0, #0x3
  40f358:	b.eq	40f4ac <sqrt@plt+0xd64c>  // b.none
  40f35c:	cmp	w0, #0x3
  40f360:	b.gt	40f70c <sqrt@plt+0xd8ac>
  40f364:	cmp	w0, #0x2
  40f368:	b.eq	40f41c <sqrt@plt+0xd5bc>  // b.none
  40f36c:	cmp	w0, #0x2
  40f370:	b.gt	40f70c <sqrt@plt+0xd8ac>
  40f374:	cmp	w0, #0x0
  40f378:	b.eq	40f388 <sqrt@plt+0xd528>  // b.none
  40f37c:	cmp	w0, #0x1
  40f380:	b.eq	40f3e4 <sqrt@plt+0xd584>  // b.none
  40f384:	b	40f70c <sqrt@plt+0xd8ac>
  40f388:	ldr	w0, [sp, #128]
  40f38c:	cmp	w0, #0x2e
  40f390:	b.ne	40f3a0 <sqrt@plt+0xd540>  // b.any
  40f394:	mov	w0, #0x2                   	// #2
  40f398:	str	w0, [sp, #132]
  40f39c:	b	40f728 <sqrt@plt+0xd8c8>
  40f3a0:	ldr	w0, [sp, #128]
  40f3a4:	bl	401ba0 <putchar@plt>
  40f3a8:	ldr	w0, [sp, #128]
  40f3ac:	cmp	w0, #0xa
  40f3b0:	b.ne	40f3d8 <sqrt@plt+0xd578>  // b.any
  40f3b4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f3b8:	add	x0, x0, #0xd3c
  40f3bc:	ldr	w0, [x0]
  40f3c0:	add	w1, w0, #0x1
  40f3c4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f3c8:	add	x0, x0, #0xd3c
  40f3cc:	str	w1, [x0]
  40f3d0:	str	wzr, [sp, #132]
  40f3d4:	b	40f728 <sqrt@plt+0xd8c8>
  40f3d8:	mov	w0, #0x1                   	// #1
  40f3dc:	str	w0, [sp, #132]
  40f3e0:	b	40f728 <sqrt@plt+0xd8c8>
  40f3e4:	ldr	w0, [sp, #128]
  40f3e8:	bl	401ba0 <putchar@plt>
  40f3ec:	ldr	w0, [sp, #128]
  40f3f0:	cmp	w0, #0xa
  40f3f4:	b.ne	40f724 <sqrt@plt+0xd8c4>  // b.any
  40f3f8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f3fc:	add	x0, x0, #0xd3c
  40f400:	ldr	w0, [x0]
  40f404:	add	w1, w0, #0x1
  40f408:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f40c:	add	x0, x0, #0xd3c
  40f410:	str	w1, [x0]
  40f414:	str	wzr, [sp, #132]
  40f418:	b	40f724 <sqrt@plt+0xd8c4>
  40f41c:	ldr	w0, [sp, #128]
  40f420:	cmp	w0, #0x50
  40f424:	b.ne	40f434 <sqrt@plt+0xd5d4>  // b.any
  40f428:	mov	w0, #0x3                   	// #3
  40f42c:	str	w0, [sp, #132]
  40f430:	b	40f728 <sqrt@plt+0xd8c8>
  40f434:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f438:	add	x0, x0, #0xab0
  40f43c:	ldr	w0, [x0]
  40f440:	cmp	w0, #0x0
  40f444:	b.eq	40f460 <sqrt@plt+0xd600>  // b.none
  40f448:	ldr	w0, [sp, #128]
  40f44c:	cmp	w0, #0x6c
  40f450:	b.ne	40f460 <sqrt@plt+0xd600>  // b.any
  40f454:	mov	w0, #0x5                   	// #5
  40f458:	str	w0, [sp, #132]
  40f45c:	b	40f728 <sqrt@plt+0xd8c8>
  40f460:	mov	w0, #0x2e                  	// #46
  40f464:	bl	401ba0 <putchar@plt>
  40f468:	ldr	w0, [sp, #128]
  40f46c:	bl	401ba0 <putchar@plt>
  40f470:	ldr	w0, [sp, #128]
  40f474:	cmp	w0, #0xa
  40f478:	b.ne	40f4a0 <sqrt@plt+0xd640>  // b.any
  40f47c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f480:	add	x0, x0, #0xd3c
  40f484:	ldr	w0, [x0]
  40f488:	add	w1, w0, #0x1
  40f48c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f490:	add	x0, x0, #0xd3c
  40f494:	str	w1, [x0]
  40f498:	str	wzr, [sp, #132]
  40f49c:	b	40f728 <sqrt@plt+0xd8c8>
  40f4a0:	mov	w0, #0x1                   	// #1
  40f4a4:	str	w0, [sp, #132]
  40f4a8:	b	40f728 <sqrt@plt+0xd8c8>
  40f4ac:	ldr	w0, [sp, #128]
  40f4b0:	cmp	w0, #0x53
  40f4b4:	b.ne	40f4c4 <sqrt@plt+0xd664>  // b.any
  40f4b8:	mov	w0, #0x4                   	// #4
  40f4bc:	str	w0, [sp, #132]
  40f4c0:	b	40f728 <sqrt@plt+0xd8c8>
  40f4c4:	mov	w0, #0x2e                  	// #46
  40f4c8:	bl	401ba0 <putchar@plt>
  40f4cc:	mov	w0, #0x50                  	// #80
  40f4d0:	bl	401ba0 <putchar@plt>
  40f4d4:	ldr	w0, [sp, #128]
  40f4d8:	bl	401ba0 <putchar@plt>
  40f4dc:	ldr	w0, [sp, #128]
  40f4e0:	cmp	w0, #0xa
  40f4e4:	b.ne	40f50c <sqrt@plt+0xd6ac>  // b.any
  40f4e8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f4ec:	add	x0, x0, #0xd3c
  40f4f0:	ldr	w0, [x0]
  40f4f4:	add	w1, w0, #0x1
  40f4f8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f4fc:	add	x0, x0, #0xd3c
  40f500:	str	w1, [x0]
  40f504:	str	wzr, [sp, #132]
  40f508:	b	40f728 <sqrt@plt+0xd8c8>
  40f50c:	mov	w0, #0x1                   	// #1
  40f510:	str	w0, [sp, #132]
  40f514:	b	40f728 <sqrt@plt+0xd8c8>
  40f518:	ldr	w0, [sp, #128]
  40f51c:	cmp	w0, #0x20
  40f520:	b.eq	40f544 <sqrt@plt+0xd6e4>  // b.none
  40f524:	ldr	w0, [sp, #128]
  40f528:	cmp	w0, #0xa
  40f52c:	b.eq	40f544 <sqrt@plt+0xd6e4>  // b.none
  40f530:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40f534:	add	x0, x0, #0xe8
  40f538:	ldr	w0, [x0]
  40f53c:	cmp	w0, #0x0
  40f540:	b.eq	40f560 <sqrt@plt+0xd700>  // b.none
  40f544:	ldr	x1, [sp, #136]
  40f548:	ldr	w0, [sp, #128]
  40f54c:	bl	401a30 <ungetc@plt>
  40f550:	ldr	x0, [sp, #136]
  40f554:	bl	40ec28 <sqrt@plt+0xcdc8>
  40f558:	str	wzr, [sp, #132]
  40f55c:	b	40f728 <sqrt@plt+0xd8c8>
  40f560:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f564:	add	x0, x0, #0xbe0
  40f568:	ldr	x0, [x0]
  40f56c:	mov	x3, x0
  40f570:	mov	x2, #0x3                   	// #3
  40f574:	mov	x1, #0x1                   	// #1
  40f578:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f57c:	add	x0, x0, #0xb50
  40f580:	bl	401dc0 <fwrite@plt>
  40f584:	ldr	w0, [sp, #128]
  40f588:	bl	401ba0 <putchar@plt>
  40f58c:	mov	w0, #0x1                   	// #1
  40f590:	str	w0, [sp, #132]
  40f594:	b	40f728 <sqrt@plt+0xd8c8>
  40f598:	ldr	w0, [sp, #128]
  40f59c:	cmp	w0, #0x66
  40f5a0:	b.ne	40f5b0 <sqrt@plt+0xd750>  // b.any
  40f5a4:	mov	w0, #0x6                   	// #6
  40f5a8:	str	w0, [sp, #132]
  40f5ac:	b	40f728 <sqrt@plt+0xd8c8>
  40f5b0:	mov	w0, #0x2e                  	// #46
  40f5b4:	bl	401ba0 <putchar@plt>
  40f5b8:	mov	w0, #0x6c                  	// #108
  40f5bc:	bl	401ba0 <putchar@plt>
  40f5c0:	ldr	w0, [sp, #128]
  40f5c4:	bl	401ba0 <putchar@plt>
  40f5c8:	ldr	w0, [sp, #128]
  40f5cc:	cmp	w0, #0xa
  40f5d0:	b.ne	40f5f8 <sqrt@plt+0xd798>  // b.any
  40f5d4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f5d8:	add	x0, x0, #0xd3c
  40f5dc:	ldr	w0, [x0]
  40f5e0:	add	w1, w0, #0x1
  40f5e4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f5e8:	add	x0, x0, #0xd3c
  40f5ec:	str	w1, [x0]
  40f5f0:	str	wzr, [sp, #132]
  40f5f4:	b	40f728 <sqrt@plt+0xd8c8>
  40f5f8:	mov	w0, #0x1                   	// #1
  40f5fc:	str	w0, [sp, #132]
  40f600:	b	40f728 <sqrt@plt+0xd8c8>
  40f604:	ldr	w0, [sp, #128]
  40f608:	cmp	w0, #0x20
  40f60c:	b.eq	40f630 <sqrt@plt+0xd7d0>  // b.none
  40f610:	ldr	w0, [sp, #128]
  40f614:	cmp	w0, #0xa
  40f618:	b.eq	40f630 <sqrt@plt+0xd7d0>  // b.none
  40f61c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40f620:	add	x0, x0, #0xe8
  40f624:	ldr	w0, [x0]
  40f628:	cmp	w0, #0x0
  40f62c:	b.eq	40f6d4 <sqrt@plt+0xd874>  // b.none
  40f630:	add	x0, sp, #0x30
  40f634:	bl	422d44 <_ZdlPvm@@Base+0x378>
  40f638:	ldr	w0, [sp, #128]
  40f63c:	cmn	w0, #0x1
  40f640:	b.eq	40f690 <sqrt@plt+0xd830>  // b.none
  40f644:	ldr	w0, [sp, #128]
  40f648:	and	w1, w0, #0xff
  40f64c:	add	x0, sp, #0x30
  40f650:	bl	40804c <sqrt@plt+0x61ec>
  40f654:	ldr	w0, [sp, #128]
  40f658:	cmp	w0, #0xa
  40f65c:	b.ne	40f680 <sqrt@plt+0xd820>  // b.any
  40f660:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f664:	add	x0, x0, #0xd3c
  40f668:	ldr	w0, [x0]
  40f66c:	add	w1, w0, #0x1
  40f670:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f674:	add	x0, x0, #0xd3c
  40f678:	str	w1, [x0]
  40f67c:	b	40f690 <sqrt@plt+0xd830>
  40f680:	ldr	x0, [sp, #136]
  40f684:	bl	401c00 <getc@plt>
  40f688:	str	w0, [sp, #128]
  40f68c:	b	40f638 <sqrt@plt+0xd7d8>
  40f690:	add	x0, sp, #0x30
  40f694:	mov	w1, #0x0                   	// #0
  40f698:	bl	40804c <sqrt@plt+0x61ec>
  40f69c:	add	x0, sp, #0x30
  40f6a0:	bl	408034 <sqrt@plt+0x61d4>
  40f6a4:	bl	422600 <sqrt@plt+0x207a0>
  40f6a8:	add	x0, sp, #0x30
  40f6ac:	bl	408034 <sqrt@plt+0x61d4>
  40f6b0:	mov	x1, x0
  40f6b4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f6b8:	add	x0, x0, #0xb58
  40f6bc:	bl	401e50 <printf@plt>
  40f6c0:	str	wzr, [sp, #132]
  40f6c4:	add	x0, sp, #0x30
  40f6c8:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40f6cc:	nop
  40f6d0:	b	40f728 <sqrt@plt+0xd8c8>
  40f6d4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f6d8:	add	x0, x0, #0xbe0
  40f6dc:	ldr	x0, [x0]
  40f6e0:	mov	x3, x0
  40f6e4:	mov	x2, #0x3                   	// #3
  40f6e8:	mov	x1, #0x1                   	// #1
  40f6ec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f6f0:	add	x0, x0, #0xb60
  40f6f4:	bl	401dc0 <fwrite@plt>
  40f6f8:	ldr	w0, [sp, #128]
  40f6fc:	bl	401ba0 <putchar@plt>
  40f700:	mov	w0, #0x1                   	// #1
  40f704:	str	w0, [sp, #132]
  40f708:	b	40f728 <sqrt@plt+0xd8c8>
  40f70c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f710:	add	x2, x0, #0xb68
  40f714:	mov	w1, #0x1ae                 	// #430
  40f718:	mov	w0, #0x0                   	// #0
  40f71c:	bl	407ffc <sqrt@plt+0x619c>
  40f720:	b	40f2b0 <sqrt@plt+0xd450>
  40f724:	nop
  40f728:	b	40f2b0 <sqrt@plt+0xd450>
  40f72c:	nop
  40f730:	ldr	w0, [sp, #132]
  40f734:	cmp	w0, #0x6
  40f738:	b.eq	40f840 <sqrt@plt+0xd9e0>  // b.none
  40f73c:	cmp	w0, #0x6
  40f740:	b.gt	40f86c <sqrt@plt+0xda0c>
  40f744:	cmp	w0, #0x5
  40f748:	b.eq	40f818 <sqrt@plt+0xd9b8>  // b.none
  40f74c:	cmp	w0, #0x5
  40f750:	b.gt	40f86c <sqrt@plt+0xda0c>
  40f754:	cmp	w0, #0x4
  40f758:	b.eq	40f7f0 <sqrt@plt+0xd990>  // b.none
  40f75c:	cmp	w0, #0x4
  40f760:	b.gt	40f86c <sqrt@plt+0xda0c>
  40f764:	cmp	w0, #0x3
  40f768:	b.eq	40f7c8 <sqrt@plt+0xd968>  // b.none
  40f76c:	cmp	w0, #0x3
  40f770:	b.gt	40f86c <sqrt@plt+0xda0c>
  40f774:	cmp	w0, #0x2
  40f778:	b.eq	40f7a0 <sqrt@plt+0xd940>  // b.none
  40f77c:	cmp	w0, #0x2
  40f780:	b.gt	40f86c <sqrt@plt+0xda0c>
  40f784:	cmp	w0, #0x0
  40f788:	b.eq	40f868 <sqrt@plt+0xda08>  // b.none
  40f78c:	cmp	w0, #0x1
  40f790:	b.ne	40f86c <sqrt@plt+0xda0c>  // b.any
  40f794:	mov	w0, #0xa                   	// #10
  40f798:	bl	401ba0 <putchar@plt>
  40f79c:	b	40f86c <sqrt@plt+0xda0c>
  40f7a0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f7a4:	add	x0, x0, #0xbe0
  40f7a8:	ldr	x0, [x0]
  40f7ac:	mov	x3, x0
  40f7b0:	mov	x2, #0x2                   	// #2
  40f7b4:	mov	x1, #0x1                   	// #1
  40f7b8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f7bc:	add	x0, x0, #0xb88
  40f7c0:	bl	401dc0 <fwrite@plt>
  40f7c4:	b	40f86c <sqrt@plt+0xda0c>
  40f7c8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f7cc:	add	x0, x0, #0xbe0
  40f7d0:	ldr	x0, [x0]
  40f7d4:	mov	x3, x0
  40f7d8:	mov	x2, #0x3                   	// #3
  40f7dc:	mov	x1, #0x1                   	// #1
  40f7e0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f7e4:	add	x0, x0, #0xb90
  40f7e8:	bl	401dc0 <fwrite@plt>
  40f7ec:	b	40f86c <sqrt@plt+0xda0c>
  40f7f0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f7f4:	add	x0, x0, #0xbe0
  40f7f8:	ldr	x0, [x0]
  40f7fc:	mov	x3, x0
  40f800:	mov	x2, #0x4                   	// #4
  40f804:	mov	x1, #0x1                   	// #1
  40f808:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f80c:	add	x0, x0, #0xb98
  40f810:	bl	401dc0 <fwrite@plt>
  40f814:	b	40f86c <sqrt@plt+0xda0c>
  40f818:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f81c:	add	x0, x0, #0xbe0
  40f820:	ldr	x0, [x0]
  40f824:	mov	x3, x0
  40f828:	mov	x2, #0x3                   	// #3
  40f82c:	mov	x1, #0x1                   	// #1
  40f830:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f834:	add	x0, x0, #0xba0
  40f838:	bl	401dc0 <fwrite@plt>
  40f83c:	b	40f86c <sqrt@plt+0xda0c>
  40f840:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f844:	add	x0, x0, #0xbe0
  40f848:	ldr	x0, [x0]
  40f84c:	mov	x3, x0
  40f850:	mov	x2, #0x4                   	// #4
  40f854:	mov	x1, #0x1                   	// #1
  40f858:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f85c:	add	x0, x0, #0xba8
  40f860:	bl	401dc0 <fwrite@plt>
  40f864:	b	40f86c <sqrt@plt+0xda0c>
  40f868:	nop
  40f86c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f870:	add	x0, x0, #0xbd8
  40f874:	ldr	x0, [x0]
  40f878:	ldr	x1, [sp, #136]
  40f87c:	cmp	x1, x0
  40f880:	b.eq	40f88c <sqrt@plt+0xda2c>  // b.none
  40f884:	ldr	x0, [sp, #136]
  40f888:	bl	401a90 <fclose@plt>
  40f88c:	add	x0, sp, #0x40
  40f890:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40f894:	b	40f8bc <sqrt@plt+0xda5c>
  40f898:	mov	x19, x0
  40f89c:	add	x0, sp, #0x30
  40f8a0:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40f8a4:	b	40f8ac <sqrt@plt+0xda4c>
  40f8a8:	mov	x19, x0
  40f8ac:	add	x0, sp, #0x40
  40f8b0:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  40f8b4:	mov	x0, x19
  40f8b8:	bl	401dd0 <_Unwind_Resume@plt>
  40f8bc:	ldr	x19, [sp, #16]
  40f8c0:	ldp	x29, x30, [sp], #144
  40f8c4:	ret
  40f8c8:	stp	x29, x30, [sp, #-32]!
  40f8cc:	mov	x29, sp
  40f8d0:	str	x0, [sp, #24]
  40f8d4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f8d8:	add	x0, x0, #0xd40
  40f8dc:	ldr	x0, [x0]
  40f8e0:	mov	x2, x0
  40f8e4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f8e8:	add	x1, x0, #0xbb0
  40f8ec:	ldr	x0, [sp, #24]
  40f8f0:	bl	401a60 <fprintf@plt>
  40f8f4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f8f8:	add	x0, x0, #0xd40
  40f8fc:	ldr	x0, [x0]
  40f900:	mov	x2, x0
  40f904:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f908:	add	x1, x0, #0xbd8
  40f90c:	ldr	x0, [sp, #24]
  40f910:	bl	401a60 <fprintf@plt>
  40f914:	nop
  40f918:	ldp	x29, x30, [sp], #32
  40f91c:	ret
  40f920:	stp	x29, x30, [sp, #-64]!
  40f924:	mov	x29, sp
  40f928:	str	w0, [sp, #28]
  40f92c:	str	x1, [sp, #16]
  40f930:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f934:	add	x1, x0, #0xc78
  40f938:	mov	w0, #0x1                   	// #1
  40f93c:	bl	401bf0 <setlocale@plt>
  40f940:	ldr	x0, [sp, #16]
  40f944:	ldr	x1, [x0]
  40f948:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40f94c:	add	x0, x0, #0xd40
  40f950:	str	x1, [x0]
  40f954:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40f958:	add	x0, x0, #0xbe8
  40f95c:	ldr	x2, [x0]
  40f960:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40f964:	add	x1, x0, #0xf8
  40f968:	mov	x0, x2
  40f96c:	bl	401e20 <setbuf@plt>
  40f970:	str	wzr, [sp, #60]
  40f974:	str	wzr, [sp, #56]
  40f978:	mov	x4, #0x0                   	// #0
  40f97c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f980:	add	x3, x0, #0xc18
  40f984:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40f988:	add	x2, x0, #0xc80
  40f98c:	ldr	x1, [sp, #16]
  40f990:	ldr	w0, [sp, #28]
  40f994:	bl	4222c8 <sqrt@plt+0x20468>
  40f998:	str	w0, [sp, #48]
  40f99c:	ldr	w0, [sp, #48]
  40f9a0:	cmn	w0, #0x1
  40f9a4:	cset	w0, ne  // ne = any
  40f9a8:	and	w0, w0, #0xff
  40f9ac:	cmp	w0, #0x0
  40f9b0:	b.eq	40fc5c <sqrt@plt+0xddfc>  // b.none
  40f9b4:	ldr	w0, [sp, #48]
  40f9b8:	cmp	w0, #0x100
  40f9bc:	b.eq	40fc0c <sqrt@plt+0xddac>  // b.none
  40f9c0:	ldr	w0, [sp, #48]
  40f9c4:	cmp	w0, #0x100
  40f9c8:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40f9cc:	ldr	w0, [sp, #48]
  40f9d0:	cmp	w0, #0x7a
  40f9d4:	b.eq	40fbec <sqrt@plt+0xdd8c>  // b.none
  40f9d8:	ldr	w0, [sp, #48]
  40f9dc:	cmp	w0, #0x7a
  40f9e0:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40f9e4:	ldr	w0, [sp, #48]
  40f9e8:	cmp	w0, #0x78
  40f9ec:	b.eq	40fb74 <sqrt@plt+0xdd14>  // b.none
  40f9f0:	ldr	w0, [sp, #48]
  40f9f4:	cmp	w0, #0x78
  40f9f8:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40f9fc:	ldr	w0, [sp, #48]
  40fa00:	cmp	w0, #0x76
  40fa04:	b.eq	40fbc8 <sqrt@plt+0xdd68>  // b.none
  40fa08:	ldr	w0, [sp, #48]
  40fa0c:	cmp	w0, #0x76
  40fa10:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40fa14:	ldr	w0, [sp, #48]
  40fa18:	cmp	w0, #0x74
  40fa1c:	b.eq	40fba8 <sqrt@plt+0xdd48>  // b.none
  40fa20:	ldr	w0, [sp, #48]
  40fa24:	cmp	w0, #0x74
  40fa28:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40fa2c:	ldr	w0, [sp, #48]
  40fa30:	cmp	w0, #0x70
  40fa34:	b.eq	40fb74 <sqrt@plt+0xdd14>  // b.none
  40fa38:	ldr	w0, [sp, #48]
  40fa3c:	cmp	w0, #0x70
  40fa40:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40fa44:	ldr	w0, [sp, #48]
  40fa48:	cmp	w0, #0x6e
  40fa4c:	b.eq	40fb64 <sqrt@plt+0xdd04>  // b.none
  40fa50:	ldr	w0, [sp, #48]
  40fa54:	cmp	w0, #0x6e
  40fa58:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40fa5c:	ldr	w0, [sp, #48]
  40fa60:	cmp	w0, #0x66
  40fa64:	b.eq	40fb3c <sqrt@plt+0xdcdc>  // b.none
  40fa68:	ldr	w0, [sp, #48]
  40fa6c:	cmp	w0, #0x66
  40fa70:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40fa74:	ldr	w0, [sp, #48]
  40fa78:	cmp	w0, #0x63
  40fa7c:	b.eq	40fbb8 <sqrt@plt+0xdd58>  // b.none
  40fa80:	ldr	w0, [sp, #48]
  40fa84:	cmp	w0, #0x63
  40fa88:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40fa8c:	ldr	w0, [sp, #48]
  40fa90:	cmp	w0, #0x55
  40fa94:	b.eq	40fb2c <sqrt@plt+0xdccc>  // b.none
  40fa98:	ldr	w0, [sp, #48]
  40fa9c:	cmp	w0, #0x55
  40faa0:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40faa4:	ldr	w0, [sp, #48]
  40faa8:	cmp	w0, #0x54
  40faac:	b.eq	40fc54 <sqrt@plt+0xddf4>  // b.none
  40fab0:	ldr	w0, [sp, #48]
  40fab4:	cmp	w0, #0x54
  40fab8:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40fabc:	ldr	w0, [sp, #48]
  40fac0:	cmp	w0, #0x53
  40fac4:	b.eq	40fb18 <sqrt@plt+0xdcb8>  // b.none
  40fac8:	ldr	w0, [sp, #48]
  40facc:	cmp	w0, #0x53
  40fad0:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40fad4:	ldr	w0, [sp, #48]
  40fad8:	cmp	w0, #0x44
  40fadc:	b.eq	40fc54 <sqrt@plt+0xddf4>  // b.none
  40fae0:	ldr	w0, [sp, #48]
  40fae4:	cmp	w0, #0x44
  40fae8:	b.gt	40fc3c <sqrt@plt+0xdddc>
  40faec:	ldr	w0, [sp, #48]
  40faf0:	cmp	w0, #0x3f
  40faf4:	b.eq	40fc24 <sqrt@plt+0xddc4>  // b.none
  40faf8:	ldr	w0, [sp, #48]
  40fafc:	cmp	w0, #0x43
  40fb00:	b.ne	40fc3c <sqrt@plt+0xdddc>  // b.any
  40fb04:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40fb08:	add	x0, x0, #0xe8
  40fb0c:	mov	w1, #0x1                   	// #1
  40fb10:	str	w1, [x0]
  40fb14:	b	40fc58 <sqrt@plt+0xddf8>
  40fb18:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fb1c:	add	x0, x0, #0xaa8
  40fb20:	mov	w1, #0x1                   	// #1
  40fb24:	str	w1, [x0]
  40fb28:	b	40fc58 <sqrt@plt+0xddf8>
  40fb2c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fb30:	add	x0, x0, #0xaa8
  40fb34:	str	wzr, [x0]
  40fb38:	b	40fc58 <sqrt@plt+0xddf8>
  40fb3c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40fb40:	add	x3, x0, #0xcb0
  40fb44:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40fb48:	add	x2, x0, #0xcb0
  40fb4c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40fb50:	add	x1, x0, #0xcb0
  40fb54:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40fb58:	add	x0, x0, #0xc90
  40fb5c:	bl	420a38 <sqrt@plt+0x1ebd8>
  40fb60:	b	40fc58 <sqrt@plt+0xddf8>
  40fb64:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fb68:	add	x0, x0, #0xaa4
  40fb6c:	str	wzr, [x0]
  40fb70:	b	40fc58 <sqrt@plt+0xddf8>
  40fb74:	ldr	w0, [sp, #48]
  40fb78:	and	w1, w0, #0xff
  40fb7c:	add	x0, sp, #0x20
  40fb80:	bl	4202f4 <sqrt@plt+0x1e494>
  40fb84:	add	x1, sp, #0x20
  40fb88:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40fb8c:	add	x3, x0, #0xcb0
  40fb90:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40fb94:	add	x2, x0, #0xcb0
  40fb98:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40fb9c:	add	x0, x0, #0xcb0
  40fba0:	bl	4209fc <sqrt@plt+0x1eb9c>
  40fba4:	b	40fc58 <sqrt@plt+0xddf8>
  40fba8:	ldr	w0, [sp, #60]
  40fbac:	add	w0, w0, #0x1
  40fbb0:	str	w0, [sp, #60]
  40fbb4:	b	40fc58 <sqrt@plt+0xddf8>
  40fbb8:	ldr	w0, [sp, #56]
  40fbbc:	add	w0, w0, #0x1
  40fbc0:	str	w0, [sp, #56]
  40fbc4:	b	40fc58 <sqrt@plt+0xddf8>
  40fbc8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fbcc:	add	x0, x0, #0xbd0
  40fbd0:	ldr	x0, [x0]
  40fbd4:	mov	x1, x0
  40fbd8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40fbdc:	add	x0, x0, #0xcc8
  40fbe0:	bl	401e50 <printf@plt>
  40fbe4:	mov	w0, #0x0                   	// #0
  40fbe8:	bl	401da0 <exit@plt>
  40fbec:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40fbf0:	add	x0, x0, #0xe4
  40fbf4:	ldr	w0, [x0]
  40fbf8:	add	w1, w0, #0x1
  40fbfc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40fc00:	add	x0, x0, #0xe4
  40fc04:	str	w1, [x0]
  40fc08:	b	40fc58 <sqrt@plt+0xddf8>
  40fc0c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fc10:	add	x0, x0, #0xbe0
  40fc14:	ldr	x0, [x0]
  40fc18:	bl	40f8c8 <sqrt@plt+0xda68>
  40fc1c:	mov	w0, #0x0                   	// #0
  40fc20:	bl	401da0 <exit@plt>
  40fc24:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fc28:	add	x0, x0, #0xbe8
  40fc2c:	ldr	x0, [x0]
  40fc30:	bl	40f8c8 <sqrt@plt+0xda68>
  40fc34:	mov	w0, #0x1                   	// #1
  40fc38:	bl	401da0 <exit@plt>
  40fc3c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40fc40:	add	x2, x0, #0xb68
  40fc44:	mov	w1, #0x25a                 	// #602
  40fc48:	mov	w0, #0x0                   	// #0
  40fc4c:	bl	407ffc <sqrt@plt+0x619c>
  40fc50:	b	40f978 <sqrt@plt+0xdb18>
  40fc54:	nop
  40fc58:	b	40f978 <sqrt@plt+0xdb18>
  40fc5c:	bl	40761c <sqrt@plt+0x57bc>
  40fc60:	ldr	w0, [sp, #56]
  40fc64:	cmp	w0, #0x0
  40fc68:	b.eq	40fc90 <sqrt@plt+0xde30>  // b.none
  40fc6c:	bl	41fa30 <sqrt@plt+0x1dbd0>
  40fc70:	mov	x1, x0
  40fc74:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40fc78:	add	x0, x0, #0xd0
  40fc7c:	str	x1, [x0]
  40fc80:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fc84:	add	x0, x0, #0xab0
  40fc88:	str	wzr, [x0]
  40fc8c:	b	40fcf0 <sqrt@plt+0xde90>
  40fc90:	ldr	w0, [sp, #60]
  40fc94:	cmp	w0, #0x0
  40fc98:	b.eq	40fcd0 <sqrt@plt+0xde70>  // b.none
  40fc9c:	bl	41e5d4 <sqrt@plt+0x1c774>
  40fca0:	mov	x1, x0
  40fca4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40fca8:	add	x0, x0, #0xd0
  40fcac:	str	x1, [x0]
  40fcb0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fcb4:	add	x0, x0, #0xaac
  40fcb8:	mov	w1, #0x5c                  	// #92
  40fcbc:	str	w1, [x0]
  40fcc0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fcc4:	add	x0, x0, #0xab0
  40fcc8:	str	wzr, [x0]
  40fccc:	b	40fcf0 <sqrt@plt+0xde90>
  40fcd0:	bl	41d34c <sqrt@plt+0x1b4ec>
  40fcd4:	mov	x1, x0
  40fcd8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40fcdc:	add	x0, x0, #0xd0
  40fce0:	str	x1, [x0]
  40fce4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40fce8:	add	x0, x0, #0xce8
  40fcec:	bl	401a20 <puts@plt>
  40fcf0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fcf4:	add	x0, x0, #0xab4
  40fcf8:	ldr	w0, [x0]
  40fcfc:	ldr	w1, [sp, #28]
  40fd00:	cmp	w1, w0
  40fd04:	b.gt	40fd18 <sqrt@plt+0xdeb8>
  40fd08:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40fd0c:	add	x0, x0, #0xb28
  40fd10:	bl	40f15c <sqrt@plt+0xd2fc>
  40fd14:	b	40fd60 <sqrt@plt+0xdf00>
  40fd18:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fd1c:	add	x0, x0, #0xab4
  40fd20:	ldr	w0, [x0]
  40fd24:	str	w0, [sp, #52]
  40fd28:	ldr	w1, [sp, #52]
  40fd2c:	ldr	w0, [sp, #28]
  40fd30:	cmp	w1, w0
  40fd34:	b.ge	40fd60 <sqrt@plt+0xdf00>  // b.tcont
  40fd38:	ldrsw	x0, [sp, #52]
  40fd3c:	lsl	x0, x0, #3
  40fd40:	ldr	x1, [sp, #16]
  40fd44:	add	x0, x1, x0
  40fd48:	ldr	x0, [x0]
  40fd4c:	bl	40f15c <sqrt@plt+0xd2fc>
  40fd50:	ldr	w0, [sp, #52]
  40fd54:	add	w0, w0, #0x1
  40fd58:	str	w0, [sp, #52]
  40fd5c:	b	40fd28 <sqrt@plt+0xdec8>
  40fd60:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40fd64:	add	x0, x0, #0xd0
  40fd68:	ldr	x0, [x0]
  40fd6c:	cmp	x0, #0x0
  40fd70:	b.eq	40fd84 <sqrt@plt+0xdf24>  // b.none
  40fd74:	ldr	x1, [x0]
  40fd78:	add	x1, x1, #0x8
  40fd7c:	ldr	x1, [x1]
  40fd80:	blr	x1
  40fd84:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fd88:	add	x0, x0, #0xbe0
  40fd8c:	ldr	x0, [x0]
  40fd90:	bl	401df0 <ferror@plt>
  40fd94:	cmp	w0, #0x0
  40fd98:	b.ne	40fdb4 <sqrt@plt+0xdf54>  // b.any
  40fd9c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  40fda0:	add	x0, x0, #0xbe0
  40fda4:	ldr	x0, [x0]
  40fda8:	bl	401c80 <fflush@plt>
  40fdac:	cmp	w0, #0x0
  40fdb0:	b.ge	40fdbc <sqrt@plt+0xdf5c>  // b.tcont
  40fdb4:	mov	w0, #0x1                   	// #1
  40fdb8:	b	40fdc0 <sqrt@plt+0xdf60>
  40fdbc:	mov	w0, #0x0                   	// #0
  40fdc0:	cmp	w0, #0x0
  40fdc4:	b.eq	40fdec <sqrt@plt+0xdf8c>  // b.none
  40fdc8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40fdcc:	add	x3, x0, #0xcb0
  40fdd0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40fdd4:	add	x2, x0, #0xcb0
  40fdd8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  40fddc:	add	x1, x0, #0xcb0
  40fde0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40fde4:	add	x0, x0, #0xd08
  40fde8:	bl	420a38 <sqrt@plt+0x1ebd8>
  40fdec:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40fdf0:	add	x0, x0, #0xf4
  40fdf4:	ldr	w0, [x0]
  40fdf8:	ldp	x29, x30, [sp], #64
  40fdfc:	ret
  40fe00:	stp	x29, x30, [sp, #-32]!
  40fe04:	mov	x29, sp
  40fe08:	str	w0, [sp, #28]
  40fe0c:	str	w1, [sp, #24]
  40fe10:	ldr	w0, [sp, #28]
  40fe14:	cmp	w0, #0x1
  40fe18:	b.ne	40fe38 <sqrt@plt+0xdfd8>  // b.any
  40fe1c:	ldr	w1, [sp, #24]
  40fe20:	mov	w0, #0xffff                	// #65535
  40fe24:	cmp	w1, w0
  40fe28:	b.ne	40fe38 <sqrt@plt+0xdfd8>  // b.any
  40fe2c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  40fe30:	add	x0, x0, #0xf0
  40fe34:	bl	41fdf8 <sqrt@plt+0x1df98>
  40fe38:	nop
  40fe3c:	ldp	x29, x30, [sp], #32
  40fe40:	ret
  40fe44:	stp	x29, x30, [sp, #-16]!
  40fe48:	mov	x29, sp
  40fe4c:	mov	w1, #0xffff                	// #65535
  40fe50:	mov	w0, #0x1                   	// #1
  40fe54:	bl	40fe00 <sqrt@plt+0xdfa0>
  40fe58:	ldp	x29, x30, [sp], #16
  40fe5c:	ret
  40fe60:	stp	x29, x30, [sp, #-32]!
  40fe64:	mov	x29, sp
  40fe68:	str	x0, [sp, #24]
  40fe6c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  40fe70:	add	x1, x0, #0xd28
  40fe74:	ldr	x0, [sp, #24]
  40fe78:	str	x1, [x0]
  40fe7c:	ldr	x0, [sp, #24]
  40fe80:	bl	408978 <sqrt@plt+0x6b18>
  40fe84:	nop
  40fe88:	ldp	x29, x30, [sp], #32
  40fe8c:	ret
  40fe90:	stp	x29, x30, [sp, #-32]!
  40fe94:	mov	x29, sp
  40fe98:	str	x0, [sp, #24]
  40fe9c:	ldr	x0, [sp, #24]
  40fea0:	bl	40fe60 <sqrt@plt+0xe000>
  40fea4:	mov	x1, #0x30                  	// #48
  40fea8:	ldr	x0, [sp, #24]
  40feac:	bl	4229cc <_ZdlPvm@@Base>
  40feb0:	ldp	x29, x30, [sp], #32
  40feb4:	ret
  40feb8:	sub	sp, sp, #0x10
  40febc:	str	x0, [sp, #8]
  40fec0:	ldr	x0, [sp, #8]
  40fec4:	mov	w1, #0x1                   	// #1
  40fec8:	str	w1, [x0]
  40fecc:	ldr	x0, [sp, #8]
  40fed0:	fmov	d0, #1.000000000000000000e+00
  40fed4:	str	d0, [x0, #16]
  40fed8:	nop
  40fedc:	add	sp, sp, #0x10
  40fee0:	ret
  40fee4:	sub	sp, sp, #0x10
  40fee8:	str	x0, [sp, #8]
  40feec:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  40fef0:	add	x1, x0, #0xfc8
  40fef4:	ldr	x0, [sp, #8]
  40fef8:	str	x1, [x0]
  40fefc:	ldr	x0, [sp, #8]
  40ff00:	str	xzr, [x0, #8]
  40ff04:	ldr	x0, [sp, #8]
  40ff08:	str	xzr, [x0, #16]
  40ff0c:	ldr	x0, [sp, #8]
  40ff10:	str	xzr, [x0, #24]
  40ff14:	nop
  40ff18:	add	sp, sp, #0x10
  40ff1c:	ret
  40ff20:	stp	x29, x30, [sp, #-32]!
  40ff24:	mov	x29, sp
  40ff28:	str	x0, [sp, #24]
  40ff2c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  40ff30:	add	x1, x0, #0xfc8
  40ff34:	ldr	x0, [sp, #24]
  40ff38:	str	x1, [x0]
  40ff3c:	ldr	x0, [sp, #24]
  40ff40:	ldr	x0, [x0, #8]
  40ff44:	cmp	x0, #0x0
  40ff48:	b.eq	40ff58 <sqrt@plt+0xe0f8>  // b.none
  40ff4c:	ldr	x0, [sp, #24]
  40ff50:	ldr	x0, [x0, #8]
  40ff54:	bl	401cb0 <_ZdaPv@plt>
  40ff58:	nop
  40ff5c:	ldp	x29, x30, [sp], #32
  40ff60:	ret
  40ff64:	stp	x29, x30, [sp, #-32]!
  40ff68:	mov	x29, sp
  40ff6c:	str	x0, [sp, #24]
  40ff70:	ldr	x0, [sp, #24]
  40ff74:	bl	40ff20 <sqrt@plt+0xe0c0>
  40ff78:	mov	x1, #0x20                  	// #32
  40ff7c:	ldr	x0, [sp, #24]
  40ff80:	bl	4229cc <_ZdlPvm@@Base>
  40ff84:	ldp	x29, x30, [sp], #32
  40ff88:	ret
  40ff8c:	sub	sp, sp, #0x20
  40ff90:	str	x0, [sp, #24]
  40ff94:	str	d0, [sp, #16]
  40ff98:	str	d1, [sp, #8]
  40ff9c:	ldr	x0, [sp, #24]
  40ffa0:	ldr	d0, [sp, #16]
  40ffa4:	str	d0, [x0, #24]
  40ffa8:	ldr	x0, [sp, #24]
  40ffac:	ldr	d0, [sp, #8]
  40ffb0:	str	d0, [x0, #16]
  40ffb4:	nop
  40ffb8:	add	sp, sp, #0x20
  40ffbc:	ret
  40ffc0:	stp	x29, x30, [sp, #-32]!
  40ffc4:	mov	x29, sp
  40ffc8:	str	x0, [sp, #24]
  40ffcc:	str	x1, [sp, #16]
  40ffd0:	ldr	x0, [sp, #24]
  40ffd4:	ldr	x0, [x0, #8]
  40ffd8:	cmp	x0, #0x0
  40ffdc:	b.eq	40ffec <sqrt@plt+0xe18c>  // b.none
  40ffe0:	ldr	x0, [sp, #24]
  40ffe4:	ldr	x0, [x0, #8]
  40ffe8:	bl	401cb0 <_ZdaPv@plt>
  40ffec:	ldr	x0, [sp, #16]
  40fff0:	cmp	x0, #0x0
  40fff4:	b.eq	410008 <sqrt@plt+0xe1a8>  // b.none
  40fff8:	ldr	x0, [sp, #16]
  40fffc:	ldrb	w0, [x0]
  410000:	cmp	w0, #0x0
  410004:	b.ne	410014 <sqrt@plt+0xe1b4>  // b.any
  410008:	ldr	x0, [sp, #24]
  41000c:	str	xzr, [x0, #8]
  410010:	b	41002c <sqrt@plt+0xe1cc>
  410014:	ldr	x0, [sp, #16]
  410018:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  41001c:	mov	x1, x0
  410020:	ldr	x0, [sp, #24]
  410024:	str	x1, [x0, #8]
  410028:	nop
  41002c:	nop
  410030:	ldp	x29, x30, [sp], #32
  410034:	ret
  410038:	sub	sp, sp, #0x10
  41003c:	str	x0, [sp, #8]
  410040:	mov	w0, #0x0                   	// #0
  410044:	add	sp, sp, #0x10
  410048:	ret
  41004c:	sub	sp, sp, #0x20
  410050:	str	x0, [sp, #24]
  410054:	str	x1, [sp, #16]
  410058:	str	x2, [sp, #8]
  41005c:	nop
  410060:	add	sp, sp, #0x20
  410064:	ret
  410068:	sub	sp, sp, #0x10
  41006c:	str	x0, [sp, #8]
  410070:	nop
  410074:	add	sp, sp, #0x10
  410078:	ret
  41007c:	stp	x29, x30, [sp, #-128]!
  410080:	mov	x29, sp
  410084:	str	x0, [sp, #40]
  410088:	str	d0, [sp, #32]
  41008c:	str	x1, [sp, #24]
  410090:	str	x2, [sp, #16]
  410094:	ldr	x1, [sp, #24]
  410098:	ldr	x0, [sp, #16]
  41009c:	bl	410600 <sqrt@plt+0xe7a0>
  4100a0:	fmov	d2, d0
  4100a4:	fmov	d0, d1
  4100a8:	str	d2, [sp, #88]
  4100ac:	str	d0, [sp, #96]
  4100b0:	ldr	x0, [sp, #40]
  4100b4:	ldr	d0, [x0, #24]
  4100b8:	fcmp	d0, #0.0
  4100bc:	b.ne	4100d0 <sqrt@plt+0xe270>  // b.any
  4100c0:	ldr	x0, [sp, #40]
  4100c4:	ldr	d0, [x0, #16]
  4100c8:	fcmp	d0, #0.0
  4100cc:	b.eq	4101b8 <sqrt@plt+0xe358>  // b.none
  4100d0:	str	xzr, [sp, #32]
  4100d4:	ldr	x0, [sp, #40]
  4100d8:	ldr	d0, [x0, #24]
  4100dc:	fcmp	d0, #0.0
  4100e0:	b.eq	41012c <sqrt@plt+0xe2cc>  // b.none
  4100e4:	ldr	d0, [sp, #88]
  4100e8:	fcmp	d0, #0.0
  4100ec:	b.ne	410118 <sqrt@plt+0xe2b8>  // b.any
  4100f0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4100f4:	add	x3, x0, #0xcb0
  4100f8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4100fc:	add	x2, x0, #0xcb0
  410100:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  410104:	add	x1, x0, #0xcb0
  410108:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  41010c:	add	x0, x0, #0xe48
  410110:	bl	4209c0 <sqrt@plt+0x1eb60>
  410114:	b	41012c <sqrt@plt+0xe2cc>
  410118:	ldr	d1, [sp, #88]
  41011c:	ldr	x0, [sp, #40]
  410120:	ldr	d0, [x0, #24]
  410124:	fdiv	d0, d1, d0
  410128:	str	d0, [sp, #32]
  41012c:	ldr	x0, [sp, #40]
  410130:	ldr	d0, [x0, #16]
  410134:	fcmp	d0, #0.0
  410138:	b.eq	41019c <sqrt@plt+0xe33c>  // b.none
  41013c:	ldr	d0, [sp, #96]
  410140:	fcmp	d0, #0.0
  410144:	b.ne	410170 <sqrt@plt+0xe310>  // b.any
  410148:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41014c:	add	x3, x0, #0xcb0
  410150:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  410154:	add	x2, x0, #0xcb0
  410158:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41015c:	add	x1, x0, #0xcb0
  410160:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  410164:	add	x0, x0, #0xe78
  410168:	bl	4209c0 <sqrt@plt+0x1eb60>
  41016c:	b	41019c <sqrt@plt+0xe33c>
  410170:	ldr	d1, [sp, #96]
  410174:	ldr	x0, [sp, #40]
  410178:	ldr	d0, [x0, #16]
  41017c:	fdiv	d0, d1, d0
  410180:	str	d0, [sp, #104]
  410184:	ldr	d1, [sp, #104]
  410188:	ldr	d0, [sp, #32]
  41018c:	fcmpe	d1, d0
  410190:	b.le	41019c <sqrt@plt+0xe33c>
  410194:	ldr	d0, [sp, #104]
  410198:	str	d0, [sp, #32]
  41019c:	ldr	d0, [sp, #32]
  4101a0:	fcmp	d0, #0.0
  4101a4:	b.eq	4101b0 <sqrt@plt+0xe350>  // b.none
  4101a8:	ldr	d0, [sp, #32]
  4101ac:	b	410294 <sqrt@plt+0xe434>
  4101b0:	fmov	d0, #1.000000000000000000e+00
  4101b4:	b	410294 <sqrt@plt+0xe434>
  4101b8:	ldr	d0, [sp, #32]
  4101bc:	fcmpe	d0, #0.0
  4101c0:	b.hi	4101cc <sqrt@plt+0xe36c>  // b.pmore
  4101c4:	fmov	d0, #1.000000000000000000e+00
  4101c8:	str	d0, [sp, #32]
  4101cc:	add	x0, sp, #0x58
  4101d0:	ldr	d0, [sp, #32]
  4101d4:	bl	410664 <sqrt@plt+0xe804>
  4101d8:	fmov	d2, d0
  4101dc:	fmov	d0, d1
  4101e0:	str	d2, [sp, #72]
  4101e4:	str	d0, [sp, #80]
  4101e8:	str	xzr, [sp, #64]
  4101ec:	add	x0, sp, #0x40
  4101f0:	mov	x1, x0
  4101f4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  4101f8:	add	x0, x0, #0xea8
  4101fc:	bl	4074b8 <sqrt@plt+0x5658>
  410200:	str	xzr, [sp, #56]
  410204:	add	x0, sp, #0x38
  410208:	mov	x1, x0
  41020c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  410210:	add	x0, x0, #0xeb8
  410214:	bl	4074b8 <sqrt@plt+0x5658>
  410218:	ldr	d0, [sp, #64]
  41021c:	fcmpe	d0, #0.0
  410220:	b.le	410234 <sqrt@plt+0xe3d4>
  410224:	ldr	d1, [sp, #72]
  410228:	ldr	d0, [sp, #64]
  41022c:	fcmpe	d1, d0
  410230:	b.gt	410250 <sqrt@plt+0xe3f0>
  410234:	ldr	d0, [sp, #56]
  410238:	fcmpe	d0, #0.0
  41023c:	b.le	410290 <sqrt@plt+0xe430>
  410240:	ldr	d1, [sp, #80]
  410244:	ldr	d0, [sp, #56]
  410248:	fcmpe	d1, d0
  41024c:	b.le	410290 <sqrt@plt+0xe430>
  410250:	ldr	d1, [sp, #88]
  410254:	ldr	d0, [sp, #64]
  410258:	fdiv	d0, d1, d0
  41025c:	str	d0, [sp, #120]
  410260:	ldr	d1, [sp, #96]
  410264:	ldr	d0, [sp, #56]
  410268:	fdiv	d0, d1, d0
  41026c:	str	d0, [sp, #112]
  410270:	ldr	d1, [sp, #120]
  410274:	ldr	d0, [sp, #112]
  410278:	fcmpe	d1, d0
  41027c:	b.le	410288 <sqrt@plt+0xe428>
  410280:	ldr	d0, [sp, #120]
  410284:	b	410294 <sqrt@plt+0xe434>
  410288:	ldr	d0, [sp, #112]
  41028c:	b	410294 <sqrt@plt+0xe434>
  410290:	ldr	d0, [sp, #32]
  410294:	ldp	x29, x30, [sp], #128
  410298:	ret
  41029c:	stp	x29, x30, [sp, #-48]!
  4102a0:	mov	x29, sp
  4102a4:	str	x0, [sp, #24]
  4102a8:	str	x1, [sp, #16]
  4102ac:	ldr	x0, [sp, #16]
  4102b0:	ldr	x0, [x0]
  4102b4:	cmp	x0, #0x0
  4102b8:	b.eq	4102f8 <sqrt@plt+0xe498>  // b.none
  4102bc:	ldr	x0, [sp, #16]
  4102c0:	ldr	x0, [x0]
  4102c4:	str	x0, [sp, #40]
  4102c8:	ldr	x0, [sp, #40]
  4102cc:	ldr	x0, [x0]
  4102d0:	add	x0, x0, #0x10
  4102d4:	ldr	x1, [x0]
  4102d8:	ldr	x0, [sp, #40]
  4102dc:	blr	x1
  4102e0:	fmov	d2, d0
  4102e4:	fmov	d0, d1
  4102e8:	ldr	x0, [sp, #24]
  4102ec:	str	d2, [x0]
  4102f0:	str	d0, [x0, #8]
  4102f4:	b	410318 <sqrt@plt+0xe4b8>
  4102f8:	ldr	x0, [sp, #16]
  4102fc:	ldr	d0, [x0, #8]
  410300:	ldr	x0, [sp, #24]
  410304:	str	d0, [x0]
  410308:	ldr	x0, [sp, #16]
  41030c:	ldr	d0, [x0, #16]
  410310:	ldr	x0, [sp, #24]
  410314:	str	d0, [x0, #8]
  410318:	nop
  41031c:	ldp	x29, x30, [sp], #48
  410320:	ret
  410324:	sub	sp, sp, #0x10
  410328:	str	x0, [sp, #8]
  41032c:	ldr	x0, [sp, #8]
  410330:	str	xzr, [x0]
  410334:	ldr	x0, [sp, #8]
  410338:	str	xzr, [x0, #8]
  41033c:	nop
  410340:	add	sp, sp, #0x10
  410344:	ret
  410348:	sub	sp, sp, #0x20
  41034c:	str	x0, [sp, #24]
  410350:	str	d0, [sp, #16]
  410354:	str	d1, [sp, #8]
  410358:	ldr	x0, [sp, #24]
  41035c:	ldr	d0, [sp, #16]
  410360:	str	d0, [x0]
  410364:	ldr	x0, [sp, #24]
  410368:	ldr	d0, [sp, #8]
  41036c:	str	d0, [x0, #8]
  410370:	nop
  410374:	add	sp, sp, #0x20
  410378:	ret
  41037c:	sub	sp, sp, #0x10
  410380:	str	x0, [sp, #8]
  410384:	str	x1, [sp]
  410388:	ldr	x0, [sp, #8]
  41038c:	ldr	d1, [x0]
  410390:	ldr	x0, [sp]
  410394:	ldr	d0, [x0]
  410398:	fcmp	d1, d0
  41039c:	b.ne	4103c0 <sqrt@plt+0xe560>  // b.any
  4103a0:	ldr	x0, [sp, #8]
  4103a4:	ldr	d1, [x0, #8]
  4103a8:	ldr	x0, [sp]
  4103ac:	ldr	d0, [x0, #8]
  4103b0:	fcmp	d1, d0
  4103b4:	b.ne	4103c0 <sqrt@plt+0xe560>  // b.any
  4103b8:	mov	w0, #0x1                   	// #1
  4103bc:	b	4103c4 <sqrt@plt+0xe564>
  4103c0:	mov	w0, #0x0                   	// #0
  4103c4:	add	sp, sp, #0x10
  4103c8:	ret
  4103cc:	sub	sp, sp, #0x10
  4103d0:	str	x0, [sp, #8]
  4103d4:	str	x1, [sp]
  4103d8:	ldr	x0, [sp, #8]
  4103dc:	ldr	d1, [x0]
  4103e0:	ldr	x0, [sp]
  4103e4:	ldr	d0, [x0]
  4103e8:	fcmp	d1, d0
  4103ec:	b.ne	410408 <sqrt@plt+0xe5a8>  // b.any
  4103f0:	ldr	x0, [sp, #8]
  4103f4:	ldr	d1, [x0, #8]
  4103f8:	ldr	x0, [sp]
  4103fc:	ldr	d0, [x0, #8]
  410400:	fcmp	d1, d0
  410404:	b.eq	410410 <sqrt@plt+0xe5b0>  // b.none
  410408:	mov	w0, #0x1                   	// #1
  41040c:	b	410414 <sqrt@plt+0xe5b4>
  410410:	mov	w0, #0x0                   	// #0
  410414:	add	sp, sp, #0x10
  410418:	ret
  41041c:	sub	sp, sp, #0x10
  410420:	str	x0, [sp, #8]
  410424:	str	x1, [sp]
  410428:	ldr	x0, [sp, #8]
  41042c:	ldr	d1, [x0]
  410430:	ldr	x0, [sp]
  410434:	ldr	d0, [x0]
  410438:	fadd	d0, d1, d0
  41043c:	ldr	x0, [sp, #8]
  410440:	str	d0, [x0]
  410444:	ldr	x0, [sp, #8]
  410448:	ldr	d1, [x0, #8]
  41044c:	ldr	x0, [sp]
  410450:	ldr	d0, [x0, #8]
  410454:	fadd	d0, d1, d0
  410458:	ldr	x0, [sp, #8]
  41045c:	str	d0, [x0, #8]
  410460:	ldr	x0, [sp, #8]
  410464:	add	sp, sp, #0x10
  410468:	ret
  41046c:	sub	sp, sp, #0x10
  410470:	str	x0, [sp, #8]
  410474:	str	x1, [sp]
  410478:	ldr	x0, [sp, #8]
  41047c:	ldr	d1, [x0]
  410480:	ldr	x0, [sp]
  410484:	ldr	d0, [x0]
  410488:	fsub	d0, d1, d0
  41048c:	ldr	x0, [sp, #8]
  410490:	str	d0, [x0]
  410494:	ldr	x0, [sp, #8]
  410498:	ldr	d1, [x0, #8]
  41049c:	ldr	x0, [sp]
  4104a0:	ldr	d0, [x0, #8]
  4104a4:	fsub	d0, d1, d0
  4104a8:	ldr	x0, [sp, #8]
  4104ac:	str	d0, [x0, #8]
  4104b0:	ldr	x0, [sp, #8]
  4104b4:	add	sp, sp, #0x10
  4104b8:	ret
  4104bc:	sub	sp, sp, #0x10
  4104c0:	str	x0, [sp, #8]
  4104c4:	str	d0, [sp]
  4104c8:	ldr	x0, [sp, #8]
  4104cc:	ldr	d1, [x0]
  4104d0:	ldr	d0, [sp]
  4104d4:	fmul	d0, d1, d0
  4104d8:	ldr	x0, [sp, #8]
  4104dc:	str	d0, [x0]
  4104e0:	ldr	x0, [sp, #8]
  4104e4:	ldr	d1, [x0, #8]
  4104e8:	ldr	d0, [sp]
  4104ec:	fmul	d0, d1, d0
  4104f0:	ldr	x0, [sp, #8]
  4104f4:	str	d0, [x0, #8]
  4104f8:	ldr	x0, [sp, #8]
  4104fc:	add	sp, sp, #0x10
  410500:	ret
  410504:	sub	sp, sp, #0x10
  410508:	str	x0, [sp, #8]
  41050c:	str	d0, [sp]
  410510:	ldr	x0, [sp, #8]
  410514:	ldr	d1, [x0]
  410518:	ldr	d0, [sp]
  41051c:	fdiv	d0, d1, d0
  410520:	ldr	x0, [sp, #8]
  410524:	str	d0, [x0]
  410528:	ldr	x0, [sp, #8]
  41052c:	ldr	d1, [x0, #8]
  410530:	ldr	d0, [sp]
  410534:	fdiv	d0, d1, d0
  410538:	ldr	x0, [sp, #8]
  41053c:	str	d0, [x0, #8]
  410540:	ldr	x0, [sp, #8]
  410544:	add	sp, sp, #0x10
  410548:	ret
  41054c:	stp	x29, x30, [sp, #-48]!
  410550:	mov	x29, sp
  410554:	str	x0, [sp, #24]
  410558:	ldr	x0, [sp, #24]
  41055c:	ldr	d0, [x0]
  410560:	fneg	d2, d0
  410564:	ldr	x0, [sp, #24]
  410568:	ldr	d0, [x0, #8]
  41056c:	fneg	d0, d0
  410570:	add	x0, sp, #0x20
  410574:	fmov	d1, d0
  410578:	fmov	d0, d2
  41057c:	bl	410348 <sqrt@plt+0xe4e8>
  410580:	ldp	x0, x1, [sp, #32]
  410584:	mov	x2, x0
  410588:	mov	x3, x1
  41058c:	fmov	d0, x2
  410590:	fmov	d1, x1
  410594:	ldp	x29, x30, [sp], #48
  410598:	ret
  41059c:	stp	x29, x30, [sp, #-48]!
  4105a0:	mov	x29, sp
  4105a4:	str	x0, [sp, #24]
  4105a8:	str	x1, [sp, #16]
  4105ac:	ldr	x0, [sp, #24]
  4105b0:	ldr	d1, [x0]
  4105b4:	ldr	x0, [sp, #16]
  4105b8:	ldr	d0, [x0]
  4105bc:	fadd	d2, d1, d0
  4105c0:	ldr	x0, [sp, #24]
  4105c4:	ldr	d1, [x0, #8]
  4105c8:	ldr	x0, [sp, #16]
  4105cc:	ldr	d0, [x0, #8]
  4105d0:	fadd	d0, d1, d0
  4105d4:	add	x0, sp, #0x20
  4105d8:	fmov	d1, d0
  4105dc:	fmov	d0, d2
  4105e0:	bl	410348 <sqrt@plt+0xe4e8>
  4105e4:	ldp	x0, x1, [sp, #32]
  4105e8:	mov	x2, x0
  4105ec:	mov	x3, x1
  4105f0:	fmov	d0, x2
  4105f4:	fmov	d1, x1
  4105f8:	ldp	x29, x30, [sp], #48
  4105fc:	ret
  410600:	stp	x29, x30, [sp, #-48]!
  410604:	mov	x29, sp
  410608:	str	x0, [sp, #24]
  41060c:	str	x1, [sp, #16]
  410610:	ldr	x0, [sp, #24]
  410614:	ldr	d1, [x0]
  410618:	ldr	x0, [sp, #16]
  41061c:	ldr	d0, [x0]
  410620:	fsub	d2, d1, d0
  410624:	ldr	x0, [sp, #24]
  410628:	ldr	d1, [x0, #8]
  41062c:	ldr	x0, [sp, #16]
  410630:	ldr	d0, [x0, #8]
  410634:	fsub	d0, d1, d0
  410638:	add	x0, sp, #0x20
  41063c:	fmov	d1, d0
  410640:	fmov	d0, d2
  410644:	bl	410348 <sqrt@plt+0xe4e8>
  410648:	ldp	x0, x1, [sp, #32]
  41064c:	mov	x2, x0
  410650:	mov	x3, x1
  410654:	fmov	d0, x2
  410658:	fmov	d1, x1
  41065c:	ldp	x29, x30, [sp], #48
  410660:	ret
  410664:	stp	x29, x30, [sp, #-48]!
  410668:	mov	x29, sp
  41066c:	str	x0, [sp, #24]
  410670:	str	d0, [sp, #16]
  410674:	ldr	x0, [sp, #24]
  410678:	ldr	d1, [x0]
  41067c:	ldr	d0, [sp, #16]
  410680:	fdiv	d2, d1, d0
  410684:	ldr	x0, [sp, #24]
  410688:	ldr	d1, [x0, #8]
  41068c:	ldr	d0, [sp, #16]
  410690:	fdiv	d0, d1, d0
  410694:	add	x0, sp, #0x20
  410698:	fmov	d1, d0
  41069c:	fmov	d0, d2
  4106a0:	bl	410348 <sqrt@plt+0xe4e8>
  4106a4:	ldp	x0, x1, [sp, #32]
  4106a8:	mov	x2, x0
  4106ac:	mov	x3, x1
  4106b0:	fmov	d0, x2
  4106b4:	fmov	d1, x1
  4106b8:	ldp	x29, x30, [sp], #48
  4106bc:	ret
  4106c0:	stp	x29, x30, [sp, #-48]!
  4106c4:	mov	x29, sp
  4106c8:	str	x0, [sp, #24]
  4106cc:	str	d0, [sp, #16]
  4106d0:	ldr	x0, [sp, #24]
  4106d4:	ldr	d1, [x0]
  4106d8:	ldr	d0, [sp, #16]
  4106dc:	fmul	d2, d1, d0
  4106e0:	ldr	x0, [sp, #24]
  4106e4:	ldr	d1, [x0, #8]
  4106e8:	ldr	d0, [sp, #16]
  4106ec:	fmul	d0, d1, d0
  4106f0:	add	x0, sp, #0x20
  4106f4:	fmov	d1, d0
  4106f8:	fmov	d0, d2
  4106fc:	bl	410348 <sqrt@plt+0xe4e8>
  410700:	ldp	x0, x1, [sp, #32]
  410704:	mov	x2, x0
  410708:	mov	x3, x1
  41070c:	fmov	d0, x2
  410710:	fmov	d1, x1
  410714:	ldp	x29, x30, [sp], #48
  410718:	ret
  41071c:	sub	sp, sp, #0x10
  410720:	str	x0, [sp, #8]
  410724:	str	x1, [sp]
  410728:	ldr	x0, [sp, #8]
  41072c:	ldr	d1, [x0]
  410730:	ldr	x0, [sp]
  410734:	ldr	d0, [x0]
  410738:	fmul	d1, d1, d0
  41073c:	ldr	x0, [sp, #8]
  410740:	ldr	d2, [x0, #8]
  410744:	ldr	x0, [sp]
  410748:	ldr	d0, [x0, #8]
  41074c:	fmul	d0, d2, d0
  410750:	fadd	d0, d1, d0
  410754:	add	sp, sp, #0x10
  410758:	ret
  41075c:	stp	x29, x30, [sp, #-32]!
  410760:	mov	x29, sp
  410764:	str	x0, [sp, #24]
  410768:	ldr	x0, [sp, #24]
  41076c:	ldr	d0, [x0]
  410770:	ldr	x0, [sp, #24]
  410774:	ldr	d1, [x0, #8]
  410778:	bl	4223e8 <sqrt@plt+0x20588>
  41077c:	ldp	x29, x30, [sp], #32
  410780:	ret
  410784:	stp	x29, x30, [sp, #-288]!
  410788:	mov	x29, sp
  41078c:	stp	x19, x20, [sp, #16]
  410790:	str	x0, [sp, #72]
  410794:	str	x1, [sp, #64]
  410798:	str	x2, [sp, #56]
  41079c:	str	x3, [sp, #48]
  4107a0:	str	x4, [sp, #40]
  4107a4:	ldr	x0, [sp, #64]
  4107a8:	bl	41075c <sqrt@plt+0xe8fc>
  4107ac:	str	d0, [sp, #280]
  4107b0:	ldr	d0, [sp, #280]
  4107b4:	fcmp	d0, #0.0
  4107b8:	b.ne	4107e4 <sqrt@plt+0xe984>  // b.any
  4107bc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4107c0:	add	x3, x0, #0xcb0
  4107c4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4107c8:	add	x2, x0, #0xcb0
  4107cc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4107d0:	add	x1, x0, #0xcb0
  4107d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  4107d8:	add	x0, x0, #0xec0
  4107dc:	bl	4209c0 <sqrt@plt+0x1eb60>
  4107e0:	b	410b04 <sqrt@plt+0xeca4>
  4107e4:	ldr	x0, [sp, #64]
  4107e8:	bl	41054c <sqrt@plt+0xe6ec>
  4107ec:	fmov	d2, d0
  4107f0:	fmov	d0, d1
  4107f4:	str	d2, [sp, #168]
  4107f8:	str	d0, [sp, #176]
  4107fc:	ldr	x0, [sp, #56]
  410800:	ldr	d1, [x0]
  410804:	ldr	d0, [sp, #280]
  410808:	fdiv	d0, d1, d0
  41080c:	add	x0, sp, #0xa8
  410810:	bl	4104bc <sqrt@plt+0xe65c>
  410814:	ldr	x0, [sp, #64]
  410818:	ldr	d2, [x0, #8]
  41081c:	ldr	x0, [sp, #64]
  410820:	ldr	d0, [x0]
  410824:	fneg	d0, d0
  410828:	add	x0, sp, #0x98
  41082c:	fmov	d1, d0
  410830:	fmov	d0, d2
  410834:	bl	410348 <sqrt@plt+0xe4e8>
  410838:	ldr	x0, [sp, #56]
  41083c:	ldr	d1, [x0, #8]
  410840:	ldr	d0, [sp, #280]
  410844:	fadd	d0, d0, d0
  410848:	fdiv	d0, d1, d0
  41084c:	add	x0, sp, #0x98
  410850:	bl	4104bc <sqrt@plt+0xe65c>
  410854:	ldr	x0, [sp, #48]
  410858:	add	x2, sp, #0x80
  41085c:	mov	x3, x0
  410860:	ldp	x0, x1, [x3]
  410864:	stp	x0, x1, [x2]
  410868:	ldr	x0, [x3, #16]
  41086c:	str	x0, [x2, #16]
  410870:	mov	w0, #0x1                   	// #1
  410874:	str	w0, [sp, #128]
  410878:	ldr	x0, [sp, #56]
  41087c:	ldr	w0, [x0, #16]
  410880:	cmp	w0, #0x0
  410884:	b.eq	4108c4 <sqrt@plt+0xea64>  // b.none
  410888:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41088c:	add	x0, x0, #0xd0
  410890:	ldr	x2, [x0]
  410894:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  410898:	add	x0, x0, #0xd0
  41089c:	ldr	x0, [x0]
  4108a0:	ldr	x0, [x0]
  4108a4:	add	x0, x0, #0x90
  4108a8:	ldr	x1, [x0]
  4108ac:	mov	x0, x2
  4108b0:	blr	x1
  4108b4:	cmp	w0, #0x0
  4108b8:	b.eq	4108c4 <sqrt@plt+0xea64>  // b.none
  4108bc:	mov	w0, #0x1                   	// #1
  4108c0:	b	4108c8 <sqrt@plt+0xea68>
  4108c4:	mov	w0, #0x0                   	// #0
  4108c8:	cmp	w0, #0x0
  4108cc:	b.eq	410a04 <sqrt@plt+0xeba4>  // b.none
  4108d0:	add	x0, sp, #0x50
  4108d4:	mov	x19, #0x2                   	// #2
  4108d8:	mov	x20, x0
  4108dc:	cmp	x19, #0x0
  4108e0:	b.lt	4108f8 <sqrt@plt+0xea98>  // b.tstop
  4108e4:	mov	x0, x20
  4108e8:	bl	410324 <sqrt@plt+0xe4c4>
  4108ec:	add	x20, x20, #0x10
  4108f0:	sub	x19, x19, #0x1
  4108f4:	b	4108dc <sqrt@plt+0xea7c>
  4108f8:	ldr	x0, [sp, #72]
  4108fc:	ldp	x0, x1, [x0]
  410900:	stp	x0, x1, [sp, #80]
  410904:	add	x0, sp, #0xa8
  410908:	mov	x1, x0
  41090c:	ldr	x0, [sp, #72]
  410910:	bl	41059c <sqrt@plt+0xe73c>
  410914:	fmov	d2, d0
  410918:	fmov	d0, d1
  41091c:	str	d2, [sp, #184]
  410920:	str	d0, [sp, #192]
  410924:	add	x1, sp, #0x98
  410928:	add	x0, sp, #0xb8
  41092c:	bl	41059c <sqrt@plt+0xe73c>
  410930:	fmov	d2, d0
  410934:	fmov	d0, d1
  410938:	str	d2, [sp, #96]
  41093c:	str	d0, [sp, #104]
  410940:	add	x0, sp, #0xa8
  410944:	mov	x1, x0
  410948:	ldr	x0, [sp, #72]
  41094c:	bl	41059c <sqrt@plt+0xe73c>
  410950:	fmov	d2, d0
  410954:	fmov	d0, d1
  410958:	str	d2, [sp, #200]
  41095c:	str	d0, [sp, #208]
  410960:	add	x1, sp, #0x98
  410964:	add	x0, sp, #0xc8
  410968:	bl	410600 <sqrt@plt+0xe7a0>
  41096c:	fmov	d2, d0
  410970:	fmov	d0, d1
  410974:	str	d2, [sp, #112]
  410978:	str	d0, [sp, #120]
  41097c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  410980:	add	x0, x0, #0xd0
  410984:	ldr	x4, [x0]
  410988:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41098c:	add	x0, x0, #0xd0
  410990:	ldr	x0, [x0]
  410994:	ldr	x0, [x0]
  410998:	add	x0, x0, #0x70
  41099c:	ldr	x3, [x0]
  4109a0:	ldr	x2, [sp, #40]
  4109a4:	ldr	x1, [sp, #40]
  4109a8:	mov	x0, x4
  4109ac:	blr	x3
  4109b0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4109b4:	ldr	d0, [x0]
  4109b8:	str	d0, [sp, #144]
  4109bc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4109c0:	add	x0, x0, #0xd0
  4109c4:	ldr	x5, [x0]
  4109c8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4109cc:	add	x0, x0, #0xd0
  4109d0:	ldr	x0, [x0]
  4109d4:	ldr	x0, [x0]
  4109d8:	add	x0, x0, #0x38
  4109dc:	ldr	x4, [x0]
  4109e0:	add	x1, sp, #0x80
  4109e4:	add	x0, sp, #0x50
  4109e8:	fmov	d0, #1.000000000000000000e+00
  4109ec:	mov	x3, x1
  4109f0:	mov	w2, #0x3                   	// #3
  4109f4:	mov	x1, x0
  4109f8:	mov	x0, x5
  4109fc:	blr	x4
  410a00:	b	410b04 <sqrt@plt+0xeca4>
  410a04:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  410a08:	add	x0, x0, #0xd0
  410a0c:	ldr	x20, [x0]
  410a10:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  410a14:	add	x0, x0, #0xd0
  410a18:	ldr	x0, [x0]
  410a1c:	ldr	x0, [x0]
  410a20:	add	x0, x0, #0x30
  410a24:	ldr	x19, [x0]
  410a28:	add	x0, sp, #0xa8
  410a2c:	mov	x1, x0
  410a30:	ldr	x0, [sp, #72]
  410a34:	bl	41059c <sqrt@plt+0xe73c>
  410a38:	fmov	d2, d0
  410a3c:	fmov	d0, d1
  410a40:	str	d2, [sp, #232]
  410a44:	str	d0, [sp, #240]
  410a48:	add	x1, sp, #0x98
  410a4c:	add	x0, sp, #0xe8
  410a50:	bl	410600 <sqrt@plt+0xe7a0>
  410a54:	fmov	d2, d0
  410a58:	fmov	d0, d1
  410a5c:	str	d2, [sp, #216]
  410a60:	str	d0, [sp, #224]
  410a64:	add	x1, sp, #0x80
  410a68:	add	x0, sp, #0xd8
  410a6c:	mov	x4, x1
  410a70:	mov	w3, #0x1                   	// #1
  410a74:	ldr	x2, [sp, #72]
  410a78:	mov	x1, x0
  410a7c:	mov	x0, x20
  410a80:	blr	x19
  410a84:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  410a88:	add	x0, x0, #0xd0
  410a8c:	ldr	x20, [x0]
  410a90:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  410a94:	add	x0, x0, #0xd0
  410a98:	ldr	x0, [x0]
  410a9c:	ldr	x0, [x0]
  410aa0:	add	x0, x0, #0x30
  410aa4:	ldr	x19, [x0]
  410aa8:	add	x0, sp, #0xa8
  410aac:	mov	x1, x0
  410ab0:	ldr	x0, [sp, #72]
  410ab4:	bl	41059c <sqrt@plt+0xe73c>
  410ab8:	fmov	d2, d0
  410abc:	fmov	d0, d1
  410ac0:	str	d2, [sp, #264]
  410ac4:	str	d0, [sp, #272]
  410ac8:	add	x1, sp, #0x98
  410acc:	add	x0, sp, #0x108
  410ad0:	bl	41059c <sqrt@plt+0xe73c>
  410ad4:	fmov	d2, d0
  410ad8:	fmov	d0, d1
  410adc:	str	d2, [sp, #248]
  410ae0:	str	d0, [sp, #256]
  410ae4:	add	x1, sp, #0x80
  410ae8:	add	x0, sp, #0xf8
  410aec:	mov	x4, x1
  410af0:	mov	w3, #0x1                   	// #1
  410af4:	ldr	x2, [sp, #72]
  410af8:	mov	x1, x0
  410afc:	mov	x0, x20
  410b00:	blr	x19
  410b04:	ldp	x19, x20, [sp, #16]
  410b08:	ldp	x29, x30, [sp], #288
  410b0c:	ret
  410b10:	sub	sp, sp, #0x10
  410b14:	str	x0, [sp, #8]
  410b18:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  410b1c:	add	x1, x0, #0xef8
  410b20:	ldr	x0, [sp, #8]
  410b24:	str	x1, [x0]
  410b28:	ldr	x0, [sp, #8]
  410b2c:	str	xzr, [x0, #8]
  410b30:	ldr	x0, [sp, #8]
  410b34:	str	xzr, [x0, #16]
  410b38:	nop
  410b3c:	add	sp, sp, #0x10
  410b40:	ret
  410b44:	sub	sp, sp, #0x10
  410b48:	str	x0, [sp, #8]
  410b4c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  410b50:	add	x1, x0, #0xef8
  410b54:	ldr	x0, [sp, #8]
  410b58:	str	x1, [x0]
  410b5c:	nop
  410b60:	add	sp, sp, #0x10
  410b64:	ret
  410b68:	stp	x29, x30, [sp, #-32]!
  410b6c:	mov	x29, sp
  410b70:	str	x0, [sp, #24]
  410b74:	ldr	x0, [sp, #24]
  410b78:	bl	410b44 <sqrt@plt+0xece4>
  410b7c:	mov	x1, #0x18                  	// #24
  410b80:	ldr	x0, [sp, #24]
  410b84:	bl	4229cc <_ZdlPvm@@Base>
  410b88:	ldp	x29, x30, [sp], #32
  410b8c:	ret
  410b90:	sub	sp, sp, #0x10
  410b94:	str	x0, [sp, #8]
  410b98:	str	x1, [sp]
  410b9c:	nop
  410ba0:	add	sp, sp, #0x10
  410ba4:	ret
  410ba8:	sub	sp, sp, #0x10
  410bac:	str	x0, [sp, #8]
  410bb0:	nop
  410bb4:	add	sp, sp, #0x10
  410bb8:	ret
  410bbc:	sub	sp, sp, #0x10
  410bc0:	str	x0, [sp, #8]
  410bc4:	nop
  410bc8:	add	sp, sp, #0x10
  410bcc:	ret
  410bd0:	sub	sp, sp, #0x10
  410bd4:	str	x0, [sp, #8]
  410bd8:	mov	w0, #0x0                   	// #0
  410bdc:	add	sp, sp, #0x10
  410be0:	ret
  410be4:	stp	x29, x30, [sp, #-32]!
  410be8:	mov	x29, sp
  410bec:	str	x0, [sp, #24]
  410bf0:	ldr	x0, [sp, #24]
  410bf4:	mov	w1, #0x1                   	// #1
  410bf8:	str	w1, [x0]
  410bfc:	ldr	x0, [sp, #24]
  410c00:	add	x0, x0, #0x8
  410c04:	bl	410324 <sqrt@plt+0xe4c4>
  410c08:	ldr	x0, [sp, #24]
  410c0c:	add	x0, x0, #0x18
  410c10:	bl	410324 <sqrt@plt+0xe4c4>
  410c14:	nop
  410c18:	ldp	x29, x30, [sp], #32
  410c1c:	ret
  410c20:	sub	sp, sp, #0x10
  410c24:	str	x0, [sp, #8]
  410c28:	str	x1, [sp]
  410c2c:	ldr	x0, [sp, #8]
  410c30:	ldr	w0, [x0]
  410c34:	cmp	w0, #0x0
  410c38:	b.eq	410c68 <sqrt@plt+0xee08>  // b.none
  410c3c:	ldr	x2, [sp, #8]
  410c40:	ldr	x0, [sp]
  410c44:	ldp	x0, x1, [x0]
  410c48:	stp	x0, x1, [x2, #8]
  410c4c:	ldr	x2, [sp, #8]
  410c50:	ldr	x0, [sp]
  410c54:	ldp	x0, x1, [x0]
  410c58:	stp	x0, x1, [x2, #24]
  410c5c:	ldr	x0, [sp, #8]
  410c60:	str	wzr, [x0]
  410c64:	b	410d0c <sqrt@plt+0xeeac>
  410c68:	ldr	x0, [sp]
  410c6c:	ldr	d1, [x0]
  410c70:	ldr	x0, [sp, #8]
  410c74:	ldr	d0, [x0, #8]
  410c78:	fcmpe	d1, d0
  410c7c:	b.pl	410c90 <sqrt@plt+0xee30>  // b.nfrst
  410c80:	ldr	x0, [sp]
  410c84:	ldr	d0, [x0]
  410c88:	ldr	x0, [sp, #8]
  410c8c:	str	d0, [x0, #8]
  410c90:	ldr	x0, [sp]
  410c94:	ldr	d1, [x0, #8]
  410c98:	ldr	x0, [sp, #8]
  410c9c:	ldr	d0, [x0, #16]
  410ca0:	fcmpe	d1, d0
  410ca4:	b.pl	410cb8 <sqrt@plt+0xee58>  // b.nfrst
  410ca8:	ldr	x0, [sp]
  410cac:	ldr	d0, [x0, #8]
  410cb0:	ldr	x0, [sp, #8]
  410cb4:	str	d0, [x0, #16]
  410cb8:	ldr	x0, [sp]
  410cbc:	ldr	d1, [x0]
  410cc0:	ldr	x0, [sp, #8]
  410cc4:	ldr	d0, [x0, #24]
  410cc8:	fcmpe	d1, d0
  410ccc:	b.le	410ce0 <sqrt@plt+0xee80>
  410cd0:	ldr	x0, [sp]
  410cd4:	ldr	d0, [x0]
  410cd8:	ldr	x0, [sp, #8]
  410cdc:	str	d0, [x0, #24]
  410ce0:	ldr	x0, [sp]
  410ce4:	ldr	d1, [x0, #8]
  410ce8:	ldr	x0, [sp, #8]
  410cec:	ldr	d0, [x0, #32]
  410cf0:	fcmpe	d1, d0
  410cf4:	b.gt	410cfc <sqrt@plt+0xee9c>
  410cf8:	b	410d0c <sqrt@plt+0xeeac>
  410cfc:	ldr	x0, [sp]
  410d00:	ldr	d0, [x0, #8]
  410d04:	ldr	x0, [sp, #8]
  410d08:	str	d0, [x0, #32]
  410d0c:	nop
  410d10:	add	sp, sp, #0x10
  410d14:	ret
  410d18:	sub	sp, sp, #0x10
  410d1c:	str	x0, [sp, #8]
  410d20:	str	x1, [sp]
  410d24:	nop
  410d28:	add	sp, sp, #0x10
  410d2c:	ret
  410d30:	stp	x29, x30, [sp, #-48]!
  410d34:	mov	x29, sp
  410d38:	str	x0, [sp, #24]
  410d3c:	add	x0, sp, #0x20
  410d40:	movi	d1, #0x0
  410d44:	movi	d0, #0x0
  410d48:	bl	410348 <sqrt@plt+0xe4e8>
  410d4c:	ldp	x0, x1, [sp, #32]
  410d50:	mov	x2, x0
  410d54:	mov	x3, x1
  410d58:	fmov	d0, x2
  410d5c:	fmov	d1, x1
  410d60:	ldp	x29, x30, [sp], #48
  410d64:	ret
  410d68:	stp	x29, x30, [sp, #-32]!
  410d6c:	mov	x29, sp
  410d70:	str	x0, [sp, #24]
  410d74:	ldr	x0, [sp, #24]
  410d78:	ldr	x0, [x0]
  410d7c:	add	x0, x0, #0x10
  410d80:	ldr	x1, [x0]
  410d84:	ldr	x0, [sp, #24]
  410d88:	blr	x1
  410d8c:	fmov	d2, d0
  410d90:	fmov	d0, d1
  410d94:	mov	x0, #0x0                   	// #0
  410d98:	mov	x1, #0x0                   	// #0
  410d9c:	fmov	x0, d2
  410da0:	fmov	x1, d0
  410da4:	mov	x2, x0
  410da8:	mov	x3, x1
  410dac:	fmov	d0, x2
  410db0:	fmov	d1, x1
  410db4:	ldp	x29, x30, [sp], #32
  410db8:	ret
  410dbc:	stp	x29, x30, [sp, #-32]!
  410dc0:	mov	x29, sp
  410dc4:	str	x0, [sp, #24]
  410dc8:	ldr	x0, [sp, #24]
  410dcc:	ldr	x0, [x0]
  410dd0:	add	x0, x0, #0x10
  410dd4:	ldr	x1, [x0]
  410dd8:	ldr	x0, [sp, #24]
  410ddc:	blr	x1
  410de0:	fmov	d2, d0
  410de4:	fmov	d0, d1
  410de8:	mov	x0, #0x0                   	// #0
  410dec:	mov	x1, #0x0                   	// #0
  410df0:	fmov	x0, d2
  410df4:	fmov	x1, d0
  410df8:	mov	x2, x0
  410dfc:	mov	x3, x1
  410e00:	fmov	d0, x2
  410e04:	fmov	d1, x1
  410e08:	ldp	x29, x30, [sp], #32
  410e0c:	ret
  410e10:	stp	x29, x30, [sp, #-32]!
  410e14:	mov	x29, sp
  410e18:	str	x0, [sp, #24]
  410e1c:	ldr	x0, [sp, #24]
  410e20:	ldr	x0, [x0]
  410e24:	add	x0, x0, #0x10
  410e28:	ldr	x1, [x0]
  410e2c:	ldr	x0, [sp, #24]
  410e30:	blr	x1
  410e34:	fmov	d2, d0
  410e38:	fmov	d0, d1
  410e3c:	mov	x0, #0x0                   	// #0
  410e40:	mov	x1, #0x0                   	// #0
  410e44:	fmov	x0, d2
  410e48:	fmov	x1, d0
  410e4c:	mov	x2, x0
  410e50:	mov	x3, x1
  410e54:	fmov	d0, x2
  410e58:	fmov	d1, x1
  410e5c:	ldp	x29, x30, [sp], #32
  410e60:	ret
  410e64:	stp	x29, x30, [sp, #-32]!
  410e68:	mov	x29, sp
  410e6c:	str	x0, [sp, #24]
  410e70:	ldr	x0, [sp, #24]
  410e74:	ldr	x0, [x0]
  410e78:	add	x0, x0, #0x10
  410e7c:	ldr	x1, [x0]
  410e80:	ldr	x0, [sp, #24]
  410e84:	blr	x1
  410e88:	fmov	d2, d0
  410e8c:	fmov	d0, d1
  410e90:	mov	x0, #0x0                   	// #0
  410e94:	mov	x1, #0x0                   	// #0
  410e98:	fmov	x0, d2
  410e9c:	fmov	x1, d0
  410ea0:	mov	x2, x0
  410ea4:	mov	x3, x1
  410ea8:	fmov	d0, x2
  410eac:	fmov	d1, x1
  410eb0:	ldp	x29, x30, [sp], #32
  410eb4:	ret
  410eb8:	stp	x29, x30, [sp, #-32]!
  410ebc:	mov	x29, sp
  410ec0:	str	x0, [sp, #24]
  410ec4:	ldr	x0, [sp, #24]
  410ec8:	ldr	x0, [x0]
  410ecc:	add	x0, x0, #0x10
  410ed0:	ldr	x1, [x0]
  410ed4:	ldr	x0, [sp, #24]
  410ed8:	blr	x1
  410edc:	fmov	d2, d0
  410ee0:	fmov	d0, d1
  410ee4:	mov	x0, #0x0                   	// #0
  410ee8:	mov	x1, #0x0                   	// #0
  410eec:	fmov	x0, d2
  410ef0:	fmov	x1, d0
  410ef4:	mov	x2, x0
  410ef8:	mov	x3, x1
  410efc:	fmov	d0, x2
  410f00:	fmov	d1, x1
  410f04:	ldp	x29, x30, [sp], #32
  410f08:	ret
  410f0c:	stp	x29, x30, [sp, #-32]!
  410f10:	mov	x29, sp
  410f14:	str	x0, [sp, #24]
  410f18:	ldr	x0, [sp, #24]
  410f1c:	ldr	x0, [x0]
  410f20:	add	x0, x0, #0x10
  410f24:	ldr	x1, [x0]
  410f28:	ldr	x0, [sp, #24]
  410f2c:	blr	x1
  410f30:	fmov	d2, d0
  410f34:	fmov	d0, d1
  410f38:	mov	x0, #0x0                   	// #0
  410f3c:	mov	x1, #0x0                   	// #0
  410f40:	fmov	x0, d2
  410f44:	fmov	x1, d0
  410f48:	mov	x2, x0
  410f4c:	mov	x3, x1
  410f50:	fmov	d0, x2
  410f54:	fmov	d1, x1
  410f58:	ldp	x29, x30, [sp], #32
  410f5c:	ret
  410f60:	stp	x29, x30, [sp, #-32]!
  410f64:	mov	x29, sp
  410f68:	str	x0, [sp, #24]
  410f6c:	ldr	x0, [sp, #24]
  410f70:	ldr	x0, [x0]
  410f74:	add	x0, x0, #0x10
  410f78:	ldr	x1, [x0]
  410f7c:	ldr	x0, [sp, #24]
  410f80:	blr	x1
  410f84:	fmov	d2, d0
  410f88:	fmov	d0, d1
  410f8c:	mov	x0, #0x0                   	// #0
  410f90:	mov	x1, #0x0                   	// #0
  410f94:	fmov	x0, d2
  410f98:	fmov	x1, d0
  410f9c:	mov	x2, x0
  410fa0:	mov	x3, x1
  410fa4:	fmov	d0, x2
  410fa8:	fmov	d1, x1
  410fac:	ldp	x29, x30, [sp], #32
  410fb0:	ret
  410fb4:	stp	x29, x30, [sp, #-32]!
  410fb8:	mov	x29, sp
  410fbc:	str	x0, [sp, #24]
  410fc0:	ldr	x0, [sp, #24]
  410fc4:	ldr	x0, [x0]
  410fc8:	add	x0, x0, #0x10
  410fcc:	ldr	x1, [x0]
  410fd0:	ldr	x0, [sp, #24]
  410fd4:	blr	x1
  410fd8:	fmov	d2, d0
  410fdc:	fmov	d0, d1
  410fe0:	mov	x0, #0x0                   	// #0
  410fe4:	mov	x1, #0x0                   	// #0
  410fe8:	fmov	x0, d2
  410fec:	fmov	x1, d0
  410ff0:	mov	x2, x0
  410ff4:	mov	x3, x1
  410ff8:	fmov	d0, x2
  410ffc:	fmov	d1, x1
  411000:	ldp	x29, x30, [sp], #32
  411004:	ret
  411008:	stp	x29, x30, [sp, #-32]!
  41100c:	mov	x29, sp
  411010:	str	x0, [sp, #24]
  411014:	ldr	x0, [sp, #24]
  411018:	ldr	x0, [x0]
  41101c:	add	x0, x0, #0x10
  411020:	ldr	x1, [x0]
  411024:	ldr	x0, [sp, #24]
  411028:	blr	x1
  41102c:	fmov	d2, d0
  411030:	fmov	d0, d1
  411034:	mov	x0, #0x0                   	// #0
  411038:	mov	x1, #0x0                   	// #0
  41103c:	fmov	x0, d2
  411040:	fmov	x1, d0
  411044:	mov	x2, x0
  411048:	mov	x3, x1
  41104c:	fmov	d0, x2
  411050:	fmov	d1, x1
  411054:	ldp	x29, x30, [sp], #32
  411058:	ret
  41105c:	stp	x29, x30, [sp, #-32]!
  411060:	mov	x29, sp
  411064:	str	x0, [sp, #24]
  411068:	ldr	x0, [sp, #24]
  41106c:	ldr	x0, [x0]
  411070:	add	x0, x0, #0x10
  411074:	ldr	x1, [x0]
  411078:	ldr	x0, [sp, #24]
  41107c:	blr	x1
  411080:	fmov	d2, d0
  411084:	fmov	d0, d1
  411088:	mov	x0, #0x0                   	// #0
  41108c:	mov	x1, #0x0                   	// #0
  411090:	fmov	x0, d2
  411094:	fmov	x1, d0
  411098:	mov	x2, x0
  41109c:	mov	x3, x1
  4110a0:	fmov	d0, x2
  4110a4:	fmov	d1, x1
  4110a8:	ldp	x29, x30, [sp], #32
  4110ac:	ret
  4110b0:	stp	x29, x30, [sp, #-32]!
  4110b4:	mov	x29, sp
  4110b8:	str	x0, [sp, #24]
  4110bc:	ldr	x0, [sp, #24]
  4110c0:	ldr	x0, [x0]
  4110c4:	add	x0, x0, #0x10
  4110c8:	ldr	x1, [x0]
  4110cc:	ldr	x0, [sp, #24]
  4110d0:	blr	x1
  4110d4:	fmov	d2, d0
  4110d8:	fmov	d0, d1
  4110dc:	mov	x0, #0x0                   	// #0
  4110e0:	mov	x1, #0x0                   	// #0
  4110e4:	fmov	x0, d2
  4110e8:	fmov	x1, d0
  4110ec:	mov	x2, x0
  4110f0:	mov	x3, x1
  4110f4:	fmov	d0, x2
  4110f8:	fmov	d1, x1
  4110fc:	ldp	x29, x30, [sp], #32
  411100:	ret
  411104:	sub	sp, sp, #0x10
  411108:	str	x0, [sp, #8]
  41110c:	movi	d0, #0x0
  411110:	add	sp, sp, #0x10
  411114:	ret
  411118:	sub	sp, sp, #0x10
  41111c:	str	x0, [sp, #8]
  411120:	movi	d0, #0x0
  411124:	add	sp, sp, #0x10
  411128:	ret
  41112c:	sub	sp, sp, #0x10
  411130:	str	x0, [sp, #8]
  411134:	movi	d0, #0x0
  411138:	add	sp, sp, #0x10
  41113c:	ret
  411140:	sub	sp, sp, #0x10
  411144:	str	x0, [sp, #8]
  411148:	str	x1, [sp]
  41114c:	mov	x0, #0x0                   	// #0
  411150:	add	sp, sp, #0x10
  411154:	ret
  411158:	sub	sp, sp, #0x20
  41115c:	str	x0, [sp, #24]
  411160:	str	x1, [sp, #16]
  411164:	str	w2, [sp, #12]
  411168:	str	x3, [sp]
  41116c:	ldr	x0, [sp, #24]
  411170:	ldr	w1, [sp, #12]
  411174:	str	w1, [x0]
  411178:	ldr	x2, [sp, #24]
  41117c:	ldr	x0, [sp, #16]
  411180:	ldp	x0, x1, [x0]
  411184:	stp	x0, x1, [x2, #8]
  411188:	ldr	x0, [sp, #24]
  41118c:	ldr	x1, [sp]
  411190:	str	x1, [x0, #24]
  411194:	nop
  411198:	add	sp, sp, #0x20
  41119c:	ret
  4111a0:	sub	sp, sp, #0x20
  4111a4:	str	x0, [sp, #24]
  4111a8:	str	x1, [sp, #16]
  4111ac:	str	x2, [sp, #8]
  4111b0:	str	w3, [sp, #4]
  4111b4:	ldr	x0, [sp, #24]
  4111b8:	str	xzr, [x0]
  4111bc:	ldr	x0, [sp, #24]
  4111c0:	ldr	x1, [sp, #16]
  4111c4:	str	x1, [x0, #8]
  4111c8:	ldr	x0, [sp, #24]
  4111cc:	ldr	x1, [sp, #8]
  4111d0:	str	x1, [x0, #24]
  4111d4:	ldr	x0, [sp, #24]
  4111d8:	ldr	w1, [sp, #4]
  4111dc:	str	w1, [x0, #32]
  4111e0:	ldr	x0, [sp, #24]
  4111e4:	str	wzr, [x0, #16]
  4111e8:	ldr	x0, [sp, #24]
  4111ec:	str	wzr, [x0, #20]
  4111f0:	nop
  4111f4:	add	sp, sp, #0x20
  4111f8:	ret
  4111fc:	stp	x29, x30, [sp, #-32]!
  411200:	mov	x29, sp
  411204:	str	x0, [sp, #24]
  411208:	ldr	x0, [sp, #24]
  41120c:	ldr	x0, [x0, #8]
  411210:	cmp	x0, #0x0
  411214:	b.eq	411224 <sqrt@plt+0xf3c4>  // b.none
  411218:	ldr	x0, [sp, #24]
  41121c:	ldr	x0, [x0, #8]
  411220:	bl	401cb0 <_ZdaPv@plt>
  411224:	nop
  411228:	ldp	x29, x30, [sp], #32
  41122c:	ret
  411230:	stp	x29, x30, [sp, #-32]!
  411234:	mov	x29, sp
  411238:	str	x0, [sp, #24]
  41123c:	str	w1, [sp, #20]
  411240:	ldr	x0, [sp, #24]
  411244:	ldr	w1, [sp, #20]
  411248:	str	w1, [x0, #8]
  41124c:	ldr	x0, [sp, #24]
  411250:	add	x0, x0, #0x10
  411254:	bl	411688 <sqrt@plt+0xf828>
  411258:	ldr	x0, [sp, #24]
  41125c:	add	x0, x0, #0x30
  411260:	bl	410324 <sqrt@plt+0xe4c4>
  411264:	ldr	x0, [sp, #24]
  411268:	add	x0, x0, #0x40
  41126c:	bl	410324 <sqrt@plt+0xe4c4>
  411270:	ldr	x0, [sp, #24]
  411274:	add	x0, x0, #0x50
  411278:	bl	410324 <sqrt@plt+0xe4c4>
  41127c:	ldr	x0, [sp, #24]
  411280:	add	x0, x0, #0x60
  411284:	bl	410324 <sqrt@plt+0xe4c4>
  411288:	ldr	x0, [sp, #24]
  41128c:	add	x0, x0, #0xf8
  411290:	bl	410324 <sqrt@plt+0xe4c4>
  411294:	ldr	x0, [sp, #24]
  411298:	str	xzr, [x0]
  41129c:	ldr	x0, [sp, #24]
  4112a0:	str	xzr, [x0, #32]
  4112a4:	ldr	x0, [sp, #24]
  4112a8:	str	xzr, [x0, #240]
  4112ac:	ldr	x0, [sp, #24]
  4112b0:	str	xzr, [x0, #160]
  4112b4:	ldr	x0, [sp, #24]
  4112b8:	ldr	d0, [x0, #160]
  4112bc:	ldr	x0, [sp, #24]
  4112c0:	str	d0, [x0, #152]
  4112c4:	ldr	x0, [sp, #24]
  4112c8:	str	wzr, [x0, #264]
  4112cc:	ldr	x0, [sp, #24]
  4112d0:	str	xzr, [x0, #120]
  4112d4:	ldr	x0, [sp, #24]
  4112d8:	str	xzr, [x0, #216]
  4112dc:	ldr	x0, [sp, #24]
  4112e0:	str	xzr, [x0, #200]
  4112e4:	ldr	x0, [sp, #24]
  4112e8:	str	xzr, [x0, #208]
  4112ec:	ldr	x0, [sp, #24]
  4112f0:	str	xzr, [x0, #224]
  4112f4:	ldr	x0, [sp, #24]
  4112f8:	str	xzr, [x0, #112]
  4112fc:	ldr	x0, [sp, #24]
  411300:	str	wzr, [x0, #232]
  411304:	nop
  411308:	ldp	x29, x30, [sp], #32
  41130c:	ret
  411310:	stp	x29, x30, [sp, #-80]!
  411314:	mov	x29, sp
  411318:	str	x19, [sp, #16]
  41131c:	str	x0, [sp, #40]
  411320:	ldr	x0, [sp, #40]
  411324:	ldr	x19, [x0, #32]
  411328:	cmp	x19, #0x0
  41132c:	b.eq	411344 <sqrt@plt+0xf4e4>  // b.none
  411330:	mov	x0, x19
  411334:	bl	4020ec <sqrt@plt+0x28c>
  411338:	mov	x1, #0x10                  	// #16
  41133c:	mov	x0, x19
  411340:	bl	4229cc <_ZdlPvm@@Base>
  411344:	ldr	x0, [sp, #40]
  411348:	ldr	x0, [x0, #240]
  41134c:	cmp	x0, #0x0
  411350:	b.eq	41138c <sqrt@plt+0xf52c>  // b.none
  411354:	ldr	x0, [sp, #40]
  411358:	ldr	x0, [x0, #240]
  41135c:	str	x0, [sp, #64]
  411360:	ldr	x0, [sp, #40]
  411364:	ldr	x0, [x0, #240]
  411368:	ldr	x1, [x0, #24]
  41136c:	ldr	x0, [sp, #40]
  411370:	str	x1, [x0, #240]
  411374:	ldr	x0, [sp, #64]
  411378:	cmp	x0, #0x0
  41137c:	b.eq	411344 <sqrt@plt+0xf4e4>  // b.none
  411380:	mov	x1, #0x20                  	// #32
  411384:	bl	4229cc <_ZdlPvm@@Base>
  411388:	b	411344 <sqrt@plt+0xf4e4>
  41138c:	ldr	x0, [sp, #40]
  411390:	ldr	x0, [x0, #16]
  411394:	str	x0, [sp, #72]
  411398:	ldr	x0, [sp, #72]
  41139c:	cmp	x0, #0x0
  4113a0:	b.eq	4113d8 <sqrt@plt+0xf578>  // b.none
  4113a4:	ldr	x0, [sp, #72]
  4113a8:	str	x0, [sp, #56]
  4113ac:	ldr	x0, [sp, #72]
  4113b0:	ldr	x0, [x0, #16]
  4113b4:	str	x0, [sp, #72]
  4113b8:	ldr	x0, [sp, #56]
  4113bc:	cmp	x0, #0x0
  4113c0:	b.eq	411398 <sqrt@plt+0xf538>  // b.none
  4113c4:	ldr	x1, [x0]
  4113c8:	add	x1, x1, #0x8
  4113cc:	ldr	x1, [x1]
  4113d0:	blr	x1
  4113d4:	b	411398 <sqrt@plt+0xf538>
  4113d8:	ldr	x0, [sp, #40]
  4113dc:	ldr	x0, [x0, #120]
  4113e0:	cmp	x0, #0x0
  4113e4:	b.eq	41142c <sqrt@plt+0xf5cc>  // b.none
  4113e8:	ldr	x0, [sp, #40]
  4113ec:	ldr	x0, [x0, #120]
  4113f0:	str	x0, [sp, #48]
  4113f4:	ldr	x0, [sp, #40]
  4113f8:	ldr	x0, [x0, #120]
  4113fc:	ldr	x1, [x0]
  411400:	ldr	x0, [sp, #40]
  411404:	str	x1, [x0, #120]
  411408:	ldr	x19, [sp, #48]
  41140c:	cmp	x19, #0x0
  411410:	b.eq	4113d8 <sqrt@plt+0xf578>  // b.none
  411414:	mov	x0, x19
  411418:	bl	4111fc <sqrt@plt+0xf39c>
  41141c:	mov	x1, #0x28                  	// #40
  411420:	mov	x0, x19
  411424:	bl	4229cc <_ZdlPvm@@Base>
  411428:	b	4113d8 <sqrt@plt+0xf578>
  41142c:	ldr	x0, [sp, #40]
  411430:	ldr	x19, [x0, #112]
  411434:	cmp	x19, #0x0
  411438:	b.eq	411450 <sqrt@plt+0xf5f0>  // b.none
  41143c:	mov	x0, x19
  411440:	bl	417138 <sqrt@plt+0x152d8>
  411444:	mov	x1, #0x38                  	// #56
  411448:	mov	x0, x19
  41144c:	bl	4229cc <_ZdlPvm@@Base>
  411450:	ldr	x0, [sp, #40]
  411454:	ldr	x0, [x0, #216]
  411458:	cmp	x0, #0x0
  41145c:	b.eq	41146c <sqrt@plt+0xf60c>  // b.none
  411460:	ldr	x0, [sp, #40]
  411464:	ldr	x0, [x0, #216]
  411468:	bl	401cb0 <_ZdaPv@plt>
  41146c:	ldr	x0, [sp, #40]
  411470:	ldr	x0, [x0, #224]
  411474:	cmp	x0, #0x0
  411478:	b.eq	411488 <sqrt@plt+0xf628>  // b.none
  41147c:	ldr	x0, [sp, #40]
  411480:	ldr	x0, [x0, #224]
  411484:	bl	401cb0 <_ZdaPv@plt>
  411488:	nop
  41148c:	ldr	x19, [sp, #16]
  411490:	ldp	x29, x30, [sp], #80
  411494:	ret
  411498:	stp	x29, x30, [sp, #-48]!
  41149c:	mov	x29, sp
  4114a0:	str	x0, [sp, #40]
  4114a4:	str	x1, [sp, #32]
  4114a8:	str	x2, [sp, #24]
  4114ac:	str	w3, [sp, #20]
  4114b0:	ldr	x0, [sp, #40]
  4114b4:	bl	410b10 <sqrt@plt+0xecb0>
  4114b8:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4114bc:	add	x1, x0, #0xe28
  4114c0:	ldr	x0, [sp, #40]
  4114c4:	str	x1, [x0]
  4114c8:	ldr	x0, [sp, #40]
  4114cc:	ldr	x1, [sp, #32]
  4114d0:	str	x1, [x0, #24]
  4114d4:	ldr	x0, [sp, #40]
  4114d8:	ldr	x1, [sp, #24]
  4114dc:	str	x1, [x0, #32]
  4114e0:	ldr	x0, [sp, #40]
  4114e4:	ldr	w1, [sp, #20]
  4114e8:	str	w1, [x0, #40]
  4114ec:	nop
  4114f0:	ldp	x29, x30, [sp], #48
  4114f4:	ret
  4114f8:	stp	x29, x30, [sp, #-32]!
  4114fc:	mov	x29, sp
  411500:	str	x0, [sp, #24]
  411504:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  411508:	add	x1, x0, #0xe28
  41150c:	ldr	x0, [sp, #24]
  411510:	str	x1, [x0]
  411514:	ldr	x0, [sp, #24]
  411518:	ldr	x0, [x0, #24]
  41151c:	cmp	x0, #0x0
  411520:	b.eq	411530 <sqrt@plt+0xf6d0>  // b.none
  411524:	ldr	x0, [sp, #24]
  411528:	ldr	x0, [x0, #24]
  41152c:	bl	401cb0 <_ZdaPv@plt>
  411530:	ldr	x0, [sp, #24]
  411534:	bl	410b44 <sqrt@plt+0xece4>
  411538:	nop
  41153c:	ldp	x29, x30, [sp], #32
  411540:	ret
  411544:	stp	x29, x30, [sp, #-32]!
  411548:	mov	x29, sp
  41154c:	str	x0, [sp, #24]
  411550:	ldr	x0, [sp, #24]
  411554:	bl	4114f8 <sqrt@plt+0xf698>
  411558:	mov	x1, #0x30                  	// #48
  41155c:	ldr	x0, [sp, #24]
  411560:	bl	4229cc <_ZdlPvm@@Base>
  411564:	ldp	x29, x30, [sp], #32
  411568:	ret
  41156c:	stp	x29, x30, [sp, #-32]!
  411570:	mov	x29, sp
  411574:	str	x0, [sp, #24]
  411578:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41157c:	add	x0, x0, #0xd0
  411580:	ldr	x5, [x0]
  411584:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  411588:	add	x0, x0, #0xd0
  41158c:	ldr	x0, [x0]
  411590:	ldr	x0, [x0]
  411594:	add	x0, x0, #0x60
  411598:	ldr	x4, [x0]
  41159c:	ldr	x0, [sp, #24]
  4115a0:	ldr	x1, [x0, #24]
  4115a4:	ldr	x0, [sp, #24]
  4115a8:	ldr	x2, [x0, #32]
  4115ac:	ldr	x0, [sp, #24]
  4115b0:	ldr	w0, [x0, #40]
  4115b4:	mov	w3, w0
  4115b8:	mov	x0, x5
  4115bc:	blr	x4
  4115c0:	nop
  4115c4:	ldp	x29, x30, [sp], #32
  4115c8:	ret
  4115cc:	stp	x29, x30, [sp, #-64]!
  4115d0:	mov	x29, sp
  4115d4:	str	x19, [sp, #16]
  4115d8:	str	x0, [sp, #56]
  4115dc:	str	x1, [sp, #48]
  4115e0:	str	w2, [sp, #44]
  4115e4:	mov	x0, #0x30                  	// #48
  4115e8:	bl	422910 <_Znwm@@Base>
  4115ec:	mov	x19, x0
  4115f0:	ldr	w3, [sp, #44]
  4115f4:	ldr	x2, [sp, #48]
  4115f8:	ldr	x1, [sp, #56]
  4115fc:	mov	x0, x19
  411600:	bl	411498 <sqrt@plt+0xf638>
  411604:	mov	x0, x19
  411608:	ldr	x19, [sp, #16]
  41160c:	ldp	x29, x30, [sp], #64
  411610:	ret
  411614:	stp	x29, x30, [sp, #-32]!
  411618:	mov	x29, sp
  41161c:	str	x19, [sp, #16]
  411620:	mov	x0, #0x18                  	// #24
  411624:	bl	422910 <_Znwm@@Base>
  411628:	mov	x19, x0
  41162c:	mov	x0, x19
  411630:	bl	411644 <sqrt@plt+0xf7e4>
  411634:	mov	x0, x19
  411638:	ldr	x19, [sp, #16]
  41163c:	ldp	x29, x30, [sp], #32
  411640:	ret
  411644:	stp	x29, x30, [sp, #-32]!
  411648:	mov	x29, sp
  41164c:	str	x0, [sp, #24]
  411650:	ldr	x0, [sp, #24]
  411654:	bl	410b10 <sqrt@plt+0xecb0>
  411658:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  41165c:	add	x1, x0, #0xd58
  411660:	ldr	x0, [sp, #24]
  411664:	str	x1, [x0]
  411668:	nop
  41166c:	ldp	x29, x30, [sp], #32
  411670:	ret
  411674:	sub	sp, sp, #0x10
  411678:	str	x0, [sp, #8]
  41167c:	mov	w0, #0xb                   	// #11
  411680:	add	sp, sp, #0x10
  411684:	ret
  411688:	sub	sp, sp, #0x10
  41168c:	str	x0, [sp, #8]
  411690:	ldr	x0, [sp, #8]
  411694:	str	xzr, [x0]
  411698:	ldr	x0, [sp, #8]
  41169c:	str	xzr, [x0, #8]
  4116a0:	nop
  4116a4:	add	sp, sp, #0x10
  4116a8:	ret
  4116ac:	sub	sp, sp, #0x10
  4116b0:	str	x0, [sp, #8]
  4116b4:	str	x1, [sp]
  4116b8:	ldr	x0, [sp, #8]
  4116bc:	ldr	x0, [x0, #8]
  4116c0:	cmp	x0, #0x0
  4116c4:	b.ne	411700 <sqrt@plt+0xf8a0>  // b.any
  4116c8:	ldr	x0, [sp]
  4116cc:	str	xzr, [x0, #8]
  4116d0:	ldr	x0, [sp]
  4116d4:	ldr	x1, [x0, #8]
  4116d8:	ldr	x0, [sp]
  4116dc:	str	x1, [x0, #16]
  4116e0:	ldr	x0, [sp, #8]
  4116e4:	ldr	x1, [sp]
  4116e8:	str	x1, [x0, #8]
  4116ec:	ldr	x0, [sp, #8]
  4116f0:	ldr	x1, [x0, #8]
  4116f4:	ldr	x0, [sp, #8]
  4116f8:	str	x1, [x0]
  4116fc:	b	411734 <sqrt@plt+0xf8d4>
  411700:	ldr	x0, [sp, #8]
  411704:	ldr	x1, [x0, #8]
  411708:	ldr	x0, [sp]
  41170c:	str	x1, [x0, #8]
  411710:	ldr	x0, [sp]
  411714:	str	xzr, [x0, #16]
  411718:	ldr	x0, [sp, #8]
  41171c:	ldr	x0, [x0, #8]
  411720:	ldr	x1, [sp]
  411724:	str	x1, [x0, #16]
  411728:	ldr	x0, [sp, #8]
  41172c:	ldr	x1, [sp]
  411730:	str	x1, [x0, #8]
  411734:	nop
  411738:	add	sp, sp, #0x10
  41173c:	ret
  411740:	stp	x29, x30, [sp, #-48]!
  411744:	mov	x29, sp
  411748:	str	x0, [sp, #24]
  41174c:	str	x1, [sp, #16]
  411750:	ldr	x0, [sp, #24]
  411754:	ldr	x0, [x0, #8]
  411758:	str	x0, [sp, #40]
  41175c:	ldr	x0, [sp, #40]
  411760:	cmp	x0, #0x0
  411764:	b.eq	411790 <sqrt@plt+0xf930>  // b.none
  411768:	ldr	x0, [sp, #40]
  41176c:	ldr	x0, [x0]
  411770:	add	x0, x0, #0xa8
  411774:	ldr	x1, [x0]
  411778:	ldr	x0, [sp, #40]
  41177c:	blr	x1
  411780:	cmp	w0, #0xb
  411784:	b.eq	411790 <sqrt@plt+0xf930>  // b.none
  411788:	mov	w0, #0x1                   	// #1
  41178c:	b	411794 <sqrt@plt+0xf934>
  411790:	mov	w0, #0x0                   	// #0
  411794:	cmp	w0, #0x0
  411798:	b.eq	4117ac <sqrt@plt+0xf94c>  // b.none
  41179c:	ldr	x0, [sp, #40]
  4117a0:	ldr	x0, [x0, #8]
  4117a4:	str	x0, [sp, #40]
  4117a8:	b	41175c <sqrt@plt+0xf8fc>
  4117ac:	ldr	x0, [sp, #40]
  4117b0:	cmp	x0, #0x0
  4117b4:	cset	w0, ne  // ne = any
  4117b8:	and	w0, w0, #0xff
  4117bc:	mov	w3, w0
  4117c0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  4117c4:	add	x2, x0, #0xef0
  4117c8:	mov	w1, #0x208                 	// #520
  4117cc:	mov	w0, w3
  4117d0:	bl	407ffc <sqrt@plt+0x619c>
  4117d4:	ldr	x0, [sp, #40]
  4117d8:	ldr	x1, [x0, #16]
  4117dc:	ldr	x0, [sp, #16]
  4117e0:	str	x1, [x0]
  4117e4:	ldr	x0, [sp, #16]
  4117e8:	ldr	x0, [x0]
  4117ec:	cmp	x0, #0x0
  4117f0:	b.eq	411814 <sqrt@plt+0xf9b4>  // b.none
  4117f4:	ldr	x0, [sp, #24]
  4117f8:	ldr	x1, [x0, #8]
  4117fc:	ldr	x0, [sp, #16]
  411800:	str	x1, [x0, #8]
  411804:	ldr	x0, [sp, #16]
  411808:	ldr	x0, [x0]
  41180c:	str	xzr, [x0, #8]
  411810:	b	41181c <sqrt@plt+0xf9bc>
  411814:	ldr	x0, [sp, #16]
  411818:	str	xzr, [x0, #8]
  41181c:	ldr	x0, [sp, #40]
  411820:	ldr	x1, [x0, #8]
  411824:	ldr	x0, [sp, #24]
  411828:	str	x1, [x0, #8]
  41182c:	ldr	x0, [sp, #24]
  411830:	ldr	x0, [x0, #8]
  411834:	cmp	x0, #0x0
  411838:	b.eq	41184c <sqrt@plt+0xf9ec>  // b.none
  41183c:	ldr	x0, [sp, #24]
  411840:	ldr	x0, [x0, #8]
  411844:	str	xzr, [x0, #16]
  411848:	b	411854 <sqrt@plt+0xf9f4>
  41184c:	ldr	x0, [sp, #24]
  411850:	str	xzr, [x0]
  411854:	ldr	x0, [sp, #40]
  411858:	cmp	x0, #0x0
  41185c:	b.eq	411870 <sqrt@plt+0xfa10>  // b.none
  411860:	ldr	x1, [x0]
  411864:	add	x1, x1, #0x8
  411868:	ldr	x1, [x1]
  41186c:	blr	x1
  411870:	nop
  411874:	ldp	x29, x30, [sp], #48
  411878:	ret
  41187c:	sub	sp, sp, #0x10
  411880:	str	x0, [sp, #8]
  411884:	ldr	x0, [sp, #8]
  411888:	str	xzr, [x0]
  41188c:	ldr	x0, [sp, #8]
  411890:	str	xzr, [x0, #16]
  411894:	ldr	x0, [sp, #8]
  411898:	mov	w1, #0xffffffff            	// #-1
  41189c:	str	w1, [x0, #24]
  4118a0:	ldr	x0, [sp, #8]
  4118a4:	str	wzr, [x0, #8]
  4118a8:	ldr	x0, [sp, #8]
  4118ac:	str	wzr, [x0, #12]
  4118b0:	nop
  4118b4:	add	sp, sp, #0x10
  4118b8:	ret
  4118bc:	stp	x29, x30, [sp, #-32]!
  4118c0:	mov	x29, sp
  4118c4:	str	x0, [sp, #24]
  4118c8:	ldr	x0, [sp, #24]
  4118cc:	ldr	x0, [x0]
  4118d0:	bl	401ad0 <free@plt>
  4118d4:	nop
  4118d8:	ldp	x29, x30, [sp], #32
  4118dc:	ret
  4118e0:	stp	x29, x30, [sp, #-32]!
  4118e4:	mov	x29, sp
  4118e8:	str	x0, [sp, #24]
  4118ec:	ldr	x0, [sp, #24]
  4118f0:	bl	410b10 <sqrt@plt+0xecb0>
  4118f4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4118f8:	add	x1, x0, #0xc68
  4118fc:	ldr	x0, [sp, #24]
  411900:	str	x1, [x0]
  411904:	ldr	x0, [sp, #24]
  411908:	str	wzr, [x0, #24]
  41190c:	ldr	x0, [sp, #24]
  411910:	str	xzr, [x0, #32]
  411914:	ldr	x0, [sp, #24]
  411918:	str	wzr, [x0, #40]
  41191c:	ldr	x0, [sp, #24]
  411920:	add	x0, x0, #0x30
  411924:	bl	40feb8 <sqrt@plt+0xe058>
  411928:	ldr	x0, [sp, #24]
  41192c:	str	xzr, [x0, #72]
  411930:	ldr	x0, [sp, #24]
  411934:	str	xzr, [x0, #80]
  411938:	nop
  41193c:	ldp	x29, x30, [sp], #32
  411940:	ret
  411944:	sub	sp, sp, #0x10
  411948:	str	x0, [sp, #8]
  41194c:	str	d0, [sp]
  411950:	ldr	x0, [sp, #8]
  411954:	mov	w1, #0x2                   	// #2
  411958:	str	w1, [x0, #48]
  41195c:	ldr	x0, [sp, #8]
  411960:	ldr	d0, [sp]
  411964:	str	d0, [x0, #56]
  411968:	nop
  41196c:	add	sp, sp, #0x10
  411970:	ret
  411974:	sub	sp, sp, #0x10
  411978:	str	x0, [sp, #8]
  41197c:	str	d0, [sp]
  411980:	ldr	x0, [sp, #8]
  411984:	mov	w1, #0x3                   	// #3
  411988:	str	w1, [x0, #48]
  41198c:	ldr	x0, [sp, #8]
  411990:	ldr	d0, [sp]
  411994:	str	d0, [x0, #56]
  411998:	nop
  41199c:	add	sp, sp, #0x10
  4119a0:	ret
  4119a4:	sub	sp, sp, #0x10
  4119a8:	str	x0, [sp, #8]
  4119ac:	str	d0, [sp]
  4119b0:	ldr	x0, [sp, #8]
  4119b4:	ldr	d0, [sp]
  4119b8:	str	d0, [x0, #64]
  4119bc:	nop
  4119c0:	add	sp, sp, #0x10
  4119c4:	ret
  4119c8:	sub	sp, sp, #0x10
  4119cc:	str	x0, [sp, #8]
  4119d0:	str	d0, [sp]
  4119d4:	nop
  4119d8:	add	sp, sp, #0x10
  4119dc:	ret
  4119e0:	sub	sp, sp, #0x10
  4119e4:	str	x0, [sp, #8]
  4119e8:	str	d0, [sp]
  4119ec:	nop
  4119f0:	add	sp, sp, #0x10
  4119f4:	ret
  4119f8:	sub	sp, sp, #0x10
  4119fc:	str	x0, [sp, #8]
  411a00:	str	d0, [sp]
  411a04:	nop
  411a08:	add	sp, sp, #0x10
  411a0c:	ret
  411a10:	stp	x29, x30, [sp, #-32]!
  411a14:	mov	x29, sp
  411a18:	str	x0, [sp, #24]
  411a1c:	str	x1, [sp, #16]
  411a20:	ldr	x0, [sp, #16]
  411a24:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  411a28:	mov	x1, x0
  411a2c:	ldr	x0, [sp, #24]
  411a30:	str	x1, [x0, #80]
  411a34:	nop
  411a38:	ldp	x29, x30, [sp], #32
  411a3c:	ret
  411a40:	stp	x29, x30, [sp, #-32]!
  411a44:	mov	x29, sp
  411a48:	str	x0, [sp, #24]
  411a4c:	str	x1, [sp, #16]
  411a50:	ldr	x0, [sp, #16]
  411a54:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  411a58:	mov	x1, x0
  411a5c:	ldr	x0, [sp, #24]
  411a60:	str	x1, [x0, #72]
  411a64:	nop
  411a68:	ldp	x29, x30, [sp], #32
  411a6c:	ret
  411a70:	sub	sp, sp, #0x10
  411a74:	str	x0, [sp, #8]
  411a78:	ldr	x0, [sp, #8]
  411a7c:	ldr	x0, [x0, #72]
  411a80:	add	sp, sp, #0x10
  411a84:	ret
  411a88:	sub	sp, sp, #0x10
  411a8c:	str	x0, [sp, #8]
  411a90:	ldr	x0, [sp, #8]
  411a94:	str	wzr, [x0, #48]
  411a98:	nop
  411a9c:	add	sp, sp, #0x10
  411aa0:	ret
  411aa4:	stp	x29, x30, [sp, #-96]!
  411aa8:	mov	x29, sp
  411aac:	stp	x19, x20, [sp, #16]
  411ab0:	str	x21, [sp, #32]
  411ab4:	str	x0, [sp, #72]
  411ab8:	str	x1, [sp, #64]
  411abc:	str	w2, [sp, #60]
  411ac0:	ldr	x0, [sp, #72]
  411ac4:	ldr	w1, [sp, #60]
  411ac8:	str	w1, [x0, #40]
  411acc:	str	wzr, [sp, #92]
  411ad0:	ldr	x0, [sp, #64]
  411ad4:	str	x0, [sp, #80]
  411ad8:	ldr	x0, [sp, #80]
  411adc:	cmp	x0, #0x0
  411ae0:	b.eq	411b00 <sqrt@plt+0xfca0>  // b.none
  411ae4:	ldr	w0, [sp, #92]
  411ae8:	add	w0, w0, #0x1
  411aec:	str	w0, [sp, #92]
  411af0:	ldr	x0, [sp, #80]
  411af4:	ldr	x0, [x0]
  411af8:	str	x0, [sp, #80]
  411afc:	b	411ad8 <sqrt@plt+0xfc78>
  411b00:	ldr	w0, [sp, #92]
  411b04:	cmp	w0, #0x0
  411b08:	b.ne	411b18 <sqrt@plt+0xfcb8>  // b.any
  411b0c:	ldr	x0, [sp, #72]
  411b10:	str	xzr, [x0, #32]
  411b14:	b	411c38 <sqrt@plt+0xfdd8>
  411b18:	ldrsw	x19, [sp, #92]
  411b1c:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  411b20:	cmp	x19, x0
  411b24:	b.hi	411b34 <sqrt@plt+0xfcd4>  // b.pmore
  411b28:	lsl	x0, x19, #5
  411b2c:	add	x0, x0, #0x8
  411b30:	b	411b38 <sqrt@plt+0xfcd8>
  411b34:	mov	x0, #0xffffffffffffffff    	// #-1
  411b38:	bl	4019d0 <_Znam@plt>
  411b3c:	mov	x20, x0
  411b40:	str	x19, [x20]
  411b44:	add	x0, x20, #0x8
  411b48:	sub	x1, x19, #0x1
  411b4c:	mov	x19, x1
  411b50:	mov	x21, x0
  411b54:	cmp	x19, #0x0
  411b58:	b.lt	411b70 <sqrt@plt+0xfd10>  // b.tstop
  411b5c:	mov	x0, x21
  411b60:	bl	41187c <sqrt@plt+0xfa1c>
  411b64:	add	x21, x21, #0x20
  411b68:	sub	x19, x19, #0x1
  411b6c:	b	411b54 <sqrt@plt+0xfcf4>
  411b70:	add	x1, x20, #0x8
  411b74:	ldr	x0, [sp, #72]
  411b78:	str	x1, [x0, #32]
  411b7c:	ldr	x0, [sp, #64]
  411b80:	str	x0, [sp, #80]
  411b84:	str	wzr, [sp, #92]
  411b88:	ldr	x0, [sp, #80]
  411b8c:	cmp	x0, #0x0
  411b90:	b.eq	411c38 <sqrt@plt+0xfdd8>  // b.none
  411b94:	ldr	x0, [sp, #72]
  411b98:	ldr	x1, [x0, #32]
  411b9c:	ldrsw	x0, [sp, #92]
  411ba0:	lsl	x0, x0, #5
  411ba4:	add	x0, x1, x0
  411ba8:	ldr	x1, [sp, #80]
  411bac:	ldr	x1, [x1, #8]
  411bb0:	str	x1, [x0]
  411bb4:	ldr	x0, [sp, #80]
  411bb8:	str	xzr, [x0, #8]
  411bbc:	ldr	x0, [sp, #72]
  411bc0:	ldr	x1, [x0, #32]
  411bc4:	ldrsw	x0, [sp, #92]
  411bc8:	lsl	x0, x0, #5
  411bcc:	add	x0, x1, x0
  411bd0:	ldr	x1, [sp, #80]
  411bd4:	ldr	x1, [x1, #16]
  411bd8:	str	x1, [x0, #8]
  411bdc:	ldr	x0, [sp, #72]
  411be0:	ldr	x1, [x0, #32]
  411be4:	ldrsw	x0, [sp, #92]
  411be8:	lsl	x0, x0, #5
  411bec:	add	x0, x1, x0
  411bf0:	ldr	x1, [sp, #80]
  411bf4:	ldr	x1, [x1, #24]
  411bf8:	str	x1, [x0, #16]
  411bfc:	ldr	x0, [sp, #72]
  411c00:	ldr	x1, [x0, #32]
  411c04:	ldrsw	x0, [sp, #92]
  411c08:	lsl	x0, x0, #5
  411c0c:	add	x0, x1, x0
  411c10:	ldr	x1, [sp, #80]
  411c14:	ldr	w1, [x1, #32]
  411c18:	str	w1, [x0, #24]
  411c1c:	ldr	x0, [sp, #80]
  411c20:	ldr	x0, [x0]
  411c24:	str	x0, [sp, #80]
  411c28:	ldr	w0, [sp, #92]
  411c2c:	add	w0, w0, #0x1
  411c30:	str	w0, [sp, #92]
  411c34:	b	411b88 <sqrt@plt+0xfd28>
  411c38:	ldr	x0, [sp, #72]
  411c3c:	ldr	w1, [sp, #92]
  411c40:	str	w1, [x0, #24]
  411c44:	nop
  411c48:	ldp	x19, x20, [sp, #16]
  411c4c:	ldr	x21, [sp, #32]
  411c50:	ldp	x29, x30, [sp], #96
  411c54:	ret
  411c58:	stp	x29, x30, [sp, #-144]!
  411c5c:	mov	x29, sp
  411c60:	stp	x19, x20, [sp, #16]
  411c64:	str	x21, [sp, #32]
  411c68:	str	x0, [sp, #56]
  411c6c:	str	xzr, [sp, #136]
  411c70:	ldr	x0, [sp, #56]
  411c74:	ldr	w0, [x0, #40]
  411c78:	cmp	w0, #0x0
  411c7c:	b.eq	411d1c <sqrt@plt+0xfebc>  // b.none
  411c80:	ldr	x2, [sp, #56]
  411c84:	ldr	x0, [sp, #56]
  411c88:	ldr	x0, [x0]
  411c8c:	add	x0, x0, #0x78
  411c90:	ldr	x1, [x0]
  411c94:	mov	x0, x2
  411c98:	blr	x1
  411c9c:	fmov	d2, d0
  411ca0:	fmov	d0, d1
  411ca4:	str	d2, [sp, #88]
  411ca8:	str	d0, [sp, #96]
  411cac:	ldr	x2, [sp, #56]
  411cb0:	ldr	x0, [sp, #56]
  411cb4:	ldr	x0, [x0]
  411cb8:	add	x0, x0, #0x70
  411cbc:	ldr	x1, [x0]
  411cc0:	mov	x0, x2
  411cc4:	blr	x1
  411cc8:	fmov	d2, d0
  411ccc:	fmov	d0, d1
  411cd0:	str	d2, [sp, #104]
  411cd4:	str	d0, [sp, #112]
  411cd8:	add	x1, sp, #0x68
  411cdc:	add	x0, sp, #0x58
  411ce0:	bl	410600 <sqrt@plt+0xe7a0>
  411ce4:	fmov	d2, d0
  411ce8:	fmov	d0, d1
  411cec:	str	d2, [sp, #72]
  411cf0:	str	d0, [sp, #80]
  411cf4:	ldr	d0, [sp, #72]
  411cf8:	fcmp	d0, #0.0
  411cfc:	b.ne	411d0c <sqrt@plt+0xfeac>  // b.any
  411d00:	ldr	d0, [sp, #80]
  411d04:	fcmp	d0, #0.0
  411d08:	b.eq	411d1c <sqrt@plt+0xfebc>  // b.none
  411d0c:	ldr	d0, [sp, #80]
  411d10:	ldr	d1, [sp, #72]
  411d14:	bl	401bb0 <atan2@plt>
  411d18:	str	d0, [sp, #136]
  411d1c:	ldr	x0, [sp, #56]
  411d20:	ldr	x0, [x0, #32]
  411d24:	cmp	x0, #0x0
  411d28:	b.eq	411e18 <sqrt@plt+0xffb8>  // b.none
  411d2c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  411d30:	add	x0, x0, #0xd0
  411d34:	ldr	x20, [x0]
  411d38:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  411d3c:	add	x0, x0, #0xd0
  411d40:	ldr	x0, [x0]
  411d44:	ldr	x0, [x0]
  411d48:	add	x0, x0, #0x70
  411d4c:	ldr	x19, [x0]
  411d50:	ldr	x0, [sp, #56]
  411d54:	ldr	x21, [x0, #80]
  411d58:	ldr	x0, [sp, #56]
  411d5c:	bl	411a70 <sqrt@plt+0xfc10>
  411d60:	mov	x2, x0
  411d64:	mov	x1, x21
  411d68:	mov	x0, x20
  411d6c:	blr	x19
  411d70:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  411d74:	add	x0, x0, #0xd0
  411d78:	ldr	x20, [x0]
  411d7c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  411d80:	add	x0, x0, #0xd0
  411d84:	ldr	x0, [x0]
  411d88:	ldr	x0, [x0]
  411d8c:	add	x0, x0, #0x28
  411d90:	ldr	x19, [x0]
  411d94:	ldr	x2, [sp, #56]
  411d98:	ldr	x0, [sp, #56]
  411d9c:	ldr	x0, [x0]
  411da0:	add	x0, x0, #0x80
  411da4:	ldr	x1, [x0]
  411da8:	mov	x0, x2
  411dac:	blr	x1
  411db0:	fmov	d2, d0
  411db4:	fmov	d0, d1
  411db8:	str	d2, [sp, #120]
  411dbc:	str	d0, [sp, #128]
  411dc0:	ldr	x0, [sp, #56]
  411dc4:	ldr	x1, [x0, #32]
  411dc8:	ldr	x0, [sp, #56]
  411dcc:	ldr	w2, [x0, #24]
  411dd0:	add	x0, sp, #0x78
  411dd4:	ldr	d0, [sp, #136]
  411dd8:	mov	w3, w2
  411ddc:	mov	x2, x1
  411de0:	mov	x1, x0
  411de4:	mov	x0, x20
  411de8:	blr	x19
  411dec:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  411df0:	add	x0, x0, #0xd0
  411df4:	ldr	x2, [x0]
  411df8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  411dfc:	add	x0, x0, #0xd0
  411e00:	ldr	x0, [x0]
  411e04:	ldr	x0, [x0]
  411e08:	add	x0, x0, #0x78
  411e0c:	ldr	x1, [x0]
  411e10:	mov	x0, x2
  411e14:	blr	x1
  411e18:	nop
  411e1c:	ldp	x19, x20, [sp, #16]
  411e20:	ldr	x21, [sp, #32]
  411e24:	ldp	x29, x30, [sp], #144
  411e28:	ret
  411e2c:	stp	x29, x30, [sp, #-48]!
  411e30:	mov	x29, sp
  411e34:	str	x19, [sp, #16]
  411e38:	str	x0, [sp, #40]
  411e3c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  411e40:	add	x1, x0, #0xc68
  411e44:	ldr	x0, [sp, #40]
  411e48:	str	x1, [x0]
  411e4c:	ldr	x0, [sp, #40]
  411e50:	ldr	x0, [x0, #32]
  411e54:	cmp	x0, #0x0
  411e58:	b.eq	411edc <sqrt@plt+0x1007c>  // b.none
  411e5c:	ldr	x0, [sp, #40]
  411e60:	ldr	x0, [x0, #32]
  411e64:	cmp	x0, #0x0
  411e68:	b.eq	411edc <sqrt@plt+0x1007c>  // b.none
  411e6c:	ldr	x0, [sp, #40]
  411e70:	ldr	x1, [x0, #32]
  411e74:	ldr	x0, [sp, #40]
  411e78:	ldr	x0, [x0, #32]
  411e7c:	sub	x0, x0, #0x8
  411e80:	ldr	x0, [x0]
  411e84:	lsl	x0, x0, #5
  411e88:	add	x19, x1, x0
  411e8c:	ldr	x0, [sp, #40]
  411e90:	ldr	x0, [x0, #32]
  411e94:	cmp	x19, x0
  411e98:	b.eq	411eac <sqrt@plt+0x1004c>  // b.none
  411e9c:	sub	x19, x19, #0x20
  411ea0:	mov	x0, x19
  411ea4:	bl	4118bc <sqrt@plt+0xfa5c>
  411ea8:	b	411e8c <sqrt@plt+0x1002c>
  411eac:	ldr	x0, [sp, #40]
  411eb0:	ldr	x0, [x0, #32]
  411eb4:	sub	x2, x0, #0x8
  411eb8:	ldr	x0, [sp, #40]
  411ebc:	ldr	x0, [x0, #32]
  411ec0:	sub	x0, x0, #0x8
  411ec4:	ldr	x0, [x0]
  411ec8:	lsl	x0, x0, #5
  411ecc:	add	x0, x0, #0x8
  411ed0:	mov	x1, x0
  411ed4:	mov	x0, x2
  411ed8:	bl	401e30 <_ZdaPvm@plt>
  411edc:	ldr	x0, [sp, #40]
  411ee0:	bl	410b44 <sqrt@plt+0xece4>
  411ee4:	nop
  411ee8:	ldr	x19, [sp, #16]
  411eec:	ldp	x29, x30, [sp], #48
  411ef0:	ret
  411ef4:	stp	x29, x30, [sp, #-32]!
  411ef8:	mov	x29, sp
  411efc:	str	x0, [sp, #24]
  411f00:	ldr	x0, [sp, #24]
  411f04:	bl	411e2c <sqrt@plt+0xffcc>
  411f08:	mov	x1, #0x58                  	// #88
  411f0c:	ldr	x0, [sp, #24]
  411f10:	bl	4229cc <_ZdlPvm@@Base>
  411f14:	ldp	x29, x30, [sp], #32
  411f18:	ret
  411f1c:	stp	x29, x30, [sp, #-32]!
  411f20:	mov	x29, sp
  411f24:	str	x0, [sp, #24]
  411f28:	str	x1, [sp, #16]
  411f2c:	ldr	x0, [sp, #24]
  411f30:	bl	4118e0 <sqrt@plt+0xfa80>
  411f34:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  411f38:	add	x1, x0, #0xb78
  411f3c:	ldr	x0, [sp, #24]
  411f40:	str	x1, [x0]
  411f44:	ldr	x0, [sp, #24]
  411f48:	add	x0, x0, #0x58
  411f4c:	bl	410324 <sqrt@plt+0xe4c4>
  411f50:	ldr	x2, [sp, #24]
  411f54:	ldr	x0, [sp, #16]
  411f58:	ldp	x0, x1, [x0]
  411f5c:	stp	x0, x1, [x2, #104]
  411f60:	nop
  411f64:	ldp	x29, x30, [sp], #32
  411f68:	ret
  411f6c:	stp	x29, x30, [sp, #-112]!
  411f70:	mov	x29, sp
  411f74:	str	x19, [sp, #16]
  411f78:	str	x0, [sp, #40]
  411f7c:	str	x1, [sp, #32]
  411f80:	ldr	x0, [sp, #40]
  411f84:	add	x19, x0, #0x58
  411f88:	ldr	x0, [sp, #40]
  411f8c:	add	x0, x0, #0x68
  411f90:	fmov	d0, #2.000000000000000000e+00
  411f94:	bl	410664 <sqrt@plt+0xe804>
  411f98:	fmov	d2, d0
  411f9c:	fmov	d0, d1
  411fa0:	str	d2, [sp, #64]
  411fa4:	str	d0, [sp, #72]
  411fa8:	add	x0, sp, #0x40
  411fac:	mov	x1, x0
  411fb0:	mov	x0, x19
  411fb4:	bl	410600 <sqrt@plt+0xe7a0>
  411fb8:	fmov	d2, d0
  411fbc:	fmov	d0, d1
  411fc0:	str	d2, [sp, #48]
  411fc4:	str	d0, [sp, #56]
  411fc8:	add	x0, sp, #0x30
  411fcc:	mov	x1, x0
  411fd0:	ldr	x0, [sp, #32]
  411fd4:	bl	410c20 <sqrt@plt+0xedc0>
  411fd8:	ldr	x0, [sp, #40]
  411fdc:	add	x19, x0, #0x58
  411fe0:	ldr	x0, [sp, #40]
  411fe4:	add	x0, x0, #0x68
  411fe8:	fmov	d0, #2.000000000000000000e+00
  411fec:	bl	410664 <sqrt@plt+0xe804>
  411ff0:	fmov	d2, d0
  411ff4:	fmov	d0, d1
  411ff8:	str	d2, [sp, #96]
  411ffc:	str	d0, [sp, #104]
  412000:	add	x0, sp, #0x60
  412004:	mov	x1, x0
  412008:	mov	x0, x19
  41200c:	bl	41059c <sqrt@plt+0xe73c>
  412010:	fmov	d2, d0
  412014:	fmov	d0, d1
  412018:	str	d2, [sp, #80]
  41201c:	str	d0, [sp, #88]
  412020:	add	x0, sp, #0x50
  412024:	mov	x1, x0
  412028:	ldr	x0, [sp, #32]
  41202c:	bl	410c20 <sqrt@plt+0xedc0>
  412030:	nop
  412034:	ldr	x19, [sp, #16]
  412038:	ldp	x29, x30, [sp], #112
  41203c:	ret
  412040:	stp	x29, x30, [sp, #-32]!
  412044:	mov	x29, sp
  412048:	str	x0, [sp, #24]
  41204c:	str	x1, [sp, #16]
  412050:	ldr	x0, [sp, #24]
  412054:	add	x0, x0, #0x58
  412058:	ldr	x1, [sp, #16]
  41205c:	bl	41041c <sqrt@plt+0xe5bc>
  412060:	nop
  412064:	ldp	x29, x30, [sp], #32
  412068:	ret
  41206c:	stp	x29, x30, [sp, #-32]!
  412070:	mov	x29, sp
  412074:	str	x0, [sp, #24]
  412078:	str	x1, [sp, #16]
  41207c:	ldr	x0, [sp, #24]
  412080:	ldr	x1, [sp, #16]
  412084:	bl	411f1c <sqrt@plt+0x100bc>
  412088:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  41208c:	add	x1, x0, #0xa88
  412090:	ldr	x0, [sp, #24]
  412094:	str	x1, [x0]
  412098:	ldr	x0, [sp, #24]
  41209c:	fmov	d0, #-1.000000000000000000e+00
  4120a0:	str	d0, [x0, #120]
  4120a4:	ldr	x0, [sp, #24]
  4120a8:	str	xzr, [x0, #128]
  4120ac:	ldr	x0, [sp, #24]
  4120b0:	str	xzr, [x0, #136]
  4120b4:	ldr	x0, [sp, #24]
  4120b8:	str	xzr, [x0, #144]
  4120bc:	nop
  4120c0:	ldp	x29, x30, [sp], #32
  4120c4:	ret
  4120c8:	stp	x29, x30, [sp, #-32]!
  4120cc:	mov	x29, sp
  4120d0:	str	x0, [sp, #24]
  4120d4:	str	d0, [sp, #16]
  4120d8:	ldr	d0, [sp, #16]
  4120dc:	fcmpe	d0, #0.0
  4120e0:	cset	w0, ge  // ge = tcont
  4120e4:	and	w0, w0, #0xff
  4120e8:	mov	w3, w0
  4120ec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  4120f0:	add	x2, x0, #0xef0
  4120f4:	mov	w1, #0x2dc                 	// #732
  4120f8:	mov	w0, w3
  4120fc:	bl	407ffc <sqrt@plt+0x619c>
  412100:	ldr	x0, [sp, #24]
  412104:	ldr	d0, [sp, #16]
  412108:	str	d0, [x0, #120]
  41210c:	nop
  412110:	ldp	x29, x30, [sp], #32
  412114:	ret
  412118:	sub	sp, sp, #0x10
  41211c:	str	x0, [sp, #8]
  412120:	str	d0, [sp]
  412124:	ldr	x0, [sp, #8]
  412128:	ldr	d0, [sp]
  41212c:	str	d0, [x0, #128]
  412130:	nop
  412134:	add	sp, sp, #0x10
  412138:	ret
  41213c:	sub	sp, sp, #0x10
  412140:	str	x0, [sp, #8]
  412144:	str	d0, [sp]
  412148:	ldr	x0, [sp, #8]
  41214c:	ldr	d0, [sp]
  412150:	str	d0, [x0, #136]
  412154:	nop
  412158:	add	sp, sp, #0x10
  41215c:	ret
  412160:	stp	x29, x30, [sp, #-32]!
  412164:	mov	x29, sp
  412168:	str	x0, [sp, #24]
  41216c:	str	x1, [sp, #16]
  412170:	ldr	x0, [sp, #16]
  412174:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  412178:	mov	x1, x0
  41217c:	ldr	x0, [sp, #24]
  412180:	str	x1, [x0, #144]
  412184:	nop
  412188:	ldp	x29, x30, [sp], #32
  41218c:	ret
  412190:	stp	x29, x30, [sp, #-48]!
  412194:	mov	x29, sp
  412198:	str	x0, [sp, #40]
  41219c:	str	x1, [sp, #32]
  4121a0:	str	d0, [sp, #24]
  4121a4:	ldr	x0, [sp, #40]
  4121a8:	ldr	x1, [sp, #32]
  4121ac:	bl	41206c <sqrt@plt+0x1020c>
  4121b0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4121b4:	add	x1, x0, #0x998
  4121b8:	ldr	x0, [sp, #40]
  4121bc:	str	x1, [x0]
  4121c0:	ldr	x0, [sp, #40]
  4121c4:	ldr	d0, [x0, #104]
  4121c8:	fcmpe	d0, #0.0
  4121cc:	b.le	4121d8 <sqrt@plt+0x10378>
  4121d0:	ldr	d0, [sp, #24]
  4121d4:	b	4121e0 <sqrt@plt+0x10380>
  4121d8:	ldr	d0, [sp, #24]
  4121dc:	fneg	d0, d0
  4121e0:	ldr	x0, [sp, #40]
  4121e4:	str	d0, [x0, #152]
  4121e8:	ldr	x0, [sp, #40]
  4121ec:	ldr	d0, [x0, #112]
  4121f0:	fcmpe	d0, #0.0
  4121f4:	b.le	412200 <sqrt@plt+0x103a0>
  4121f8:	ldr	d0, [sp, #24]
  4121fc:	b	412208 <sqrt@plt+0x103a8>
  412200:	ldr	d0, [sp, #24]
  412204:	fneg	d0, d0
  412208:	ldr	x0, [sp, #40]
  41220c:	str	d0, [x0, #160]
  412210:	nop
  412214:	ldp	x29, x30, [sp], #48
  412218:	ret
  41221c:	stp	x29, x30, [sp, #-48]!
  412220:	mov	x29, sp
  412224:	str	x0, [sp, #24]
  412228:	ldr	x0, [sp, #24]
  41222c:	ldr	d1, [x0, #88]
  412230:	ldr	x0, [sp, #24]
  412234:	ldr	d2, [x0, #104]
  412238:	fmov	d0, #2.000000000000000000e+00
  41223c:	fdiv	d0, d2, d0
  412240:	fadd	d1, d1, d0
  412244:	ldr	x0, [sp, #24]
  412248:	ldr	d0, [x0, #152]
  41224c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  412250:	ldr	d2, [x0, #8]
  412254:	fmul	d0, d0, d2
  412258:	fsub	d3, d1, d0
  41225c:	ldr	x0, [sp, #24]
  412260:	ldr	d1, [x0, #96]
  412264:	ldr	x0, [sp, #24]
  412268:	ldr	d2, [x0, #112]
  41226c:	fmov	d0, #2.000000000000000000e+00
  412270:	fdiv	d0, d2, d0
  412274:	fadd	d1, d1, d0
  412278:	ldr	x0, [sp, #24]
  41227c:	ldr	d0, [x0, #160]
  412280:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  412284:	ldr	d2, [x0, #8]
  412288:	fmul	d0, d0, d2
  41228c:	fsub	d0, d1, d0
  412290:	add	x0, sp, #0x20
  412294:	fmov	d1, d0
  412298:	fmov	d0, d3
  41229c:	bl	410348 <sqrt@plt+0xe4e8>
  4122a0:	ldp	x0, x1, [sp, #32]
  4122a4:	mov	x2, x0
  4122a8:	mov	x3, x1
  4122ac:	fmov	d0, x2
  4122b0:	fmov	d1, x1
  4122b4:	ldp	x29, x30, [sp], #48
  4122b8:	ret
  4122bc:	stp	x29, x30, [sp, #-48]!
  4122c0:	mov	x29, sp
  4122c4:	str	x0, [sp, #24]
  4122c8:	ldr	x0, [sp, #24]
  4122cc:	ldr	d1, [x0, #88]
  4122d0:	ldr	x0, [sp, #24]
  4122d4:	ldr	d2, [x0, #104]
  4122d8:	fmov	d0, #2.000000000000000000e+00
  4122dc:	fdiv	d0, d2, d0
  4122e0:	fsub	d1, d1, d0
  4122e4:	ldr	x0, [sp, #24]
  4122e8:	ldr	d0, [x0, #152]
  4122ec:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4122f0:	ldr	d2, [x0, #8]
  4122f4:	fmul	d0, d0, d2
  4122f8:	fadd	d3, d1, d0
  4122fc:	ldr	x0, [sp, #24]
  412300:	ldr	d1, [x0, #96]
  412304:	ldr	x0, [sp, #24]
  412308:	ldr	d2, [x0, #112]
  41230c:	fmov	d0, #2.000000000000000000e+00
  412310:	fdiv	d0, d2, d0
  412314:	fadd	d1, d1, d0
  412318:	ldr	x0, [sp, #24]
  41231c:	ldr	d0, [x0, #160]
  412320:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  412324:	ldr	d2, [x0, #8]
  412328:	fmul	d0, d0, d2
  41232c:	fsub	d0, d1, d0
  412330:	add	x0, sp, #0x20
  412334:	fmov	d1, d0
  412338:	fmov	d0, d3
  41233c:	bl	410348 <sqrt@plt+0xe4e8>
  412340:	ldp	x0, x1, [sp, #32]
  412344:	mov	x2, x0
  412348:	mov	x3, x1
  41234c:	fmov	d0, x2
  412350:	fmov	d1, x1
  412354:	ldp	x29, x30, [sp], #48
  412358:	ret
  41235c:	stp	x29, x30, [sp, #-48]!
  412360:	mov	x29, sp
  412364:	str	x0, [sp, #24]
  412368:	ldr	x0, [sp, #24]
  41236c:	ldr	d1, [x0, #88]
  412370:	ldr	x0, [sp, #24]
  412374:	ldr	d2, [x0, #104]
  412378:	fmov	d0, #2.000000000000000000e+00
  41237c:	fdiv	d0, d2, d0
  412380:	fadd	d1, d1, d0
  412384:	ldr	x0, [sp, #24]
  412388:	ldr	d0, [x0, #152]
  41238c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  412390:	ldr	d2, [x0, #8]
  412394:	fmul	d0, d0, d2
  412398:	fsub	d3, d1, d0
  41239c:	ldr	x0, [sp, #24]
  4123a0:	ldr	d1, [x0, #96]
  4123a4:	ldr	x0, [sp, #24]
  4123a8:	ldr	d2, [x0, #112]
  4123ac:	fmov	d0, #2.000000000000000000e+00
  4123b0:	fdiv	d0, d2, d0
  4123b4:	fsub	d1, d1, d0
  4123b8:	ldr	x0, [sp, #24]
  4123bc:	ldr	d0, [x0, #160]
  4123c0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4123c4:	ldr	d2, [x0, #8]
  4123c8:	fmul	d0, d0, d2
  4123cc:	fadd	d0, d1, d0
  4123d0:	add	x0, sp, #0x20
  4123d4:	fmov	d1, d0
  4123d8:	fmov	d0, d3
  4123dc:	bl	410348 <sqrt@plt+0xe4e8>
  4123e0:	ldp	x0, x1, [sp, #32]
  4123e4:	mov	x2, x0
  4123e8:	mov	x3, x1
  4123ec:	fmov	d0, x2
  4123f0:	fmov	d1, x1
  4123f4:	ldp	x29, x30, [sp], #48
  4123f8:	ret
  4123fc:	stp	x29, x30, [sp, #-48]!
  412400:	mov	x29, sp
  412404:	str	x0, [sp, #24]
  412408:	ldr	x0, [sp, #24]
  41240c:	ldr	d1, [x0, #88]
  412410:	ldr	x0, [sp, #24]
  412414:	ldr	d2, [x0, #104]
  412418:	fmov	d0, #2.000000000000000000e+00
  41241c:	fdiv	d0, d2, d0
  412420:	fsub	d1, d1, d0
  412424:	ldr	x0, [sp, #24]
  412428:	ldr	d0, [x0, #152]
  41242c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  412430:	ldr	d2, [x0, #8]
  412434:	fmul	d0, d0, d2
  412438:	fadd	d3, d1, d0
  41243c:	ldr	x0, [sp, #24]
  412440:	ldr	d1, [x0, #96]
  412444:	ldr	x0, [sp, #24]
  412448:	ldr	d2, [x0, #112]
  41244c:	fmov	d0, #2.000000000000000000e+00
  412450:	fdiv	d0, d2, d0
  412454:	fsub	d1, d1, d0
  412458:	ldr	x0, [sp, #24]
  41245c:	ldr	d0, [x0, #160]
  412460:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  412464:	ldr	d2, [x0, #8]
  412468:	fmul	d0, d0, d2
  41246c:	fadd	d0, d1, d0
  412470:	add	x0, sp, #0x20
  412474:	fmov	d1, d0
  412478:	fmov	d0, d3
  41247c:	bl	410348 <sqrt@plt+0xe4e8>
  412480:	ldp	x0, x1, [sp, #32]
  412484:	mov	x2, x0
  412488:	mov	x3, x1
  41248c:	fmov	d0, x2
  412490:	fmov	d1, x1
  412494:	ldp	x29, x30, [sp], #48
  412498:	ret
  41249c:	stp	x29, x30, [sp, #-224]!
  4124a0:	mov	x29, sp
  4124a4:	stp	x19, x20, [sp, #16]
  4124a8:	str	x21, [sp, #32]
  4124ac:	str	x0, [sp, #56]
  4124b0:	ldr	x0, [sp, #56]
  4124b4:	ldr	w0, [x0, #48]
  4124b8:	cmp	w0, #0x0
  4124bc:	b.ne	4124e0 <sqrt@plt+0x10680>  // b.any
  4124c0:	ldr	x0, [sp, #56]
  4124c4:	ldr	d0, [x0, #120]
  4124c8:	fcmpe	d0, #0.0
  4124cc:	b.pl	4124e0 <sqrt@plt+0x10680>  // b.nfrst
  4124d0:	ldr	x0, [sp, #56]
  4124d4:	ldr	x0, [x0, #144]
  4124d8:	cmp	x0, #0x0
  4124dc:	b.eq	4127c4 <sqrt@plt+0x10964>  // b.none
  4124e0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4124e4:	add	x0, x0, #0xd0
  4124e8:	ldr	x20, [x0]
  4124ec:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4124f0:	add	x0, x0, #0xd0
  4124f4:	ldr	x0, [x0]
  4124f8:	ldr	x0, [x0]
  4124fc:	add	x0, x0, #0x70
  412500:	ldr	x19, [x0]
  412504:	ldr	x0, [sp, #56]
  412508:	ldr	x21, [x0, #144]
  41250c:	ldr	x0, [sp, #56]
  412510:	bl	411a70 <sqrt@plt+0xfc10>
  412514:	mov	x2, x0
  412518:	mov	x1, x21
  41251c:	mov	x0, x20
  412520:	blr	x19
  412524:	ldr	x0, [sp, #56]
  412528:	ldr	d0, [x0, #152]
  41252c:	fcmp	d0, #0.0
  412530:	b.ne	412704 <sqrt@plt+0x108a4>  // b.any
  412534:	ldr	x0, [sp, #56]
  412538:	add	x0, x0, #0x68
  41253c:	fmov	d0, #2.000000000000000000e+00
  412540:	bl	410664 <sqrt@plt+0xe804>
  412544:	fmov	d2, d0
  412548:	fmov	d0, d1
  41254c:	str	d2, [sp, #144]
  412550:	str	d0, [sp, #152]
  412554:	add	x0, sp, #0x40
  412558:	mov	x19, #0x3                   	// #3
  41255c:	mov	x20, x0
  412560:	cmp	x19, #0x0
  412564:	b.lt	41257c <sqrt@plt+0x1071c>  // b.tstop
  412568:	mov	x0, x20
  41256c:	bl	410324 <sqrt@plt+0xe4c4>
  412570:	add	x20, x20, #0x10
  412574:	sub	x19, x19, #0x1
  412578:	b	412560 <sqrt@plt+0x10700>
  41257c:	ldr	x0, [sp, #56]
  412580:	add	x19, x0, #0x58
  412584:	ldr	d2, [sp, #144]
  412588:	ldr	d1, [sp, #152]
  41258c:	ldr	x0, [sp, #56]
  412590:	ldr	d0, [x0, #136]
  412594:	fsub	d0, d1, d0
  412598:	fneg	d0, d0
  41259c:	add	x0, sp, #0xa0
  4125a0:	fmov	d1, d0
  4125a4:	fmov	d0, d2
  4125a8:	bl	410348 <sqrt@plt+0xe4e8>
  4125ac:	add	x0, sp, #0xa0
  4125b0:	mov	x1, x0
  4125b4:	mov	x0, x19
  4125b8:	bl	41059c <sqrt@plt+0xe73c>
  4125bc:	fmov	d2, d0
  4125c0:	fmov	d0, d1
  4125c4:	str	d2, [sp, #64]
  4125c8:	str	d0, [sp, #72]
  4125cc:	ldr	x0, [sp, #56]
  4125d0:	add	x19, x0, #0x58
  4125d4:	ldr	d1, [sp, #144]
  4125d8:	ldr	x0, [sp, #56]
  4125dc:	ldr	d0, [x0, #128]
  4125e0:	fadd	d2, d1, d0
  4125e4:	ldr	d1, [sp, #152]
  4125e8:	ldr	x0, [sp, #56]
  4125ec:	ldr	d0, [x0, #136]
  4125f0:	fadd	d0, d1, d0
  4125f4:	add	x0, sp, #0xb0
  4125f8:	fmov	d1, d0
  4125fc:	fmov	d0, d2
  412600:	bl	410348 <sqrt@plt+0xe4e8>
  412604:	add	x0, sp, #0xb0
  412608:	mov	x1, x0
  41260c:	mov	x0, x19
  412610:	bl	41059c <sqrt@plt+0xe73c>
  412614:	fmov	d2, d0
  412618:	fmov	d0, d1
  41261c:	str	d2, [sp, #80]
  412620:	str	d0, [sp, #88]
  412624:	ldr	x0, [sp, #56]
  412628:	add	x19, x0, #0x58
  41262c:	ldr	d1, [sp, #144]
  412630:	ldr	x0, [sp, #56]
  412634:	ldr	d0, [x0, #128]
  412638:	fsub	d0, d1, d0
  41263c:	fneg	d0, d0
  412640:	ldr	d1, [sp, #152]
  412644:	add	x0, sp, #0xc0
  412648:	bl	410348 <sqrt@plt+0xe4e8>
  41264c:	add	x0, sp, #0xc0
  412650:	mov	x1, x0
  412654:	mov	x0, x19
  412658:	bl	41059c <sqrt@plt+0xe73c>
  41265c:	fmov	d2, d0
  412660:	fmov	d0, d1
  412664:	str	d2, [sp, #96]
  412668:	str	d0, [sp, #104]
  41266c:	ldr	x0, [sp, #56]
  412670:	add	x19, x0, #0x58
  412674:	ldr	d0, [sp, #144]
  412678:	fneg	d2, d0
  41267c:	ldr	d0, [sp, #152]
  412680:	fneg	d0, d0
  412684:	add	x0, sp, #0xd0
  412688:	fmov	d1, d0
  41268c:	fmov	d0, d2
  412690:	bl	410348 <sqrt@plt+0xe4e8>
  412694:	add	x0, sp, #0xd0
  412698:	mov	x1, x0
  41269c:	mov	x0, x19
  4126a0:	bl	41059c <sqrt@plt+0xe73c>
  4126a4:	fmov	d2, d0
  4126a8:	fmov	d0, d1
  4126ac:	str	d2, [sp, #112]
  4126b0:	str	d0, [sp, #120]
  4126b4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4126b8:	add	x0, x0, #0xd0
  4126bc:	ldr	x5, [x0]
  4126c0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4126c4:	add	x0, x0, #0xd0
  4126c8:	ldr	x0, [x0]
  4126cc:	ldr	x0, [x0]
  4126d0:	add	x0, x0, #0x38
  4126d4:	ldr	x4, [x0]
  4126d8:	ldr	x0, [sp, #56]
  4126dc:	add	x1, x0, #0x30
  4126e0:	ldr	x0, [sp, #56]
  4126e4:	ldr	d0, [x0, #120]
  4126e8:	add	x0, sp, #0x40
  4126ec:	mov	x3, x1
  4126f0:	mov	w2, #0x4                   	// #4
  4126f4:	mov	x1, x0
  4126f8:	mov	x0, x5
  4126fc:	blr	x4
  412700:	b	412794 <sqrt@plt+0x10934>
  412704:	ldr	x0, [sp, #56]
  412708:	ldr	d0, [x0, #104]
  41270c:	fabs	d2, d0
  412710:	ldr	x0, [sp, #56]
  412714:	ldr	d0, [x0, #112]
  412718:	fabs	d0, d0
  41271c:	add	x0, sp, #0x80
  412720:	fmov	d1, d0
  412724:	fmov	d0, d2
  412728:	bl	410348 <sqrt@plt+0xe4e8>
  41272c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  412730:	add	x0, x0, #0xd0
  412734:	ldr	x6, [x0]
  412738:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41273c:	add	x0, x0, #0xd0
  412740:	ldr	x0, [x0]
  412744:	ldr	x0, [x0]
  412748:	add	x0, x0, #0x58
  41274c:	ldr	x5, [x0]
  412750:	ldr	x0, [sp, #56]
  412754:	add	x1, x0, #0x58
  412758:	ldr	x0, [sp, #56]
  41275c:	ldr	d0, [x0, #152]
  412760:	fabs	d0, d0
  412764:	ldr	x0, [sp, #56]
  412768:	add	x2, x0, #0x30
  41276c:	ldr	x0, [sp, #56]
  412770:	ldr	d1, [x0, #120]
  412774:	ldr	x0, [sp, #56]
  412778:	ldr	x3, [x0, #144]
  41277c:	add	x0, sp, #0x80
  412780:	mov	x4, x3
  412784:	mov	x3, x2
  412788:	mov	x2, x0
  41278c:	mov	x0, x6
  412790:	blr	x5
  412794:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  412798:	add	x0, x0, #0xd0
  41279c:	ldr	x2, [x0]
  4127a0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4127a4:	add	x0, x0, #0xd0
  4127a8:	ldr	x0, [x0]
  4127ac:	ldr	x0, [x0]
  4127b0:	add	x0, x0, #0x78
  4127b4:	ldr	x1, [x0]
  4127b8:	mov	x0, x2
  4127bc:	blr	x1
  4127c0:	b	4127c8 <sqrt@plt+0x10968>
  4127c4:	nop
  4127c8:	ldp	x19, x20, [sp, #16]
  4127cc:	ldr	x21, [sp, #32]
  4127d0:	ldp	x29, x30, [sp], #224
  4127d4:	ret
  4127d8:	stp	x29, x30, [sp, #-96]!
  4127dc:	mov	x29, sp
  4127e0:	stp	x19, x20, [sp, #16]
  4127e4:	str	x0, [sp, #56]
  4127e8:	str	x1, [sp, #48]
  4127ec:	str	x2, [sp, #40]
  4127f0:	ldr	x0, [sp, #56]
  4127f4:	ldr	x0, [x0]
  4127f8:	and	x0, x0, #0x1000
  4127fc:	cmp	x0, #0x0
  412800:	b.ne	41285c <sqrt@plt+0x109fc>  // b.any
  412804:	ldr	x0, [sp, #56]
  412808:	ldr	x0, [x0]
  41280c:	and	x0, x0, #0x100
  412810:	cmp	x0, #0x0
  412814:	b.eq	412844 <sqrt@plt+0x109e4>  // b.none
  412818:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41281c:	add	x0, x0, #0x118
  412820:	ldr	w0, [x0]
  412824:	cmp	w0, #0x0
  412828:	b.eq	412844 <sqrt@plt+0x109e4>  // b.none
  41282c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  412830:	add	x0, x0, #0x100
  412834:	ldr	d0, [x0]
  412838:	ldr	x0, [sp, #56]
  41283c:	str	d0, [x0, #128]
  412840:	b	41285c <sqrt@plt+0x109fc>
  412844:	ldr	x0, [sp, #56]
  412848:	add	x0, x0, #0x80
  41284c:	mov	x1, x0
  412850:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  412854:	add	x0, x0, #0xf18
  412858:	bl	4074b8 <sqrt@plt+0x5658>
  41285c:	ldr	x0, [sp, #56]
  412860:	ldr	x0, [x0]
  412864:	and	x0, x0, #0x2000
  412868:	cmp	x0, #0x0
  41286c:	b.ne	4128c8 <sqrt@plt+0x10a68>  // b.any
  412870:	ldr	x0, [sp, #56]
  412874:	ldr	x0, [x0]
  412878:	and	x0, x0, #0x100
  41287c:	cmp	x0, #0x0
  412880:	b.eq	4128b0 <sqrt@plt+0x10a50>  // b.none
  412884:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  412888:	add	x0, x0, #0x118
  41288c:	ldr	w0, [x0]
  412890:	cmp	w0, #0x0
  412894:	b.eq	4128b0 <sqrt@plt+0x10a50>  // b.none
  412898:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41289c:	add	x0, x0, #0x108
  4128a0:	ldr	d0, [x0]
  4128a4:	ldr	x0, [sp, #56]
  4128a8:	str	d0, [x0, #144]
  4128ac:	b	4128c8 <sqrt@plt+0x10a68>
  4128b0:	ldr	x0, [sp, #56]
  4128b4:	add	x0, x0, #0x90
  4128b8:	mov	x1, x0
  4128bc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  4128c0:	add	x0, x0, #0xf20
  4128c4:	bl	4074b8 <sqrt@plt+0x5658>
  4128c8:	ldr	x0, [sp, #56]
  4128cc:	ldr	x0, [x0]
  4128d0:	and	x0, x0, #0x4000
  4128d4:	cmp	x0, #0x0
  4128d8:	b.ne	412934 <sqrt@plt+0x10ad4>  // b.any
  4128dc:	ldr	x0, [sp, #56]
  4128e0:	ldr	x0, [x0]
  4128e4:	and	x0, x0, #0x100
  4128e8:	cmp	x0, #0x0
  4128ec:	b.eq	41291c <sqrt@plt+0x10abc>  // b.none
  4128f0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4128f4:	add	x0, x0, #0x118
  4128f8:	ldr	w0, [x0]
  4128fc:	cmp	w0, #0x0
  412900:	b.eq	41291c <sqrt@plt+0x10abc>  // b.none
  412904:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  412908:	add	x0, x0, #0x110
  41290c:	ldr	d0, [x0]
  412910:	ldr	x0, [sp, #56]
  412914:	str	d0, [x0, #136]
  412918:	b	412934 <sqrt@plt+0x10ad4>
  41291c:	ldr	x0, [sp, #56]
  412920:	add	x0, x0, #0x88
  412924:	mov	x1, x0
  412928:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  41292c:	add	x0, x0, #0xf28
  412930:	bl	4074b8 <sqrt@plt+0x5658>
  412934:	ldr	x0, [sp, #56]
  412938:	ldr	d0, [x0, #144]
  41293c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  412940:	add	x0, x0, #0x108
  412944:	str	d0, [x0]
  412948:	ldr	x0, [sp, #56]
  41294c:	ldr	d0, [x0, #128]
  412950:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  412954:	add	x0, x0, #0x100
  412958:	str	d0, [x0]
  41295c:	ldr	x0, [sp, #56]
  412960:	ldr	d0, [x0, #136]
  412964:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  412968:	add	x0, x0, #0x110
  41296c:	str	d0, [x0]
  412970:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  412974:	add	x0, x0, #0x118
  412978:	mov	w1, #0x1                   	// #1
  41297c:	str	w1, [x0]
  412980:	ldr	x0, [sp, #56]
  412984:	ldr	d0, [x0, #136]
  412988:	fabs	d0, d0
  41298c:	ldr	x0, [sp, #56]
  412990:	str	d0, [x0, #136]
  412994:	ldr	x0, [sp, #56]
  412998:	ldr	d0, [x0, #136]
  41299c:	fadd	d1, d0, d0
  4129a0:	ldr	x0, [sp, #56]
  4129a4:	ldr	d0, [x0, #144]
  4129a8:	fabs	d0, d0
  4129ac:	fcmpe	d1, d0
  4129b0:	b.le	4129d0 <sqrt@plt+0x10b70>
  4129b4:	ldr	x0, [sp, #56]
  4129b8:	ldr	d1, [x0, #144]
  4129bc:	fmov	d0, #2.000000000000000000e+00
  4129c0:	fdiv	d0, d1, d0
  4129c4:	fabs	d0, d0
  4129c8:	ldr	x0, [sp, #56]
  4129cc:	str	d0, [x0, #136]
  4129d0:	ldr	x0, [sp, #56]
  4129d4:	ldr	d0, [x0, #136]
  4129d8:	fadd	d1, d0, d0
  4129dc:	ldr	x0, [sp, #56]
  4129e0:	ldr	d0, [x0, #128]
  4129e4:	fabs	d0, d0
  4129e8:	fcmpe	d1, d0
  4129ec:	b.le	412a0c <sqrt@plt+0x10bac>
  4129f0:	ldr	x0, [sp, #56]
  4129f4:	ldr	d1, [x0, #128]
  4129f8:	fmov	d0, #2.000000000000000000e+00
  4129fc:	fdiv	d0, d1, d0
  412a00:	fabs	d0, d0
  412a04:	ldr	x0, [sp, #56]
  412a08:	str	d0, [x0, #136]
  412a0c:	ldr	x0, [sp, #56]
  412a10:	ldr	d0, [x0, #144]
  412a14:	ldr	x0, [sp, #56]
  412a18:	ldr	d1, [x0, #128]
  412a1c:	add	x0, sp, #0x48
  412a20:	bl	410348 <sqrt@plt+0xe4e8>
  412a24:	add	x20, sp, #0x48
  412a28:	mov	x0, #0xa8                  	// #168
  412a2c:	bl	422910 <_Znwm@@Base>
  412a30:	mov	x19, x0
  412a34:	ldr	x0, [sp, #56]
  412a38:	ldr	d0, [x0, #136]
  412a3c:	mov	x1, x20
  412a40:	mov	x0, x19
  412a44:	bl	412190 <sqrt@plt+0x10330>
  412a48:	str	x19, [sp, #88]
  412a4c:	ldr	x3, [sp, #40]
  412a50:	ldr	x2, [sp, #48]
  412a54:	ldr	x1, [sp, #88]
  412a58:	ldr	x0, [sp, #56]
  412a5c:	bl	412aa4 <sqrt@plt+0x10c44>
  412a60:	cmp	w0, #0x0
  412a64:	cset	w0, eq  // eq = none
  412a68:	and	w0, w0, #0xff
  412a6c:	cmp	w0, #0x0
  412a70:	b.eq	412a94 <sqrt@plt+0x10c34>  // b.none
  412a74:	ldr	x0, [sp, #88]
  412a78:	cmp	x0, #0x0
  412a7c:	b.eq	412a90 <sqrt@plt+0x10c30>  // b.none
  412a80:	ldr	x1, [x0]
  412a84:	add	x1, x1, #0x8
  412a88:	ldr	x1, [x1]
  412a8c:	blr	x1
  412a90:	str	xzr, [sp, #88]
  412a94:	ldr	x0, [sp, #88]
  412a98:	ldp	x19, x20, [sp, #16]
  412a9c:	ldp	x29, x30, [sp], #96
  412aa0:	ret
  412aa4:	stp	x29, x30, [sp, #-144]!
  412aa8:	mov	x29, sp
  412aac:	str	x0, [sp, #40]
  412ab0:	str	x1, [sp, #32]
  412ab4:	str	x2, [sp, #24]
  412ab8:	str	x3, [sp, #16]
  412abc:	add	x0, sp, #0x70
  412ac0:	bl	410324 <sqrt@plt+0xe4c4>
  412ac4:	ldr	x0, [sp, #16]
  412ac8:	ldr	w1, [x0]
  412acc:	ldr	x0, [sp, #40]
  412ad0:	str	w1, [x0, #232]
  412ad4:	add	x0, sp, #0x60
  412ad8:	bl	410324 <sqrt@plt+0xe4c4>
  412adc:	ldr	x0, [sp, #40]
  412ae0:	ldr	w0, [x0, #232]
  412ae4:	cmp	w0, #0x3
  412ae8:	b.eq	412b40 <sqrt@plt+0x10ce0>  // b.none
  412aec:	cmp	w0, #0x3
  412af0:	b.gt	412bc4 <sqrt@plt+0x10d64>
  412af4:	cmp	w0, #0x2
  412af8:	b.eq	412b6c <sqrt@plt+0x10d0c>  // b.none
  412afc:	cmp	w0, #0x2
  412b00:	b.gt	412bc4 <sqrt@plt+0x10d64>
  412b04:	cmp	w0, #0x0
  412b08:	b.eq	412b98 <sqrt@plt+0x10d38>  // b.none
  412b0c:	cmp	w0, #0x1
  412b10:	b.ne	412bc4 <sqrt@plt+0x10d64>  // b.any
  412b14:	ldr	x0, [sp, #32]
  412b18:	ldr	x0, [x0]
  412b1c:	add	x0, x0, #0x28
  412b20:	ldr	x1, [x0]
  412b24:	ldr	x0, [sp, #32]
  412b28:	blr	x1
  412b2c:	fmov	d1, d0
  412b30:	fmov	d0, #2.000000000000000000e+00
  412b34:	fdiv	d0, d1, d0
  412b38:	str	d0, [sp, #104]
  412b3c:	b	412bd8 <sqrt@plt+0x10d78>
  412b40:	ldr	x0, [sp, #32]
  412b44:	ldr	x0, [x0]
  412b48:	add	x0, x0, #0x28
  412b4c:	ldr	x1, [x0]
  412b50:	ldr	x0, [sp, #32]
  412b54:	blr	x1
  412b58:	fneg	d1, d0
  412b5c:	fmov	d0, #2.000000000000000000e+00
  412b60:	fdiv	d0, d1, d0
  412b64:	str	d0, [sp, #104]
  412b68:	b	412bd8 <sqrt@plt+0x10d78>
  412b6c:	ldr	x0, [sp, #32]
  412b70:	ldr	x0, [x0]
  412b74:	add	x0, x0, #0x18
  412b78:	ldr	x1, [x0]
  412b7c:	ldr	x0, [sp, #32]
  412b80:	blr	x1
  412b84:	fneg	d1, d0
  412b88:	fmov	d0, #2.000000000000000000e+00
  412b8c:	fdiv	d0, d1, d0
  412b90:	str	d0, [sp, #96]
  412b94:	b	412bd8 <sqrt@plt+0x10d78>
  412b98:	ldr	x0, [sp, #32]
  412b9c:	ldr	x0, [x0]
  412ba0:	add	x0, x0, #0x18
  412ba4:	ldr	x1, [x0]
  412ba8:	ldr	x0, [sp, #32]
  412bac:	blr	x1
  412bb0:	fmov	d1, d0
  412bb4:	fmov	d0, #2.000000000000000000e+00
  412bb8:	fdiv	d0, d1, d0
  412bbc:	str	d0, [sp, #96]
  412bc0:	b	412bd8 <sqrt@plt+0x10d78>
  412bc4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  412bc8:	add	x2, x0, #0xef0
  412bcc:	mov	w1, #0x374                 	// #884
  412bd0:	mov	w0, #0x0                   	// #0
  412bd4:	bl	407ffc <sqrt@plt+0x619c>
  412bd8:	ldr	x0, [sp, #40]
  412bdc:	ldr	x0, [x0]
  412be0:	and	x0, x0, #0x400
  412be4:	cmp	x0, #0x0
  412be8:	b.eq	412c60 <sqrt@plt+0x10e00>  // b.none
  412bec:	ldr	x0, [sp, #40]
  412bf0:	ldp	x0, x1, [x0, #80]
  412bf4:	stp	x0, x1, [sp, #112]
  412bf8:	ldr	x0, [sp, #40]
  412bfc:	ldr	x0, [x0]
  412c00:	and	x0, x0, #0x800
  412c04:	cmp	x0, #0x0
  412c08:	b.eq	412c78 <sqrt@plt+0x10e18>  // b.none
  412c0c:	ldr	x0, [sp, #32]
  412c10:	str	x0, [sp, #48]
  412c14:	ldr	x0, [sp, #40]
  412c18:	ldr	x0, [x0, #112]
  412c1c:	add	x2, sp, #0x48
  412c20:	add	x1, sp, #0x30
  412c24:	bl	4172d4 <sqrt@plt+0x15474>
  412c28:	cmp	w0, #0x0
  412c2c:	cset	w0, eq  // eq = none
  412c30:	and	w0, w0, #0xff
  412c34:	cmp	w0, #0x0
  412c38:	b.eq	412c44 <sqrt@plt+0x10de4>  // b.none
  412c3c:	mov	w0, #0x0                   	// #0
  412c40:	b	412cb4 <sqrt@plt+0x10e54>
  412c44:	add	x1, sp, #0x48
  412c48:	add	x0, sp, #0x80
  412c4c:	bl	41029c <sqrt@plt+0xe43c>
  412c50:	add	x1, sp, #0x80
  412c54:	add	x0, sp, #0x70
  412c58:	bl	41046c <sqrt@plt+0xe60c>
  412c5c:	b	412c78 <sqrt@plt+0x10e18>
  412c60:	ldr	x0, [sp, #24]
  412c64:	ldp	x0, x1, [x0]
  412c68:	stp	x0, x1, [sp, #112]
  412c6c:	add	x1, sp, #0x60
  412c70:	add	x0, sp, #0x70
  412c74:	bl	41041c <sqrt@plt+0xe5bc>
  412c78:	ldr	x0, [sp, #32]
  412c7c:	ldr	x0, [x0]
  412c80:	add	x0, x0, #0x90
  412c84:	ldr	x2, [x0]
  412c88:	add	x0, sp, #0x70
  412c8c:	mov	x1, x0
  412c90:	ldr	x0, [sp, #32]
  412c94:	blr	x2
  412c98:	add	x1, sp, #0x60
  412c9c:	add	x0, sp, #0x70
  412ca0:	bl	41041c <sqrt@plt+0xe5bc>
  412ca4:	ldr	x2, [sp, #24]
  412ca8:	ldp	x0, x1, [sp, #112]
  412cac:	stp	x0, x1, [x2]
  412cb0:	mov	w0, #0x1                   	// #1
  412cb4:	ldp	x29, x30, [sp], #144
  412cb8:	ret
  412cbc:	stp	x29, x30, [sp, #-48]!
  412cc0:	mov	x29, sp
  412cc4:	str	x0, [sp, #40]
  412cc8:	str	x1, [sp, #32]
  412ccc:	str	x2, [sp, #24]
  412cd0:	str	x3, [sp, #16]
  412cd4:	ldr	x0, [sp, #40]
  412cd8:	ldr	x1, [sp, #32]
  412cdc:	bl	411f1c <sqrt@plt+0x100bc>
  412ce0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  412ce4:	add	x1, x0, #0x8a8
  412ce8:	ldr	x0, [sp, #40]
  412cec:	str	x1, [x0]
  412cf0:	ldr	x2, [sp, #40]
  412cf4:	ldr	x0, [sp, #24]
  412cf8:	ldp	x0, x1, [x0]
  412cfc:	stp	x0, x1, [x2, #120]
  412d00:	ldr	x0, [sp, #40]
  412d04:	ldr	x1, [sp, #16]
  412d08:	str	x1, [x0, #136]
  412d0c:	nop
  412d10:	ldp	x29, x30, [sp], #48
  412d14:	ret
  412d18:	stp	x29, x30, [sp, #-64]!
  412d1c:	mov	x29, sp
  412d20:	str	x19, [sp, #16]
  412d24:	str	x0, [sp, #40]
  412d28:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  412d2c:	add	x1, x0, #0x8a8
  412d30:	ldr	x0, [sp, #40]
  412d34:	str	x1, [x0]
  412d38:	ldr	x0, [sp, #40]
  412d3c:	ldr	x19, [x0, #136]
  412d40:	cmp	x19, #0x0
  412d44:	b.eq	412d5c <sqrt@plt+0x10efc>  // b.none
  412d48:	mov	x0, x19
  412d4c:	bl	4020ec <sqrt@plt+0x28c>
  412d50:	mov	x1, #0x10                  	// #16
  412d54:	mov	x0, x19
  412d58:	bl	4229cc <_ZdlPvm@@Base>
  412d5c:	ldr	x0, [sp, #40]
  412d60:	ldr	x0, [x0, #120]
  412d64:	str	x0, [sp, #56]
  412d68:	ldr	x0, [sp, #56]
  412d6c:	cmp	x0, #0x0
  412d70:	b.eq	412da8 <sqrt@plt+0x10f48>  // b.none
  412d74:	ldr	x0, [sp, #56]
  412d78:	str	x0, [sp, #48]
  412d7c:	ldr	x0, [sp, #56]
  412d80:	ldr	x0, [x0, #16]
  412d84:	str	x0, [sp, #56]
  412d88:	ldr	x0, [sp, #48]
  412d8c:	cmp	x0, #0x0
  412d90:	b.eq	412d68 <sqrt@plt+0x10f08>  // b.none
  412d94:	ldr	x1, [x0]
  412d98:	add	x1, x1, #0x8
  412d9c:	ldr	x1, [x1]
  412da0:	blr	x1
  412da4:	b	412d68 <sqrt@plt+0x10f08>
  412da8:	ldr	x0, [sp, #40]
  412dac:	bl	417afc <sqrt@plt+0x15c9c>
  412db0:	nop
  412db4:	ldr	x19, [sp, #16]
  412db8:	ldp	x29, x30, [sp], #64
  412dbc:	ret
  412dc0:	stp	x29, x30, [sp, #-32]!
  412dc4:	mov	x29, sp
  412dc8:	str	x0, [sp, #24]
  412dcc:	ldr	x0, [sp, #24]
  412dd0:	bl	412d18 <sqrt@plt+0x10eb8>
  412dd4:	mov	x1, #0x90                  	// #144
  412dd8:	ldr	x0, [sp, #24]
  412ddc:	bl	4229cc <_ZdlPvm@@Base>
  412de0:	ldp	x29, x30, [sp], #32
  412de4:	ret
  412de8:	stp	x29, x30, [sp, #-80]!
  412dec:	mov	x29, sp
  412df0:	stp	x19, x20, [sp, #16]
  412df4:	str	x0, [sp, #40]
  412df8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  412dfc:	add	x0, x0, #0xd0
  412e00:	ldr	x20, [x0]
  412e04:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  412e08:	add	x0, x0, #0xd0
  412e0c:	ldr	x0, [x0]
  412e10:	ldr	x0, [x0]
  412e14:	add	x0, x0, #0x98
  412e18:	ldr	x19, [x0]
  412e1c:	ldr	x2, [sp, #40]
  412e20:	ldr	x0, [sp, #40]
  412e24:	ldr	x0, [x0]
  412e28:	add	x0, x0, #0x68
  412e2c:	ldr	x1, [x0]
  412e30:	mov	x0, x2
  412e34:	blr	x1
  412e38:	fmov	d2, d0
  412e3c:	fmov	d0, d1
  412e40:	str	d2, [sp, #48]
  412e44:	str	d0, [sp, #56]
  412e48:	ldr	x2, [sp, #40]
  412e4c:	ldr	x0, [sp, #40]
  412e50:	ldr	x0, [x0]
  412e54:	add	x0, x0, #0x50
  412e58:	ldr	x1, [x0]
  412e5c:	mov	x0, x2
  412e60:	blr	x1
  412e64:	fmov	d2, d0
  412e68:	fmov	d0, d1
  412e6c:	str	d2, [sp, #64]
  412e70:	str	d0, [sp, #72]
  412e74:	add	x1, sp, #0x40
  412e78:	add	x0, sp, #0x30
  412e7c:	mov	x2, x1
  412e80:	mov	x1, x0
  412e84:	mov	x0, x20
  412e88:	blr	x19
  412e8c:	ldr	x0, [sp, #40]
  412e90:	ldr	x0, [x0, #120]
  412e94:	bl	417574 <sqrt@plt+0x15714>
  412e98:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  412e9c:	add	x0, x0, #0xd0
  412ea0:	ldr	x2, [x0]
  412ea4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  412ea8:	add	x0, x0, #0xd0
  412eac:	ldr	x0, [x0]
  412eb0:	ldr	x0, [x0]
  412eb4:	add	x0, x0, #0xa0
  412eb8:	ldr	x1, [x0]
  412ebc:	mov	x0, x2
  412ec0:	blr	x1
  412ec4:	nop
  412ec8:	ldp	x19, x20, [sp, #16]
  412ecc:	ldp	x29, x30, [sp], #80
  412ed0:	ret
  412ed4:	stp	x29, x30, [sp, #-64]!
  412ed8:	mov	x29, sp
  412edc:	str	x0, [sp, #24]
  412ee0:	str	x1, [sp, #16]
  412ee4:	add	x0, sp, #0x30
  412ee8:	ldr	x1, [sp, #24]
  412eec:	bl	4027b4 <sqrt@plt+0x954>
  412ef0:	add	x2, sp, #0x20
  412ef4:	add	x1, sp, #0x28
  412ef8:	add	x0, sp, #0x30
  412efc:	bl	4027e0 <sqrt@plt+0x980>
  412f00:	cmp	w0, #0x0
  412f04:	cset	w0, ne  // ne = any
  412f08:	and	w0, w0, #0xff
  412f0c:	cmp	w0, #0x0
  412f10:	b.eq	412fa0 <sqrt@plt+0x11140>  // b.none
  412f14:	ldr	x0, [sp, #40]
  412f18:	cmp	x0, #0x0
  412f1c:	b.eq	412f58 <sqrt@plt+0x110f8>  // b.none
  412f20:	ldr	x0, [sp, #40]
  412f24:	ldrb	w0, [x0]
  412f28:	mov	w1, w0
  412f2c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  412f30:	add	x0, x0, #0x2a0
  412f34:	bl	40e1e4 <sqrt@plt+0xc384>
  412f38:	cmp	w0, #0x0
  412f3c:	b.eq	412f58 <sqrt@plt+0x110f8>  // b.none
  412f40:	ldr	x0, [sp, #32]
  412f44:	ldr	x0, [x0]
  412f48:	cmp	x0, #0x0
  412f4c:	b.ne	412f58 <sqrt@plt+0x110f8>  // b.any
  412f50:	mov	w0, #0x1                   	// #1
  412f54:	b	412f5c <sqrt@plt+0x110fc>
  412f58:	mov	w0, #0x0                   	// #0
  412f5c:	cmp	w0, #0x0
  412f60:	b.eq	412ef0 <sqrt@plt+0x11090>  // b.none
  412f64:	ldr	x0, [sp, #32]
  412f68:	ldr	d1, [x0, #8]
  412f6c:	ldr	x0, [sp, #16]
  412f70:	ldr	d0, [x0]
  412f74:	ldr	x0, [sp, #32]
  412f78:	fadd	d0, d1, d0
  412f7c:	str	d0, [x0, #8]
  412f80:	ldr	x0, [sp, #32]
  412f84:	ldr	d1, [x0, #16]
  412f88:	ldr	x0, [sp, #16]
  412f8c:	ldr	d0, [x0, #8]
  412f90:	ldr	x0, [sp, #32]
  412f94:	fadd	d0, d1, d0
  412f98:	str	d0, [x0, #16]
  412f9c:	b	412ef0 <sqrt@plt+0x11090>
  412fa0:	nop
  412fa4:	ldp	x29, x30, [sp], #64
  412fa8:	ret
  412fac:	stp	x29, x30, [sp, #-48]!
  412fb0:	mov	x29, sp
  412fb4:	str	x0, [sp, #24]
  412fb8:	str	x1, [sp, #16]
  412fbc:	ldr	x0, [sp, #24]
  412fc0:	add	x0, x0, #0x58
  412fc4:	ldr	x1, [sp, #16]
  412fc8:	bl	41041c <sqrt@plt+0xe5bc>
  412fcc:	ldr	x0, [sp, #24]
  412fd0:	ldr	x0, [x0, #120]
  412fd4:	str	x0, [sp, #40]
  412fd8:	ldr	x0, [sp, #40]
  412fdc:	cmp	x0, #0x0
  412fe0:	b.eq	413010 <sqrt@plt+0x111b0>  // b.none
  412fe4:	ldr	x0, [sp, #40]
  412fe8:	ldr	x0, [x0]
  412fec:	add	x0, x0, #0x90
  412ff0:	ldr	x2, [x0]
  412ff4:	ldr	x1, [sp, #16]
  412ff8:	ldr	x0, [sp, #40]
  412ffc:	blr	x2
  413000:	ldr	x0, [sp, #40]
  413004:	ldr	x0, [x0, #16]
  413008:	str	x0, [sp, #40]
  41300c:	b	412fd8 <sqrt@plt+0x11178>
  413010:	ldr	x0, [sp, #24]
  413014:	ldr	x0, [x0, #136]
  413018:	ldr	x1, [sp, #16]
  41301c:	bl	412ed4 <sqrt@plt+0x11074>
  413020:	nop
  413024:	ldp	x29, x30, [sp], #48
  413028:	ret
  41302c:	stp	x29, x30, [sp, #-32]!
  413030:	mov	x29, sp
  413034:	str	x0, [sp, #24]
  413038:	str	x1, [sp, #16]
  41303c:	ldr	x0, [sp, #24]
  413040:	ldr	x0, [x0, #136]
  413044:	ldr	x1, [sp, #16]
  413048:	bl	402590 <sqrt@plt+0x730>
  41304c:	ldp	x29, x30, [sp], #32
  413050:	ret
  413054:	sub	sp, sp, #0x10
  413058:	str	x0, [sp, #8]
  41305c:	mov	w0, #0xa                   	// #10
  413060:	add	sp, sp, #0x10
  413064:	ret
  413068:	stp	x29, x30, [sp, #-192]!
  41306c:	mov	x29, sp
  413070:	str	x19, [sp, #16]
  413074:	str	x0, [sp, #56]
  413078:	str	x1, [sp, #48]
  41307c:	str	x2, [sp, #40]
  413080:	add	x0, sp, #0x60
  413084:	bl	410be4 <sqrt@plt+0xed84>
  413088:	ldr	x0, [sp, #56]
  41308c:	ldr	x0, [x0, #16]
  413090:	str	x0, [sp, #184]
  413094:	ldr	x0, [sp, #184]
  413098:	cmp	x0, #0x0
  41309c:	b.eq	4130d0 <sqrt@plt+0x11270>  // b.none
  4130a0:	ldr	x0, [sp, #184]
  4130a4:	ldr	x0, [x0]
  4130a8:	add	x0, x0, #0xa0
  4130ac:	ldr	x2, [x0]
  4130b0:	add	x0, sp, #0x60
  4130b4:	mov	x1, x0
  4130b8:	ldr	x0, [sp, #184]
  4130bc:	blr	x2
  4130c0:	ldr	x0, [sp, #184]
  4130c4:	ldr	x0, [x0, #16]
  4130c8:	str	x0, [sp, #184]
  4130cc:	b	413094 <sqrt@plt+0x11234>
  4130d0:	add	x0, sp, #0x50
  4130d4:	bl	410324 <sqrt@plt+0xe4c4>
  4130d8:	ldr	w0, [sp, #96]
  4130dc:	cmp	w0, #0x0
  4130e0:	b.ne	4131b8 <sqrt@plt+0x11358>  // b.any
  4130e4:	add	x0, sp, #0x60
  4130e8:	add	x1, x0, #0x18
  4130ec:	add	x0, sp, #0x60
  4130f0:	add	x0, x0, #0x8
  4130f4:	bl	41059c <sqrt@plt+0xe73c>
  4130f8:	fmov	d2, d0
  4130fc:	fmov	d0, d1
  413100:	str	d2, [sp, #152]
  413104:	str	d0, [sp, #160]
  413108:	add	x0, sp, #0x98
  41310c:	bl	41054c <sqrt@plt+0xe6ec>
  413110:	fmov	d2, d0
  413114:	fmov	d0, d1
  413118:	str	d2, [sp, #136]
  41311c:	str	d0, [sp, #144]
  413120:	add	x0, sp, #0x88
  413124:	fmov	d0, #2.000000000000000000e+00
  413128:	bl	410664 <sqrt@plt+0xe804>
  41312c:	fmov	d2, d0
  413130:	fmov	d0, d1
  413134:	str	d2, [sp, #64]
  413138:	str	d0, [sp, #72]
  41313c:	ldr	x0, [sp, #56]
  413140:	ldr	x0, [x0, #16]
  413144:	str	x0, [sp, #176]
  413148:	ldr	x0, [sp, #176]
  41314c:	cmp	x0, #0x0
  413150:	b.eq	413184 <sqrt@plt+0x11324>  // b.none
  413154:	ldr	x0, [sp, #176]
  413158:	ldr	x0, [x0]
  41315c:	add	x0, x0, #0x90
  413160:	ldr	x2, [x0]
  413164:	add	x0, sp, #0x40
  413168:	mov	x1, x0
  41316c:	ldr	x0, [sp, #176]
  413170:	blr	x2
  413174:	ldr	x0, [sp, #176]
  413178:	ldr	x0, [x0, #16]
  41317c:	str	x0, [sp, #176]
  413180:	b	413148 <sqrt@plt+0x112e8>
  413184:	ldr	x0, [sp, #56]
  413188:	ldr	x0, [x0, #32]
  41318c:	add	x1, sp, #0x40
  413190:	bl	412ed4 <sqrt@plt+0x11074>
  413194:	add	x0, sp, #0x60
  413198:	add	x1, x0, #0x8
  41319c:	add	x0, sp, #0x60
  4131a0:	add	x0, x0, #0x18
  4131a4:	bl	410600 <sqrt@plt+0xe7a0>
  4131a8:	fmov	d2, d0
  4131ac:	fmov	d0, d1
  4131b0:	str	d2, [sp, #80]
  4131b4:	str	d0, [sp, #88]
  4131b8:	ldr	x0, [sp, #56]
  4131bc:	ldr	x0, [x0]
  4131c0:	and	x0, x0, #0x2000
  4131c4:	cmp	x0, #0x0
  4131c8:	b.eq	4131d8 <sqrt@plt+0x11378>  // b.none
  4131cc:	ldr	x0, [sp, #56]
  4131d0:	ldr	d0, [x0, #144]
  4131d4:	str	d0, [sp, #80]
  4131d8:	ldr	x0, [sp, #56]
  4131dc:	ldr	x0, [x0]
  4131e0:	and	x0, x0, #0x1000
  4131e4:	cmp	x0, #0x0
  4131e8:	b.eq	4131f8 <sqrt@plt+0x11398>  // b.none
  4131ec:	ldr	x0, [sp, #56]
  4131f0:	ldr	d0, [x0, #128]
  4131f4:	str	d0, [sp, #88]
  4131f8:	mov	x0, #0x90                  	// #144
  4131fc:	bl	422910 <_Znwm@@Base>
  413200:	mov	x19, x0
  413204:	ldr	x0, [sp, #56]
  413208:	add	x1, x0, #0x10
  41320c:	ldr	x0, [sp, #56]
  413210:	ldr	x2, [x0, #32]
  413214:	add	x0, sp, #0x50
  413218:	mov	x3, x2
  41321c:	mov	x2, x1
  413220:	mov	x1, x0
  413224:	mov	x0, x19
  413228:	bl	412cbc <sqrt@plt+0x10e5c>
  41322c:	str	x19, [sp, #168]
  413230:	ldr	x3, [sp, #40]
  413234:	ldr	x2, [sp, #48]
  413238:	ldr	x1, [sp, #168]
  41323c:	ldr	x0, [sp, #56]
  413240:	bl	412aa4 <sqrt@plt+0x10c44>
  413244:	cmp	w0, #0x0
  413248:	cset	w0, eq  // eq = none
  41324c:	and	w0, w0, #0xff
  413250:	cmp	w0, #0x0
  413254:	b.eq	413278 <sqrt@plt+0x11418>  // b.none
  413258:	ldr	x0, [sp, #168]
  41325c:	cmp	x0, #0x0
  413260:	b.eq	413274 <sqrt@plt+0x11414>  // b.none
  413264:	ldr	x1, [x0]
  413268:	add	x1, x1, #0x8
  41326c:	ldr	x1, [x1]
  413270:	blr	x1
  413274:	str	xzr, [sp, #168]
  413278:	ldr	x0, [sp, #56]
  41327c:	str	xzr, [x0, #32]
  413280:	ldr	x0, [sp, #56]
  413284:	str	xzr, [x0, #24]
  413288:	ldr	x0, [sp, #56]
  41328c:	ldr	x1, [x0, #24]
  413290:	ldr	x0, [sp, #56]
  413294:	str	x1, [x0, #16]
  413298:	ldr	x0, [sp, #168]
  41329c:	ldr	x19, [sp, #16]
  4132a0:	ldp	x29, x30, [sp], #192
  4132a4:	ret
  4132a8:	stp	x29, x30, [sp, #-32]!
  4132ac:	mov	x29, sp
  4132b0:	str	x0, [sp, #24]
  4132b4:	str	x1, [sp, #16]
  4132b8:	ldr	x0, [sp, #24]
  4132bc:	ldr	x1, [sp, #16]
  4132c0:	bl	411f1c <sqrt@plt+0x100bc>
  4132c4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4132c8:	add	x1, x0, #0x7b8
  4132cc:	ldr	x0, [sp, #24]
  4132d0:	str	x1, [x0]
  4132d4:	nop
  4132d8:	ldp	x29, x30, [sp], #32
  4132dc:	ret
  4132e0:	stp	x29, x30, [sp, #-112]!
  4132e4:	mov	x29, sp
  4132e8:	stp	x19, x20, [sp, #16]
  4132ec:	str	x0, [sp, #56]
  4132f0:	str	x1, [sp, #48]
  4132f4:	str	x2, [sp, #40]
  4132f8:	ldr	x0, [sp, #56]
  4132fc:	ldr	x0, [x0]
  413300:	and	x0, x0, #0x1000
  413304:	cmp	x0, #0x0
  413308:	b.ne	413378 <sqrt@plt+0x11518>  // b.any
  41330c:	ldr	x0, [sp, #56]
  413310:	add	x0, x0, #0x80
  413314:	mov	x1, x0
  413318:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  41331c:	add	x0, x0, #0xf30
  413320:	bl	4074b8 <sqrt@plt+0x5658>
  413324:	str	wzr, [sp, #108]
  413328:	ldr	x0, [sp, #56]
  41332c:	ldr	x0, [x0, #120]
  413330:	str	x0, [sp, #96]
  413334:	ldr	x0, [sp, #96]
  413338:	cmp	x0, #0x0
  41333c:	b.eq	41335c <sqrt@plt+0x114fc>  // b.none
  413340:	ldr	w0, [sp, #108]
  413344:	add	w0, w0, #0x1
  413348:	str	w0, [sp, #108]
  41334c:	ldr	x0, [sp, #96]
  413350:	ldr	x0, [x0]
  413354:	str	x0, [sp, #96]
  413358:	b	413334 <sqrt@plt+0x114d4>
  41335c:	ldr	x0, [sp, #56]
  413360:	ldr	d1, [x0, #128]
  413364:	ldr	w0, [sp, #108]
  413368:	scvtf	d0, w0
  41336c:	fmul	d0, d1, d0
  413370:	ldr	x0, [sp, #56]
  413374:	str	d0, [x0, #128]
  413378:	ldr	x0, [sp, #56]
  41337c:	ldr	x0, [x0]
  413380:	and	x0, x0, #0x2000
  413384:	cmp	x0, #0x0
  413388:	b.ne	4133a4 <sqrt@plt+0x11544>  // b.any
  41338c:	ldr	x0, [sp, #56]
  413390:	add	x0, x0, #0x90
  413394:	mov	x1, x0
  413398:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  41339c:	add	x0, x0, #0xf38
  4133a0:	bl	4074b8 <sqrt@plt+0x5658>
  4133a4:	ldr	x0, [sp, #56]
  4133a8:	ldr	d0, [x0, #144]
  4133ac:	ldr	x0, [sp, #56]
  4133b0:	ldr	d1, [x0, #128]
  4133b4:	add	x0, sp, #0x48
  4133b8:	bl	410348 <sqrt@plt+0xe4e8>
  4133bc:	add	x20, sp, #0x48
  4133c0:	mov	x0, #0x78                  	// #120
  4133c4:	bl	422910 <_Znwm@@Base>
  4133c8:	mov	x19, x0
  4133cc:	mov	x1, x20
  4133d0:	mov	x0, x19
  4133d4:	bl	4132a8 <sqrt@plt+0x11448>
  4133d8:	str	x19, [sp, #88]
  4133dc:	ldr	x3, [sp, #40]
  4133e0:	ldr	x2, [sp, #48]
  4133e4:	ldr	x1, [sp, #88]
  4133e8:	ldr	x0, [sp, #56]
  4133ec:	bl	412aa4 <sqrt@plt+0x10c44>
  4133f0:	cmp	w0, #0x0
  4133f4:	cset	w0, eq  // eq = none
  4133f8:	and	w0, w0, #0xff
  4133fc:	cmp	w0, #0x0
  413400:	b.eq	413424 <sqrt@plt+0x115c4>  // b.none
  413404:	ldr	x0, [sp, #88]
  413408:	cmp	x0, #0x0
  41340c:	b.eq	413420 <sqrt@plt+0x115c0>  // b.none
  413410:	ldr	x1, [x0]
  413414:	add	x1, x1, #0x8
  413418:	ldr	x1, [x1]
  41341c:	blr	x1
  413420:	str	xzr, [sp, #88]
  413424:	ldr	x0, [sp, #88]
  413428:	ldp	x19, x20, [sp, #16]
  41342c:	ldp	x29, x30, [sp], #112
  413430:	ret
  413434:	stp	x29, x30, [sp, #-32]!
  413438:	mov	x29, sp
  41343c:	str	x0, [sp, #24]
  413440:	str	x1, [sp, #16]
  413444:	ldr	x0, [sp, #24]
  413448:	ldr	x1, [sp, #16]
  41344c:	bl	41206c <sqrt@plt+0x1020c>
  413450:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  413454:	add	x1, x0, #0x6c8
  413458:	ldr	x0, [sp, #24]
  41345c:	str	x1, [x0]
  413460:	nop
  413464:	ldp	x29, x30, [sp], #32
  413468:	ret
  41346c:	stp	x29, x30, [sp, #-64]!
  413470:	mov	x29, sp
  413474:	stp	x19, x20, [sp, #16]
  413478:	str	x21, [sp, #32]
  41347c:	str	x0, [sp, #56]
  413480:	ldr	x0, [sp, #56]
  413484:	ldr	w0, [x0, #48]
  413488:	cmp	w0, #0x0
  41348c:	b.ne	4134b0 <sqrt@plt+0x11650>  // b.any
  413490:	ldr	x0, [sp, #56]
  413494:	ldr	d0, [x0, #120]
  413498:	fcmpe	d0, #0.0
  41349c:	b.pl	4134b0 <sqrt@plt+0x11650>  // b.nfrst
  4134a0:	ldr	x0, [sp, #56]
  4134a4:	ldr	x0, [x0, #144]
  4134a8:	cmp	x0, #0x0
  4134ac:	b.eq	413570 <sqrt@plt+0x11710>  // b.none
  4134b0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4134b4:	add	x0, x0, #0xd0
  4134b8:	ldr	x20, [x0]
  4134bc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4134c0:	add	x0, x0, #0xd0
  4134c4:	ldr	x0, [x0]
  4134c8:	ldr	x0, [x0]
  4134cc:	add	x0, x0, #0x70
  4134d0:	ldr	x19, [x0]
  4134d4:	ldr	x0, [sp, #56]
  4134d8:	ldr	x21, [x0, #144]
  4134dc:	ldr	x0, [sp, #56]
  4134e0:	bl	411a70 <sqrt@plt+0xfc10>
  4134e4:	mov	x2, x0
  4134e8:	mov	x1, x21
  4134ec:	mov	x0, x20
  4134f0:	blr	x19
  4134f4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4134f8:	add	x0, x0, #0xd0
  4134fc:	ldr	x5, [x0]
  413500:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  413504:	add	x0, x0, #0xd0
  413508:	ldr	x0, [x0]
  41350c:	ldr	x0, [x0]
  413510:	add	x0, x0, #0x50
  413514:	ldr	x4, [x0]
  413518:	ldr	x0, [sp, #56]
  41351c:	add	x1, x0, #0x58
  413520:	ldr	x0, [sp, #56]
  413524:	add	x2, x0, #0x68
  413528:	ldr	x0, [sp, #56]
  41352c:	add	x3, x0, #0x30
  413530:	ldr	x0, [sp, #56]
  413534:	ldr	d0, [x0, #120]
  413538:	mov	x0, x5
  41353c:	blr	x4
  413540:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  413544:	add	x0, x0, #0xd0
  413548:	ldr	x2, [x0]
  41354c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  413550:	add	x0, x0, #0xd0
  413554:	ldr	x0, [x0]
  413558:	ldr	x0, [x0]
  41355c:	add	x0, x0, #0x78
  413560:	ldr	x1, [x0]
  413564:	mov	x0, x2
  413568:	blr	x1
  41356c:	b	413574 <sqrt@plt+0x11714>
  413570:	nop
  413574:	ldp	x19, x20, [sp, #16]
  413578:	ldr	x21, [sp, #32]
  41357c:	ldp	x29, x30, [sp], #64
  413580:	ret
  413584:	stp	x29, x30, [sp, #-96]!
  413588:	mov	x29, sp
  41358c:	stp	x19, x20, [sp, #16]
  413590:	str	x0, [sp, #56]
  413594:	str	x1, [sp, #48]
  413598:	str	x2, [sp, #40]
  41359c:	ldr	x0, [sp, #56]
  4135a0:	ldr	x0, [x0]
  4135a4:	and	x0, x0, #0x1000
  4135a8:	cmp	x0, #0x0
  4135ac:	b.ne	413608 <sqrt@plt+0x117a8>  // b.any
  4135b0:	ldr	x0, [sp, #56]
  4135b4:	ldr	x0, [x0]
  4135b8:	and	x0, x0, #0x100
  4135bc:	cmp	x0, #0x0
  4135c0:	b.eq	4135f0 <sqrt@plt+0x11790>  // b.none
  4135c4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4135c8:	add	x0, x0, #0x130
  4135cc:	ldr	w0, [x0]
  4135d0:	cmp	w0, #0x0
  4135d4:	b.eq	4135f0 <sqrt@plt+0x11790>  // b.none
  4135d8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4135dc:	add	x0, x0, #0x120
  4135e0:	ldr	d0, [x0]
  4135e4:	ldr	x0, [sp, #56]
  4135e8:	str	d0, [x0, #128]
  4135ec:	b	413608 <sqrt@plt+0x117a8>
  4135f0:	ldr	x0, [sp, #56]
  4135f4:	add	x0, x0, #0x80
  4135f8:	mov	x1, x0
  4135fc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  413600:	add	x0, x0, #0xf40
  413604:	bl	4074b8 <sqrt@plt+0x5658>
  413608:	ldr	x0, [sp, #56]
  41360c:	ldr	x0, [x0]
  413610:	and	x0, x0, #0x2000
  413614:	cmp	x0, #0x0
  413618:	b.ne	413674 <sqrt@plt+0x11814>  // b.any
  41361c:	ldr	x0, [sp, #56]
  413620:	ldr	x0, [x0]
  413624:	and	x0, x0, #0x100
  413628:	cmp	x0, #0x0
  41362c:	b.eq	41365c <sqrt@plt+0x117fc>  // b.none
  413630:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413634:	add	x0, x0, #0x130
  413638:	ldr	w0, [x0]
  41363c:	cmp	w0, #0x0
  413640:	b.eq	41365c <sqrt@plt+0x117fc>  // b.none
  413644:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413648:	add	x0, x0, #0x128
  41364c:	ldr	d0, [x0]
  413650:	ldr	x0, [sp, #56]
  413654:	str	d0, [x0, #144]
  413658:	b	413674 <sqrt@plt+0x11814>
  41365c:	ldr	x0, [sp, #56]
  413660:	add	x0, x0, #0x90
  413664:	mov	x1, x0
  413668:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  41366c:	add	x0, x0, #0xf50
  413670:	bl	4074b8 <sqrt@plt+0x5658>
  413674:	ldr	x0, [sp, #56]
  413678:	ldr	d0, [x0, #144]
  41367c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413680:	add	x0, x0, #0x128
  413684:	str	d0, [x0]
  413688:	ldr	x0, [sp, #56]
  41368c:	ldr	d0, [x0, #128]
  413690:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413694:	add	x0, x0, #0x120
  413698:	str	d0, [x0]
  41369c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4136a0:	add	x0, x0, #0x130
  4136a4:	mov	w1, #0x1                   	// #1
  4136a8:	str	w1, [x0]
  4136ac:	ldr	x0, [sp, #56]
  4136b0:	ldr	d0, [x0, #144]
  4136b4:	ldr	x0, [sp, #56]
  4136b8:	ldr	d1, [x0, #128]
  4136bc:	add	x0, sp, #0x48
  4136c0:	bl	410348 <sqrt@plt+0xe4e8>
  4136c4:	add	x20, sp, #0x48
  4136c8:	mov	x0, #0x98                  	// #152
  4136cc:	bl	422910 <_Znwm@@Base>
  4136d0:	mov	x19, x0
  4136d4:	mov	x1, x20
  4136d8:	mov	x0, x19
  4136dc:	bl	413434 <sqrt@plt+0x115d4>
  4136e0:	str	x19, [sp, #88]
  4136e4:	ldr	x3, [sp, #40]
  4136e8:	ldr	x2, [sp, #48]
  4136ec:	ldr	x1, [sp, #88]
  4136f0:	ldr	x0, [sp, #56]
  4136f4:	bl	412aa4 <sqrt@plt+0x10c44>
  4136f8:	cmp	w0, #0x0
  4136fc:	cset	w0, eq  // eq = none
  413700:	and	w0, w0, #0xff
  413704:	cmp	w0, #0x0
  413708:	b.eq	413730 <sqrt@plt+0x118d0>  // b.none
  41370c:	ldr	x0, [sp, #88]
  413710:	cmp	x0, #0x0
  413714:	b.eq	413728 <sqrt@plt+0x118c8>  // b.none
  413718:	ldr	x1, [x0]
  41371c:	add	x1, x1, #0x8
  413720:	ldr	x1, [x1]
  413724:	blr	x1
  413728:	mov	x0, #0x0                   	// #0
  41372c:	b	413734 <sqrt@plt+0x118d4>
  413730:	ldr	x0, [sp, #88]
  413734:	ldp	x19, x20, [sp, #16]
  413738:	ldp	x29, x30, [sp], #96
  41373c:	ret
  413740:	stp	x29, x30, [sp, #-64]!
  413744:	mov	x29, sp
  413748:	str	x19, [sp, #16]
  41374c:	str	x0, [sp, #40]
  413750:	str	d0, [sp, #32]
  413754:	ldr	x19, [sp, #40]
  413758:	add	x0, sp, #0x30
  41375c:	ldr	d1, [sp, #32]
  413760:	ldr	d0, [sp, #32]
  413764:	bl	410348 <sqrt@plt+0xe4e8>
  413768:	add	x0, sp, #0x30
  41376c:	mov	x1, x0
  413770:	mov	x0, x19
  413774:	bl	413434 <sqrt@plt+0x115d4>
  413778:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  41377c:	add	x1, x0, #0x5d8
  413780:	ldr	x0, [sp, #40]
  413784:	str	x1, [x0]
  413788:	nop
  41378c:	ldr	x19, [sp, #16]
  413790:	ldp	x29, x30, [sp], #64
  413794:	ret
  413798:	stp	x29, x30, [sp, #-64]!
  41379c:	mov	x29, sp
  4137a0:	stp	x19, x20, [sp, #16]
  4137a4:	str	x21, [sp, #32]
  4137a8:	str	x0, [sp, #56]
  4137ac:	ldr	x0, [sp, #56]
  4137b0:	ldr	w0, [x0, #48]
  4137b4:	cmp	w0, #0x0
  4137b8:	b.ne	4137dc <sqrt@plt+0x1197c>  // b.any
  4137bc:	ldr	x0, [sp, #56]
  4137c0:	ldr	d0, [x0, #120]
  4137c4:	fcmpe	d0, #0.0
  4137c8:	b.pl	4137dc <sqrt@plt+0x1197c>  // b.nfrst
  4137cc:	ldr	x0, [sp, #56]
  4137d0:	ldr	x0, [x0, #144]
  4137d4:	cmp	x0, #0x0
  4137d8:	b.eq	4138a4 <sqrt@plt+0x11a44>  // b.none
  4137dc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4137e0:	add	x0, x0, #0xd0
  4137e4:	ldr	x20, [x0]
  4137e8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4137ec:	add	x0, x0, #0xd0
  4137f0:	ldr	x0, [x0]
  4137f4:	ldr	x0, [x0]
  4137f8:	add	x0, x0, #0x70
  4137fc:	ldr	x19, [x0]
  413800:	ldr	x0, [sp, #56]
  413804:	ldr	x21, [x0, #144]
  413808:	ldr	x0, [sp, #56]
  41380c:	bl	411a70 <sqrt@plt+0xfc10>
  413810:	mov	x2, x0
  413814:	mov	x1, x21
  413818:	mov	x0, x20
  41381c:	blr	x19
  413820:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  413824:	add	x0, x0, #0xd0
  413828:	ldr	x4, [x0]
  41382c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  413830:	add	x0, x0, #0xd0
  413834:	ldr	x0, [x0]
  413838:	ldr	x0, [x0]
  41383c:	add	x0, x0, #0x20
  413840:	ldr	x3, [x0]
  413844:	ldr	x0, [sp, #56]
  413848:	add	x1, x0, #0x58
  41384c:	ldr	x0, [sp, #56]
  413850:	ldr	d1, [x0, #104]
  413854:	fmov	d0, #2.000000000000000000e+00
  413858:	fdiv	d0, d1, d0
  41385c:	ldr	x0, [sp, #56]
  413860:	add	x2, x0, #0x30
  413864:	ldr	x0, [sp, #56]
  413868:	ldr	d1, [x0, #120]
  41386c:	mov	x0, x4
  413870:	blr	x3
  413874:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  413878:	add	x0, x0, #0xd0
  41387c:	ldr	x2, [x0]
  413880:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  413884:	add	x0, x0, #0xd0
  413888:	ldr	x0, [x0]
  41388c:	ldr	x0, [x0]
  413890:	add	x0, x0, #0x78
  413894:	ldr	x1, [x0]
  413898:	mov	x0, x2
  41389c:	blr	x1
  4138a0:	b	4138a8 <sqrt@plt+0x11a48>
  4138a4:	nop
  4138a8:	ldp	x19, x20, [sp, #16]
  4138ac:	ldr	x21, [sp, #32]
  4138b0:	ldp	x29, x30, [sp], #64
  4138b4:	ret
  4138b8:	stp	x29, x30, [sp, #-80]!
  4138bc:	mov	x29, sp
  4138c0:	str	x19, [sp, #16]
  4138c4:	str	x0, [sp, #56]
  4138c8:	str	x1, [sp, #48]
  4138cc:	str	x2, [sp, #40]
  4138d0:	ldr	x0, [sp, #56]
  4138d4:	ldr	x0, [x0]
  4138d8:	and	x0, x0, #0x4000
  4138dc:	cmp	x0, #0x0
  4138e0:	b.ne	41393c <sqrt@plt+0x11adc>  // b.any
  4138e4:	ldr	x0, [sp, #56]
  4138e8:	ldr	x0, [x0]
  4138ec:	and	x0, x0, #0x100
  4138f0:	cmp	x0, #0x0
  4138f4:	b.eq	413924 <sqrt@plt+0x11ac4>  // b.none
  4138f8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4138fc:	add	x0, x0, #0x140
  413900:	ldr	w0, [x0]
  413904:	cmp	w0, #0x0
  413908:	b.eq	413924 <sqrt@plt+0x11ac4>  // b.none
  41390c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413910:	add	x0, x0, #0x138
  413914:	ldr	d0, [x0]
  413918:	ldr	x0, [sp, #56]
  41391c:	str	d0, [x0, #136]
  413920:	b	41393c <sqrt@plt+0x11adc>
  413924:	ldr	x0, [sp, #56]
  413928:	add	x0, x0, #0x88
  41392c:	mov	x1, x0
  413930:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  413934:	add	x0, x0, #0xf60
  413938:	bl	4074b8 <sqrt@plt+0x5658>
  41393c:	ldr	x0, [sp, #56]
  413940:	ldr	d0, [x0, #136]
  413944:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413948:	add	x0, x0, #0x138
  41394c:	str	d0, [x0]
  413950:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413954:	add	x0, x0, #0x140
  413958:	mov	w1, #0x1                   	// #1
  41395c:	str	w1, [x0]
  413960:	mov	x0, #0x98                  	// #152
  413964:	bl	422910 <_Znwm@@Base>
  413968:	mov	x19, x0
  41396c:	ldr	x0, [sp, #56]
  413970:	ldr	d0, [x0, #136]
  413974:	fadd	d0, d0, d0
  413978:	mov	x0, x19
  41397c:	bl	413740 <sqrt@plt+0x118e0>
  413980:	str	x19, [sp, #72]
  413984:	ldr	x3, [sp, #40]
  413988:	ldr	x2, [sp, #48]
  41398c:	ldr	x1, [sp, #72]
  413990:	ldr	x0, [sp, #56]
  413994:	bl	412aa4 <sqrt@plt+0x10c44>
  413998:	cmp	w0, #0x0
  41399c:	cset	w0, eq  // eq = none
  4139a0:	and	w0, w0, #0xff
  4139a4:	cmp	w0, #0x0
  4139a8:	b.eq	4139d0 <sqrt@plt+0x11b70>  // b.none
  4139ac:	ldr	x0, [sp, #72]
  4139b0:	cmp	x0, #0x0
  4139b4:	b.eq	4139c8 <sqrt@plt+0x11b68>  // b.none
  4139b8:	ldr	x1, [x0]
  4139bc:	add	x1, x1, #0x8
  4139c0:	ldr	x1, [x1]
  4139c4:	blr	x1
  4139c8:	mov	x0, #0x0                   	// #0
  4139cc:	b	4139d4 <sqrt@plt+0x11b74>
  4139d0:	ldr	x0, [sp, #72]
  4139d4:	ldr	x19, [sp, #16]
  4139d8:	ldp	x29, x30, [sp], #80
  4139dc:	ret
  4139e0:	stp	x29, x30, [sp, #-48]!
  4139e4:	mov	x29, sp
  4139e8:	str	x0, [sp, #40]
  4139ec:	str	x1, [sp, #32]
  4139f0:	str	x2, [sp, #24]
  4139f4:	ldr	x0, [sp, #40]
  4139f8:	bl	4118e0 <sqrt@plt+0xfa80>
  4139fc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  413a00:	add	x1, x0, #0x4e8
  413a04:	ldr	x0, [sp, #40]
  413a08:	str	x1, [x0]
  413a0c:	ldr	x2, [sp, #40]
  413a10:	ldr	x0, [sp, #32]
  413a14:	ldp	x0, x1, [x0]
  413a18:	stp	x0, x1, [x2, #88]
  413a1c:	ldr	x2, [sp, #40]
  413a20:	ldr	x0, [sp, #24]
  413a24:	ldp	x0, x1, [x0]
  413a28:	stp	x0, x1, [x2, #104]
  413a2c:	nop
  413a30:	ldp	x29, x30, [sp], #48
  413a34:	ret
  413a38:	stp	x29, x30, [sp, #-32]!
  413a3c:	mov	x29, sp
  413a40:	str	x0, [sp, #24]
  413a44:	str	x1, [sp, #16]
  413a48:	ldr	x0, [sp, #24]
  413a4c:	add	x0, x0, #0x58
  413a50:	mov	x1, x0
  413a54:	ldr	x0, [sp, #16]
  413a58:	bl	410c20 <sqrt@plt+0xedc0>
  413a5c:	ldr	x0, [sp, #24]
  413a60:	add	x0, x0, #0x68
  413a64:	mov	x1, x0
  413a68:	ldr	x0, [sp, #16]
  413a6c:	bl	410c20 <sqrt@plt+0xedc0>
  413a70:	nop
  413a74:	ldp	x29, x30, [sp], #32
  413a78:	ret
  413a7c:	stp	x29, x30, [sp, #-32]!
  413a80:	mov	x29, sp
  413a84:	str	x0, [sp, #24]
  413a88:	str	x1, [sp, #16]
  413a8c:	ldr	x0, [sp, #24]
  413a90:	add	x0, x0, #0x58
  413a94:	ldr	x1, [sp, #16]
  413a98:	bl	41041c <sqrt@plt+0xe5bc>
  413a9c:	ldr	x0, [sp, #24]
  413aa0:	add	x0, x0, #0x68
  413aa4:	ldr	x1, [sp, #16]
  413aa8:	bl	41041c <sqrt@plt+0xe5bc>
  413aac:	nop
  413ab0:	ldp	x29, x30, [sp], #32
  413ab4:	ret
  413ab8:	stp	x29, x30, [sp, #-128]!
  413abc:	mov	x29, sp
  413ac0:	str	x19, [sp, #16]
  413ac4:	str	x0, [sp, #56]
  413ac8:	str	x1, [sp, #48]
  413acc:	str	x2, [sp, #40]
  413ad0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413ad4:	add	x0, x0, #0x158
  413ad8:	ldarb	w0, [x0]
  413adc:	and	w0, w0, #0xff
  413ae0:	and	w0, w0, #0x1
  413ae4:	cmp	w0, #0x0
  413ae8:	cset	w0, eq  // eq = none
  413aec:	and	w0, w0, #0xff
  413af0:	cmp	w0, #0x0
  413af4:	b.eq	413b30 <sqrt@plt+0x11cd0>  // b.none
  413af8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413afc:	add	x0, x0, #0x158
  413b00:	bl	401de0 <__cxa_guard_acquire@plt>
  413b04:	cmp	w0, #0x0
  413b08:	cset	w0, ne  // ne = any
  413b0c:	and	w0, w0, #0xff
  413b10:	cmp	w0, #0x0
  413b14:	b.eq	413b30 <sqrt@plt+0x11cd0>  // b.none
  413b18:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413b1c:	add	x0, x0, #0x148
  413b20:	bl	410324 <sqrt@plt+0xe4c4>
  413b24:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413b28:	add	x0, x0, #0x158
  413b2c:	bl	401b40 <__cxa_guard_release@plt>
  413b30:	ldr	x0, [sp, #56]
  413b34:	ldr	w1, [x0, #232]
  413b38:	ldr	x0, [sp, #40]
  413b3c:	str	w1, [x0]
  413b40:	ldr	x0, [sp, #56]
  413b44:	ldr	x0, [x0]
  413b48:	and	x0, x0, #0x200
  413b4c:	cmp	x0, #0x0
  413b50:	b.eq	413b60 <sqrt@plt+0x11d00>  // b.none
  413b54:	ldr	x0, [sp, #56]
  413b58:	add	x0, x0, #0x30
  413b5c:	b	413b64 <sqrt@plt+0x11d04>
  413b60:	ldr	x0, [sp, #48]
  413b64:	ldp	x0, x1, [x0]
  413b68:	stp	x0, x1, [sp, #80]
  413b6c:	ldr	x0, [sp, #56]
  413b70:	ldr	x0, [x0]
  413b74:	and	x0, x0, #0x80
  413b78:	cmp	x0, #0x0
  413b7c:	b.ne	413c64 <sqrt@plt+0x11e04>  // b.any
  413b80:	ldr	x0, [sp, #56]
  413b84:	ldr	x0, [x0]
  413b88:	and	x0, x0, #0x100
  413b8c:	cmp	x0, #0x0
  413b90:	b.eq	413bc0 <sqrt@plt+0x11d60>  // b.none
  413b94:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413b98:	add	x0, x0, #0x160
  413b9c:	ldr	w0, [x0]
  413ba0:	cmp	w0, #0x0
  413ba4:	b.eq	413bc0 <sqrt@plt+0x11d60>  // b.none
  413ba8:	ldr	x2, [sp, #56]
  413bac:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413bb0:	add	x0, x0, #0x148
  413bb4:	ldp	x0, x1, [x0]
  413bb8:	stp	x0, x1, [x2, #248]
  413bbc:	b	413c64 <sqrt@plt+0x11e04>
  413bc0:	ldr	x0, [sp, #56]
  413bc4:	ldr	w0, [x0, #232]
  413bc8:	cmp	w0, #0x3
  413bcc:	b.eq	413c0c <sqrt@plt+0x11dac>  // b.none
  413bd0:	cmp	w0, #0x3
  413bd4:	b.gt	413c50 <sqrt@plt+0x11df0>
  413bd8:	cmp	w0, #0x2
  413bdc:	b.eq	413c24 <sqrt@plt+0x11dc4>  // b.none
  413be0:	cmp	w0, #0x2
  413be4:	b.gt	413c50 <sqrt@plt+0x11df0>
  413be8:	cmp	w0, #0x0
  413bec:	b.eq	413c3c <sqrt@plt+0x11ddc>  // b.none
  413bf0:	cmp	w0, #0x1
  413bf4:	b.ne	413c50 <sqrt@plt+0x11df0>  // b.any
  413bf8:	ldr	x0, [sp, #56]
  413bfc:	ldr	d0, [x0, #160]
  413c00:	ldr	x0, [sp, #56]
  413c04:	str	d0, [x0, #256]
  413c08:	b	413c64 <sqrt@plt+0x11e04>
  413c0c:	ldr	x0, [sp, #56]
  413c10:	ldr	d0, [x0, #160]
  413c14:	fneg	d0, d0
  413c18:	ldr	x0, [sp, #56]
  413c1c:	str	d0, [x0, #256]
  413c20:	b	413c64 <sqrt@plt+0x11e04>
  413c24:	ldr	x0, [sp, #56]
  413c28:	ldr	d0, [x0, #152]
  413c2c:	fneg	d0, d0
  413c30:	ldr	x0, [sp, #56]
  413c34:	str	d0, [x0, #248]
  413c38:	b	413c64 <sqrt@plt+0x11e04>
  413c3c:	ldr	x0, [sp, #56]
  413c40:	ldr	d0, [x0, #152]
  413c44:	ldr	x0, [sp, #56]
  413c48:	str	d0, [x0, #248]
  413c4c:	b	413c64 <sqrt@plt+0x11e04>
  413c50:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  413c54:	add	x2, x0, #0xef0
  413c58:	mov	w1, #0x4a1                 	// #1185
  413c5c:	mov	w0, #0x0                   	// #0
  413c60:	bl	407ffc <sqrt@plt+0x619c>
  413c64:	mov	x0, #0x20                  	// #32
  413c68:	bl	422910 <_Znwm@@Base>
  413c6c:	mov	x19, x0
  413c70:	ldr	x0, [sp, #56]
  413c74:	add	x1, x0, #0xf8
  413c78:	ldr	x0, [sp, #56]
  413c7c:	ldr	w2, [x0, #264]
  413c80:	ldr	x0, [sp, #56]
  413c84:	ldr	x0, [x0, #240]
  413c88:	mov	x3, x0
  413c8c:	mov	x0, x19
  413c90:	bl	411158 <sqrt@plt+0xf2f8>
  413c94:	ldr	x0, [sp, #56]
  413c98:	str	x19, [x0, #240]
  413c9c:	ldr	x0, [sp, #56]
  413ca0:	ldr	x0, [x0, #240]
  413ca4:	str	x0, [sp, #120]
  413ca8:	ldr	x0, [sp, #56]
  413cac:	str	xzr, [x0, #240]
  413cb0:	ldr	x0, [sp, #120]
  413cb4:	cmp	x0, #0x0
  413cb8:	b.eq	413cf0 <sqrt@plt+0x11e90>  // b.none
  413cbc:	ldr	x0, [sp, #120]
  413cc0:	ldr	x0, [x0, #24]
  413cc4:	str	x0, [sp, #104]
  413cc8:	ldr	x0, [sp, #56]
  413ccc:	ldr	x1, [x0, #240]
  413cd0:	ldr	x0, [sp, #120]
  413cd4:	str	x1, [x0, #24]
  413cd8:	ldr	x0, [sp, #56]
  413cdc:	ldr	x1, [sp, #120]
  413ce0:	str	x1, [x0, #240]
  413ce4:	ldr	x0, [sp, #104]
  413ce8:	str	x0, [sp, #120]
  413cec:	b	413cb0 <sqrt@plt+0x11e50>
  413cf0:	ldp	x0, x1, [sp, #80]
  413cf4:	stp	x0, x1, [sp, #64]
  413cf8:	ldr	x0, [sp, #56]
  413cfc:	ldr	x0, [x0, #240]
  413d00:	str	x0, [sp, #112]
  413d04:	ldr	x0, [sp, #112]
  413d08:	cmp	x0, #0x0
  413d0c:	b.eq	413d50 <sqrt@plt+0x11ef0>  // b.none
  413d10:	ldr	x0, [sp, #112]
  413d14:	ldr	w0, [x0]
  413d18:	cmp	w0, #0x0
  413d1c:	b.eq	413d30 <sqrt@plt+0x11ed0>  // b.none
  413d20:	ldr	x0, [sp, #112]
  413d24:	ldp	x0, x1, [x0, #8]
  413d28:	stp	x0, x1, [sp, #64]
  413d2c:	b	413d40 <sqrt@plt+0x11ee0>
  413d30:	ldr	x0, [sp, #112]
  413d34:	add	x1, x0, #0x8
  413d38:	add	x0, sp, #0x40
  413d3c:	bl	41041c <sqrt@plt+0xe5bc>
  413d40:	ldr	x0, [sp, #112]
  413d44:	ldr	x0, [x0, #24]
  413d48:	str	x0, [sp, #112]
  413d4c:	b	413d04 <sqrt@plt+0x11ea4>
  413d50:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413d54:	add	x0, x0, #0x160
  413d58:	mov	w1, #0x1                   	// #1
  413d5c:	str	w1, [x0]
  413d60:	add	x1, sp, #0x50
  413d64:	add	x0, sp, #0x40
  413d68:	bl	410600 <sqrt@plt+0xe7a0>
  413d6c:	fmov	d2, d0
  413d70:	fmov	d0, d1
  413d74:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413d78:	add	x0, x0, #0x148
  413d7c:	str	d2, [x0]
  413d80:	str	d0, [x0, #8]
  413d84:	mov	x0, #0x78                  	// #120
  413d88:	bl	422910 <_Znwm@@Base>
  413d8c:	mov	x19, x0
  413d90:	add	x1, sp, #0x40
  413d94:	add	x0, sp, #0x50
  413d98:	mov	x2, x1
  413d9c:	mov	x1, x0
  413da0:	mov	x0, x19
  413da4:	bl	4139e0 <sqrt@plt+0x11b80>
  413da8:	str	x19, [sp, #96]
  413dac:	ldr	x2, [sp, #48]
  413db0:	ldp	x0, x1, [sp, #64]
  413db4:	stp	x0, x1, [x2]
  413db8:	ldr	x0, [sp, #96]
  413dbc:	ldr	x19, [sp, #16]
  413dc0:	ldp	x29, x30, [sp], #128
  413dc4:	ret
  413dc8:	stp	x29, x30, [sp, #-48]!
  413dcc:	mov	x29, sp
  413dd0:	str	x0, [sp, #40]
  413dd4:	str	x1, [sp, #32]
  413dd8:	str	x2, [sp, #24]
  413ddc:	ldr	x0, [sp, #40]
  413de0:	bl	4118e0 <sqrt@plt+0xfa80>
  413de4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  413de8:	add	x1, x0, #0x308
  413dec:	ldr	x0, [sp, #40]
  413df0:	str	x1, [x0]
  413df4:	ldr	x0, [sp, #40]
  413df8:	strb	wzr, [x0, #88]
  413dfc:	ldr	x0, [sp, #40]
  413e00:	strb	wzr, [x0, #89]
  413e04:	ldr	x2, [sp, #40]
  413e08:	ldr	x0, [sp, #32]
  413e0c:	ldp	x0, x1, [x0]
  413e10:	stp	x0, x1, [x2, #120]
  413e14:	ldr	x2, [sp, #40]
  413e18:	ldr	x0, [sp, #24]
  413e1c:	ldp	x0, x1, [x0]
  413e20:	stp	x0, x1, [x2, #136]
  413e24:	nop
  413e28:	ldp	x29, x30, [sp], #48
  413e2c:	ret
  413e30:	stp	x29, x30, [sp, #-32]!
  413e34:	mov	x29, sp
  413e38:	str	x0, [sp, #24]
  413e3c:	str	x1, [sp, #16]
  413e40:	ldr	x0, [sp, #24]
  413e44:	add	x0, x0, #0x78
  413e48:	ldr	x1, [sp, #16]
  413e4c:	bl	41041c <sqrt@plt+0xe5bc>
  413e50:	ldr	x0, [sp, #24]
  413e54:	add	x0, x0, #0x88
  413e58:	ldr	x1, [sp, #16]
  413e5c:	bl	41041c <sqrt@plt+0xe5bc>
  413e60:	nop
  413e64:	ldp	x29, x30, [sp], #32
  413e68:	ret
  413e6c:	sub	sp, sp, #0x20
  413e70:	str	x0, [sp, #24]
  413e74:	str	w1, [sp, #20]
  413e78:	str	w2, [sp, #16]
  413e7c:	str	x3, [sp, #8]
  413e80:	ldr	w0, [sp, #20]
  413e84:	and	w1, w0, #0xff
  413e88:	ldr	x0, [sp, #24]
  413e8c:	strb	w1, [x0, #88]
  413e90:	ldr	w0, [sp, #16]
  413e94:	and	w1, w0, #0xff
  413e98:	ldr	x0, [sp, #24]
  413e9c:	strb	w1, [x0, #89]
  413ea0:	ldr	x0, [sp, #24]
  413ea4:	add	x1, x0, #0x60
  413ea8:	ldr	x0, [sp, #8]
  413eac:	mov	x2, x1
  413eb0:	mov	x3, x0
  413eb4:	ldp	x0, x1, [x3]
  413eb8:	stp	x0, x1, [x2]
  413ebc:	ldr	x0, [x3, #16]
  413ec0:	str	x0, [x2, #16]
  413ec4:	nop
  413ec8:	add	sp, sp, #0x20
  413ecc:	ret
  413ed0:	stp	x29, x30, [sp, #-64]!
  413ed4:	mov	x29, sp
  413ed8:	str	x0, [sp, #56]
  413edc:	str	x1, [sp, #48]
  413ee0:	str	x2, [sp, #40]
  413ee4:	str	x3, [sp, #32]
  413ee8:	str	w4, [sp, #28]
  413eec:	ldr	x0, [sp, #56]
  413ef0:	ldr	x2, [sp, #40]
  413ef4:	ldr	x1, [sp, #48]
  413ef8:	bl	413dc8 <sqrt@plt+0x11f68>
  413efc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  413f00:	add	x1, x0, #0x128
  413f04:	ldr	x0, [sp, #56]
  413f08:	str	x1, [x0]
  413f0c:	ldr	x0, [sp, #56]
  413f10:	ldr	x1, [sp, #32]
  413f14:	str	x1, [x0, #152]
  413f18:	ldr	x0, [sp, #56]
  413f1c:	ldr	w1, [sp, #28]
  413f20:	str	w1, [x0, #160]
  413f24:	nop
  413f28:	ldp	x29, x30, [sp], #64
  413f2c:	ret
  413f30:	stp	x29, x30, [sp, #-192]!
  413f34:	mov	x29, sp
  413f38:	stp	x19, x20, [sp, #16]
  413f3c:	str	x21, [sp, #32]
  413f40:	str	x0, [sp, #56]
  413f44:	ldr	x0, [sp, #56]
  413f48:	ldr	w0, [x0, #48]
  413f4c:	cmp	w0, #0x0
  413f50:	b.eq	4145c8 <sqrt@plt+0x12768>  // b.none
  413f54:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  413f58:	add	x0, x0, #0xd0
  413f5c:	ldr	x20, [x0]
  413f60:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  413f64:	add	x0, x0, #0xd0
  413f68:	ldr	x0, [x0]
  413f6c:	ldr	x0, [x0]
  413f70:	add	x0, x0, #0x70
  413f74:	ldr	x19, [x0]
  413f78:	ldr	x0, [sp, #56]
  413f7c:	bl	411a70 <sqrt@plt+0xfc10>
  413f80:	mov	x2, x0
  413f84:	mov	x1, #0x0                   	// #0
  413f88:	mov	x0, x20
  413f8c:	blr	x19
  413f90:	ldr	x0, [sp, #56]
  413f94:	ldp	x0, x1, [x0, #120]
  413f98:	stp	x0, x1, [sp, #96]
  413f9c:	ldr	x0, [sp, #56]
  413fa0:	ldrb	w0, [x0, #88]
  413fa4:	cmp	w0, #0x0
  413fa8:	b.eq	4141bc <sqrt@plt+0x1235c>  // b.none
  413fac:	ldr	x0, [sp, #56]
  413fb0:	ldr	x2, [x0, #152]
  413fb4:	ldr	x0, [sp, #56]
  413fb8:	add	x0, x0, #0x78
  413fbc:	mov	x1, x0
  413fc0:	mov	x0, x2
  413fc4:	bl	410600 <sqrt@plt+0xe7a0>
  413fc8:	fmov	d2, d0
  413fcc:	fmov	d0, d1
  413fd0:	str	d2, [sp, #80]
  413fd4:	str	d0, [sp, #88]
  413fd8:	add	x0, sp, #0x50
  413fdc:	bl	41075c <sqrt@plt+0xe8fc>
  413fe0:	str	d0, [sp, #184]
  413fe4:	ldr	d0, [sp, #184]
  413fe8:	fcmp	d0, #0.0
  413fec:	b.ne	414018 <sqrt@plt+0x121b8>  // b.any
  413ff0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413ff4:	add	x3, x0, #0xcb0
  413ff8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  413ffc:	add	x2, x0, #0xcb0
  414000:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  414004:	add	x1, x0, #0xcb0
  414008:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  41400c:	add	x0, x0, #0xec0
  414010:	bl	4209c0 <sqrt@plt+0x1eb60>
  414014:	b	4145cc <sqrt@plt+0x1276c>
  414018:	ldr	x0, [sp, #56]
  41401c:	ldr	w0, [x0, #112]
  414020:	cmp	w0, #0x0
  414024:	b.eq	414064 <sqrt@plt+0x12204>  // b.none
  414028:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41402c:	add	x0, x0, #0xd0
  414030:	ldr	x2, [x0]
  414034:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  414038:	add	x0, x0, #0xd0
  41403c:	ldr	x0, [x0]
  414040:	ldr	x0, [x0]
  414044:	add	x0, x0, #0x90
  414048:	ldr	x1, [x0]
  41404c:	mov	x0, x2
  414050:	blr	x1
  414054:	cmp	w0, #0x0
  414058:	b.eq	414064 <sqrt@plt+0x12204>  // b.none
  41405c:	mov	w0, #0x1                   	// #1
  414060:	b	414068 <sqrt@plt+0x12208>
  414064:	mov	w0, #0x0                   	// #0
  414068:	cmp	w0, #0x0
  41406c:	b.eq	414118 <sqrt@plt+0x122b8>  // b.none
  414070:	ldr	x0, [sp, #56]
  414074:	ldr	d1, [x0, #96]
  414078:	ldr	d0, [sp, #184]
  41407c:	fdiv	d0, d1, d0
  414080:	add	x0, sp, #0x50
  414084:	bl	4104bc <sqrt@plt+0xe65c>
  414088:	ldr	x0, [sp, #56]
  41408c:	add	x19, x0, #0x78
  414090:	ldr	x0, [sp, #56]
  414094:	add	x2, x0, #0x78
  414098:	ldr	x0, [sp, #56]
  41409c:	ldr	x0, [x0, #152]
  4140a0:	mov	x1, x0
  4140a4:	mov	x0, x2
  4140a8:	bl	410600 <sqrt@plt+0xe7a0>
  4140ac:	fmov	d2, d0
  4140b0:	fmov	d0, d1
  4140b4:	str	d2, [sp, #112]
  4140b8:	str	d0, [sp, #120]
  4140bc:	ldr	x0, [sp, #56]
  4140c0:	add	x20, x0, #0x60
  4140c4:	ldr	x0, [sp, #56]
  4140c8:	add	x21, x0, #0x30
  4140cc:	ldr	x0, [sp, #56]
  4140d0:	bl	411a70 <sqrt@plt+0xfc10>
  4140d4:	mov	x1, x0
  4140d8:	add	x0, sp, #0x70
  4140dc:	mov	x4, x1
  4140e0:	mov	x3, x21
  4140e4:	mov	x2, x20
  4140e8:	mov	x1, x0
  4140ec:	mov	x0, x19
  4140f0:	bl	410784 <sqrt@plt+0xe924>
  4140f4:	ldr	x0, [sp, #56]
  4140f8:	add	x0, x0, #0x78
  4140fc:	add	x1, sp, #0x50
  414100:	bl	41059c <sqrt@plt+0xe73c>
  414104:	fmov	d2, d0
  414108:	fmov	d0, d1
  41410c:	str	d2, [sp, #96]
  414110:	str	d0, [sp, #104]
  414114:	b	4141bc <sqrt@plt+0x1235c>
  414118:	ldr	x0, [sp, #56]
  41411c:	ldr	d0, [x0, #64]
  414120:	fabs	d1, d0
  414124:	ldr	d0, [sp, #184]
  414128:	fdiv	d0, d1, d0
  41412c:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  414130:	fmov	d1, x0
  414134:	fdiv	d1, d0, d1
  414138:	fmov	d0, #4.000000000000000000e+00
  41413c:	fdiv	d0, d1, d0
  414140:	add	x0, sp, #0x50
  414144:	bl	4104bc <sqrt@plt+0xe65c>
  414148:	ldr	x0, [sp, #56]
  41414c:	add	x0, x0, #0x78
  414150:	add	x1, sp, #0x50
  414154:	bl	41059c <sqrt@plt+0xe73c>
  414158:	fmov	d2, d0
  41415c:	fmov	d0, d1
  414160:	str	d2, [sp, #96]
  414164:	str	d0, [sp, #104]
  414168:	ldr	x0, [sp, #56]
  41416c:	ldr	x1, [x0, #152]
  414170:	add	x0, sp, #0x60
  414174:	bl	410600 <sqrt@plt+0xe7a0>
  414178:	fmov	d2, d0
  41417c:	fmov	d0, d1
  414180:	str	d2, [sp, #128]
  414184:	str	d0, [sp, #136]
  414188:	ldr	x0, [sp, #56]
  41418c:	add	x19, x0, #0x60
  414190:	ldr	x0, [sp, #56]
  414194:	add	x20, x0, #0x30
  414198:	ldr	x0, [sp, #56]
  41419c:	bl	411a70 <sqrt@plt+0xfc10>
  4141a0:	mov	x2, x0
  4141a4:	add	x1, sp, #0x80
  4141a8:	add	x0, sp, #0x60
  4141ac:	mov	x4, x2
  4141b0:	mov	x3, x20
  4141b4:	mov	x2, x19
  4141b8:	bl	410784 <sqrt@plt+0xe924>
  4141bc:	ldr	x0, [sp, #56]
  4141c0:	ldrb	w0, [x0, #89]
  4141c4:	cmp	w0, #0x0
  4141c8:	b.eq	414540 <sqrt@plt+0x126e0>  // b.none
  4141cc:	ldr	x0, [sp, #56]
  4141d0:	ldr	x1, [x0, #152]
  4141d4:	ldr	x0, [sp, #56]
  4141d8:	ldr	w0, [x0, #160]
  4141dc:	sxtw	x0, w0
  4141e0:	lsl	x0, x0, #4
  4141e4:	sub	x0, x0, #0x10
  4141e8:	add	x2, x1, x0
  4141ec:	ldr	x0, [sp, #56]
  4141f0:	ldr	w0, [x0, #160]
  4141f4:	cmp	w0, #0x1
  4141f8:	b.le	414220 <sqrt@plt+0x123c0>
  4141fc:	ldr	x0, [sp, #56]
  414200:	ldr	x1, [x0, #152]
  414204:	ldr	x0, [sp, #56]
  414208:	ldr	w0, [x0, #160]
  41420c:	sxtw	x0, w0
  414210:	lsl	x0, x0, #4
  414214:	sub	x0, x0, #0x20
  414218:	add	x0, x1, x0
  41421c:	b	414228 <sqrt@plt+0x123c8>
  414220:	ldr	x0, [sp, #56]
  414224:	add	x0, x0, #0x78
  414228:	mov	x1, x0
  41422c:	mov	x0, x2
  414230:	bl	410600 <sqrt@plt+0xe7a0>
  414234:	fmov	d2, d0
  414238:	fmov	d0, d1
  41423c:	str	d2, [sp, #64]
  414240:	str	d0, [sp, #72]
  414244:	add	x0, sp, #0x40
  414248:	bl	41075c <sqrt@plt+0xe8fc>
  41424c:	str	d0, [sp, #176]
  414250:	ldr	d0, [sp, #176]
  414254:	fcmp	d0, #0.0
  414258:	b.ne	414284 <sqrt@plt+0x12424>  // b.any
  41425c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  414260:	add	x3, x0, #0xcb0
  414264:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  414268:	add	x2, x0, #0xcb0
  41426c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  414270:	add	x1, x0, #0xcb0
  414274:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  414278:	add	x0, x0, #0xec0
  41427c:	bl	4209c0 <sqrt@plt+0x1eb60>
  414280:	b	4145cc <sqrt@plt+0x1276c>
  414284:	ldr	x0, [sp, #56]
  414288:	ldr	w0, [x0, #112]
  41428c:	cmp	w0, #0x0
  414290:	b.eq	4142d0 <sqrt@plt+0x12470>  // b.none
  414294:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  414298:	add	x0, x0, #0xd0
  41429c:	ldr	x2, [x0]
  4142a0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4142a4:	add	x0, x0, #0xd0
  4142a8:	ldr	x0, [x0]
  4142ac:	ldr	x0, [x0]
  4142b0:	add	x0, x0, #0x90
  4142b4:	ldr	x1, [x0]
  4142b8:	mov	x0, x2
  4142bc:	blr	x1
  4142c0:	cmp	w0, #0x0
  4142c4:	b.eq	4142d0 <sqrt@plt+0x12470>  // b.none
  4142c8:	mov	w0, #0x1                   	// #1
  4142cc:	b	4142d4 <sqrt@plt+0x12474>
  4142d0:	mov	w0, #0x0                   	// #0
  4142d4:	cmp	w0, #0x0
  4142d8:	b.eq	4143f8 <sqrt@plt+0x12598>  // b.none
  4142dc:	ldr	x0, [sp, #56]
  4142e0:	ldr	d1, [x0, #96]
  4142e4:	ldr	d0, [sp, #176]
  4142e8:	fdiv	d0, d1, d0
  4142ec:	add	x0, sp, #0x40
  4142f0:	bl	4104bc <sqrt@plt+0xe65c>
  4142f4:	ldr	x0, [sp, #56]
  4142f8:	add	x19, x0, #0x88
  4142fc:	ldr	x0, [sp, #56]
  414300:	ldr	x1, [x0, #152]
  414304:	ldr	x0, [sp, #56]
  414308:	ldr	w0, [x0, #160]
  41430c:	sxtw	x0, w0
  414310:	lsl	x0, x0, #4
  414314:	sub	x0, x0, #0x10
  414318:	add	x2, x1, x0
  41431c:	ldr	x0, [sp, #56]
  414320:	ldr	w0, [x0, #160]
  414324:	cmp	w0, #0x1
  414328:	b.le	414350 <sqrt@plt+0x124f0>
  41432c:	ldr	x0, [sp, #56]
  414330:	ldr	x1, [x0, #152]
  414334:	ldr	x0, [sp, #56]
  414338:	ldr	w0, [x0, #160]
  41433c:	sxtw	x0, w0
  414340:	lsl	x0, x0, #4
  414344:	sub	x0, x0, #0x20
  414348:	add	x0, x1, x0
  41434c:	b	414358 <sqrt@plt+0x124f8>
  414350:	ldr	x0, [sp, #56]
  414354:	add	x0, x0, #0x78
  414358:	mov	x1, x0
  41435c:	mov	x0, x2
  414360:	bl	410600 <sqrt@plt+0xe7a0>
  414364:	fmov	d2, d0
  414368:	fmov	d0, d1
  41436c:	str	d2, [sp, #144]
  414370:	str	d0, [sp, #152]
  414374:	ldr	x0, [sp, #56]
  414378:	add	x20, x0, #0x60
  41437c:	ldr	x0, [sp, #56]
  414380:	add	x21, x0, #0x30
  414384:	ldr	x0, [sp, #56]
  414388:	bl	411a70 <sqrt@plt+0xfc10>
  41438c:	mov	x1, x0
  414390:	add	x0, sp, #0x90
  414394:	mov	x4, x1
  414398:	mov	x3, x21
  41439c:	mov	x2, x20
  4143a0:	mov	x1, x0
  4143a4:	mov	x0, x19
  4143a8:	bl	410784 <sqrt@plt+0xe924>
  4143ac:	ldr	x0, [sp, #56]
  4143b0:	add	x2, x0, #0x88
  4143b4:	ldr	x0, [sp, #56]
  4143b8:	ldr	x1, [x0, #152]
  4143bc:	ldr	x0, [sp, #56]
  4143c0:	ldr	w0, [x0, #160]
  4143c4:	sxtw	x0, w0
  4143c8:	lsl	x0, x0, #4
  4143cc:	sub	x0, x0, #0x10
  4143d0:	add	x19, x1, x0
  4143d4:	add	x0, sp, #0x40
  4143d8:	mov	x1, x0
  4143dc:	mov	x0, x2
  4143e0:	bl	410600 <sqrt@plt+0xe7a0>
  4143e4:	fmov	d2, d0
  4143e8:	fmov	d0, d1
  4143ec:	str	d2, [x19]
  4143f0:	str	d0, [x19, #8]
  4143f4:	b	414540 <sqrt@plt+0x126e0>
  4143f8:	ldr	x0, [sp, #56]
  4143fc:	ldr	d0, [x0, #64]
  414400:	fabs	d1, d0
  414404:	ldr	d0, [sp, #176]
  414408:	fdiv	d0, d1, d0
  41440c:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  414410:	fmov	d1, x0
  414414:	fdiv	d1, d0, d1
  414418:	fmov	d0, #4.000000000000000000e+00
  41441c:	fdiv	d0, d1, d0
  414420:	add	x0, sp, #0x40
  414424:	bl	4104bc <sqrt@plt+0xe65c>
  414428:	ldr	x0, [sp, #56]
  41442c:	add	x2, x0, #0x88
  414430:	ldr	x0, [sp, #56]
  414434:	ldr	x1, [x0, #152]
  414438:	ldr	x0, [sp, #56]
  41443c:	ldr	w0, [x0, #160]
  414440:	sxtw	x0, w0
  414444:	lsl	x0, x0, #4
  414448:	sub	x0, x0, #0x10
  41444c:	add	x19, x1, x0
  414450:	add	x0, sp, #0x40
  414454:	mov	x1, x0
  414458:	mov	x0, x2
  41445c:	bl	410600 <sqrt@plt+0xe7a0>
  414460:	fmov	d2, d0
  414464:	fmov	d0, d1
  414468:	str	d2, [x19]
  41446c:	str	d0, [x19, #8]
  414470:	ldr	x0, [sp, #56]
  414474:	ldr	x1, [x0, #152]
  414478:	ldr	x0, [sp, #56]
  41447c:	ldr	w0, [x0, #160]
  414480:	sxtw	x0, w0
  414484:	lsl	x0, x0, #4
  414488:	sub	x0, x0, #0x10
  41448c:	add	x19, x1, x0
  414490:	ldr	x0, [sp, #56]
  414494:	ldr	x1, [x0, #152]
  414498:	ldr	x0, [sp, #56]
  41449c:	ldr	w0, [x0, #160]
  4144a0:	sxtw	x0, w0
  4144a4:	lsl	x0, x0, #4
  4144a8:	sub	x0, x0, #0x10
  4144ac:	add	x2, x1, x0
  4144b0:	ldr	x0, [sp, #56]
  4144b4:	ldr	w0, [x0, #160]
  4144b8:	cmp	w0, #0x1
  4144bc:	b.le	4144e4 <sqrt@plt+0x12684>
  4144c0:	ldr	x0, [sp, #56]
  4144c4:	ldr	x1, [x0, #152]
  4144c8:	ldr	x0, [sp, #56]
  4144cc:	ldr	w0, [x0, #160]
  4144d0:	sxtw	x0, w0
  4144d4:	lsl	x0, x0, #4
  4144d8:	sub	x0, x0, #0x20
  4144dc:	add	x0, x1, x0
  4144e0:	b	4144ec <sqrt@plt+0x1268c>
  4144e4:	ldr	x0, [sp, #56]
  4144e8:	add	x0, x0, #0x78
  4144ec:	mov	x1, x0
  4144f0:	mov	x0, x2
  4144f4:	bl	410600 <sqrt@plt+0xe7a0>
  4144f8:	fmov	d2, d0
  4144fc:	fmov	d0, d1
  414500:	str	d2, [sp, #160]
  414504:	str	d0, [sp, #168]
  414508:	ldr	x0, [sp, #56]
  41450c:	add	x20, x0, #0x60
  414510:	ldr	x0, [sp, #56]
  414514:	add	x21, x0, #0x30
  414518:	ldr	x0, [sp, #56]
  41451c:	bl	411a70 <sqrt@plt+0xfc10>
  414520:	mov	x1, x0
  414524:	add	x0, sp, #0xa0
  414528:	mov	x4, x1
  41452c:	mov	x3, x21
  414530:	mov	x2, x20
  414534:	mov	x1, x0
  414538:	mov	x0, x19
  41453c:	bl	410784 <sqrt@plt+0xe924>
  414540:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  414544:	add	x0, x0, #0xd0
  414548:	ldr	x6, [x0]
  41454c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  414550:	add	x0, x0, #0xd0
  414554:	ldr	x0, [x0]
  414558:	ldr	x0, [x0]
  41455c:	add	x0, x0, #0x30
  414560:	ldr	x5, [x0]
  414564:	ldr	x0, [sp, #56]
  414568:	ldr	x1, [x0, #152]
  41456c:	ldr	x0, [sp, #56]
  414570:	ldr	w2, [x0, #160]
  414574:	ldr	x0, [sp, #56]
  414578:	add	x3, x0, #0x30
  41457c:	add	x0, sp, #0x60
  414580:	mov	x4, x3
  414584:	mov	w3, w2
  414588:	mov	x2, x1
  41458c:	mov	x1, x0
  414590:	mov	x0, x6
  414594:	blr	x5
  414598:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41459c:	add	x0, x0, #0xd0
  4145a0:	ldr	x2, [x0]
  4145a4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4145a8:	add	x0, x0, #0xd0
  4145ac:	ldr	x0, [x0]
  4145b0:	ldr	x0, [x0]
  4145b4:	add	x0, x0, #0x78
  4145b8:	ldr	x1, [x0]
  4145bc:	mov	x0, x2
  4145c0:	blr	x1
  4145c4:	b	4145cc <sqrt@plt+0x1276c>
  4145c8:	nop
  4145cc:	ldp	x19, x20, [sp, #16]
  4145d0:	ldr	x21, [sp, #32]
  4145d4:	ldp	x29, x30, [sp], #192
  4145d8:	ret
  4145dc:	stp	x29, x30, [sp, #-48]!
  4145e0:	mov	x29, sp
  4145e4:	str	x0, [sp, #24]
  4145e8:	str	x1, [sp, #16]
  4145ec:	ldr	x0, [sp, #24]
  4145f0:	add	x0, x0, #0x78
  4145f4:	mov	x1, x0
  4145f8:	ldr	x0, [sp, #16]
  4145fc:	bl	410c20 <sqrt@plt+0xedc0>
  414600:	str	wzr, [sp, #44]
  414604:	ldr	x0, [sp, #24]
  414608:	ldr	w0, [x0, #160]
  41460c:	ldr	w1, [sp, #44]
  414610:	cmp	w1, w0
  414614:	b.ge	414648 <sqrt@plt+0x127e8>  // b.tcont
  414618:	ldr	x0, [sp, #24]
  41461c:	ldr	x1, [x0, #152]
  414620:	ldrsw	x0, [sp, #44]
  414624:	lsl	x0, x0, #4
  414628:	add	x0, x1, x0
  41462c:	mov	x1, x0
  414630:	ldr	x0, [sp, #16]
  414634:	bl	410c20 <sqrt@plt+0xedc0>
  414638:	ldr	w0, [sp, #44]
  41463c:	add	w0, w0, #0x1
  414640:	str	w0, [sp, #44]
  414644:	b	414604 <sqrt@plt+0x127a4>
  414648:	nop
  41464c:	ldp	x29, x30, [sp], #48
  414650:	ret
  414654:	stp	x29, x30, [sp, #-48]!
  414658:	mov	x29, sp
  41465c:	str	x0, [sp, #24]
  414660:	str	x1, [sp, #16]
  414664:	ldr	x0, [sp, #24]
  414668:	ldr	x1, [sp, #16]
  41466c:	bl	413e30 <sqrt@plt+0x11fd0>
  414670:	str	wzr, [sp, #44]
  414674:	ldr	x0, [sp, #24]
  414678:	ldr	w0, [x0, #160]
  41467c:	ldr	w1, [sp, #44]
  414680:	cmp	w1, w0
  414684:	b.ge	4146b4 <sqrt@plt+0x12854>  // b.tcont
  414688:	ldr	x0, [sp, #24]
  41468c:	ldr	x1, [x0, #152]
  414690:	ldrsw	x0, [sp, #44]
  414694:	lsl	x0, x0, #4
  414698:	add	x0, x1, x0
  41469c:	ldr	x1, [sp, #16]
  4146a0:	bl	41041c <sqrt@plt+0xe5bc>
  4146a4:	ldr	w0, [sp, #44]
  4146a8:	add	w0, w0, #0x1
  4146ac:	str	w0, [sp, #44]
  4146b0:	b	414674 <sqrt@plt+0x12814>
  4146b4:	nop
  4146b8:	ldp	x29, x30, [sp], #48
  4146bc:	ret
  4146c0:	stp	x29, x30, [sp, #-128]!
  4146c4:	mov	x29, sp
  4146c8:	str	x0, [sp, #24]
  4146cc:	str	x1, [sp, #16]
  4146d0:	ldr	x0, [sp, #24]
  4146d4:	add	x0, x0, #0x78
  4146d8:	mov	x1, x0
  4146dc:	ldr	x0, [sp, #16]
  4146e0:	bl	410c20 <sqrt@plt+0xedc0>
  4146e4:	ldr	x0, [sp, #24]
  4146e8:	add	x0, x0, #0x88
  4146ec:	mov	x1, x0
  4146f0:	ldr	x0, [sp, #16]
  4146f4:	bl	410c20 <sqrt@plt+0xedc0>
  4146f8:	mov	w0, #0x1                   	// #1
  4146fc:	str	w0, [sp, #124]
  414700:	ldr	x0, [sp, #24]
  414704:	ldr	w0, [x0, #160]
  414708:	ldr	w1, [sp, #124]
  41470c:	cmp	w1, w0
  414710:	b.ge	414810 <sqrt@plt+0x129b0>  // b.tcont
  414714:	ldr	w0, [sp, #124]
  414718:	cmp	w0, #0x1
  41471c:	b.ne	41472c <sqrt@plt+0x128cc>  // b.any
  414720:	ldr	x0, [sp, #24]
  414724:	add	x0, x0, #0x78
  414728:	b	414744 <sqrt@plt+0x128e4>
  41472c:	ldr	x0, [sp, #24]
  414730:	ldr	x1, [x0, #152]
  414734:	ldrsw	x0, [sp, #124]
  414738:	lsl	x0, x0, #4
  41473c:	sub	x0, x0, #0x20
  414740:	add	x0, x1, x0
  414744:	fmov	d0, #1.250000000000000000e-01
  414748:	bl	4106c0 <sqrt@plt+0xe860>
  41474c:	fmov	d2, d0
  414750:	fmov	d0, d1
  414754:	str	d2, [sp, #72]
  414758:	str	d0, [sp, #80]
  41475c:	ldr	x0, [sp, #24]
  414760:	ldr	x1, [x0, #152]
  414764:	ldrsw	x0, [sp, #124]
  414768:	lsl	x0, x0, #4
  41476c:	sub	x0, x0, #0x10
  414770:	add	x0, x1, x0
  414774:	fmov	d0, #7.500000000000000000e-01
  414778:	bl	4106c0 <sqrt@plt+0xe860>
  41477c:	fmov	d2, d0
  414780:	fmov	d0, d1
  414784:	str	d2, [sp, #88]
  414788:	str	d0, [sp, #96]
  41478c:	add	x1, sp, #0x58
  414790:	add	x0, sp, #0x48
  414794:	bl	41059c <sqrt@plt+0xe73c>
  414798:	fmov	d2, d0
  41479c:	fmov	d0, d1
  4147a0:	str	d2, [sp, #56]
  4147a4:	str	d0, [sp, #64]
  4147a8:	ldr	x0, [sp, #24]
  4147ac:	ldr	x1, [x0, #152]
  4147b0:	ldrsw	x0, [sp, #124]
  4147b4:	lsl	x0, x0, #4
  4147b8:	add	x0, x1, x0
  4147bc:	fmov	d0, #1.250000000000000000e-01
  4147c0:	bl	4106c0 <sqrt@plt+0xe860>
  4147c4:	fmov	d2, d0
  4147c8:	fmov	d0, d1
  4147cc:	str	d2, [sp, #104]
  4147d0:	str	d0, [sp, #112]
  4147d4:	add	x1, sp, #0x68
  4147d8:	add	x0, sp, #0x38
  4147dc:	bl	41059c <sqrt@plt+0xe73c>
  4147e0:	fmov	d2, d0
  4147e4:	fmov	d0, d1
  4147e8:	str	d2, [sp, #40]
  4147ec:	str	d0, [sp, #48]
  4147f0:	add	x0, sp, #0x28
  4147f4:	mov	x1, x0
  4147f8:	ldr	x0, [sp, #16]
  4147fc:	bl	410c20 <sqrt@plt+0xedc0>
  414800:	ldr	w0, [sp, #124]
  414804:	add	w0, w0, #0x1
  414808:	str	w0, [sp, #124]
  41480c:	b	414700 <sqrt@plt+0x128a0>
  414810:	nop
  414814:	ldp	x29, x30, [sp], #128
  414818:	ret
  41481c:	stp	x29, x30, [sp, #-64]!
  414820:	mov	x29, sp
  414824:	str	x0, [sp, #56]
  414828:	str	x1, [sp, #48]
  41482c:	str	x2, [sp, #40]
  414830:	str	x3, [sp, #32]
  414834:	str	w4, [sp, #28]
  414838:	ldr	x0, [sp, #56]
  41483c:	ldr	w4, [sp, #28]
  414840:	ldr	x3, [sp, #32]
  414844:	ldr	x2, [sp, #40]
  414848:	ldr	x1, [sp, #48]
  41484c:	bl	413ed0 <sqrt@plt+0x12070>
  414850:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  414854:	add	x1, x0, #0x3f8
  414858:	ldr	x0, [sp, #56]
  41485c:	str	x1, [x0]
  414860:	nop
  414864:	ldp	x29, x30, [sp], #64
  414868:	ret
  41486c:	stp	x29, x30, [sp, #-64]!
  414870:	mov	x29, sp
  414874:	str	x0, [sp, #56]
  414878:	str	x1, [sp, #48]
  41487c:	str	x2, [sp, #40]
  414880:	str	x3, [sp, #32]
  414884:	str	w4, [sp, #28]
  414888:	ldr	x0, [sp, #56]
  41488c:	ldr	w4, [sp, #28]
  414890:	ldr	x3, [sp, #32]
  414894:	ldr	x2, [sp, #40]
  414898:	ldr	x1, [sp, #48]
  41489c:	bl	413ed0 <sqrt@plt+0x12070>
  4148a0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4148a4:	add	x1, x0, #0x218
  4148a8:	ldr	x0, [sp, #56]
  4148ac:	str	x1, [x0]
  4148b0:	nop
  4148b4:	ldp	x29, x30, [sp], #64
  4148b8:	ret
  4148bc:	stp	x29, x30, [sp, #-224]!
  4148c0:	mov	x29, sp
  4148c4:	stp	x19, x20, [sp, #16]
  4148c8:	str	x21, [sp, #32]
  4148cc:	str	x0, [sp, #56]
  4148d0:	ldr	x0, [sp, #56]
  4148d4:	ldr	w0, [x0, #48]
  4148d8:	cmp	w0, #0x0
  4148dc:	b.eq	414f9c <sqrt@plt+0x1313c>  // b.none
  4148e0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4148e4:	add	x0, x0, #0xd0
  4148e8:	ldr	x20, [x0]
  4148ec:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4148f0:	add	x0, x0, #0xd0
  4148f4:	ldr	x0, [x0]
  4148f8:	ldr	x0, [x0]
  4148fc:	add	x0, x0, #0x70
  414900:	ldr	x19, [x0]
  414904:	ldr	x0, [sp, #56]
  414908:	bl	411a70 <sqrt@plt+0xfc10>
  41490c:	mov	x2, x0
  414910:	mov	x1, #0x0                   	// #0
  414914:	mov	x0, x20
  414918:	blr	x19
  41491c:	ldr	x0, [sp, #56]
  414920:	ldp	x0, x1, [x0, #120]
  414924:	stp	x0, x1, [sp, #96]
  414928:	ldr	x0, [sp, #56]
  41492c:	ldrb	w0, [x0, #88]
  414930:	cmp	w0, #0x0
  414934:	b.eq	414b70 <sqrt@plt+0x12d10>  // b.none
  414938:	ldr	x0, [sp, #56]
  41493c:	ldr	x2, [x0, #152]
  414940:	ldr	x0, [sp, #56]
  414944:	add	x0, x0, #0x78
  414948:	mov	x1, x0
  41494c:	mov	x0, x2
  414950:	bl	410600 <sqrt@plt+0xe7a0>
  414954:	fmov	d2, d0
  414958:	fmov	d0, d1
  41495c:	str	d2, [sp, #80]
  414960:	str	d0, [sp, #88]
  414964:	add	x0, sp, #0x50
  414968:	bl	41075c <sqrt@plt+0xe8fc>
  41496c:	str	d0, [sp, #216]
  414970:	ldr	d0, [sp, #216]
  414974:	fcmp	d0, #0.0
  414978:	b.ne	4149a4 <sqrt@plt+0x12b44>  // b.any
  41497c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  414980:	add	x3, x0, #0xcb0
  414984:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  414988:	add	x2, x0, #0xcb0
  41498c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  414990:	add	x1, x0, #0xcb0
  414994:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  414998:	add	x0, x0, #0xec0
  41499c:	bl	4209c0 <sqrt@plt+0x1eb60>
  4149a0:	b	414fa0 <sqrt@plt+0x13140>
  4149a4:	ldr	x0, [sp, #56]
  4149a8:	ldr	w0, [x0, #112]
  4149ac:	cmp	w0, #0x0
  4149b0:	b.eq	4149f0 <sqrt@plt+0x12b90>  // b.none
  4149b4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4149b8:	add	x0, x0, #0xd0
  4149bc:	ldr	x2, [x0]
  4149c0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4149c4:	add	x0, x0, #0xd0
  4149c8:	ldr	x0, [x0]
  4149cc:	ldr	x0, [x0]
  4149d0:	add	x0, x0, #0x90
  4149d4:	ldr	x1, [x0]
  4149d8:	mov	x0, x2
  4149dc:	blr	x1
  4149e0:	cmp	w0, #0x0
  4149e4:	b.eq	4149f0 <sqrt@plt+0x12b90>  // b.none
  4149e8:	mov	w0, #0x1                   	// #1
  4149ec:	b	4149f4 <sqrt@plt+0x12b94>
  4149f0:	mov	w0, #0x0                   	// #0
  4149f4:	cmp	w0, #0x0
  4149f8:	b.eq	414acc <sqrt@plt+0x12c6c>  // b.none
  4149fc:	ldr	x0, [sp, #56]
  414a00:	ldr	d1, [x0, #96]
  414a04:	ldr	d0, [sp, #216]
  414a08:	fdiv	d0, d1, d0
  414a0c:	add	x0, sp, #0x50
  414a10:	bl	4104bc <sqrt@plt+0xe65c>
  414a14:	ldr	x0, [sp, #56]
  414a18:	add	x19, x0, #0x78
  414a1c:	ldr	x0, [sp, #56]
  414a20:	add	x2, x0, #0x78
  414a24:	ldr	x0, [sp, #56]
  414a28:	ldr	x0, [x0, #152]
  414a2c:	mov	x1, x0
  414a30:	mov	x0, x2
  414a34:	bl	410600 <sqrt@plt+0xe7a0>
  414a38:	fmov	d2, d0
  414a3c:	fmov	d0, d1
  414a40:	str	d2, [sp, #112]
  414a44:	str	d0, [sp, #120]
  414a48:	ldr	x0, [sp, #56]
  414a4c:	add	x20, x0, #0x60
  414a50:	ldr	x0, [sp, #56]
  414a54:	add	x21, x0, #0x30
  414a58:	ldr	x0, [sp, #56]
  414a5c:	bl	411a70 <sqrt@plt+0xfc10>
  414a60:	mov	x1, x0
  414a64:	add	x0, sp, #0x70
  414a68:	mov	x4, x1
  414a6c:	mov	x3, x21
  414a70:	mov	x2, x20
  414a74:	mov	x1, x0
  414a78:	mov	x0, x19
  414a7c:	bl	410784 <sqrt@plt+0xe924>
  414a80:	ldr	x0, [sp, #56]
  414a84:	add	x19, x0, #0x78
  414a88:	add	x0, sp, #0x50
  414a8c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x6634>
  414a90:	ldr	d0, [x1]
  414a94:	bl	4106c0 <sqrt@plt+0xe860>
  414a98:	fmov	d2, d0
  414a9c:	fmov	d0, d1
  414aa0:	str	d2, [sp, #128]
  414aa4:	str	d0, [sp, #136]
  414aa8:	add	x0, sp, #0x80
  414aac:	mov	x1, x0
  414ab0:	mov	x0, x19
  414ab4:	bl	41059c <sqrt@plt+0xe73c>
  414ab8:	fmov	d2, d0
  414abc:	fmov	d0, d1
  414ac0:	str	d2, [sp, #96]
  414ac4:	str	d0, [sp, #104]
  414ac8:	b	414b70 <sqrt@plt+0x12d10>
  414acc:	ldr	x0, [sp, #56]
  414ad0:	ldr	d0, [x0, #64]
  414ad4:	fabs	d1, d0
  414ad8:	ldr	d0, [sp, #216]
  414adc:	fdiv	d0, d1, d0
  414ae0:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  414ae4:	fmov	d1, x0
  414ae8:	fdiv	d1, d0, d1
  414aec:	fmov	d0, #4.000000000000000000e+00
  414af0:	fdiv	d0, d1, d0
  414af4:	add	x0, sp, #0x50
  414af8:	bl	4104bc <sqrt@plt+0xe65c>
  414afc:	ldr	x0, [sp, #56]
  414b00:	add	x0, x0, #0x78
  414b04:	add	x1, sp, #0x50
  414b08:	bl	41059c <sqrt@plt+0xe73c>
  414b0c:	fmov	d2, d0
  414b10:	fmov	d0, d1
  414b14:	str	d2, [sp, #96]
  414b18:	str	d0, [sp, #104]
  414b1c:	ldr	x0, [sp, #56]
  414b20:	ldr	x1, [x0, #152]
  414b24:	add	x0, sp, #0x60
  414b28:	bl	410600 <sqrt@plt+0xe7a0>
  414b2c:	fmov	d2, d0
  414b30:	fmov	d0, d1
  414b34:	str	d2, [sp, #144]
  414b38:	str	d0, [sp, #152]
  414b3c:	ldr	x0, [sp, #56]
  414b40:	add	x19, x0, #0x60
  414b44:	ldr	x0, [sp, #56]
  414b48:	add	x20, x0, #0x30
  414b4c:	ldr	x0, [sp, #56]
  414b50:	bl	411a70 <sqrt@plt+0xfc10>
  414b54:	mov	x2, x0
  414b58:	add	x1, sp, #0x90
  414b5c:	add	x0, sp, #0x60
  414b60:	mov	x4, x2
  414b64:	mov	x3, x20
  414b68:	mov	x2, x19
  414b6c:	bl	410784 <sqrt@plt+0xe924>
  414b70:	ldr	x0, [sp, #56]
  414b74:	ldrb	w0, [x0, #89]
  414b78:	cmp	w0, #0x0
  414b7c:	b.eq	414f14 <sqrt@plt+0x130b4>  // b.none
  414b80:	ldr	x0, [sp, #56]
  414b84:	ldr	x1, [x0, #152]
  414b88:	ldr	x0, [sp, #56]
  414b8c:	ldr	w0, [x0, #160]
  414b90:	sxtw	x0, w0
  414b94:	lsl	x0, x0, #4
  414b98:	sub	x0, x0, #0x10
  414b9c:	add	x2, x1, x0
  414ba0:	ldr	x0, [sp, #56]
  414ba4:	ldr	w0, [x0, #160]
  414ba8:	cmp	w0, #0x1
  414bac:	b.le	414bd4 <sqrt@plt+0x12d74>
  414bb0:	ldr	x0, [sp, #56]
  414bb4:	ldr	x1, [x0, #152]
  414bb8:	ldr	x0, [sp, #56]
  414bbc:	ldr	w0, [x0, #160]
  414bc0:	sxtw	x0, w0
  414bc4:	lsl	x0, x0, #4
  414bc8:	sub	x0, x0, #0x20
  414bcc:	add	x0, x1, x0
  414bd0:	b	414bdc <sqrt@plt+0x12d7c>
  414bd4:	ldr	x0, [sp, #56]
  414bd8:	add	x0, x0, #0x78
  414bdc:	mov	x1, x0
  414be0:	mov	x0, x2
  414be4:	bl	410600 <sqrt@plt+0xe7a0>
  414be8:	fmov	d2, d0
  414bec:	fmov	d0, d1
  414bf0:	str	d2, [sp, #64]
  414bf4:	str	d0, [sp, #72]
  414bf8:	add	x0, sp, #0x40
  414bfc:	bl	41075c <sqrt@plt+0xe8fc>
  414c00:	str	d0, [sp, #208]
  414c04:	ldr	d0, [sp, #208]
  414c08:	fcmp	d0, #0.0
  414c0c:	b.ne	414c38 <sqrt@plt+0x12dd8>  // b.any
  414c10:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  414c14:	add	x3, x0, #0xcb0
  414c18:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  414c1c:	add	x2, x0, #0xcb0
  414c20:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  414c24:	add	x1, x0, #0xcb0
  414c28:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  414c2c:	add	x0, x0, #0xec0
  414c30:	bl	4209c0 <sqrt@plt+0x1eb60>
  414c34:	b	414fa0 <sqrt@plt+0x13140>
  414c38:	ldr	x0, [sp, #56]
  414c3c:	ldr	w0, [x0, #112]
  414c40:	cmp	w0, #0x0
  414c44:	b.eq	414c84 <sqrt@plt+0x12e24>  // b.none
  414c48:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  414c4c:	add	x0, x0, #0xd0
  414c50:	ldr	x2, [x0]
  414c54:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  414c58:	add	x0, x0, #0xd0
  414c5c:	ldr	x0, [x0]
  414c60:	ldr	x0, [x0]
  414c64:	add	x0, x0, #0x90
  414c68:	ldr	x1, [x0]
  414c6c:	mov	x0, x2
  414c70:	blr	x1
  414c74:	cmp	w0, #0x0
  414c78:	b.eq	414c84 <sqrt@plt+0x12e24>  // b.none
  414c7c:	mov	w0, #0x1                   	// #1
  414c80:	b	414c88 <sqrt@plt+0x12e28>
  414c84:	mov	w0, #0x0                   	// #0
  414c88:	cmp	w0, #0x0
  414c8c:	b.eq	414dcc <sqrt@plt+0x12f6c>  // b.none
  414c90:	ldr	x0, [sp, #56]
  414c94:	ldr	d1, [x0, #96]
  414c98:	ldr	d0, [sp, #208]
  414c9c:	fdiv	d0, d1, d0
  414ca0:	add	x0, sp, #0x40
  414ca4:	bl	4104bc <sqrt@plt+0xe65c>
  414ca8:	ldr	x0, [sp, #56]
  414cac:	add	x19, x0, #0x88
  414cb0:	ldr	x0, [sp, #56]
  414cb4:	ldr	x1, [x0, #152]
  414cb8:	ldr	x0, [sp, #56]
  414cbc:	ldr	w0, [x0, #160]
  414cc0:	sxtw	x0, w0
  414cc4:	lsl	x0, x0, #4
  414cc8:	sub	x0, x0, #0x10
  414ccc:	add	x2, x1, x0
  414cd0:	ldr	x0, [sp, #56]
  414cd4:	ldr	w0, [x0, #160]
  414cd8:	cmp	w0, #0x1
  414cdc:	b.le	414d04 <sqrt@plt+0x12ea4>
  414ce0:	ldr	x0, [sp, #56]
  414ce4:	ldr	x1, [x0, #152]
  414ce8:	ldr	x0, [sp, #56]
  414cec:	ldr	w0, [x0, #160]
  414cf0:	sxtw	x0, w0
  414cf4:	lsl	x0, x0, #4
  414cf8:	sub	x0, x0, #0x20
  414cfc:	add	x0, x1, x0
  414d00:	b	414d0c <sqrt@plt+0x12eac>
  414d04:	ldr	x0, [sp, #56]
  414d08:	add	x0, x0, #0x78
  414d0c:	mov	x1, x0
  414d10:	mov	x0, x2
  414d14:	bl	410600 <sqrt@plt+0xe7a0>
  414d18:	fmov	d2, d0
  414d1c:	fmov	d0, d1
  414d20:	str	d2, [sp, #160]
  414d24:	str	d0, [sp, #168]
  414d28:	ldr	x0, [sp, #56]
  414d2c:	add	x20, x0, #0x60
  414d30:	ldr	x0, [sp, #56]
  414d34:	add	x21, x0, #0x30
  414d38:	ldr	x0, [sp, #56]
  414d3c:	bl	411a70 <sqrt@plt+0xfc10>
  414d40:	mov	x1, x0
  414d44:	add	x0, sp, #0xa0
  414d48:	mov	x4, x1
  414d4c:	mov	x3, x21
  414d50:	mov	x2, x20
  414d54:	mov	x1, x0
  414d58:	mov	x0, x19
  414d5c:	bl	410784 <sqrt@plt+0xe924>
  414d60:	ldr	x0, [sp, #56]
  414d64:	add	x20, x0, #0x88
  414d68:	add	x0, sp, #0x40
  414d6c:	adrp	x1, 429000 <_ZdlPvm@@Base+0x6634>
  414d70:	ldr	d0, [x1]
  414d74:	bl	4106c0 <sqrt@plt+0xe860>
  414d78:	fmov	d2, d0
  414d7c:	fmov	d0, d1
  414d80:	str	d2, [sp, #176]
  414d84:	str	d0, [sp, #184]
  414d88:	ldr	x0, [sp, #56]
  414d8c:	ldr	x1, [x0, #152]
  414d90:	ldr	x0, [sp, #56]
  414d94:	ldr	w0, [x0, #160]
  414d98:	sxtw	x0, w0
  414d9c:	lsl	x0, x0, #4
  414da0:	sub	x0, x0, #0x10
  414da4:	add	x19, x1, x0
  414da8:	add	x0, sp, #0xb0
  414dac:	mov	x1, x0
  414db0:	mov	x0, x20
  414db4:	bl	410600 <sqrt@plt+0xe7a0>
  414db8:	fmov	d2, d0
  414dbc:	fmov	d0, d1
  414dc0:	str	d2, [x19]
  414dc4:	str	d0, [x19, #8]
  414dc8:	b	414f14 <sqrt@plt+0x130b4>
  414dcc:	ldr	x0, [sp, #56]
  414dd0:	ldr	d0, [x0, #64]
  414dd4:	fabs	d1, d0
  414dd8:	ldr	d0, [sp, #208]
  414ddc:	fdiv	d0, d1, d0
  414de0:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  414de4:	fmov	d1, x0
  414de8:	fdiv	d1, d0, d1
  414dec:	fmov	d0, #4.000000000000000000e+00
  414df0:	fdiv	d0, d1, d0
  414df4:	add	x0, sp, #0x40
  414df8:	bl	4104bc <sqrt@plt+0xe65c>
  414dfc:	ldr	x0, [sp, #56]
  414e00:	add	x2, x0, #0x88
  414e04:	ldr	x0, [sp, #56]
  414e08:	ldr	x1, [x0, #152]
  414e0c:	ldr	x0, [sp, #56]
  414e10:	ldr	w0, [x0, #160]
  414e14:	sxtw	x0, w0
  414e18:	lsl	x0, x0, #4
  414e1c:	sub	x0, x0, #0x10
  414e20:	add	x19, x1, x0
  414e24:	add	x0, sp, #0x40
  414e28:	mov	x1, x0
  414e2c:	mov	x0, x2
  414e30:	bl	410600 <sqrt@plt+0xe7a0>
  414e34:	fmov	d2, d0
  414e38:	fmov	d0, d1
  414e3c:	str	d2, [x19]
  414e40:	str	d0, [x19, #8]
  414e44:	ldr	x0, [sp, #56]
  414e48:	ldr	x1, [x0, #152]
  414e4c:	ldr	x0, [sp, #56]
  414e50:	ldr	w0, [x0, #160]
  414e54:	sxtw	x0, w0
  414e58:	lsl	x0, x0, #4
  414e5c:	sub	x0, x0, #0x10
  414e60:	add	x19, x1, x0
  414e64:	ldr	x0, [sp, #56]
  414e68:	ldr	x1, [x0, #152]
  414e6c:	ldr	x0, [sp, #56]
  414e70:	ldr	w0, [x0, #160]
  414e74:	sxtw	x0, w0
  414e78:	lsl	x0, x0, #4
  414e7c:	sub	x0, x0, #0x10
  414e80:	add	x2, x1, x0
  414e84:	ldr	x0, [sp, #56]
  414e88:	ldr	w0, [x0, #160]
  414e8c:	cmp	w0, #0x1
  414e90:	b.le	414eb8 <sqrt@plt+0x13058>
  414e94:	ldr	x0, [sp, #56]
  414e98:	ldr	x1, [x0, #152]
  414e9c:	ldr	x0, [sp, #56]
  414ea0:	ldr	w0, [x0, #160]
  414ea4:	sxtw	x0, w0
  414ea8:	lsl	x0, x0, #4
  414eac:	sub	x0, x0, #0x20
  414eb0:	add	x0, x1, x0
  414eb4:	b	414ec0 <sqrt@plt+0x13060>
  414eb8:	ldr	x0, [sp, #56]
  414ebc:	add	x0, x0, #0x78
  414ec0:	mov	x1, x0
  414ec4:	mov	x0, x2
  414ec8:	bl	410600 <sqrt@plt+0xe7a0>
  414ecc:	fmov	d2, d0
  414ed0:	fmov	d0, d1
  414ed4:	str	d2, [sp, #192]
  414ed8:	str	d0, [sp, #200]
  414edc:	ldr	x0, [sp, #56]
  414ee0:	add	x20, x0, #0x60
  414ee4:	ldr	x0, [sp, #56]
  414ee8:	add	x21, x0, #0x30
  414eec:	ldr	x0, [sp, #56]
  414ef0:	bl	411a70 <sqrt@plt+0xfc10>
  414ef4:	mov	x1, x0
  414ef8:	add	x0, sp, #0xc0
  414efc:	mov	x4, x1
  414f00:	mov	x3, x21
  414f04:	mov	x2, x20
  414f08:	mov	x1, x0
  414f0c:	mov	x0, x19
  414f10:	bl	410784 <sqrt@plt+0xe924>
  414f14:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  414f18:	add	x0, x0, #0xd0
  414f1c:	ldr	x6, [x0]
  414f20:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  414f24:	add	x0, x0, #0xd0
  414f28:	ldr	x0, [x0]
  414f2c:	ldr	x0, [x0]
  414f30:	add	x0, x0, #0x40
  414f34:	ldr	x5, [x0]
  414f38:	ldr	x0, [sp, #56]
  414f3c:	ldr	x1, [x0, #152]
  414f40:	ldr	x0, [sp, #56]
  414f44:	ldr	w2, [x0, #160]
  414f48:	ldr	x0, [sp, #56]
  414f4c:	add	x3, x0, #0x30
  414f50:	add	x0, sp, #0x60
  414f54:	mov	x4, x3
  414f58:	mov	w3, w2
  414f5c:	mov	x2, x1
  414f60:	mov	x1, x0
  414f64:	mov	x0, x6
  414f68:	blr	x5
  414f6c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  414f70:	add	x0, x0, #0xd0
  414f74:	ldr	x2, [x0]
  414f78:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  414f7c:	add	x0, x0, #0xd0
  414f80:	ldr	x0, [x0]
  414f84:	ldr	x0, [x0]
  414f88:	add	x0, x0, #0x78
  414f8c:	ldr	x1, [x0]
  414f90:	mov	x0, x2
  414f94:	blr	x1
  414f98:	b	414fa0 <sqrt@plt+0x13140>
  414f9c:	nop
  414fa0:	ldp	x19, x20, [sp, #16]
  414fa4:	ldr	x21, [sp, #32]
  414fa8:	ldp	x29, x30, [sp], #224
  414fac:	ret
  414fb0:	stp	x29, x30, [sp, #-32]!
  414fb4:	mov	x29, sp
  414fb8:	str	x0, [sp, #24]
  414fbc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  414fc0:	add	x1, x0, #0x128
  414fc4:	ldr	x0, [sp, #24]
  414fc8:	str	x1, [x0]
  414fcc:	ldr	x0, [sp, #24]
  414fd0:	ldr	x0, [x0, #152]
  414fd4:	cmp	x0, #0x0
  414fd8:	b.eq	414fe8 <sqrt@plt+0x13188>  // b.none
  414fdc:	ldr	x0, [sp, #24]
  414fe0:	ldr	x0, [x0, #152]
  414fe4:	bl	401cb0 <_ZdaPv@plt>
  414fe8:	ldr	x0, [sp, #24]
  414fec:	bl	418108 <sqrt@plt+0x162a8>
  414ff0:	nop
  414ff4:	ldp	x29, x30, [sp], #32
  414ff8:	ret
  414ffc:	stp	x29, x30, [sp, #-32]!
  415000:	mov	x29, sp
  415004:	str	x0, [sp, #24]
  415008:	ldr	x0, [sp, #24]
  41500c:	bl	414fb0 <sqrt@plt+0x13150>
  415010:	mov	x1, #0xa8                  	// #168
  415014:	ldr	x0, [sp, #24]
  415018:	bl	4229cc <_ZdlPvm@@Base>
  41501c:	ldp	x29, x30, [sp], #32
  415020:	ret
  415024:	stp	x29, x30, [sp, #-448]!
  415028:	mov	x29, sp
  41502c:	stp	x19, x20, [sp, #16]
  415030:	str	x21, [sp, #32]
  415034:	str	d8, [sp, #40]
  415038:	str	x0, [sp, #72]
  41503c:	str	x1, [sp, #64]
  415040:	str	x2, [sp, #56]
  415044:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  415048:	add	x0, x0, #0x178
  41504c:	ldarb	w0, [x0]
  415050:	and	w0, w0, #0xff
  415054:	and	w0, w0, #0x1
  415058:	cmp	w0, #0x0
  41505c:	cset	w0, eq  // eq = none
  415060:	and	w0, w0, #0xff
  415064:	cmp	w0, #0x0
  415068:	b.eq	4150a4 <sqrt@plt+0x13244>  // b.none
  41506c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  415070:	add	x0, x0, #0x178
  415074:	bl	401de0 <__cxa_guard_acquire@plt>
  415078:	cmp	w0, #0x0
  41507c:	cset	w0, ne  // ne = any
  415080:	and	w0, w0, #0xff
  415084:	cmp	w0, #0x0
  415088:	b.eq	4150a4 <sqrt@plt+0x13244>  // b.none
  41508c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  415090:	add	x0, x0, #0x168
  415094:	bl	410324 <sqrt@plt+0xe4c4>
  415098:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41509c:	add	x0, x0, #0x178
  4150a0:	bl	401b40 <__cxa_guard_release@plt>
  4150a4:	ldr	x0, [sp, #72]
  4150a8:	ldr	w1, [x0, #232]
  4150ac:	ldr	x0, [sp, #56]
  4150b0:	str	w1, [x0]
  4150b4:	add	x0, sp, #0x168
  4150b8:	bl	410324 <sqrt@plt+0xe4c4>
  4150bc:	ldr	x0, [sp, #72]
  4150c0:	ldr	x0, [x0]
  4150c4:	and	x0, x0, #0x400
  4150c8:	cmp	x0, #0x0
  4150cc:	b.eq	4150f8 <sqrt@plt+0x13298>  // b.none
  4150d0:	ldr	x0, [sp, #72]
  4150d4:	ldr	x0, [x0]
  4150d8:	and	x0, x0, #0x800
  4150dc:	cmp	x0, #0x0
  4150e0:	b.eq	4150f8 <sqrt@plt+0x13298>  // b.none
  4150e4:	ldr	x0, [sp, #64]
  4150e8:	ldp	x0, x1, [x0]
  4150ec:	add	x2, sp, #0x200
  4150f0:	stp	x0, x1, [x2, #-152]
  4150f4:	b	415130 <sqrt@plt+0x132d0>
  4150f8:	ldr	x0, [sp, #72]
  4150fc:	ldr	x0, [x0]
  415100:	and	x0, x0, #0x200
  415104:	cmp	x0, #0x0
  415108:	b.eq	415120 <sqrt@plt+0x132c0>  // b.none
  41510c:	ldr	x0, [sp, #72]
  415110:	ldp	x0, x1, [x0, #48]
  415114:	add	x2, sp, #0x200
  415118:	stp	x0, x1, [x2, #-152]
  41511c:	b	415130 <sqrt@plt+0x132d0>
  415120:	ldr	x0, [sp, #64]
  415124:	ldp	x0, x1, [x0]
  415128:	add	x2, sp, #0x200
  41512c:	stp	x0, x1, [x2, #-152]
  415130:	ldr	x0, [sp, #72]
  415134:	ldr	x0, [x0]
  415138:	and	x0, x0, #0x80
  41513c:	cmp	x0, #0x0
  415140:	b.ne	415248 <sqrt@plt+0x133e8>  // b.any
  415144:	ldr	x0, [sp, #72]
  415148:	ldr	x0, [x0]
  41514c:	and	x0, x0, #0x100
  415150:	cmp	x0, #0x0
  415154:	b.eq	4151a4 <sqrt@plt+0x13344>  // b.none
  415158:	ldr	x0, [sp, #72]
  41515c:	ldr	w0, [x0, #8]
  415160:	cmp	w0, #0x6
  415164:	b.eq	415178 <sqrt@plt+0x13318>  // b.none
  415168:	ldr	x0, [sp, #72]
  41516c:	ldr	w0, [x0, #8]
  415170:	cmp	w0, #0x7
  415174:	b.ne	4151a4 <sqrt@plt+0x13344>  // b.any
  415178:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41517c:	add	x0, x0, #0x180
  415180:	ldr	w0, [x0]
  415184:	cmp	w0, #0x0
  415188:	b.eq	4151a4 <sqrt@plt+0x13344>  // b.none
  41518c:	ldr	x2, [sp, #72]
  415190:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  415194:	add	x0, x0, #0x168
  415198:	ldp	x0, x1, [x0]
  41519c:	stp	x0, x1, [x2, #248]
  4151a0:	b	415248 <sqrt@plt+0x133e8>
  4151a4:	ldr	x0, [sp, #72]
  4151a8:	ldr	w0, [x0, #232]
  4151ac:	cmp	w0, #0x3
  4151b0:	b.eq	4151f0 <sqrt@plt+0x13390>  // b.none
  4151b4:	cmp	w0, #0x3
  4151b8:	b.gt	415234 <sqrt@plt+0x133d4>
  4151bc:	cmp	w0, #0x2
  4151c0:	b.eq	415208 <sqrt@plt+0x133a8>  // b.none
  4151c4:	cmp	w0, #0x2
  4151c8:	b.gt	415234 <sqrt@plt+0x133d4>
  4151cc:	cmp	w0, #0x0
  4151d0:	b.eq	415220 <sqrt@plt+0x133c0>  // b.none
  4151d4:	cmp	w0, #0x1
  4151d8:	b.ne	415234 <sqrt@plt+0x133d4>  // b.any
  4151dc:	ldr	x0, [sp, #72]
  4151e0:	ldr	d0, [x0, #160]
  4151e4:	ldr	x0, [sp, #72]
  4151e8:	str	d0, [x0, #256]
  4151ec:	b	415248 <sqrt@plt+0x133e8>
  4151f0:	ldr	x0, [sp, #72]
  4151f4:	ldr	d0, [x0, #160]
  4151f8:	fneg	d0, d0
  4151fc:	ldr	x0, [sp, #72]
  415200:	str	d0, [x0, #256]
  415204:	b	415248 <sqrt@plt+0x133e8>
  415208:	ldr	x0, [sp, #72]
  41520c:	ldr	d0, [x0, #152]
  415210:	fneg	d0, d0
  415214:	ldr	x0, [sp, #72]
  415218:	str	d0, [x0, #248]
  41521c:	b	415248 <sqrt@plt+0x133e8>
  415220:	ldr	x0, [sp, #72]
  415224:	ldr	d0, [x0, #152]
  415228:	ldr	x0, [sp, #72]
  41522c:	str	d0, [x0, #248]
  415230:	b	415248 <sqrt@plt+0x133e8>
  415234:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  415238:	add	x2, x0, #0xef0
  41523c:	mov	w1, #0x5c9                 	// #1481
  415240:	mov	w0, #0x0                   	// #0
  415244:	bl	407ffc <sqrt@plt+0x619c>
  415248:	mov	x0, #0x20                  	// #32
  41524c:	bl	422910 <_Znwm@@Base>
  415250:	mov	x19, x0
  415254:	ldr	x0, [sp, #72]
  415258:	add	x1, x0, #0xf8
  41525c:	ldr	x0, [sp, #72]
  415260:	ldr	w2, [x0, #264]
  415264:	ldr	x0, [sp, #72]
  415268:	ldr	x0, [x0, #240]
  41526c:	mov	x3, x0
  415270:	mov	x0, x19
  415274:	bl	411158 <sqrt@plt+0xf2f8>
  415278:	ldr	x0, [sp, #72]
  41527c:	str	x19, [x0, #240]
  415280:	ldr	x0, [sp, #72]
  415284:	ldr	x0, [x0, #240]
  415288:	str	x0, [sp, #440]
  41528c:	ldr	x0, [sp, #72]
  415290:	str	xzr, [x0, #240]
  415294:	ldr	x0, [sp, #440]
  415298:	cmp	x0, #0x0
  41529c:	b.eq	4152d4 <sqrt@plt+0x13474>  // b.none
  4152a0:	ldr	x0, [sp, #440]
  4152a4:	ldr	x0, [x0, #24]
  4152a8:	str	x0, [sp, #400]
  4152ac:	ldr	x0, [sp, #72]
  4152b0:	ldr	x1, [x0, #240]
  4152b4:	ldr	x0, [sp, #440]
  4152b8:	str	x1, [x0, #24]
  4152bc:	ldr	x0, [sp, #72]
  4152c0:	ldr	x1, [sp, #440]
  4152c4:	str	x1, [x0, #240]
  4152c8:	ldr	x0, [sp, #400]
  4152cc:	str	x0, [sp, #440]
  4152d0:	b	415294 <sqrt@plt+0x13434>
  4152d4:	add	x0, sp, #0x200
  4152d8:	ldp	x0, x1, [x0, #-152]
  4152dc:	add	x2, sp, #0x200
  4152e0:	stp	x0, x1, [x2, #-168]
  4152e4:	str	wzr, [sp, #436]
  4152e8:	ldr	x0, [sp, #72]
  4152ec:	ldr	x0, [x0, #240]
  4152f0:	str	x0, [sp, #424]
  4152f4:	ldr	x0, [sp, #424]
  4152f8:	cmp	x0, #0x0
  4152fc:	b.eq	41536c <sqrt@plt+0x1350c>  // b.none
  415300:	ldr	x0, [sp, #424]
  415304:	ldr	w0, [x0]
  415308:	cmp	w0, #0x0
  41530c:	b.eq	415324 <sqrt@plt+0x134c4>  // b.none
  415310:	ldr	x0, [sp, #424]
  415314:	ldp	x0, x1, [x0, #8]
  415318:	add	x2, sp, #0x200
  41531c:	stp	x0, x1, [x2, #-168]
  415320:	b	415350 <sqrt@plt+0x134f0>
  415324:	ldr	x0, [sp, #424]
  415328:	add	x1, x0, #0x8
  41532c:	add	x0, sp, #0x158
  415330:	bl	41041c <sqrt@plt+0xe5bc>
  415334:	ldr	x2, [sp, #424]
  415338:	add	x0, sp, #0x200
  41533c:	ldp	x0, x1, [x0, #-168]
  415340:	stp	x0, x1, [x2, #8]
  415344:	ldr	x0, [sp, #424]
  415348:	mov	w1, #0x1                   	// #1
  41534c:	str	w1, [x0]
  415350:	ldr	x0, [sp, #424]
  415354:	ldr	x0, [x0, #24]
  415358:	str	x0, [sp, #424]
  41535c:	ldr	w0, [sp, #436]
  415360:	add	w0, w0, #0x1
  415364:	str	w0, [sp, #436]
  415368:	b	4152f4 <sqrt@plt+0x13494>
  41536c:	ldr	x0, [sp, #72]
  415370:	ldr	x0, [x0]
  415374:	and	x0, x0, #0x400
  415378:	cmp	x0, #0x0
  41537c:	b.eq	415474 <sqrt@plt+0x13614>  // b.none
  415380:	ldr	x0, [sp, #72]
  415384:	ldr	x0, [x0]
  415388:	and	x0, x0, #0x800
  41538c:	cmp	x0, #0x0
  415390:	b.eq	415474 <sqrt@plt+0x13614>  // b.none
  415394:	add	x2, sp, #0x158
  415398:	add	x1, sp, #0x168
  41539c:	add	x0, sp, #0x50
  4153a0:	mov	w4, #0x0                   	// #0
  4153a4:	mov	x3, #0x0                   	// #0
  4153a8:	bl	413ed0 <sqrt@plt+0x12070>
  4153ac:	ldr	x0, [sp, #72]
  4153b0:	ldp	x0, x1, [x0, #80]
  4153b4:	add	x2, sp, #0x200
  4153b8:	stp	x0, x1, [x2, #-184]
  4153bc:	add	x0, sp, #0x50
  4153c0:	str	x0, [sp, #280]
  4153c4:	ldr	x0, [sp, #72]
  4153c8:	ldr	x0, [x0, #112]
  4153cc:	add	x2, sp, #0x130
  4153d0:	add	x1, sp, #0x118
  4153d4:	bl	4172d4 <sqrt@plt+0x15474>
  4153d8:	cmp	w0, #0x0
  4153dc:	cset	w0, eq  // eq = none
  4153e0:	and	w0, w0, #0xff
  4153e4:	cmp	w0, #0x0
  4153e8:	b.eq	4153f8 <sqrt@plt+0x13598>  // b.none
  4153ec:	mov	x20, #0x0                   	// #0
  4153f0:	mov	w19, #0x0                   	// #0
  4153f4:	b	415464 <sqrt@plt+0x13604>
  4153f8:	add	x1, sp, #0x130
  4153fc:	add	x0, sp, #0x178
  415400:	bl	41029c <sqrt@plt+0xe43c>
  415404:	add	x1, sp, #0x178
  415408:	add	x0, sp, #0x148
  41540c:	bl	41046c <sqrt@plt+0xe60c>
  415410:	ldr	x0, [sp, #72]
  415414:	ldr	x0, [x0, #240]
  415418:	str	x0, [sp, #424]
  41541c:	ldr	x0, [sp, #424]
  415420:	cmp	x0, #0x0
  415424:	b.eq	415448 <sqrt@plt+0x135e8>  // b.none
  415428:	ldr	x0, [sp, #424]
  41542c:	add	x0, x0, #0x8
  415430:	add	x1, sp, #0x148
  415434:	bl	41041c <sqrt@plt+0xe5bc>
  415438:	ldr	x0, [sp, #424]
  41543c:	ldr	x0, [x0, #24]
  415440:	str	x0, [sp, #424]
  415444:	b	41541c <sqrt@plt+0x135bc>
  415448:	add	x1, sp, #0x148
  41544c:	add	x0, sp, #0x168
  415450:	bl	41041c <sqrt@plt+0xe5bc>
  415454:	add	x1, sp, #0x148
  415458:	add	x0, sp, #0x158
  41545c:	bl	41041c <sqrt@plt+0xe5bc>
  415460:	mov	w19, #0x1                   	// #1
  415464:	add	x0, sp, #0x50
  415468:	bl	414fb0 <sqrt@plt+0x13150>
  41546c:	cmp	w19, #0x1
  415470:	b.ne	4157b8 <sqrt@plt+0x13958>  // b.any
  415474:	str	xzr, [sp, #416]
  415478:	ldrsw	x19, [sp, #436]
  41547c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  415480:	cmp	x19, x0
  415484:	b.hi	4154a4 <sqrt@plt+0x13644>  // b.pmore
  415488:	lsl	x0, x19, #4
  41548c:	bl	4019d0 <_Znam@plt>
  415490:	mov	x21, x0
  415494:	mov	x20, x21
  415498:	sub	x0, x19, #0x1
  41549c:	mov	x19, x0
  4154a0:	b	4154a8 <sqrt@plt+0x13648>
  4154a4:	bl	401d00 <__cxa_throw_bad_array_new_length@plt>
  4154a8:	cmp	x19, #0x0
  4154ac:	b.lt	4154c4 <sqrt@plt+0x13664>  // b.tstop
  4154b0:	mov	x0, x20
  4154b4:	bl	410324 <sqrt@plt+0xe4c4>
  4154b8:	add	x20, x20, #0x10
  4154bc:	sub	x19, x19, #0x1
  4154c0:	b	4154a8 <sqrt@plt+0x13648>
  4154c4:	str	x21, [sp, #392]
  4154c8:	str	wzr, [sp, #412]
  4154cc:	ldr	x0, [sp, #72]
  4154d0:	ldr	x0, [x0, #240]
  4154d4:	str	x0, [sp, #424]
  4154d8:	ldr	x0, [sp, #424]
  4154dc:	cmp	x0, #0x0
  4154e0:	b.eq	41551c <sqrt@plt+0x136bc>  // b.none
  4154e4:	ldrsw	x0, [sp, #412]
  4154e8:	lsl	x0, x0, #4
  4154ec:	ldr	x1, [sp, #392]
  4154f0:	add	x2, x1, x0
  4154f4:	ldr	x0, [sp, #424]
  4154f8:	ldp	x0, x1, [x0, #8]
  4154fc:	stp	x0, x1, [x2]
  415500:	ldr	x0, [sp, #424]
  415504:	ldr	x0, [x0, #24]
  415508:	str	x0, [sp, #424]
  41550c:	ldr	w0, [sp, #412]
  415510:	add	w0, w0, #0x1
  415514:	str	w0, [sp, #412]
  415518:	b	4154d8 <sqrt@plt+0x13678>
  41551c:	ldr	x0, [sp, #72]
  415520:	ldr	x0, [x0]
  415524:	and	x0, x0, #0x20000
  415528:	cmp	x0, #0x0
  41552c:	b.eq	41556c <sqrt@plt+0x1370c>  // b.none
  415530:	ldr	x0, [sp, #72]
  415534:	add	x0, x0, #0xa8
  415538:	mov	x1, x0
  41553c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  415540:	add	x0, x0, #0xf60
  415544:	bl	4074b8 <sqrt@plt+0x5658>
  415548:	ldr	x0, [sp, #72]
  41554c:	ldr	d0, [x0, #168]
  415550:	ldr	x0, [sp, #72]
  415554:	str	d0, [x0, #176]
  415558:	ldr	x0, [sp, #72]
  41555c:	ldr	x0, [x0]
  415560:	orr	x1, x0, #0x10000
  415564:	ldr	x0, [sp, #72]
  415568:	str	x1, [x0]
  41556c:	ldr	x0, [sp, #72]
  415570:	ldr	x0, [x0]
  415574:	and	x0, x0, #0x10000
  415578:	cmp	x0, #0x0
  41557c:	b.eq	415694 <sqrt@plt+0x13834>  // b.none
  415580:	add	x0, sp, #0x108
  415584:	bl	410324 <sqrt@plt+0xe4c4>
  415588:	add	x0, sp, #0xf8
  41558c:	bl	410324 <sqrt@plt+0xe4c4>
  415590:	ldr	x0, [sp, #72]
  415594:	ldr	d0, [x0, #168]
  415598:	fcmp	d0, #0.0
  41559c:	b.eq	4155dc <sqrt@plt+0x1377c>  // b.none
  4155a0:	add	x0, sp, #0x168
  4155a4:	mov	x1, x0
  4155a8:	ldr	x0, [sp, #392]
  4155ac:	bl	410600 <sqrt@plt+0xe7a0>
  4155b0:	fmov	d2, d0
  4155b4:	fmov	d0, d1
  4155b8:	str	d2, [sp, #264]
  4155bc:	str	d0, [sp, #272]
  4155c0:	ldr	x0, [sp, #72]
  4155c4:	ldr	d8, [x0, #168]
  4155c8:	add	x0, sp, #0x108
  4155cc:	bl	41075c <sqrt@plt+0xe8fc>
  4155d0:	fdiv	d0, d8, d0
  4155d4:	add	x0, sp, #0x108
  4155d8:	bl	4104bc <sqrt@plt+0xe65c>
  4155dc:	ldr	x0, [sp, #72]
  4155e0:	ldr	d0, [x0, #176]
  4155e4:	fcmp	d0, #0.0
  4155e8:	b.eq	415660 <sqrt@plt+0x13800>  // b.none
  4155ec:	ldrsw	x0, [sp, #436]
  4155f0:	lsl	x0, x0, #4
  4155f4:	sub	x0, x0, #0x10
  4155f8:	ldr	x1, [sp, #392]
  4155fc:	add	x2, x1, x0
  415600:	ldr	w0, [sp, #436]
  415604:	cmp	w0, #0x1
  415608:	b.le	415624 <sqrt@plt+0x137c4>
  41560c:	ldrsw	x0, [sp, #436]
  415610:	lsl	x0, x0, #4
  415614:	sub	x0, x0, #0x20
  415618:	ldr	x1, [sp, #392]
  41561c:	add	x0, x1, x0
  415620:	b	415628 <sqrt@plt+0x137c8>
  415624:	add	x0, sp, #0x168
  415628:	mov	x1, x0
  41562c:	mov	x0, x2
  415630:	bl	410600 <sqrt@plt+0xe7a0>
  415634:	fmov	d2, d0
  415638:	fmov	d0, d1
  41563c:	str	d2, [sp, #248]
  415640:	str	d0, [sp, #256]
  415644:	ldr	x0, [sp, #72]
  415648:	ldr	d8, [x0, #176]
  41564c:	add	x0, sp, #0xf8
  415650:	bl	41075c <sqrt@plt+0xe8fc>
  415654:	fdiv	d0, d8, d0
  415658:	add	x0, sp, #0xf8
  41565c:	bl	4104bc <sqrt@plt+0xe65c>
  415660:	add	x1, sp, #0x108
  415664:	add	x0, sp, #0x168
  415668:	bl	41041c <sqrt@plt+0xe5bc>
  41566c:	ldrsw	x0, [sp, #436]
  415670:	lsl	x0, x0, #4
  415674:	sub	x0, x0, #0x10
  415678:	ldr	x1, [sp, #392]
  41567c:	add	x0, x1, x0
  415680:	add	x1, sp, #0xf8
  415684:	bl	41046c <sqrt@plt+0xe60c>
  415688:	add	x1, sp, #0xf8
  41568c:	add	x0, sp, #0x158
  415690:	bl	41046c <sqrt@plt+0xe60c>
  415694:	ldr	x0, [sp, #72]
  415698:	ldr	w0, [x0, #8]
  41569c:	cmp	w0, #0x7
  4156a0:	b.eq	4156f4 <sqrt@plt+0x13894>  // b.none
  4156a4:	cmp	w0, #0x7
  4156a8:	b.gt	41575c <sqrt@plt+0x138fc>
  4156ac:	cmp	w0, #0x5
  4156b0:	b.eq	4156c0 <sqrt@plt+0x13860>  // b.none
  4156b4:	cmp	w0, #0x6
  4156b8:	b.eq	415728 <sqrt@plt+0x138c8>  // b.none
  4156bc:	b	41575c <sqrt@plt+0x138fc>
  4156c0:	mov	x0, #0xa8                  	// #168
  4156c4:	bl	422910 <_Znwm@@Base>
  4156c8:	mov	x19, x0
  4156cc:	add	x1, sp, #0x158
  4156d0:	add	x0, sp, #0x168
  4156d4:	ldr	w4, [sp, #436]
  4156d8:	ldr	x3, [sp, #392]
  4156dc:	mov	x2, x1
  4156e0:	mov	x1, x0
  4156e4:	mov	x0, x19
  4156e8:	bl	41486c <sqrt@plt+0x12a0c>
  4156ec:	str	x19, [sp, #416]
  4156f0:	b	415770 <sqrt@plt+0x13910>
  4156f4:	mov	x0, #0xa8                  	// #168
  4156f8:	bl	422910 <_Znwm@@Base>
  4156fc:	mov	x19, x0
  415700:	add	x1, sp, #0x158
  415704:	add	x0, sp, #0x168
  415708:	ldr	w4, [sp, #436]
  41570c:	ldr	x3, [sp, #392]
  415710:	mov	x2, x1
  415714:	mov	x1, x0
  415718:	mov	x0, x19
  41571c:	bl	41481c <sqrt@plt+0x129bc>
  415720:	str	x19, [sp, #416]
  415724:	b	415770 <sqrt@plt+0x13910>
  415728:	mov	x0, #0xa8                  	// #168
  41572c:	bl	422910 <_Znwm@@Base>
  415730:	mov	x19, x0
  415734:	add	x1, sp, #0x158
  415738:	add	x0, sp, #0x168
  41573c:	ldr	w4, [sp, #436]
  415740:	ldr	x3, [sp, #392]
  415744:	mov	x2, x1
  415748:	mov	x1, x0
  41574c:	mov	x0, x19
  415750:	bl	413ed0 <sqrt@plt+0x12070>
  415754:	str	x19, [sp, #416]
  415758:	b	415770 <sqrt@plt+0x13910>
  41575c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  415760:	add	x2, x0, #0xef0
  415764:	mov	w1, #0x616                 	// #1558
  415768:	mov	w0, #0x0                   	// #0
  41576c:	bl	407ffc <sqrt@plt+0x619c>
  415770:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  415774:	add	x0, x0, #0x180
  415778:	mov	w1, #0x1                   	// #1
  41577c:	str	w1, [x0]
  415780:	add	x1, sp, #0x168
  415784:	add	x0, sp, #0x158
  415788:	bl	410600 <sqrt@plt+0xe7a0>
  41578c:	fmov	d2, d0
  415790:	fmov	d0, d1
  415794:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  415798:	add	x0, x0, #0x168
  41579c:	str	d2, [x0]
  4157a0:	str	d0, [x0, #8]
  4157a4:	ldr	x2, [sp, #64]
  4157a8:	add	x0, sp, #0x200
  4157ac:	ldp	x0, x1, [x0, #-168]
  4157b0:	stp	x0, x1, [x2]
  4157b4:	ldr	x20, [sp, #416]
  4157b8:	mov	x0, x20
  4157bc:	b	4157d4 <sqrt@plt+0x13974>
  4157c0:	mov	x19, x0
  4157c4:	add	x0, sp, #0x50
  4157c8:	bl	414fb0 <sqrt@plt+0x13150>
  4157cc:	mov	x0, x19
  4157d0:	bl	401dd0 <_Unwind_Resume@plt>
  4157d4:	ldp	x19, x20, [sp, #16]
  4157d8:	ldr	x21, [sp, #32]
  4157dc:	ldr	d8, [sp, #40]
  4157e0:	ldp	x29, x30, [sp], #448
  4157e4:	ret
  4157e8:	stp	x29, x30, [sp, #-96]!
  4157ec:	mov	x29, sp
  4157f0:	str	x19, [sp, #16]
  4157f4:	str	x0, [sp, #72]
  4157f8:	str	w1, [sp, #68]
  4157fc:	str	x2, [sp, #56]
  415800:	str	x3, [sp, #48]
  415804:	str	x4, [sp, #40]
  415808:	ldr	x0, [sp, #72]
  41580c:	ldr	x2, [sp, #48]
  415810:	ldr	x1, [sp, #56]
  415814:	bl	413dc8 <sqrt@plt+0x11f68>
  415818:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  41581c:	add	x1, x0, #0x38
  415820:	ldr	x0, [sp, #72]
  415824:	str	x1, [x0]
  415828:	ldr	x0, [sp, #72]
  41582c:	ldr	w1, [sp, #68]
  415830:	str	w1, [x0, #152]
  415834:	ldr	x2, [sp, #72]
  415838:	ldr	x0, [sp, #40]
  41583c:	ldp	x0, x1, [x0]
  415840:	stp	x0, x1, [x2, #160]
  415844:	ldr	x1, [sp, #56]
  415848:	ldr	x0, [sp, #40]
  41584c:	bl	410600 <sqrt@plt+0xe7a0>
  415850:	fmov	d2, d0
  415854:	fmov	d0, d1
  415858:	str	d2, [sp, #80]
  41585c:	str	d0, [sp, #88]
  415860:	add	x0, sp, #0x50
  415864:	bl	41075c <sqrt@plt+0xe8fc>
  415868:	ldr	x0, [sp, #72]
  41586c:	str	d0, [x0, #176]
  415870:	b	415888 <sqrt@plt+0x13a28>
  415874:	mov	x19, x0
  415878:	ldr	x0, [sp, #72]
  41587c:	bl	418108 <sqrt@plt+0x162a8>
  415880:	mov	x0, x19
  415884:	bl	401dd0 <_Unwind_Resume@plt>
  415888:	ldr	x19, [sp, #16]
  41588c:	ldp	x29, x30, [sp], #96
  415890:	ret
  415894:	stp	x29, x30, [sp, #-32]!
  415898:	mov	x29, sp
  41589c:	str	x0, [sp, #24]
  4158a0:	str	x1, [sp, #16]
  4158a4:	ldr	x0, [sp, #24]
  4158a8:	ldr	x1, [sp, #16]
  4158ac:	bl	413e30 <sqrt@plt+0x11fd0>
  4158b0:	ldr	x0, [sp, #24]
  4158b4:	add	x0, x0, #0xa0
  4158b8:	ldr	x1, [sp, #16]
  4158bc:	bl	41041c <sqrt@plt+0xe5bc>
  4158c0:	nop
  4158c4:	ldp	x29, x30, [sp], #32
  4158c8:	ret
  4158cc:	sub	sp, sp, #0x20
  4158d0:	str	x0, [sp, #8]
  4158d4:	ldr	x0, [sp, #8]
  4158d8:	ldp	x0, x1, [x0, #160]
  4158dc:	stp	x0, x1, [sp, #16]
  4158e0:	ldr	d1, [sp, #24]
  4158e4:	ldr	x0, [sp, #8]
  4158e8:	ldr	d0, [x0, #176]
  4158ec:	fadd	d0, d1, d0
  4158f0:	str	d0, [sp, #24]
  4158f4:	ldp	x0, x1, [sp, #16]
  4158f8:	mov	x2, x0
  4158fc:	mov	x3, x1
  415900:	fmov	d0, x2
  415904:	fmov	d1, x1
  415908:	add	sp, sp, #0x20
  41590c:	ret
  415910:	sub	sp, sp, #0x20
  415914:	str	x0, [sp, #8]
  415918:	ldr	x0, [sp, #8]
  41591c:	ldp	x0, x1, [x0, #160]
  415920:	stp	x0, x1, [sp, #16]
  415924:	ldr	d1, [sp, #24]
  415928:	ldr	x0, [sp, #8]
  41592c:	ldr	d0, [x0, #176]
  415930:	fsub	d0, d1, d0
  415934:	str	d0, [sp, #24]
  415938:	ldp	x0, x1, [sp, #16]
  41593c:	mov	x2, x0
  415940:	mov	x3, x1
  415944:	fmov	d0, x2
  415948:	fmov	d1, x1
  41594c:	add	sp, sp, #0x20
  415950:	ret
  415954:	sub	sp, sp, #0x20
  415958:	str	x0, [sp, #8]
  41595c:	ldr	x0, [sp, #8]
  415960:	ldp	x0, x1, [x0, #160]
  415964:	stp	x0, x1, [sp, #16]
  415968:	ldr	d1, [sp, #16]
  41596c:	ldr	x0, [sp, #8]
  415970:	ldr	d0, [x0, #176]
  415974:	fadd	d0, d1, d0
  415978:	str	d0, [sp, #16]
  41597c:	ldp	x0, x1, [sp, #16]
  415980:	mov	x2, x0
  415984:	mov	x3, x1
  415988:	fmov	d0, x2
  41598c:	fmov	d1, x1
  415990:	add	sp, sp, #0x20
  415994:	ret
  415998:	sub	sp, sp, #0x20
  41599c:	str	x0, [sp, #8]
  4159a0:	ldr	x0, [sp, #8]
  4159a4:	ldp	x0, x1, [x0, #160]
  4159a8:	stp	x0, x1, [sp, #16]
  4159ac:	ldr	d1, [sp, #16]
  4159b0:	ldr	x0, [sp, #8]
  4159b4:	ldr	d0, [x0, #176]
  4159b8:	fsub	d0, d1, d0
  4159bc:	str	d0, [sp, #16]
  4159c0:	ldp	x0, x1, [sp, #16]
  4159c4:	mov	x2, x0
  4159c8:	mov	x3, x1
  4159cc:	fmov	d0, x2
  4159d0:	fmov	d1, x1
  4159d4:	add	sp, sp, #0x20
  4159d8:	ret
  4159dc:	sub	sp, sp, #0x20
  4159e0:	str	x0, [sp, #8]
  4159e4:	ldr	x0, [sp, #8]
  4159e8:	ldp	x0, x1, [x0, #160]
  4159ec:	stp	x0, x1, [sp, #16]
  4159f0:	ldr	d1, [sp, #16]
  4159f4:	ldr	x0, [sp, #8]
  4159f8:	ldr	d0, [x0, #176]
  4159fc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  415a00:	ldr	d2, [x0, #24]
  415a04:	fdiv	d0, d0, d2
  415a08:	fadd	d0, d1, d0
  415a0c:	str	d0, [sp, #16]
  415a10:	ldr	d1, [sp, #24]
  415a14:	ldr	x0, [sp, #8]
  415a18:	ldr	d0, [x0, #176]
  415a1c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  415a20:	ldr	d2, [x0, #24]
  415a24:	fdiv	d0, d0, d2
  415a28:	fadd	d0, d1, d0
  415a2c:	str	d0, [sp, #24]
  415a30:	ldp	x0, x1, [sp, #16]
  415a34:	mov	x2, x0
  415a38:	mov	x3, x1
  415a3c:	fmov	d0, x2
  415a40:	fmov	d1, x1
  415a44:	add	sp, sp, #0x20
  415a48:	ret
  415a4c:	sub	sp, sp, #0x20
  415a50:	str	x0, [sp, #8]
  415a54:	ldr	x0, [sp, #8]
  415a58:	ldp	x0, x1, [x0, #160]
  415a5c:	stp	x0, x1, [sp, #16]
  415a60:	ldr	d1, [sp, #16]
  415a64:	ldr	x0, [sp, #8]
  415a68:	ldr	d0, [x0, #176]
  415a6c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  415a70:	ldr	d2, [x0, #24]
  415a74:	fdiv	d0, d0, d2
  415a78:	fsub	d0, d1, d0
  415a7c:	str	d0, [sp, #16]
  415a80:	ldr	d1, [sp, #24]
  415a84:	ldr	x0, [sp, #8]
  415a88:	ldr	d0, [x0, #176]
  415a8c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  415a90:	ldr	d2, [x0, #24]
  415a94:	fdiv	d0, d0, d2
  415a98:	fadd	d0, d1, d0
  415a9c:	str	d0, [sp, #24]
  415aa0:	ldp	x0, x1, [sp, #16]
  415aa4:	mov	x2, x0
  415aa8:	mov	x3, x1
  415aac:	fmov	d0, x2
  415ab0:	fmov	d1, x1
  415ab4:	add	sp, sp, #0x20
  415ab8:	ret
  415abc:	sub	sp, sp, #0x20
  415ac0:	str	x0, [sp, #8]
  415ac4:	ldr	x0, [sp, #8]
  415ac8:	ldp	x0, x1, [x0, #160]
  415acc:	stp	x0, x1, [sp, #16]
  415ad0:	ldr	d1, [sp, #16]
  415ad4:	ldr	x0, [sp, #8]
  415ad8:	ldr	d0, [x0, #176]
  415adc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  415ae0:	ldr	d2, [x0, #24]
  415ae4:	fdiv	d0, d0, d2
  415ae8:	fadd	d0, d1, d0
  415aec:	str	d0, [sp, #16]
  415af0:	ldr	d1, [sp, #24]
  415af4:	ldr	x0, [sp, #8]
  415af8:	ldr	d0, [x0, #176]
  415afc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  415b00:	ldr	d2, [x0, #24]
  415b04:	fdiv	d0, d0, d2
  415b08:	fsub	d0, d1, d0
  415b0c:	str	d0, [sp, #24]
  415b10:	ldp	x0, x1, [sp, #16]
  415b14:	mov	x2, x0
  415b18:	mov	x3, x1
  415b1c:	fmov	d0, x2
  415b20:	fmov	d1, x1
  415b24:	add	sp, sp, #0x20
  415b28:	ret
  415b2c:	sub	sp, sp, #0x20
  415b30:	str	x0, [sp, #8]
  415b34:	ldr	x0, [sp, #8]
  415b38:	ldp	x0, x1, [x0, #160]
  415b3c:	stp	x0, x1, [sp, #16]
  415b40:	ldr	d1, [sp, #16]
  415b44:	ldr	x0, [sp, #8]
  415b48:	ldr	d0, [x0, #176]
  415b4c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  415b50:	ldr	d2, [x0, #24]
  415b54:	fdiv	d0, d0, d2
  415b58:	fsub	d0, d1, d0
  415b5c:	str	d0, [sp, #16]
  415b60:	ldr	d1, [sp, #24]
  415b64:	ldr	x0, [sp, #8]
  415b68:	ldr	d0, [x0, #176]
  415b6c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  415b70:	ldr	d2, [x0, #24]
  415b74:	fdiv	d0, d0, d2
  415b78:	fsub	d0, d1, d0
  415b7c:	str	d0, [sp, #24]
  415b80:	ldp	x0, x1, [sp, #16]
  415b84:	mov	x2, x0
  415b88:	mov	x3, x1
  415b8c:	fmov	d0, x2
  415b90:	fmov	d1, x1
  415b94:	add	sp, sp, #0x20
  415b98:	ret
  415b9c:	stp	x29, x30, [sp, #-304]!
  415ba0:	mov	x29, sp
  415ba4:	stp	x19, x20, [sp, #16]
  415ba8:	str	x21, [sp, #32]
  415bac:	stp	d8, d9, [sp, #48]
  415bb0:	str	d10, [sp, #40]
  415bb4:	str	x0, [sp, #72]
  415bb8:	ldr	x0, [sp, #72]
  415bbc:	ldr	w0, [x0, #48]
  415bc0:	cmp	w0, #0x0
  415bc4:	b.eq	41639c <sqrt@plt+0x1453c>  // b.none
  415bc8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  415bcc:	add	x0, x0, #0xd0
  415bd0:	ldr	x20, [x0]
  415bd4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  415bd8:	add	x0, x0, #0xd0
  415bdc:	ldr	x0, [x0]
  415be0:	ldr	x0, [x0]
  415be4:	add	x0, x0, #0x70
  415be8:	ldr	x19, [x0]
  415bec:	ldr	x0, [sp, #72]
  415bf0:	bl	411a70 <sqrt@plt+0xfc10>
  415bf4:	mov	x2, x0
  415bf8:	mov	x1, #0x0                   	// #0
  415bfc:	mov	x0, x20
  415c00:	blr	x19
  415c04:	add	x0, sp, #0x90
  415c08:	bl	410324 <sqrt@plt+0xe4c4>
  415c0c:	add	x0, sp, #0x80
  415c10:	bl	410324 <sqrt@plt+0xe4c4>
  415c14:	add	x0, sp, #0x70
  415c18:	bl	410324 <sqrt@plt+0xe4c4>
  415c1c:	ldr	x0, [sp, #72]
  415c20:	ldr	w0, [x0, #152]
  415c24:	cmp	w0, #0x0
  415c28:	b.eq	415c48 <sqrt@plt+0x13de8>  // b.none
  415c2c:	ldr	x0, [sp, #72]
  415c30:	ldp	x0, x1, [x0, #136]
  415c34:	stp	x0, x1, [sp, #144]
  415c38:	ldr	x0, [sp, #72]
  415c3c:	ldp	x0, x1, [x0, #120]
  415c40:	stp	x0, x1, [sp, #128]
  415c44:	b	415c60 <sqrt@plt+0x13e00>
  415c48:	ldr	x0, [sp, #72]
  415c4c:	ldp	x0, x1, [x0, #120]
  415c50:	stp	x0, x1, [sp, #144]
  415c54:	ldr	x0, [sp, #72]
  415c58:	ldp	x0, x1, [x0, #136]
  415c5c:	stp	x0, x1, [sp, #128]
  415c60:	ldr	x0, [sp, #72]
  415c64:	ldrb	w0, [x0, #88]
  415c68:	cmp	w0, #0x0
  415c6c:	b.eq	415fbc <sqrt@plt+0x1415c>  // b.none
  415c70:	ldr	x0, [sp, #72]
  415c74:	ldr	d1, [x0, #96]
  415c78:	ldr	x0, [sp, #72]
  415c7c:	ldr	d0, [x0, #176]
  415c80:	fdiv	d0, d1, d0
  415c84:	str	d0, [sp, #296]
  415c88:	ldr	x0, [sp, #72]
  415c8c:	ldr	w0, [x0, #152]
  415c90:	cmp	w0, #0x0
  415c94:	b.eq	415ca4 <sqrt@plt+0x13e44>  // b.none
  415c98:	ldr	d0, [sp, #296]
  415c9c:	fneg	d0, d0
  415ca0:	str	d0, [sp, #296]
  415ca4:	ldr	x0, [sp, #72]
  415ca8:	add	x2, x0, #0x78
  415cac:	ldr	x0, [sp, #72]
  415cb0:	add	x0, x0, #0xa0
  415cb4:	mov	x1, x0
  415cb8:	mov	x0, x2
  415cbc:	bl	410600 <sqrt@plt+0xe7a0>
  415cc0:	fmov	d2, d0
  415cc4:	fmov	d0, d1
  415cc8:	str	d2, [sp, #112]
  415ccc:	str	d0, [sp, #120]
  415cd0:	ldr	d8, [sp, #112]
  415cd4:	ldr	d0, [sp, #296]
  415cd8:	bl	401a10 <cos@plt>
  415cdc:	fmul	d8, d8, d0
  415ce0:	ldr	d9, [sp, #120]
  415ce4:	ldr	d0, [sp, #296]
  415ce8:	bl	401ce0 <sin@plt>
  415cec:	fmul	d0, d9, d0
  415cf0:	fsub	d10, d8, d0
  415cf4:	ldr	d8, [sp, #112]
  415cf8:	ldr	d0, [sp, #296]
  415cfc:	bl	401ce0 <sin@plt>
  415d00:	fmul	d8, d8, d0
  415d04:	ldr	d9, [sp, #120]
  415d08:	ldr	d0, [sp, #296]
  415d0c:	bl	401a10 <cos@plt>
  415d10:	fmul	d0, d9, d0
  415d14:	fadd	d0, d8, d0
  415d18:	add	x0, sp, #0xa0
  415d1c:	fmov	d1, d0
  415d20:	fmov	d0, d10
  415d24:	bl	410348 <sqrt@plt+0xe4e8>
  415d28:	ldr	x0, [sp, #72]
  415d2c:	add	x1, x0, #0xa0
  415d30:	add	x0, sp, #0xa0
  415d34:	bl	41059c <sqrt@plt+0xe73c>
  415d38:	fmov	d2, d0
  415d3c:	fmov	d0, d1
  415d40:	str	d2, [sp, #112]
  415d44:	str	d0, [sp, #120]
  415d48:	ldr	x0, [sp, #72]
  415d4c:	ldr	w0, [x0, #152]
  415d50:	cmp	w0, #0x0
  415d54:	b.eq	415d64 <sqrt@plt+0x13f04>  // b.none
  415d58:	ldp	x0, x1, [sp, #112]
  415d5c:	stp	x0, x1, [sp, #128]
  415d60:	b	415d6c <sqrt@plt+0x13f0c>
  415d64:	ldp	x0, x1, [sp, #112]
  415d68:	stp	x0, x1, [sp, #144]
  415d6c:	ldr	x0, [sp, #72]
  415d70:	ldr	w0, [x0, #112]
  415d74:	cmp	w0, #0x0
  415d78:	b.eq	415db8 <sqrt@plt+0x13f58>  // b.none
  415d7c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  415d80:	add	x0, x0, #0xd0
  415d84:	ldr	x2, [x0]
  415d88:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  415d8c:	add	x0, x0, #0xd0
  415d90:	ldr	x0, [x0]
  415d94:	ldr	x0, [x0]
  415d98:	add	x0, x0, #0x90
  415d9c:	ldr	x1, [x0]
  415da0:	mov	x0, x2
  415da4:	blr	x1
  415da8:	cmp	w0, #0x0
  415dac:	b.eq	415db8 <sqrt@plt+0x13f58>  // b.none
  415db0:	mov	w0, #0x1                   	// #1
  415db4:	b	415dbc <sqrt@plt+0x13f5c>
  415db8:	mov	w0, #0x0                   	// #0
  415dbc:	cmp	w0, #0x0
  415dc0:	b.eq	415e28 <sqrt@plt+0x13fc8>  // b.none
  415dc4:	ldr	x0, [sp, #72]
  415dc8:	add	x19, x0, #0x78
  415dcc:	ldr	x0, [sp, #72]
  415dd0:	add	x0, x0, #0x78
  415dd4:	add	x1, sp, #0x70
  415dd8:	bl	410600 <sqrt@plt+0xe7a0>
  415ddc:	fmov	d2, d0
  415de0:	fmov	d0, d1
  415de4:	str	d2, [sp, #176]
  415de8:	str	d0, [sp, #184]
  415dec:	ldr	x0, [sp, #72]
  415df0:	add	x20, x0, #0x60
  415df4:	ldr	x0, [sp, #72]
  415df8:	add	x21, x0, #0x30
  415dfc:	ldr	x0, [sp, #72]
  415e00:	bl	411a70 <sqrt@plt+0xfc10>
  415e04:	mov	x1, x0
  415e08:	add	x0, sp, #0xb0
  415e0c:	mov	x4, x1
  415e10:	mov	x3, x21
  415e14:	mov	x2, x20
  415e18:	mov	x1, x0
  415e1c:	mov	x0, x19
  415e20:	bl	410784 <sqrt@plt+0xe924>
  415e24:	b	415fbc <sqrt@plt+0x1415c>
  415e28:	ldp	x0, x1, [sp, #112]
  415e2c:	stp	x0, x1, [sp, #96]
  415e30:	ldr	x0, [sp, #72]
  415e34:	ldr	d0, [x0, #64]
  415e38:	fabs	d0, d0
  415e3c:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  415e40:	fmov	d1, x0
  415e44:	fdiv	d1, d0, d1
  415e48:	fmov	d0, #4.000000000000000000e+00
  415e4c:	fdiv	d1, d1, d0
  415e50:	ldr	x0, [sp, #72]
  415e54:	ldr	d0, [x0, #176]
  415e58:	fdiv	d0, d1, d0
  415e5c:	str	d0, [sp, #296]
  415e60:	ldr	x0, [sp, #72]
  415e64:	ldr	w0, [x0, #152]
  415e68:	cmp	w0, #0x0
  415e6c:	b.eq	415e7c <sqrt@plt+0x1401c>  // b.none
  415e70:	ldr	d0, [sp, #296]
  415e74:	fneg	d0, d0
  415e78:	str	d0, [sp, #296]
  415e7c:	ldr	x0, [sp, #72]
  415e80:	add	x2, x0, #0x78
  415e84:	ldr	x0, [sp, #72]
  415e88:	add	x0, x0, #0xa0
  415e8c:	mov	x1, x0
  415e90:	mov	x0, x2
  415e94:	bl	410600 <sqrt@plt+0xe7a0>
  415e98:	fmov	d2, d0
  415e9c:	fmov	d0, d1
  415ea0:	str	d2, [sp, #112]
  415ea4:	str	d0, [sp, #120]
  415ea8:	ldr	d8, [sp, #112]
  415eac:	ldr	d0, [sp, #296]
  415eb0:	bl	401a10 <cos@plt>
  415eb4:	fmul	d8, d8, d0
  415eb8:	ldr	d9, [sp, #120]
  415ebc:	ldr	d0, [sp, #296]
  415ec0:	bl	401ce0 <sin@plt>
  415ec4:	fmul	d0, d9, d0
  415ec8:	fsub	d10, d8, d0
  415ecc:	ldr	d8, [sp, #112]
  415ed0:	ldr	d0, [sp, #296]
  415ed4:	bl	401ce0 <sin@plt>
  415ed8:	fmul	d8, d8, d0
  415edc:	ldr	d9, [sp, #120]
  415ee0:	ldr	d0, [sp, #296]
  415ee4:	bl	401a10 <cos@plt>
  415ee8:	fmul	d0, d9, d0
  415eec:	fadd	d0, d8, d0
  415ef0:	add	x0, sp, #0xc0
  415ef4:	fmov	d1, d0
  415ef8:	fmov	d0, d10
  415efc:	bl	410348 <sqrt@plt+0xe4e8>
  415f00:	ldr	x0, [sp, #72]
  415f04:	add	x1, x0, #0xa0
  415f08:	add	x0, sp, #0xc0
  415f0c:	bl	41059c <sqrt@plt+0xe73c>
  415f10:	fmov	d2, d0
  415f14:	fmov	d0, d1
  415f18:	str	d2, [sp, #112]
  415f1c:	str	d0, [sp, #120]
  415f20:	add	x1, sp, #0x60
  415f24:	add	x0, sp, #0x70
  415f28:	bl	410600 <sqrt@plt+0xe7a0>
  415f2c:	fmov	d2, d0
  415f30:	fmov	d0, d1
  415f34:	str	d2, [sp, #208]
  415f38:	str	d0, [sp, #216]
  415f3c:	ldr	x0, [sp, #72]
  415f40:	add	x19, x0, #0x60
  415f44:	ldr	x0, [sp, #72]
  415f48:	add	x20, x0, #0x30
  415f4c:	ldr	x0, [sp, #72]
  415f50:	bl	411a70 <sqrt@plt+0xfc10>
  415f54:	mov	x2, x0
  415f58:	add	x1, sp, #0xd0
  415f5c:	add	x0, sp, #0x70
  415f60:	mov	x4, x2
  415f64:	mov	x3, x20
  415f68:	mov	x2, x19
  415f6c:	bl	410784 <sqrt@plt+0xe924>
  415f70:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  415f74:	add	x0, x0, #0xd0
  415f78:	ldr	x6, [x0]
  415f7c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  415f80:	add	x0, x0, #0xd0
  415f84:	ldr	x0, [x0]
  415f88:	ldr	x0, [x0]
  415f8c:	add	x0, x0, #0x30
  415f90:	ldr	x5, [x0]
  415f94:	ldr	x0, [sp, #72]
  415f98:	add	x2, x0, #0x30
  415f9c:	add	x1, sp, #0x60
  415fa0:	add	x0, sp, #0x70
  415fa4:	mov	x4, x2
  415fa8:	mov	w3, #0x1                   	// #1
  415fac:	mov	x2, x1
  415fb0:	mov	x1, x0
  415fb4:	mov	x0, x6
  415fb8:	blr	x5
  415fbc:	ldr	x0, [sp, #72]
  415fc0:	ldrb	w0, [x0, #89]
  415fc4:	cmp	w0, #0x0
  415fc8:	b.eq	416318 <sqrt@plt+0x144b8>  // b.none
  415fcc:	ldr	x0, [sp, #72]
  415fd0:	ldr	d1, [x0, #96]
  415fd4:	ldr	x0, [sp, #72]
  415fd8:	ldr	d0, [x0, #176]
  415fdc:	fdiv	d0, d1, d0
  415fe0:	str	d0, [sp, #288]
  415fe4:	ldr	x0, [sp, #72]
  415fe8:	ldr	w0, [x0, #152]
  415fec:	cmp	w0, #0x0
  415ff0:	b.ne	416000 <sqrt@plt+0x141a0>  // b.any
  415ff4:	ldr	d0, [sp, #288]
  415ff8:	fneg	d0, d0
  415ffc:	str	d0, [sp, #288]
  416000:	ldr	x0, [sp, #72]
  416004:	add	x2, x0, #0x88
  416008:	ldr	x0, [sp, #72]
  41600c:	add	x0, x0, #0xa0
  416010:	mov	x1, x0
  416014:	mov	x0, x2
  416018:	bl	410600 <sqrt@plt+0xe7a0>
  41601c:	fmov	d2, d0
  416020:	fmov	d0, d1
  416024:	str	d2, [sp, #112]
  416028:	str	d0, [sp, #120]
  41602c:	ldr	d8, [sp, #112]
  416030:	ldr	d0, [sp, #288]
  416034:	bl	401a10 <cos@plt>
  416038:	fmul	d8, d8, d0
  41603c:	ldr	d9, [sp, #120]
  416040:	ldr	d0, [sp, #288]
  416044:	bl	401ce0 <sin@plt>
  416048:	fmul	d0, d9, d0
  41604c:	fsub	d10, d8, d0
  416050:	ldr	d8, [sp, #112]
  416054:	ldr	d0, [sp, #288]
  416058:	bl	401ce0 <sin@plt>
  41605c:	fmul	d8, d8, d0
  416060:	ldr	d9, [sp, #120]
  416064:	ldr	d0, [sp, #288]
  416068:	bl	401a10 <cos@plt>
  41606c:	fmul	d0, d9, d0
  416070:	fadd	d0, d8, d0
  416074:	add	x0, sp, #0xe0
  416078:	fmov	d1, d0
  41607c:	fmov	d0, d10
  416080:	bl	410348 <sqrt@plt+0xe4e8>
  416084:	ldr	x0, [sp, #72]
  416088:	add	x1, x0, #0xa0
  41608c:	add	x0, sp, #0xe0
  416090:	bl	41059c <sqrt@plt+0xe73c>
  416094:	fmov	d2, d0
  416098:	fmov	d0, d1
  41609c:	str	d2, [sp, #112]
  4160a0:	str	d0, [sp, #120]
  4160a4:	ldr	x0, [sp, #72]
  4160a8:	ldr	w0, [x0, #152]
  4160ac:	cmp	w0, #0x0
  4160b0:	b.eq	4160c0 <sqrt@plt+0x14260>  // b.none
  4160b4:	ldp	x0, x1, [sp, #112]
  4160b8:	stp	x0, x1, [sp, #144]
  4160bc:	b	4160c8 <sqrt@plt+0x14268>
  4160c0:	ldp	x0, x1, [sp, #112]
  4160c4:	stp	x0, x1, [sp, #128]
  4160c8:	ldr	x0, [sp, #72]
  4160cc:	ldr	w0, [x0, #112]
  4160d0:	cmp	w0, #0x0
  4160d4:	b.eq	416114 <sqrt@plt+0x142b4>  // b.none
  4160d8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4160dc:	add	x0, x0, #0xd0
  4160e0:	ldr	x2, [x0]
  4160e4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4160e8:	add	x0, x0, #0xd0
  4160ec:	ldr	x0, [x0]
  4160f0:	ldr	x0, [x0]
  4160f4:	add	x0, x0, #0x90
  4160f8:	ldr	x1, [x0]
  4160fc:	mov	x0, x2
  416100:	blr	x1
  416104:	cmp	w0, #0x0
  416108:	b.eq	416114 <sqrt@plt+0x142b4>  // b.none
  41610c:	mov	w0, #0x1                   	// #1
  416110:	b	416118 <sqrt@plt+0x142b8>
  416114:	mov	w0, #0x0                   	// #0
  416118:	cmp	w0, #0x0
  41611c:	b.eq	416184 <sqrt@plt+0x14324>  // b.none
  416120:	ldr	x0, [sp, #72]
  416124:	add	x19, x0, #0x88
  416128:	ldr	x0, [sp, #72]
  41612c:	add	x0, x0, #0x88
  416130:	add	x1, sp, #0x70
  416134:	bl	410600 <sqrt@plt+0xe7a0>
  416138:	fmov	d2, d0
  41613c:	fmov	d0, d1
  416140:	str	d2, [sp, #240]
  416144:	str	d0, [sp, #248]
  416148:	ldr	x0, [sp, #72]
  41614c:	add	x20, x0, #0x60
  416150:	ldr	x0, [sp, #72]
  416154:	add	x21, x0, #0x30
  416158:	ldr	x0, [sp, #72]
  41615c:	bl	411a70 <sqrt@plt+0xfc10>
  416160:	mov	x1, x0
  416164:	add	x0, sp, #0xf0
  416168:	mov	x4, x1
  41616c:	mov	x3, x21
  416170:	mov	x2, x20
  416174:	mov	x1, x0
  416178:	mov	x0, x19
  41617c:	bl	410784 <sqrt@plt+0xe924>
  416180:	b	416318 <sqrt@plt+0x144b8>
  416184:	ldp	x0, x1, [sp, #112]
  416188:	stp	x0, x1, [sp, #80]
  41618c:	ldr	x0, [sp, #72]
  416190:	ldr	d0, [x0, #64]
  416194:	fabs	d0, d0
  416198:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  41619c:	fmov	d1, x0
  4161a0:	fdiv	d1, d0, d1
  4161a4:	fmov	d0, #4.000000000000000000e+00
  4161a8:	fdiv	d1, d1, d0
  4161ac:	ldr	x0, [sp, #72]
  4161b0:	ldr	d0, [x0, #176]
  4161b4:	fdiv	d0, d1, d0
  4161b8:	str	d0, [sp, #288]
  4161bc:	ldr	x0, [sp, #72]
  4161c0:	ldr	w0, [x0, #152]
  4161c4:	cmp	w0, #0x0
  4161c8:	b.ne	4161d8 <sqrt@plt+0x14378>  // b.any
  4161cc:	ldr	d0, [sp, #288]
  4161d0:	fneg	d0, d0
  4161d4:	str	d0, [sp, #288]
  4161d8:	ldr	x0, [sp, #72]
  4161dc:	add	x2, x0, #0x88
  4161e0:	ldr	x0, [sp, #72]
  4161e4:	add	x0, x0, #0xa0
  4161e8:	mov	x1, x0
  4161ec:	mov	x0, x2
  4161f0:	bl	410600 <sqrt@plt+0xe7a0>
  4161f4:	fmov	d2, d0
  4161f8:	fmov	d0, d1
  4161fc:	str	d2, [sp, #112]
  416200:	str	d0, [sp, #120]
  416204:	ldr	d8, [sp, #112]
  416208:	ldr	d0, [sp, #288]
  41620c:	bl	401a10 <cos@plt>
  416210:	fmul	d8, d8, d0
  416214:	ldr	d9, [sp, #120]
  416218:	ldr	d0, [sp, #288]
  41621c:	bl	401ce0 <sin@plt>
  416220:	fmul	d0, d9, d0
  416224:	fsub	d10, d8, d0
  416228:	ldr	d8, [sp, #112]
  41622c:	ldr	d0, [sp, #288]
  416230:	bl	401ce0 <sin@plt>
  416234:	fmul	d8, d8, d0
  416238:	ldr	d9, [sp, #120]
  41623c:	ldr	d0, [sp, #288]
  416240:	bl	401a10 <cos@plt>
  416244:	fmul	d0, d9, d0
  416248:	fadd	d0, d8, d0
  41624c:	add	x0, sp, #0x100
  416250:	fmov	d1, d0
  416254:	fmov	d0, d10
  416258:	bl	410348 <sqrt@plt+0xe4e8>
  41625c:	ldr	x0, [sp, #72]
  416260:	add	x1, x0, #0xa0
  416264:	add	x0, sp, #0x100
  416268:	bl	41059c <sqrt@plt+0xe73c>
  41626c:	fmov	d2, d0
  416270:	fmov	d0, d1
  416274:	str	d2, [sp, #112]
  416278:	str	d0, [sp, #120]
  41627c:	add	x1, sp, #0x50
  416280:	add	x0, sp, #0x70
  416284:	bl	410600 <sqrt@plt+0xe7a0>
  416288:	fmov	d2, d0
  41628c:	fmov	d0, d1
  416290:	str	d2, [sp, #272]
  416294:	str	d0, [sp, #280]
  416298:	ldr	x0, [sp, #72]
  41629c:	add	x19, x0, #0x60
  4162a0:	ldr	x0, [sp, #72]
  4162a4:	add	x20, x0, #0x30
  4162a8:	ldr	x0, [sp, #72]
  4162ac:	bl	411a70 <sqrt@plt+0xfc10>
  4162b0:	mov	x2, x0
  4162b4:	add	x1, sp, #0x110
  4162b8:	add	x0, sp, #0x70
  4162bc:	mov	x4, x2
  4162c0:	mov	x3, x20
  4162c4:	mov	x2, x19
  4162c8:	bl	410784 <sqrt@plt+0xe924>
  4162cc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4162d0:	add	x0, x0, #0xd0
  4162d4:	ldr	x6, [x0]
  4162d8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4162dc:	add	x0, x0, #0xd0
  4162e0:	ldr	x0, [x0]
  4162e4:	ldr	x0, [x0]
  4162e8:	add	x0, x0, #0x30
  4162ec:	ldr	x5, [x0]
  4162f0:	ldr	x0, [sp, #72]
  4162f4:	add	x2, x0, #0x30
  4162f8:	add	x1, sp, #0x50
  4162fc:	add	x0, sp, #0x70
  416300:	mov	x4, x2
  416304:	mov	w3, #0x1                   	// #1
  416308:	mov	x2, x1
  41630c:	mov	x1, x0
  416310:	mov	x0, x6
  416314:	blr	x5
  416318:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41631c:	add	x0, x0, #0xd0
  416320:	ldr	x6, [x0]
  416324:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  416328:	add	x0, x0, #0xd0
  41632c:	ldr	x0, [x0]
  416330:	ldr	x0, [x0]
  416334:	add	x0, x0, #0x48
  416338:	ldr	x5, [x0]
  41633c:	ldr	x0, [sp, #72]
  416340:	add	x1, x0, #0xa0
  416344:	ldr	x0, [sp, #72]
  416348:	add	x3, x0, #0x30
  41634c:	add	x2, sp, #0x80
  416350:	add	x0, sp, #0x90
  416354:	mov	x4, x3
  416358:	mov	x3, x2
  41635c:	mov	x2, x1
  416360:	mov	x1, x0
  416364:	mov	x0, x6
  416368:	blr	x5
  41636c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  416370:	add	x0, x0, #0xd0
  416374:	ldr	x2, [x0]
  416378:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41637c:	add	x0, x0, #0xd0
  416380:	ldr	x0, [x0]
  416384:	ldr	x0, [x0]
  416388:	add	x0, x0, #0x78
  41638c:	ldr	x1, [x0]
  416390:	mov	x0, x2
  416394:	blr	x1
  416398:	b	4163a0 <sqrt@plt+0x14540>
  41639c:	nop
  4163a0:	ldp	x19, x20, [sp, #16]
  4163a4:	ldr	x21, [sp, #32]
  4163a8:	ldp	d8, d9, [sp, #48]
  4163ac:	ldr	d10, [sp, #40]
  4163b0:	ldp	x29, x30, [sp], #304
  4163b4:	ret
  4163b8:	stp	x29, x30, [sp, #-160]!
  4163bc:	mov	x29, sp
  4163c0:	str	d8, [sp, #16]
  4163c4:	str	x0, [sp, #40]
  4163c8:	str	x1, [sp, #32]
  4163cc:	ldr	x0, [sp, #40]
  4163d0:	add	x0, x0, #0x78
  4163d4:	mov	x1, x0
  4163d8:	ldr	x0, [sp, #32]
  4163dc:	bl	410c20 <sqrt@plt+0xedc0>
  4163e0:	ldr	x0, [sp, #40]
  4163e4:	add	x0, x0, #0x88
  4163e8:	mov	x1, x0
  4163ec:	ldr	x0, [sp, #32]
  4163f0:	bl	410c20 <sqrt@plt+0xedc0>
  4163f4:	ldr	x0, [sp, #40]
  4163f8:	add	x2, x0, #0x78
  4163fc:	ldr	x0, [sp, #40]
  416400:	add	x0, x0, #0xa0
  416404:	mov	x1, x0
  416408:	mov	x0, x2
  41640c:	bl	410600 <sqrt@plt+0xe7a0>
  416410:	fmov	d2, d0
  416414:	fmov	d0, d1
  416418:	str	d2, [sp, #88]
  41641c:	str	d0, [sp, #96]
  416420:	ldr	d0, [sp, #88]
  416424:	fcmp	d0, #0.0
  416428:	b.ne	416438 <sqrt@plt+0x145d8>  // b.any
  41642c:	ldr	d0, [sp, #96]
  416430:	fcmp	d0, #0.0
  416434:	b.eq	41662c <sqrt@plt+0x147cc>  // b.none
  416438:	ldr	x0, [sp, #40]
  41643c:	add	x2, x0, #0x88
  416440:	ldr	x0, [sp, #40]
  416444:	add	x0, x0, #0xa0
  416448:	mov	x1, x0
  41644c:	mov	x0, x2
  416450:	bl	410600 <sqrt@plt+0xe7a0>
  416454:	fmov	d2, d0
  416458:	fmov	d0, d1
  41645c:	str	d2, [sp, #72]
  416460:	str	d0, [sp, #80]
  416464:	ldr	d0, [sp, #72]
  416468:	fcmp	d0, #0.0
  41646c:	b.ne	41647c <sqrt@plt+0x1461c>  // b.any
  416470:	ldr	d0, [sp, #80]
  416474:	fcmp	d0, #0.0
  416478:	b.eq	416634 <sqrt@plt+0x147d4>  // b.none
  41647c:	ldr	d0, [sp, #96]
  416480:	ldr	d1, [sp, #88]
  416484:	bl	401bb0 <atan2@plt>
  416488:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  41648c:	ldr	d1, [x0, #32]
  416490:	fdiv	d0, d0, d1
  416494:	str	d0, [sp, #152]
  416498:	ldr	d0, [sp, #80]
  41649c:	ldr	d1, [sp, #72]
  4164a0:	bl	401bb0 <atan2@plt>
  4164a4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4164a8:	ldr	d1, [x0, #32]
  4164ac:	fdiv	d0, d0, d1
  4164b0:	str	d0, [sp, #144]
  4164b4:	ldr	x0, [sp, #40]
  4164b8:	ldr	w0, [x0, #152]
  4164bc:	cmp	w0, #0x0
  4164c0:	b.eq	4164dc <sqrt@plt+0x1467c>  // b.none
  4164c4:	ldr	d0, [sp, #152]
  4164c8:	str	d0, [sp, #128]
  4164cc:	ldr	d0, [sp, #144]
  4164d0:	str	d0, [sp, #152]
  4164d4:	ldr	d0, [sp, #128]
  4164d8:	str	d0, [sp, #144]
  4164dc:	ldr	d0, [sp, #152]
  4164e0:	fcmpe	d0, #0.0
  4164e4:	b.pl	4164f8 <sqrt@plt+0x14698>  // b.nfrst
  4164e8:	ldr	d1, [sp, #152]
  4164ec:	fmov	d0, #4.000000000000000000e+00
  4164f0:	fadd	d0, d1, d0
  4164f4:	str	d0, [sp, #152]
  4164f8:	ldr	d1, [sp, #144]
  4164fc:	ldr	d0, [sp, #152]
  416500:	fcmpe	d1, d0
  416504:	b.hi	41651c <sqrt@plt+0x146bc>  // b.pmore
  416508:	ldr	d1, [sp, #144]
  41650c:	fmov	d0, #4.000000000000000000e+00
  416510:	fadd	d0, d1, d0
  416514:	str	d0, [sp, #144]
  416518:	b	4164f8 <sqrt@plt+0x14698>
  41651c:	add	x0, sp, #0x58
  416520:	bl	41075c <sqrt@plt+0xe8fc>
  416524:	fmov	d8, d0
  416528:	add	x0, sp, #0x48
  41652c:	bl	41075c <sqrt@plt+0xe8fc>
  416530:	fmov	d1, d0
  416534:	fmov	d0, d8
  416538:	bl	4181dc <sqrt@plt+0x1637c>
  41653c:	str	d0, [sp, #120]
  416540:	ldr	d0, [sp, #152]
  416544:	fcvtzs	w0, d0
  416548:	add	w0, w0, #0x1
  41654c:	str	w0, [sp, #140]
  416550:	ldr	w0, [sp, #140]
  416554:	scvtf	d0, w0
  416558:	ldr	d1, [sp, #144]
  41655c:	fcmpe	d1, d0
  416560:	b.le	416638 <sqrt@plt+0x147d8>
  416564:	add	x0, sp, #0x38
  416568:	bl	410324 <sqrt@plt+0xe4c4>
  41656c:	ldr	w0, [sp, #140]
  416570:	negs	w1, w0
  416574:	and	w0, w0, #0x3
  416578:	and	w1, w1, #0x3
  41657c:	csneg	w0, w0, w1, mi  // mi = first
  416580:	cmp	w0, #0x3
  416584:	b.eq	4165dc <sqrt@plt+0x1477c>  // b.none
  416588:	cmp	w0, #0x3
  41658c:	b.gt	4165ec <sqrt@plt+0x1478c>
  416590:	cmp	w0, #0x2
  416594:	b.eq	4165cc <sqrt@plt+0x1476c>  // b.none
  416598:	cmp	w0, #0x2
  41659c:	b.gt	4165ec <sqrt@plt+0x1478c>
  4165a0:	cmp	w0, #0x0
  4165a4:	b.eq	4165b4 <sqrt@plt+0x14754>  // b.none
  4165a8:	cmp	w0, #0x1
  4165ac:	b.eq	4165c0 <sqrt@plt+0x14760>  // b.none
  4165b0:	b	4165ec <sqrt@plt+0x1478c>
  4165b4:	ldr	d0, [sp, #120]
  4165b8:	str	d0, [sp, #56]
  4165bc:	b	4165ec <sqrt@plt+0x1478c>
  4165c0:	ldr	d0, [sp, #120]
  4165c4:	str	d0, [sp, #64]
  4165c8:	b	4165ec <sqrt@plt+0x1478c>
  4165cc:	ldr	d0, [sp, #120]
  4165d0:	fneg	d0, d0
  4165d4:	str	d0, [sp, #56]
  4165d8:	b	4165ec <sqrt@plt+0x1478c>
  4165dc:	ldr	d0, [sp, #120]
  4165e0:	fneg	d0, d0
  4165e4:	str	d0, [sp, #64]
  4165e8:	nop
  4165ec:	ldr	x0, [sp, #40]
  4165f0:	add	x0, x0, #0xa0
  4165f4:	add	x1, sp, #0x38
  4165f8:	bl	41059c <sqrt@plt+0xe73c>
  4165fc:	fmov	d2, d0
  416600:	fmov	d0, d1
  416604:	str	d2, [sp, #104]
  416608:	str	d0, [sp, #112]
  41660c:	add	x0, sp, #0x68
  416610:	mov	x1, x0
  416614:	ldr	x0, [sp, #32]
  416618:	bl	410c20 <sqrt@plt+0xedc0>
  41661c:	ldr	w0, [sp, #140]
  416620:	add	w0, w0, #0x1
  416624:	str	w0, [sp, #140]
  416628:	b	416550 <sqrt@plt+0x146f0>
  41662c:	nop
  416630:	b	416638 <sqrt@plt+0x147d8>
  416634:	nop
  416638:	ldr	d8, [sp, #16]
  41663c:	ldp	x29, x30, [sp], #160
  416640:	ret
  416644:	stp	x29, x30, [sp, #-256]!
  416648:	mov	x29, sp
  41664c:	stp	x19, x20, [sp, #16]
  416650:	str	d8, [sp, #32]
  416654:	str	x0, [sp, #72]
  416658:	str	x1, [sp, #64]
  41665c:	str	x2, [sp, #56]
  416660:	ldr	x0, [sp, #72]
  416664:	ldr	w1, [x0, #232]
  416668:	ldr	x0, [sp, #56]
  41666c:	str	w1, [x0]
  416670:	ldr	x0, [sp, #72]
  416674:	ldr	x0, [x0]
  416678:	and	x0, x0, #0x4
  41667c:	cmp	x0, #0x0
  416680:	cset	w0, ne  // ne = any
  416684:	and	w0, w0, #0xff
  416688:	str	w0, [sp, #244]
  41668c:	add	x0, sp, #0x98
  416690:	bl	410324 <sqrt@plt+0xe4c4>
  416694:	ldr	x0, [sp, #72]
  416698:	ldr	x0, [x0]
  41669c:	and	x0, x0, #0x200
  4166a0:	cmp	x0, #0x0
  4166a4:	b.eq	4166b8 <sqrt@plt+0x14858>  // b.none
  4166a8:	ldr	x0, [sp, #72]
  4166ac:	ldp	x0, x1, [x0, #48]
  4166b0:	stp	x0, x1, [sp, #152]
  4166b4:	b	4166c4 <sqrt@plt+0x14864>
  4166b8:	ldr	x0, [sp, #64]
  4166bc:	ldp	x0, x1, [x0]
  4166c0:	stp	x0, x1, [sp, #152]
  4166c4:	ldr	x0, [sp, #72]
  4166c8:	ldr	x0, [x0]
  4166cc:	and	x0, x0, #0x4000
  4166d0:	cmp	x0, #0x0
  4166d4:	b.ne	4166f0 <sqrt@plt+0x14890>  // b.any
  4166d8:	ldr	x0, [sp, #72]
  4166dc:	add	x0, x0, #0x88
  4166e0:	mov	x1, x0
  4166e4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  4166e8:	add	x0, x0, #0xf70
  4166ec:	bl	4074b8 <sqrt@plt+0x5658>
  4166f0:	add	x0, sp, #0x88
  4166f4:	bl	410324 <sqrt@plt+0xe4c4>
  4166f8:	ldr	x0, [sp, #72]
  4166fc:	ldr	x0, [x0]
  416700:	and	x0, x0, #0x8000
  416704:	cmp	x0, #0x0
  416708:	b.eq	41671c <sqrt@plt+0x148bc>  // b.none
  41670c:	ldr	x0, [sp, #72]
  416710:	ldp	x0, x1, [x0, #64]
  416714:	stp	x0, x1, [sp, #136]
  416718:	b	416860 <sqrt@plt+0x14a00>
  41671c:	ldr	x0, [sp, #72]
  416720:	ldr	d0, [x0, #136]
  416724:	ldr	x0, [sp, #72]
  416728:	ldr	d1, [x0, #136]
  41672c:	add	x0, sp, #0x68
  416730:	bl	410348 <sqrt@plt+0xe4e8>
  416734:	ldr	w0, [sp, #244]
  416738:	cmp	w0, #0x0
  41673c:	b.eq	4167c4 <sqrt@plt+0x14964>  // b.none
  416740:	ldr	x0, [sp, #72]
  416744:	ldr	w0, [x0, #232]
  416748:	cmp	w0, #0x3
  41674c:	b.eq	416760 <sqrt@plt+0x14900>  // b.none
  416750:	ldr	x0, [sp, #72]
  416754:	ldr	w0, [x0, #232]
  416758:	cmp	w0, #0x2
  41675c:	b.ne	41676c <sqrt@plt+0x1490c>  // b.any
  416760:	ldr	d0, [sp, #104]
  416764:	fneg	d0, d0
  416768:	str	d0, [sp, #104]
  41676c:	ldr	x0, [sp, #72]
  416770:	ldr	w0, [x0, #232]
  416774:	cmp	w0, #0x3
  416778:	b.eq	41678c <sqrt@plt+0x1492c>  // b.none
  41677c:	ldr	x0, [sp, #72]
  416780:	ldr	w0, [x0, #232]
  416784:	cmp	w0, #0x0
  416788:	b.ne	416798 <sqrt@plt+0x14938>  // b.any
  41678c:	ldr	d0, [sp, #112]
  416790:	fneg	d0, d0
  416794:	str	d0, [sp, #112]
  416798:	ldr	x0, [sp, #72]
  41679c:	ldr	w0, [x0, #232]
  4167a0:	add	w0, w0, #0x3
  4167a4:	negs	w1, w0
  4167a8:	and	w0, w0, #0x3
  4167ac:	and	w1, w1, #0x3
  4167b0:	csneg	w0, w0, w1, mi  // mi = first
  4167b4:	mov	w1, w0
  4167b8:	ldr	x0, [sp, #56]
  4167bc:	str	w1, [x0]
  4167c0:	b	416844 <sqrt@plt+0x149e4>
  4167c4:	ldr	x0, [sp, #72]
  4167c8:	ldr	w0, [x0, #232]
  4167cc:	cmp	w0, #0x1
  4167d0:	b.eq	4167e4 <sqrt@plt+0x14984>  // b.none
  4167d4:	ldr	x0, [sp, #72]
  4167d8:	ldr	w0, [x0, #232]
  4167dc:	cmp	w0, #0x2
  4167e0:	b.ne	4167f0 <sqrt@plt+0x14990>  // b.any
  4167e4:	ldr	d0, [sp, #104]
  4167e8:	fneg	d0, d0
  4167ec:	str	d0, [sp, #104]
  4167f0:	ldr	x0, [sp, #72]
  4167f4:	ldr	w0, [x0, #232]
  4167f8:	cmp	w0, #0x3
  4167fc:	b.eq	416810 <sqrt@plt+0x149b0>  // b.none
  416800:	ldr	x0, [sp, #72]
  416804:	ldr	w0, [x0, #232]
  416808:	cmp	w0, #0x2
  41680c:	b.ne	41681c <sqrt@plt+0x149bc>  // b.any
  416810:	ldr	d0, [sp, #112]
  416814:	fneg	d0, d0
  416818:	str	d0, [sp, #112]
  41681c:	ldr	x0, [sp, #72]
  416820:	ldr	w0, [x0, #232]
  416824:	add	w0, w0, #0x1
  416828:	negs	w1, w0
  41682c:	and	w0, w0, #0x3
  416830:	and	w1, w1, #0x3
  416834:	csneg	w0, w0, w1, mi  // mi = first
  416838:	mov	w1, w0
  41683c:	ldr	x0, [sp, #56]
  416840:	str	w1, [x0]
  416844:	add	x1, sp, #0x68
  416848:	add	x0, sp, #0x98
  41684c:	bl	41059c <sqrt@plt+0xe73c>
  416850:	fmov	d2, d0
  416854:	fmov	d0, d1
  416858:	str	d2, [sp, #136]
  41685c:	str	d0, [sp, #144]
  416860:	add	x0, sp, #0x78
  416864:	bl	410324 <sqrt@plt+0xe4c4>
  416868:	ldr	x0, [sp, #72]
  41686c:	ldr	x0, [x0]
  416870:	and	x0, x0, #0x400
  416874:	cmp	x0, #0x0
  416878:	b.eq	41688c <sqrt@plt+0x14a2c>  // b.none
  41687c:	ldr	x0, [sp, #72]
  416880:	ldp	x0, x1, [x0, #80]
  416884:	stp	x0, x1, [sp, #120]
  416888:	b	4169f0 <sqrt@plt+0x14b90>
  41688c:	add	x1, sp, #0x88
  416890:	add	x0, sp, #0x98
  416894:	bl	41037c <sqrt@plt+0xe51c>
  416898:	cmp	w0, #0x0
  41689c:	cset	w0, ne  // ne = any
  4168a0:	and	w0, w0, #0xff
  4168a4:	cmp	w0, #0x0
  4168a8:	b.eq	4168b8 <sqrt@plt+0x14a58>  // b.none
  4168ac:	ldp	x0, x1, [sp, #152]
  4168b0:	stp	x0, x1, [sp, #120]
  4168b4:	b	4169f0 <sqrt@plt+0x14b90>
  4168b8:	add	x1, sp, #0x98
  4168bc:	add	x0, sp, #0x88
  4168c0:	bl	410600 <sqrt@plt+0xe7a0>
  4168c4:	fmov	d2, d0
  4168c8:	fmov	d0, d1
  4168cc:	str	d2, [sp, #168]
  4168d0:	str	d0, [sp, #176]
  4168d4:	add	x0, sp, #0xa8
  4168d8:	fmov	d0, #2.000000000000000000e+00
  4168dc:	bl	410664 <sqrt@plt+0xe804>
  4168e0:	fmov	d2, d0
  4168e4:	fmov	d0, d1
  4168e8:	str	d2, [sp, #88]
  4168ec:	str	d0, [sp, #96]
  4168f0:	add	x0, sp, #0x58
  4168f4:	bl	41075c <sqrt@plt+0xe8fc>
  4168f8:	str	d0, [sp, #232]
  4168fc:	ldr	x0, [sp, #72]
  416900:	ldr	d0, [x0, #136]
  416904:	fcmpe	d0, #0.0
  416908:	b.hi	416918 <sqrt@plt+0x14ab8>  // b.pmore
  41690c:	ldr	x0, [sp, #72]
  416910:	fmov	d0, #2.500000000000000000e-01
  416914:	str	d0, [x0, #136]
  416918:	ldr	x0, [sp, #72]
  41691c:	ldr	d0, [x0, #136]
  416920:	ldr	d1, [sp, #232]
  416924:	fcmpe	d1, d0
  416928:	b.le	416938 <sqrt@plt+0x14ad8>
  41692c:	ldr	x0, [sp, #72]
  416930:	ldr	d0, [sp, #232]
  416934:	str	d0, [x0, #136]
  416938:	ldr	x0, [sp, #72]
  41693c:	ldr	d0, [x0, #136]
  416940:	ldr	d1, [sp, #232]
  416944:	fdiv	d0, d1, d0
  416948:	bl	401af0 <acos@plt>
  41694c:	str	d0, [sp, #224]
  416950:	ldr	d0, [sp, #96]
  416954:	ldr	d1, [sp, #88]
  416958:	bl	401bb0 <atan2@plt>
  41695c:	str	d0, [sp, #248]
  416960:	ldr	w0, [sp, #244]
  416964:	cmp	w0, #0x0
  416968:	b.eq	416980 <sqrt@plt+0x14b20>  // b.none
  41696c:	ldr	d1, [sp, #248]
  416970:	ldr	d0, [sp, #224]
  416974:	fsub	d0, d1, d0
  416978:	str	d0, [sp, #248]
  41697c:	b	416990 <sqrt@plt+0x14b30>
  416980:	ldr	d1, [sp, #248]
  416984:	ldr	d0, [sp, #224]
  416988:	fadd	d0, d1, d0
  41698c:	str	d0, [sp, #248]
  416990:	ldr	d0, [sp, #248]
  416994:	bl	401a10 <cos@plt>
  416998:	fmov	d8, d0
  41699c:	ldr	d0, [sp, #248]
  4169a0:	bl	401ce0 <sin@plt>
  4169a4:	add	x0, sp, #0xc8
  4169a8:	fmov	d1, d0
  4169ac:	fmov	d0, d8
  4169b0:	bl	410348 <sqrt@plt+0xe4e8>
  4169b4:	ldr	x0, [sp, #72]
  4169b8:	ldr	d0, [x0, #136]
  4169bc:	add	x0, sp, #0xc8
  4169c0:	bl	4106c0 <sqrt@plt+0xe860>
  4169c4:	fmov	d2, d0
  4169c8:	fmov	d0, d1
  4169cc:	str	d2, [sp, #184]
  4169d0:	str	d0, [sp, #192]
  4169d4:	add	x1, sp, #0x98
  4169d8:	add	x0, sp, #0xb8
  4169dc:	bl	41059c <sqrt@plt+0xe73c>
  4169e0:	fmov	d2, d0
  4169e4:	fmov	d0, d1
  4169e8:	str	d2, [sp, #120]
  4169ec:	str	d0, [sp, #128]
  4169f0:	mov	x0, #0xb8                  	// #184
  4169f4:	bl	422910 <_Znwm@@Base>
  4169f8:	mov	x19, x0
  4169fc:	add	x2, sp, #0x78
  416a00:	add	x1, sp, #0x88
  416a04:	add	x0, sp, #0x98
  416a08:	mov	x4, x2
  416a0c:	mov	x3, x1
  416a10:	mov	x2, x0
  416a14:	ldr	w1, [sp, #244]
  416a18:	mov	x0, x19
  416a1c:	bl	4157e8 <sqrt@plt+0x13988>
  416a20:	str	x19, [sp, #216]
  416a24:	ldr	x2, [sp, #64]
  416a28:	ldp	x0, x1, [sp, #136]
  416a2c:	stp	x0, x1, [x2]
  416a30:	ldr	x0, [sp, #216]
  416a34:	b	416a50 <sqrt@plt+0x14bf0>
  416a38:	mov	x20, x0
  416a3c:	mov	x1, #0xb8                  	// #184
  416a40:	mov	x0, x19
  416a44:	bl	4229cc <_ZdlPvm@@Base>
  416a48:	mov	x0, x20
  416a4c:	bl	401dd0 <_Unwind_Resume@plt>
  416a50:	ldp	x19, x20, [sp, #16]
  416a54:	ldr	d8, [sp, #32]
  416a58:	ldp	x29, x30, [sp], #256
  416a5c:	ret
  416a60:	stp	x29, x30, [sp, #-96]!
  416a64:	mov	x29, sp
  416a68:	str	x0, [sp, #40]
  416a6c:	str	x1, [sp, #32]
  416a70:	str	x2, [sp, #24]
  416a74:	ldr	x0, [sp, #40]
  416a78:	ldr	w0, [x0, #8]
  416a7c:	cmp	w0, #0x4
  416a80:	b.ne	416a9c <sqrt@plt+0x14c3c>  // b.any
  416a84:	ldr	x2, [sp, #24]
  416a88:	ldr	x1, [sp, #32]
  416a8c:	ldr	x0, [sp, #40]
  416a90:	bl	416644 <sqrt@plt+0x147e4>
  416a94:	str	x0, [sp, #88]
  416a98:	b	416ab0 <sqrt@plt+0x14c50>
  416a9c:	ldr	x2, [sp, #24]
  416aa0:	ldr	x1, [sp, #32]
  416aa4:	ldr	x0, [sp, #40]
  416aa8:	bl	415024 <sqrt@plt+0x131c4>
  416aac:	str	x0, [sp, #88]
  416ab0:	ldr	x0, [sp, #40]
  416ab4:	ldr	w0, [x0, #8]
  416ab8:	cmp	w0, #0x7
  416abc:	b.ne	416ae8 <sqrt@plt+0x14c88>  // b.any
  416ac0:	ldr	x0, [sp, #40]
  416ac4:	ldr	x0, [x0]
  416ac8:	and	x0, x0, #0x60
  416acc:	cmp	x0, #0x0
  416ad0:	b.ne	416ae8 <sqrt@plt+0x14c88>  // b.any
  416ad4:	ldr	x0, [sp, #40]
  416ad8:	ldr	x0, [x0]
  416adc:	orr	x1, x0, #0x40
  416ae0:	ldr	x0, [sp, #40]
  416ae4:	str	x1, [x0]
  416ae8:	ldr	x0, [sp, #88]
  416aec:	cmp	x0, #0x0
  416af0:	b.eq	416bf4 <sqrt@plt+0x14d94>  // b.none
  416af4:	ldr	x0, [sp, #40]
  416af8:	ldr	x0, [x0]
  416afc:	and	x0, x0, #0x60
  416b00:	cmp	x0, #0x0
  416b04:	b.eq	416bf4 <sqrt@plt+0x14d94>  // b.none
  416b08:	ldr	x0, [sp, #40]
  416b0c:	ldr	x0, [x0]
  416b10:	and	x0, x0, #0x20
  416b14:	cmp	x0, #0x0
  416b18:	cset	w0, ne  // ne = any
  416b1c:	and	w0, w0, #0xff
  416b20:	str	w0, [sp, #84]
  416b24:	ldr	x0, [sp, #40]
  416b28:	ldr	x0, [x0]
  416b2c:	and	x0, x0, #0x40
  416b30:	cmp	x0, #0x0
  416b34:	cset	w0, ne  // ne = any
  416b38:	and	w0, w0, #0xff
  416b3c:	str	w0, [sp, #80]
  416b40:	ldr	x0, [sp, #40]
  416b44:	ldr	x0, [x0]
  416b48:	and	x0, x0, #0x1000
  416b4c:	cmp	x0, #0x0
  416b50:	b.eq	416b64 <sqrt@plt+0x14d04>  // b.none
  416b54:	ldr	x0, [sp, #40]
  416b58:	ldr	d0, [x0, #128]
  416b5c:	str	d0, [sp, #56]
  416b60:	b	416b78 <sqrt@plt+0x14d18>
  416b64:	add	x0, sp, #0x38
  416b68:	mov	x1, x0
  416b6c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  416b70:	add	x0, x0, #0xf78
  416b74:	bl	4074b8 <sqrt@plt+0x5658>
  416b78:	ldr	x0, [sp, #40]
  416b7c:	ldr	x0, [x0]
  416b80:	and	x0, x0, #0x2000
  416b84:	cmp	x0, #0x0
  416b88:	b.eq	416b9c <sqrt@plt+0x14d3c>  // b.none
  416b8c:	ldr	x0, [sp, #40]
  416b90:	ldr	d0, [x0, #144]
  416b94:	str	d0, [sp, #64]
  416b98:	b	416bb4 <sqrt@plt+0x14d54>
  416b9c:	add	x0, sp, #0x38
  416ba0:	add	x0, x0, #0x8
  416ba4:	mov	x1, x0
  416ba8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  416bac:	add	x0, x0, #0xf80
  416bb0:	bl	4074b8 <sqrt@plt+0x5658>
  416bb4:	add	x0, sp, #0x30
  416bb8:	mov	x1, x0
  416bbc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  416bc0:	add	x0, x0, #0xf90
  416bc4:	bl	4074b8 <sqrt@plt+0x5658>
  416bc8:	ldr	d0, [sp, #48]
  416bcc:	fcmp	d0, #0.0
  416bd0:	cset	w0, ne  // ne = any
  416bd4:	and	w0, w0, #0xff
  416bd8:	str	w0, [sp, #72]
  416bdc:	add	x0, sp, #0x38
  416be0:	mov	x3, x0
  416be4:	ldr	w2, [sp, #80]
  416be8:	ldr	w1, [sp, #84]
  416bec:	ldr	x0, [sp, #88]
  416bf0:	bl	413e6c <sqrt@plt+0x1200c>
  416bf4:	ldr	x0, [sp, #88]
  416bf8:	ldp	x29, x30, [sp], #96
  416bfc:	ret
  416c00:	stp	x29, x30, [sp, #-80]!
  416c04:	mov	x29, sp
  416c08:	str	x0, [sp, #40]
  416c0c:	str	x1, [sp, #32]
  416c10:	str	x2, [sp, #24]
  416c14:	str	xzr, [sp, #72]
  416c18:	ldr	x0, [sp, #40]
  416c1c:	ldr	w0, [x0, #8]
  416c20:	cmp	w0, #0xa
  416c24:	b.eq	416c84 <sqrt@plt+0x14e24>  // b.none
  416c28:	cmp	w0, #0xa
  416c2c:	b.gt	416d2c <sqrt@plt+0x14ecc>
  416c30:	cmp	w0, #0x9
  416c34:	b.eq	416cb4 <sqrt@plt+0x14e54>  // b.none
  416c38:	cmp	w0, #0x9
  416c3c:	b.gt	416d2c <sqrt@plt+0x14ecc>
  416c40:	cmp	w0, #0x8
  416c44:	b.eq	416cfc <sqrt@plt+0x14e9c>  // b.none
  416c48:	cmp	w0, #0x8
  416c4c:	b.gt	416d2c <sqrt@plt+0x14ecc>
  416c50:	cmp	w0, #0x7
  416c54:	b.gt	416d2c <sqrt@plt+0x14ecc>
  416c58:	cmp	w0, #0x4
  416c5c:	b.ge	416d14 <sqrt@plt+0x14eb4>  // b.tcont
  416c60:	cmp	w0, #0x3
  416c64:	b.eq	416ccc <sqrt@plt+0x14e6c>  // b.none
  416c68:	cmp	w0, #0x3
  416c6c:	b.gt	416d2c <sqrt@plt+0x14ecc>
  416c70:	cmp	w0, #0x1
  416c74:	b.eq	416c9c <sqrt@plt+0x14e3c>  // b.none
  416c78:	cmp	w0, #0x2
  416c7c:	b.eq	416ce4 <sqrt@plt+0x14e84>  // b.none
  416c80:	b	416d2c <sqrt@plt+0x14ecc>
  416c84:	ldr	x2, [sp, #24]
  416c88:	ldr	x1, [sp, #32]
  416c8c:	ldr	x0, [sp, #40]
  416c90:	bl	413068 <sqrt@plt+0x11208>
  416c94:	str	x0, [sp, #72]
  416c98:	b	416d44 <sqrt@plt+0x14ee4>
  416c9c:	ldr	x2, [sp, #24]
  416ca0:	ldr	x1, [sp, #32]
  416ca4:	ldr	x0, [sp, #40]
  416ca8:	bl	4127d8 <sqrt@plt+0x10978>
  416cac:	str	x0, [sp, #72]
  416cb0:	b	416d44 <sqrt@plt+0x14ee4>
  416cb4:	ldr	x2, [sp, #24]
  416cb8:	ldr	x1, [sp, #32]
  416cbc:	ldr	x0, [sp, #40]
  416cc0:	bl	4132e0 <sqrt@plt+0x11480>
  416cc4:	str	x0, [sp, #72]
  416cc8:	b	416d44 <sqrt@plt+0x14ee4>
  416ccc:	ldr	x2, [sp, #24]
  416cd0:	ldr	x1, [sp, #32]
  416cd4:	ldr	x0, [sp, #40]
  416cd8:	bl	413584 <sqrt@plt+0x11724>
  416cdc:	str	x0, [sp, #72]
  416ce0:	b	416d44 <sqrt@plt+0x14ee4>
  416ce4:	ldr	x2, [sp, #24]
  416ce8:	ldr	x1, [sp, #32]
  416cec:	ldr	x0, [sp, #40]
  416cf0:	bl	4138b8 <sqrt@plt+0x11a58>
  416cf4:	str	x0, [sp, #72]
  416cf8:	b	416d44 <sqrt@plt+0x14ee4>
  416cfc:	ldr	x2, [sp, #24]
  416d00:	ldr	x1, [sp, #32]
  416d04:	ldr	x0, [sp, #40]
  416d08:	bl	413ab8 <sqrt@plt+0x11c58>
  416d0c:	str	x0, [sp, #72]
  416d10:	b	416d44 <sqrt@plt+0x14ee4>
  416d14:	ldr	x2, [sp, #24]
  416d18:	ldr	x1, [sp, #32]
  416d1c:	ldr	x0, [sp, #40]
  416d20:	bl	416a60 <sqrt@plt+0x14c00>
  416d24:	str	x0, [sp, #72]
  416d28:	b	416d44 <sqrt@plt+0x14ee4>
  416d2c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  416d30:	add	x2, x0, #0xef0
  416d34:	mov	w1, #0x775                 	// #1909
  416d38:	mov	w0, #0x0                   	// #0
  416d3c:	bl	407ffc <sqrt@plt+0x619c>
  416d40:	nop
  416d44:	ldr	x0, [sp, #72]
  416d48:	cmp	x0, #0x0
  416d4c:	b.eq	416fa8 <sqrt@plt+0x15148>  // b.none
  416d50:	ldr	x0, [sp, #40]
  416d54:	ldr	x0, [x0]
  416d58:	and	x0, x0, #0x10
  416d5c:	cmp	x0, #0x0
  416d60:	b.eq	416d6c <sqrt@plt+0x14f0c>  // b.none
  416d64:	ldr	x0, [sp, #72]
  416d68:	bl	411a88 <sqrt@plt+0xfc28>
  416d6c:	ldr	x0, [sp, #40]
  416d70:	ldr	x0, [x0, #120]
  416d74:	cmp	x0, #0x0
  416d78:	b.eq	416da8 <sqrt@plt+0x14f48>  // b.none
  416d7c:	ldr	x0, [sp, #40]
  416d80:	ldr	x1, [x0, #120]
  416d84:	ldr	x0, [sp, #40]
  416d88:	ldr	x0, [x0]
  416d8c:	and	x0, x0, #0x200000
  416d90:	cmp	x0, #0x0
  416d94:	cset	w0, ne  // ne = any
  416d98:	and	w0, w0, #0xff
  416d9c:	mov	w2, w0
  416da0:	ldr	x0, [sp, #72]
  416da4:	bl	411aa4 <sqrt@plt+0xfc44>
  416da8:	ldr	x0, [sp, #40]
  416dac:	ldr	x0, [x0]
  416db0:	and	x0, x0, #0x1
  416db4:	cmp	x0, #0x0
  416db8:	b.eq	416dd0 <sqrt@plt+0x14f70>  // b.none
  416dbc:	ldr	x0, [sp, #40]
  416dc0:	ldr	d0, [x0, #40]
  416dc4:	ldr	x0, [sp, #72]
  416dc8:	bl	411944 <sqrt@plt+0xfae4>
  416dcc:	b	416df4 <sqrt@plt+0x14f94>
  416dd0:	ldr	x0, [sp, #40]
  416dd4:	ldr	x0, [x0]
  416dd8:	and	x0, x0, #0x2
  416ddc:	cmp	x0, #0x0
  416de0:	b.eq	416df4 <sqrt@plt+0x14f94>  // b.none
  416de4:	ldr	x0, [sp, #40]
  416de8:	ldr	d0, [x0, #40]
  416dec:	ldr	x0, [sp, #72]
  416df0:	bl	411974 <sqrt@plt+0xfb14>
  416df4:	ldr	x0, [sp, #40]
  416df8:	ldr	x0, [x0]
  416dfc:	and	x0, x0, #0x40000
  416e00:	cmp	x0, #0x0
  416e04:	b.eq	416e18 <sqrt@plt+0x14fb8>  // b.none
  416e08:	ldr	x0, [sp, #40]
  416e0c:	ldr	d0, [x0, #184]
  416e10:	str	d0, [sp, #48]
  416e14:	b	416e2c <sqrt@plt+0x14fcc>
  416e18:	add	x0, sp, #0x30
  416e1c:	mov	x1, x0
  416e20:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  416e24:	add	x0, x0, #0xfa0
  416e28:	bl	4074b8 <sqrt@plt+0x5658>
  416e2c:	ldr	d0, [sp, #48]
  416e30:	ldr	x0, [sp, #72]
  416e34:	bl	4119a4 <sqrt@plt+0xfb44>
  416e38:	ldr	x0, [sp, #40]
  416e3c:	ldr	x0, [x0]
  416e40:	and	x0, x0, #0x800000
  416e44:	cmp	x0, #0x0
  416e48:	b.eq	416e60 <sqrt@plt+0x15000>  // b.none
  416e4c:	ldr	x0, [sp, #40]
  416e50:	ldr	x0, [x0, #224]
  416e54:	mov	x1, x0
  416e58:	ldr	x0, [sp, #72]
  416e5c:	bl	411a40 <sqrt@plt+0xfbe0>
  416e60:	ldr	x0, [sp, #40]
  416e64:	ldr	x0, [x0]
  416e68:	and	x0, x0, #0x1000000
  416e6c:	cmp	x0, #0x0
  416e70:	b.eq	416e94 <sqrt@plt+0x15034>  // b.none
  416e74:	ldr	x0, [sp, #72]
  416e78:	ldr	x0, [x0]
  416e7c:	add	x0, x0, #0xc8
  416e80:	ldr	x1, [x0]
  416e84:	ldr	x0, [sp, #40]
  416e88:	ldr	d0, [x0, #200]
  416e8c:	ldr	x0, [sp, #72]
  416e90:	blr	x1
  416e94:	ldr	x0, [sp, #40]
  416e98:	ldr	x0, [x0]
  416e9c:	and	x0, x0, #0x2000000
  416ea0:	cmp	x0, #0x0
  416ea4:	b.eq	416ec8 <sqrt@plt+0x15068>  // b.none
  416ea8:	ldr	x0, [sp, #72]
  416eac:	ldr	x0, [x0]
  416eb0:	add	x0, x0, #0xd0
  416eb4:	ldr	x1, [x0]
  416eb8:	ldr	x0, [sp, #40]
  416ebc:	ldr	d0, [x0, #208]
  416ec0:	ldr	x0, [sp, #72]
  416ec4:	blr	x1
  416ec8:	ldr	x0, [sp, #40]
  416ecc:	ldr	x0, [x0]
  416ed0:	and	x0, x0, #0x180000
  416ed4:	cmp	x0, #0x0
  416ed8:	b.eq	416fa8 <sqrt@plt+0x15148>  // b.none
  416edc:	ldr	x0, [sp, #40]
  416ee0:	ldr	x0, [x0]
  416ee4:	and	x0, x0, #0x400000
  416ee8:	cmp	x0, #0x0
  416eec:	b.eq	416f18 <sqrt@plt+0x150b8>  // b.none
  416ef0:	ldr	x0, [sp, #72]
  416ef4:	ldr	x0, [x0]
  416ef8:	add	x0, x0, #0xd8
  416efc:	ldr	x2, [x0]
  416f00:	ldr	x0, [sp, #40]
  416f04:	ldr	x0, [x0, #216]
  416f08:	mov	x1, x0
  416f0c:	ldr	x0, [sp, #72]
  416f10:	blr	x2
  416f14:	b	416fa8 <sqrt@plt+0x15148>
  416f18:	ldr	x0, [sp, #40]
  416f1c:	ldr	x0, [x0]
  416f20:	and	x0, x0, #0x100000
  416f24:	cmp	x0, #0x0
  416f28:	b.eq	416f44 <sqrt@plt+0x150e4>  // b.none
  416f2c:	ldr	x0, [sp, #40]
  416f30:	add	x0, x0, #0xc0
  416f34:	mov	x1, x0
  416f38:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  416f3c:	add	x0, x0, #0xfb0
  416f40:	bl	4074b8 <sqrt@plt+0x5658>
  416f44:	ldr	x0, [sp, #40]
  416f48:	ldr	d0, [x0, #192]
  416f4c:	fcmpe	d0, #0.0
  416f50:	b.pl	416f88 <sqrt@plt+0x15128>  // b.nfrst
  416f54:	ldr	x0, [sp, #40]
  416f58:	ldr	d0, [x0, #192]
  416f5c:	add	x0, sp, #0x38
  416f60:	bl	420354 <sqrt@plt+0x1e4f4>
  416f64:	add	x1, sp, #0x38
  416f68:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  416f6c:	add	x3, x0, #0xcb0
  416f70:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  416f74:	add	x2, x0, #0xcb0
  416f78:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  416f7c:	add	x0, x0, #0xfb8
  416f80:	bl	4209c0 <sqrt@plt+0x1eb60>
  416f84:	b	416fa8 <sqrt@plt+0x15148>
  416f88:	ldr	x0, [sp, #72]
  416f8c:	ldr	x0, [x0]
  416f90:	add	x0, x0, #0xc0
  416f94:	ldr	x1, [x0]
  416f98:	ldr	x0, [sp, #40]
  416f9c:	ldr	d0, [x0, #192]
  416fa0:	ldr	x0, [sp, #72]
  416fa4:	blr	x1
  416fa8:	ldr	x0, [sp, #72]
  416fac:	ldp	x29, x30, [sp], #80
  416fb0:	ret
  416fb4:	sub	sp, sp, #0x10
  416fb8:	str	x0, [sp, #8]
  416fbc:	str	x1, [sp]
  416fc0:	ldr	x0, [sp, #8]
  416fc4:	str	xzr, [x0]
  416fc8:	ldr	x0, [sp, #8]
  416fcc:	ldr	x1, [sp]
  416fd0:	str	x1, [x0, #8]
  416fd4:	nop
  416fd8:	add	sp, sp, #0x10
  416fdc:	ret
  416fe0:	stp	x29, x30, [sp, #-32]!
  416fe4:	mov	x29, sp
  416fe8:	str	x0, [sp, #24]
  416fec:	ldr	x0, [sp, #24]
  416ff0:	ldr	x0, [x0, #8]
  416ff4:	bl	401ad0 <free@plt>
  416ff8:	nop
  416ffc:	ldp	x29, x30, [sp], #32
  417000:	ret
  417004:	stp	x29, x30, [sp, #-48]!
  417008:	mov	x29, sp
  41700c:	str	x0, [sp, #40]
  417010:	stp	x1, x2, [sp, #24]
  417014:	ldr	x0, [sp, #40]
  417018:	bl	410324 <sqrt@plt+0xe4c4>
  41701c:	ldr	x2, [sp, #40]
  417020:	ldp	x0, x1, [sp, #24]
  417024:	stp	x0, x1, [x2, #16]
  417028:	ldr	x0, [sp, #40]
  41702c:	str	xzr, [x0, #32]
  417030:	ldr	x0, [sp, #40]
  417034:	str	xzr, [x0, #40]
  417038:	ldr	x0, [sp, #40]
  41703c:	str	wzr, [x0, #48]
  417040:	nop
  417044:	ldp	x29, x30, [sp], #48
  417048:	ret
  41704c:	stp	x29, x30, [sp, #-48]!
  417050:	mov	x29, sp
  417054:	str	x0, [sp, #40]
  417058:	fmov	d2, d0
  41705c:	fmov	d0, d1
  417060:	mov	x0, #0x0                   	// #0
  417064:	mov	x1, #0x0                   	// #0
  417068:	fmov	x0, d2
  41706c:	fmov	x1, d0
  417070:	stp	x0, x1, [sp, #24]
  417074:	ldr	x0, [sp, #40]
  417078:	bl	410324 <sqrt@plt+0xe4c4>
  41707c:	ldr	x0, [sp, #40]
  417080:	str	xzr, [x0, #16]
  417084:	ldr	x0, [sp, #40]
  417088:	str	xzr, [x0, #24]
  41708c:	ldr	x0, [sp, #40]
  417090:	str	xzr, [x0, #32]
  417094:	ldr	x0, [sp, #40]
  417098:	str	xzr, [x0, #40]
  41709c:	ldr	x0, [sp, #40]
  4170a0:	mov	w1, #0x1                   	// #1
  4170a4:	str	w1, [x0, #48]
  4170a8:	ldr	d0, [sp, #24]
  4170ac:	ldr	x0, [sp, #40]
  4170b0:	str	d0, [x0]
  4170b4:	ldr	d0, [sp, #32]
  4170b8:	ldr	x0, [sp, #40]
  4170bc:	str	d0, [x0, #8]
  4170c0:	nop
  4170c4:	ldp	x29, x30, [sp], #48
  4170c8:	ret
  4170cc:	stp	x29, x30, [sp, #-64]!
  4170d0:	mov	x29, sp
  4170d4:	str	x19, [sp, #16]
  4170d8:	str	x0, [sp, #56]
  4170dc:	str	x1, [sp, #48]
  4170e0:	stp	x2, x3, [sp, #32]
  4170e4:	ldr	x0, [sp, #56]
  4170e8:	bl	410324 <sqrt@plt+0xe4c4>
  4170ec:	ldr	x2, [sp, #56]
  4170f0:	ldp	x0, x1, [sp, #32]
  4170f4:	stp	x0, x1, [x2, #16]
  4170f8:	ldr	x0, [sp, #56]
  4170fc:	str	xzr, [x0, #40]
  417100:	ldr	x0, [sp, #56]
  417104:	str	wzr, [x0, #48]
  417108:	mov	x0, #0x10                  	// #16
  41710c:	bl	422910 <_Znwm@@Base>
  417110:	mov	x19, x0
  417114:	ldr	x1, [sp, #48]
  417118:	mov	x0, x19
  41711c:	bl	416fb4 <sqrt@plt+0x15154>
  417120:	ldr	x0, [sp, #56]
  417124:	str	x19, [x0, #32]
  417128:	nop
  41712c:	ldr	x19, [sp, #16]
  417130:	ldp	x29, x30, [sp], #64
  417134:	ret
  417138:	stp	x29, x30, [sp, #-64]!
  41713c:	mov	x29, sp
  417140:	str	x19, [sp, #16]
  417144:	str	x0, [sp, #40]
  417148:	ldr	x0, [sp, #40]
  41714c:	ldr	x0, [x0, #32]
  417150:	cmp	x0, #0x0
  417154:	b.eq	41719c <sqrt@plt+0x1533c>  // b.none
  417158:	ldr	x0, [sp, #40]
  41715c:	ldr	x0, [x0, #32]
  417160:	str	x0, [sp, #56]
  417164:	ldr	x0, [sp, #40]
  417168:	ldr	x0, [x0, #32]
  41716c:	ldr	x1, [x0]
  417170:	ldr	x0, [sp, #40]
  417174:	str	x1, [x0, #32]
  417178:	ldr	x19, [sp, #56]
  41717c:	cmp	x19, #0x0
  417180:	b.eq	417148 <sqrt@plt+0x152e8>  // b.none
  417184:	mov	x0, x19
  417188:	bl	416fe0 <sqrt@plt+0x15180>
  41718c:	mov	x1, #0x10                  	// #16
  417190:	mov	x0, x19
  417194:	bl	4229cc <_ZdlPvm@@Base>
  417198:	b	417148 <sqrt@plt+0x152e8>
  41719c:	ldr	x0, [sp, #40]
  4171a0:	ldr	x19, [x0, #40]
  4171a4:	cmp	x19, #0x0
  4171a8:	b.eq	4171c0 <sqrt@plt+0x15360>  // b.none
  4171ac:	mov	x0, x19
  4171b0:	bl	417138 <sqrt@plt+0x152d8>
  4171b4:	mov	x1, #0x38                  	// #56
  4171b8:	mov	x0, x19
  4171bc:	bl	4229cc <_ZdlPvm@@Base>
  4171c0:	nop
  4171c4:	ldr	x19, [sp, #16]
  4171c8:	ldp	x29, x30, [sp], #64
  4171cc:	ret
  4171d0:	stp	x29, x30, [sp, #-48]!
  4171d4:	mov	x29, sp
  4171d8:	str	x0, [sp, #40]
  4171dc:	stp	x1, x2, [sp, #24]
  4171e0:	ldr	x0, [sp, #40]
  4171e4:	ldr	x0, [x0, #16]
  4171e8:	cmp	x0, #0x0
  4171ec:	b.ne	41720c <sqrt@plt+0x153ac>  // b.any
  4171f0:	ldr	x0, [sp, #40]
  4171f4:	ldr	x0, [x0, #24]
  4171f8:	and	x0, x0, #0x1
  4171fc:	cmp	x0, #0x0
  417200:	b.ne	41720c <sqrt@plt+0x153ac>  // b.any
  417204:	mov	w0, #0x1                   	// #1
  417208:	b	417210 <sqrt@plt+0x153b0>
  41720c:	mov	w0, #0x0                   	// #0
  417210:	mov	w3, w0
  417214:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  417218:	add	x2, x0, #0xef0
  41721c:	mov	w1, #0x7d4                 	// #2004
  417220:	mov	w0, w3
  417224:	bl	407ffc <sqrt@plt+0x619c>
  417228:	ldr	x2, [sp, #40]
  41722c:	ldp	x0, x1, [sp, #24]
  417230:	stp	x0, x1, [x2, #16]
  417234:	nop
  417238:	ldp	x29, x30, [sp], #48
  41723c:	ret
  417240:	stp	x29, x30, [sp, #-64]!
  417244:	mov	x29, sp
  417248:	str	x19, [sp, #16]
  41724c:	str	x0, [sp, #40]
  417250:	str	x1, [sp, #32]
  417254:	ldr	x0, [sp, #40]
  417258:	add	x0, x0, #0x20
  41725c:	str	x0, [sp, #56]
  417260:	ldr	x0, [sp, #56]
  417264:	ldr	x0, [x0]
  417268:	cmp	x0, #0x0
  41726c:	b.eq	417280 <sqrt@plt+0x15420>  // b.none
  417270:	ldr	x0, [sp, #56]
  417274:	ldr	x0, [x0]
  417278:	str	x0, [sp, #56]
  41727c:	b	417260 <sqrt@plt+0x15400>
  417280:	mov	x0, #0x10                  	// #16
  417284:	bl	422910 <_Znwm@@Base>
  417288:	mov	x19, x0
  41728c:	ldr	x1, [sp, #32]
  417290:	mov	x0, x19
  417294:	bl	416fb4 <sqrt@plt+0x15154>
  417298:	ldr	x0, [sp, #56]
  41729c:	str	x19, [x0]
  4172a0:	nop
  4172a4:	ldr	x19, [sp, #16]
  4172a8:	ldp	x29, x30, [sp], #64
  4172ac:	ret
  4172b0:	sub	sp, sp, #0x10
  4172b4:	str	x0, [sp, #8]
  4172b8:	str	x1, [sp]
  4172bc:	ldr	x0, [sp, #8]
  4172c0:	ldr	x1, [sp]
  4172c4:	str	x1, [x0, #40]
  4172c8:	nop
  4172cc:	add	sp, sp, #0x10
  4172d0:	ret
  4172d4:	stp	x29, x30, [sp, #-128]!
  4172d8:	mov	x29, sp
  4172dc:	str	x0, [sp, #40]
  4172e0:	str	x1, [sp, #32]
  4172e4:	str	x2, [sp, #24]
  4172e8:	ldr	x0, [sp, #40]
  4172ec:	ldr	w0, [x0, #48]
  4172f0:	cmp	w0, #0x0
  4172f4:	b.eq	417328 <sqrt@plt+0x154c8>  // b.none
  4172f8:	ldr	x0, [sp, #40]
  4172fc:	ldr	d0, [x0]
  417300:	ldr	x0, [sp, #24]
  417304:	str	d0, [x0, #8]
  417308:	ldr	x0, [sp, #40]
  41730c:	ldr	d0, [x0, #8]
  417310:	ldr	x0, [sp, #24]
  417314:	str	d0, [x0, #16]
  417318:	ldr	x0, [sp, #24]
  41731c:	str	xzr, [x0]
  417320:	mov	w0, #0x1                   	// #1
  417324:	b	41756c <sqrt@plt+0x1570c>
  417328:	ldr	x0, [sp, #32]
  41732c:	str	x0, [sp, #120]
  417330:	ldr	x0, [sp, #40]
  417334:	ldr	x0, [x0, #32]
  417338:	str	x0, [sp, #112]
  41733c:	ldr	x0, [sp, #112]
  417340:	cmp	x0, #0x0
  417344:	b.eq	4173f4 <sqrt@plt+0x15594>  // b.none
  417348:	ldr	x0, [sp, #120]
  41734c:	ldr	x0, [x0]
  417350:	cmp	x0, #0x0
  417354:	b.eq	417398 <sqrt@plt+0x15538>  // b.none
  417358:	ldr	x0, [sp, #120]
  41735c:	ldr	x3, [x0]
  417360:	ldr	x0, [sp, #120]
  417364:	ldr	x0, [x0]
  417368:	ldr	x0, [x0]
  41736c:	add	x0, x0, #0x88
  417370:	ldr	x2, [x0]
  417374:	ldr	x0, [sp, #112]
  417378:	ldr	x0, [x0, #8]
  41737c:	mov	x1, x0
  417380:	mov	x0, x3
  417384:	blr	x2
  417388:	str	x0, [sp, #120]
  41738c:	ldr	x0, [sp, #120]
  417390:	cmp	x0, #0x0
  417394:	b.ne	4173a0 <sqrt@plt+0x15540>  // b.any
  417398:	mov	w0, #0x1                   	// #1
  41739c:	b	4173a4 <sqrt@plt+0x15544>
  4173a0:	mov	w0, #0x0                   	// #0
  4173a4:	cmp	w0, #0x0
  4173a8:	b.eq	4173e4 <sqrt@plt+0x15584>  // b.none
  4173ac:	ldr	x0, [sp, #112]
  4173b0:	ldr	x1, [x0, #8]
  4173b4:	add	x0, sp, #0x60
  4173b8:	bl	420230 <sqrt@plt+0x1e3d0>
  4173bc:	add	x1, sp, #0x60
  4173c0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4173c4:	add	x3, x0, #0xcb0
  4173c8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4173cc:	add	x2, x0, #0xcb0
  4173d0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  4173d4:	add	x0, x0, #0xfd0
  4173d8:	bl	40dd08 <sqrt@plt+0xbea8>
  4173dc:	mov	w0, #0x0                   	// #0
  4173e0:	b	41756c <sqrt@plt+0x1570c>
  4173e4:	ldr	x0, [sp, #112]
  4173e8:	ldr	x0, [x0]
  4173ec:	str	x0, [sp, #112]
  4173f0:	b	41733c <sqrt@plt+0x154dc>
  4173f4:	ldr	x0, [sp, #40]
  4173f8:	ldr	x0, [x0, #16]
  4173fc:	cmp	x0, #0x0
  417400:	b.ne	417420 <sqrt@plt+0x155c0>  // b.any
  417404:	ldr	x0, [sp, #40]
  417408:	ldr	x0, [x0, #24]
  41740c:	and	x0, x0, #0x1
  417410:	cmp	x0, #0x0
  417414:	b.ne	417420 <sqrt@plt+0x155c0>  // b.any
  417418:	mov	w0, #0x1                   	// #1
  41741c:	b	417424 <sqrt@plt+0x155c4>
  417420:	mov	w0, #0x0                   	// #0
  417424:	cmp	w0, #0x0
  417428:	b.ne	41743c <sqrt@plt+0x155dc>  // b.any
  41742c:	ldr	x0, [sp, #120]
  417430:	ldr	x0, [x0]
  417434:	cmp	x0, #0x0
  417438:	b.ne	417460 <sqrt@plt+0x15600>  // b.any
  41743c:	ldr	x1, [sp, #24]
  417440:	ldr	x0, [sp, #120]
  417444:	mov	x2, x1
  417448:	mov	x3, x0
  41744c:	ldp	x0, x1, [x3]
  417450:	stp	x0, x1, [x2]
  417454:	ldr	x0, [x3, #16]
  417458:	str	x0, [x2, #16]
  41745c:	b	4174fc <sqrt@plt+0x1569c>
  417460:	ldr	x0, [sp, #120]
  417464:	ldr	x0, [x0]
  417468:	ldr	x1, [sp, #40]
  41746c:	ldr	x1, [x1, #24]
  417470:	asr	x1, x1, #1
  417474:	add	x2, x0, x1
  417478:	ldr	x0, [sp, #40]
  41747c:	ldr	x0, [x0, #24]
  417480:	and	x0, x0, #0x1
  417484:	cmp	x0, #0x0
  417488:	b.eq	4174bc <sqrt@plt+0x1565c>  // b.none
  41748c:	ldr	x0, [sp, #120]
  417490:	ldr	x0, [x0]
  417494:	ldr	x1, [sp, #40]
  417498:	ldr	x1, [x1, #24]
  41749c:	asr	x1, x1, #1
  4174a0:	add	x0, x0, x1
  4174a4:	ldr	x0, [x0]
  4174a8:	ldr	x1, [sp, #40]
  4174ac:	ldr	x1, [x1, #16]
  4174b0:	add	x0, x0, x1
  4174b4:	ldr	x1, [x0]
  4174b8:	b	4174c4 <sqrt@plt+0x15664>
  4174bc:	ldr	x0, [sp, #40]
  4174c0:	ldr	x1, [x0, #16]
  4174c4:	mov	x0, x2
  4174c8:	blr	x1
  4174cc:	fmov	d2, d0
  4174d0:	fmov	d0, d1
  4174d4:	str	d2, [sp, #80]
  4174d8:	str	d0, [sp, #88]
  4174dc:	ldr	d0, [sp, #80]
  4174e0:	ldr	x0, [sp, #24]
  4174e4:	str	d0, [x0, #8]
  4174e8:	ldr	d0, [sp, #88]
  4174ec:	ldr	x0, [sp, #24]
  4174f0:	str	d0, [x0, #16]
  4174f4:	ldr	x0, [sp, #24]
  4174f8:	str	xzr, [x0]
  4174fc:	ldr	x0, [sp, #40]
  417500:	ldr	x0, [x0, #40]
  417504:	cmp	x0, #0x0
  417508:	b.eq	417568 <sqrt@plt+0x15708>  // b.none
  41750c:	ldr	x0, [sp, #40]
  417510:	ldr	x0, [x0, #40]
  417514:	add	x1, sp, #0x38
  417518:	mov	x2, x1
  41751c:	ldr	x1, [sp, #32]
  417520:	bl	4172d4 <sqrt@plt+0x15474>
  417524:	cmp	w0, #0x0
  417528:	cset	w0, eq  // eq = none
  41752c:	and	w0, w0, #0xff
  417530:	cmp	w0, #0x0
  417534:	b.eq	417540 <sqrt@plt+0x156e0>  // b.none
  417538:	mov	w0, #0x0                   	// #0
  41753c:	b	41756c <sqrt@plt+0x1570c>
  417540:	ldr	d0, [sp, #72]
  417544:	ldr	x0, [sp, #24]
  417548:	str	d0, [x0, #16]
  41754c:	ldr	x0, [sp, #24]
  417550:	ldr	x1, [x0]
  417554:	ldr	x0, [sp, #56]
  417558:	cmp	x1, x0
  41755c:	b.eq	417568 <sqrt@plt+0x15708>  // b.none
  417560:	ldr	x0, [sp, #24]
  417564:	str	xzr, [x0]
  417568:	mov	w0, #0x1                   	// #1
  41756c:	ldp	x29, x30, [sp], #128
  417570:	ret
  417574:	stp	x29, x30, [sp, #-32]!
  417578:	mov	x29, sp
  41757c:	str	x0, [sp, #24]
  417580:	ldr	x0, [sp, #24]
  417584:	cmp	x0, #0x0
  417588:	b.eq	4175cc <sqrt@plt+0x1576c>  // b.none
  41758c:	ldr	x0, [sp, #24]
  417590:	ldr	x0, [x0]
  417594:	add	x0, x0, #0xb0
  417598:	ldr	x1, [x0]
  41759c:	ldr	x0, [sp, #24]
  4175a0:	blr	x1
  4175a4:	ldr	x0, [sp, #24]
  4175a8:	ldr	x0, [x0]
  4175ac:	add	x0, x0, #0xb8
  4175b0:	ldr	x1, [x0]
  4175b4:	ldr	x0, [sp, #24]
  4175b8:	blr	x1
  4175bc:	ldr	x0, [sp, #24]
  4175c0:	ldr	x0, [x0, #16]
  4175c4:	str	x0, [sp, #24]
  4175c8:	b	417580 <sqrt@plt+0x15720>
  4175cc:	nop
  4175d0:	ldp	x29, x30, [sp], #32
  4175d4:	ret
  4175d8:	stp	x29, x30, [sp, #-96]!
  4175dc:	mov	x29, sp
  4175e0:	str	x0, [sp, #24]
  4175e4:	add	x0, sp, #0x30
  4175e8:	bl	410be4 <sqrt@plt+0xed84>
  4175ec:	ldr	x0, [sp, #24]
  4175f0:	str	x0, [sp, #88]
  4175f4:	ldr	x0, [sp, #88]
  4175f8:	cmp	x0, #0x0
  4175fc:	b.eq	417630 <sqrt@plt+0x157d0>  // b.none
  417600:	ldr	x0, [sp, #88]
  417604:	ldr	x0, [x0]
  417608:	add	x0, x0, #0xa0
  41760c:	ldr	x2, [x0]
  417610:	add	x0, sp, #0x30
  417614:	mov	x1, x0
  417618:	ldr	x0, [sp, #88]
  41761c:	blr	x2
  417620:	ldr	x0, [sp, #88]
  417624:	ldr	x0, [x0, #16]
  417628:	str	x0, [sp, #88]
  41762c:	b	4175f4 <sqrt@plt+0x15794>
  417630:	add	x0, sp, #0x28
  417634:	mov	x1, x0
  417638:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5634>
  41763c:	add	x0, x0, #0xff8
  417640:	bl	4074b8 <sqrt@plt+0x5658>
  417644:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  417648:	add	x0, x0, #0xd0
  41764c:	ldr	x4, [x0]
  417650:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  417654:	add	x0, x0, #0xd0
  417658:	ldr	x0, [x0]
  41765c:	ldr	x0, [x0]
  417660:	add	x0, x0, #0x10
  417664:	ldr	x3, [x0]
  417668:	ldr	d0, [sp, #40]
  41766c:	add	x0, sp, #0x30
  417670:	add	x1, x0, #0x18
  417674:	add	x0, sp, #0x30
  417678:	add	x0, x0, #0x8
  41767c:	mov	x2, x1
  417680:	mov	x1, x0
  417684:	mov	x0, x4
  417688:	blr	x3
  41768c:	ldr	x0, [sp, #24]
  417690:	bl	417574 <sqrt@plt+0x15714>
  417694:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  417698:	add	x0, x0, #0xd0
  41769c:	ldr	x2, [x0]
  4176a0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  4176a4:	add	x0, x0, #0xd0
  4176a8:	ldr	x0, [x0]
  4176ac:	ldr	x0, [x0]
  4176b0:	add	x0, x0, #0x18
  4176b4:	ldr	x1, [x0]
  4176b8:	mov	x0, x2
  4176bc:	blr	x1
  4176c0:	nop
  4176c4:	ldp	x29, x30, [sp], #96
  4176c8:	ret
  4176cc:	stp	x29, x30, [sp, #-32]!
  4176d0:	mov	x29, sp
  4176d4:	str	w0, [sp, #28]
  4176d8:	str	w1, [sp, #24]
  4176dc:	ldr	w0, [sp, #28]
  4176e0:	cmp	w0, #0x1
  4176e4:	b.ne	417704 <sqrt@plt+0x158a4>  // b.any
  4176e8:	ldr	w1, [sp, #24]
  4176ec:	mov	w0, #0xffff                	// #65535
  4176f0:	cmp	w1, w0
  4176f4:	b.ne	417704 <sqrt@plt+0x158a4>  // b.any
  4176f8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4176fc:	add	x0, x0, #0xf8
  417700:	bl	41fdf8 <sqrt@plt+0x1df98>
  417704:	nop
  417708:	ldp	x29, x30, [sp], #32
  41770c:	ret
  417710:	stp	x29, x30, [sp, #-16]!
  417714:	mov	x29, sp
  417718:	mov	w1, #0xffff                	// #65535
  41771c:	mov	w0, #0x1                   	// #1
  417720:	bl	4176cc <sqrt@plt+0x1586c>
  417724:	ldp	x29, x30, [sp], #16
  417728:	ret
  41772c:	sub	sp, sp, #0x20
  417730:	str	x0, [sp, #24]
  417734:	str	x1, [sp, #16]
  417738:	str	w2, [sp, #12]
  41773c:	nop
  417740:	add	sp, sp, #0x20
  417744:	ret
  417748:	sub	sp, sp, #0x10
  41774c:	str	x0, [sp, #8]
  417750:	mov	w0, #0x0                   	// #0
  417754:	add	sp, sp, #0x10
  417758:	ret
  41775c:	sub	sp, sp, #0x10
  417760:	str	x0, [sp, #8]
  417764:	ldr	x0, [sp, #8]
  417768:	ldr	d0, [x0, #104]
  41776c:	add	sp, sp, #0x10
  417770:	ret
  417774:	sub	sp, sp, #0x10
  417778:	str	x0, [sp, #8]
  41777c:	ldr	x0, [sp, #8]
  417780:	ldr	d0, [x0, #112]
  417784:	add	sp, sp, #0x10
  417788:	ret
  41778c:	sub	sp, sp, #0x10
  417790:	str	x0, [sp, #8]
  417794:	ldr	x0, [sp, #8]
  417798:	ldp	x0, x1, [x0, #88]
  41779c:	mov	x2, x0
  4177a0:	mov	x3, x1
  4177a4:	fmov	d0, x2
  4177a8:	fmov	d1, x1
  4177ac:	add	sp, sp, #0x10
  4177b0:	ret
  4177b4:	sub	sp, sp, #0x10
  4177b8:	str	x0, [sp, #8]
  4177bc:	ldr	x0, [sp, #8]
  4177c0:	ldp	x0, x1, [x0, #88]
  4177c4:	mov	x2, x0
  4177c8:	mov	x3, x1
  4177cc:	fmov	d0, x2
  4177d0:	fmov	d1, x1
  4177d4:	add	sp, sp, #0x10
  4177d8:	ret
  4177dc:	stp	x29, x30, [sp, #-48]!
  4177e0:	mov	x29, sp
  4177e4:	str	x0, [sp, #24]
  4177e8:	ldr	x0, [sp, #24]
  4177ec:	ldr	d3, [x0, #88]
  4177f0:	ldr	x0, [sp, #24]
  4177f4:	ldr	d1, [x0, #96]
  4177f8:	ldr	x0, [sp, #24]
  4177fc:	ldr	d2, [x0, #112]
  417800:	fmov	d0, #2.000000000000000000e+00
  417804:	fdiv	d0, d2, d0
  417808:	fadd	d0, d1, d0
  41780c:	add	x0, sp, #0x20
  417810:	fmov	d1, d0
  417814:	fmov	d0, d3
  417818:	bl	410348 <sqrt@plt+0xe4e8>
  41781c:	ldp	x0, x1, [sp, #32]
  417820:	mov	x2, x0
  417824:	mov	x3, x1
  417828:	fmov	d0, x2
  41782c:	fmov	d1, x1
  417830:	ldp	x29, x30, [sp], #48
  417834:	ret
  417838:	stp	x29, x30, [sp, #-48]!
  41783c:	mov	x29, sp
  417840:	str	x0, [sp, #24]
  417844:	ldr	x0, [sp, #24]
  417848:	ldr	d3, [x0, #88]
  41784c:	ldr	x0, [sp, #24]
  417850:	ldr	d1, [x0, #96]
  417854:	ldr	x0, [sp, #24]
  417858:	ldr	d2, [x0, #112]
  41785c:	fmov	d0, #2.000000000000000000e+00
  417860:	fdiv	d0, d2, d0
  417864:	fsub	d0, d1, d0
  417868:	add	x0, sp, #0x20
  41786c:	fmov	d1, d0
  417870:	fmov	d0, d3
  417874:	bl	410348 <sqrt@plt+0xe4e8>
  417878:	ldp	x0, x1, [sp, #32]
  41787c:	mov	x2, x0
  417880:	mov	x3, x1
  417884:	fmov	d0, x2
  417888:	fmov	d1, x1
  41788c:	ldp	x29, x30, [sp], #48
  417890:	ret
  417894:	stp	x29, x30, [sp, #-48]!
  417898:	mov	x29, sp
  41789c:	str	x0, [sp, #24]
  4178a0:	ldr	x0, [sp, #24]
  4178a4:	ldr	d1, [x0, #88]
  4178a8:	ldr	x0, [sp, #24]
  4178ac:	ldr	d2, [x0, #104]
  4178b0:	fmov	d0, #2.000000000000000000e+00
  4178b4:	fdiv	d0, d2, d0
  4178b8:	fadd	d0, d1, d0
  4178bc:	ldr	x0, [sp, #24]
  4178c0:	ldr	d1, [x0, #96]
  4178c4:	add	x0, sp, #0x20
  4178c8:	bl	410348 <sqrt@plt+0xe4e8>
  4178cc:	ldp	x0, x1, [sp, #32]
  4178d0:	mov	x2, x0
  4178d4:	mov	x3, x1
  4178d8:	fmov	d0, x2
  4178dc:	fmov	d1, x1
  4178e0:	ldp	x29, x30, [sp], #48
  4178e4:	ret
  4178e8:	stp	x29, x30, [sp, #-48]!
  4178ec:	mov	x29, sp
  4178f0:	str	x0, [sp, #24]
  4178f4:	ldr	x0, [sp, #24]
  4178f8:	ldr	d1, [x0, #88]
  4178fc:	ldr	x0, [sp, #24]
  417900:	ldr	d2, [x0, #104]
  417904:	fmov	d0, #2.000000000000000000e+00
  417908:	fdiv	d0, d2, d0
  41790c:	fsub	d0, d1, d0
  417910:	ldr	x0, [sp, #24]
  417914:	ldr	d1, [x0, #96]
  417918:	add	x0, sp, #0x20
  41791c:	bl	410348 <sqrt@plt+0xe4e8>
  417920:	ldp	x0, x1, [sp, #32]
  417924:	mov	x2, x0
  417928:	mov	x3, x1
  41792c:	fmov	d0, x2
  417930:	fmov	d1, x1
  417934:	ldp	x29, x30, [sp], #48
  417938:	ret
  41793c:	stp	x29, x30, [sp, #-48]!
  417940:	mov	x29, sp
  417944:	str	x0, [sp, #24]
  417948:	ldr	x0, [sp, #24]
  41794c:	ldr	d1, [x0, #88]
  417950:	ldr	x0, [sp, #24]
  417954:	ldr	d2, [x0, #104]
  417958:	fmov	d0, #2.000000000000000000e+00
  41795c:	fdiv	d0, d2, d0
  417960:	fadd	d3, d1, d0
  417964:	ldr	x0, [sp, #24]
  417968:	ldr	d1, [x0, #96]
  41796c:	ldr	x0, [sp, #24]
  417970:	ldr	d2, [x0, #112]
  417974:	fmov	d0, #2.000000000000000000e+00
  417978:	fdiv	d0, d2, d0
  41797c:	fadd	d0, d1, d0
  417980:	add	x0, sp, #0x20
  417984:	fmov	d1, d0
  417988:	fmov	d0, d3
  41798c:	bl	410348 <sqrt@plt+0xe4e8>
  417990:	ldp	x0, x1, [sp, #32]
  417994:	mov	x2, x0
  417998:	mov	x3, x1
  41799c:	fmov	d0, x2
  4179a0:	fmov	d1, x1
  4179a4:	ldp	x29, x30, [sp], #48
  4179a8:	ret
  4179ac:	stp	x29, x30, [sp, #-48]!
  4179b0:	mov	x29, sp
  4179b4:	str	x0, [sp, #24]
  4179b8:	ldr	x0, [sp, #24]
  4179bc:	ldr	d1, [x0, #88]
  4179c0:	ldr	x0, [sp, #24]
  4179c4:	ldr	d2, [x0, #104]
  4179c8:	fmov	d0, #2.000000000000000000e+00
  4179cc:	fdiv	d0, d2, d0
  4179d0:	fsub	d3, d1, d0
  4179d4:	ldr	x0, [sp, #24]
  4179d8:	ldr	d1, [x0, #96]
  4179dc:	ldr	x0, [sp, #24]
  4179e0:	ldr	d2, [x0, #112]
  4179e4:	fmov	d0, #2.000000000000000000e+00
  4179e8:	fdiv	d0, d2, d0
  4179ec:	fadd	d0, d1, d0
  4179f0:	add	x0, sp, #0x20
  4179f4:	fmov	d1, d0
  4179f8:	fmov	d0, d3
  4179fc:	bl	410348 <sqrt@plt+0xe4e8>
  417a00:	ldp	x0, x1, [sp, #32]
  417a04:	mov	x2, x0
  417a08:	mov	x3, x1
  417a0c:	fmov	d0, x2
  417a10:	fmov	d1, x1
  417a14:	ldp	x29, x30, [sp], #48
  417a18:	ret
  417a1c:	stp	x29, x30, [sp, #-48]!
  417a20:	mov	x29, sp
  417a24:	str	x0, [sp, #24]
  417a28:	ldr	x0, [sp, #24]
  417a2c:	ldr	d1, [x0, #88]
  417a30:	ldr	x0, [sp, #24]
  417a34:	ldr	d2, [x0, #104]
  417a38:	fmov	d0, #2.000000000000000000e+00
  417a3c:	fdiv	d0, d2, d0
  417a40:	fadd	d3, d1, d0
  417a44:	ldr	x0, [sp, #24]
  417a48:	ldr	d1, [x0, #96]
  417a4c:	ldr	x0, [sp, #24]
  417a50:	ldr	d2, [x0, #112]
  417a54:	fmov	d0, #2.000000000000000000e+00
  417a58:	fdiv	d0, d2, d0
  417a5c:	fsub	d0, d1, d0
  417a60:	add	x0, sp, #0x20
  417a64:	fmov	d1, d0
  417a68:	fmov	d0, d3
  417a6c:	bl	410348 <sqrt@plt+0xe4e8>
  417a70:	ldp	x0, x1, [sp, #32]
  417a74:	mov	x2, x0
  417a78:	mov	x3, x1
  417a7c:	fmov	d0, x2
  417a80:	fmov	d1, x1
  417a84:	ldp	x29, x30, [sp], #48
  417a88:	ret
  417a8c:	stp	x29, x30, [sp, #-48]!
  417a90:	mov	x29, sp
  417a94:	str	x0, [sp, #24]
  417a98:	ldr	x0, [sp, #24]
  417a9c:	ldr	d1, [x0, #88]
  417aa0:	ldr	x0, [sp, #24]
  417aa4:	ldr	d2, [x0, #104]
  417aa8:	fmov	d0, #2.000000000000000000e+00
  417aac:	fdiv	d0, d2, d0
  417ab0:	fsub	d3, d1, d0
  417ab4:	ldr	x0, [sp, #24]
  417ab8:	ldr	d1, [x0, #96]
  417abc:	ldr	x0, [sp, #24]
  417ac0:	ldr	d2, [x0, #112]
  417ac4:	fmov	d0, #2.000000000000000000e+00
  417ac8:	fdiv	d0, d2, d0
  417acc:	fsub	d0, d1, d0
  417ad0:	add	x0, sp, #0x20
  417ad4:	fmov	d1, d0
  417ad8:	fmov	d0, d3
  417adc:	bl	410348 <sqrt@plt+0xe4e8>
  417ae0:	ldp	x0, x1, [sp, #32]
  417ae4:	mov	x2, x0
  417ae8:	mov	x3, x1
  417aec:	fmov	d0, x2
  417af0:	fmov	d1, x1
  417af4:	ldp	x29, x30, [sp], #48
  417af8:	ret
  417afc:	stp	x29, x30, [sp, #-32]!
  417b00:	mov	x29, sp
  417b04:	str	x0, [sp, #24]
  417b08:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417b0c:	add	x1, x0, #0xb78
  417b10:	ldr	x0, [sp, #24]
  417b14:	str	x1, [x0]
  417b18:	ldr	x0, [sp, #24]
  417b1c:	bl	411e2c <sqrt@plt+0xffcc>
  417b20:	nop
  417b24:	ldp	x29, x30, [sp], #32
  417b28:	ret
  417b2c:	stp	x29, x30, [sp, #-32]!
  417b30:	mov	x29, sp
  417b34:	str	x0, [sp, #24]
  417b38:	ldr	x0, [sp, #24]
  417b3c:	bl	417afc <sqrt@plt+0x15c9c>
  417b40:	mov	x1, #0x78                  	// #120
  417b44:	ldr	x0, [sp, #24]
  417b48:	bl	4229cc <_ZdlPvm@@Base>
  417b4c:	ldp	x29, x30, [sp], #32
  417b50:	ret
  417b54:	sub	sp, sp, #0x10
  417b58:	str	x0, [sp, #8]
  417b5c:	mov	w0, #0x1                   	// #1
  417b60:	add	sp, sp, #0x10
  417b64:	ret
  417b68:	stp	x29, x30, [sp, #-32]!
  417b6c:	mov	x29, sp
  417b70:	str	x0, [sp, #24]
  417b74:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417b78:	add	x1, x0, #0xa88
  417b7c:	ldr	x0, [sp, #24]
  417b80:	str	x1, [x0]
  417b84:	ldr	x0, [sp, #24]
  417b88:	bl	417afc <sqrt@plt+0x15c9c>
  417b8c:	nop
  417b90:	ldp	x29, x30, [sp], #32
  417b94:	ret
  417b98:	stp	x29, x30, [sp, #-32]!
  417b9c:	mov	x29, sp
  417ba0:	str	x0, [sp, #24]
  417ba4:	ldr	x0, [sp, #24]
  417ba8:	bl	417b68 <sqrt@plt+0x15d08>
  417bac:	mov	x1, #0x98                  	// #152
  417bb0:	ldr	x0, [sp, #24]
  417bb4:	bl	4229cc <_ZdlPvm@@Base>
  417bb8:	ldp	x29, x30, [sp], #32
  417bbc:	ret
  417bc0:	sub	sp, sp, #0x10
  417bc4:	str	x0, [sp, #8]
  417bc8:	mov	w0, #0x9                   	// #9
  417bcc:	add	sp, sp, #0x10
  417bd0:	ret
  417bd4:	stp	x29, x30, [sp, #-48]!
  417bd8:	mov	x29, sp
  417bdc:	str	x0, [sp, #24]
  417be0:	ldr	x0, [sp, #24]
  417be4:	ldr	d1, [x0, #88]
  417be8:	ldr	x0, [sp, #24]
  417bec:	ldr	d0, [x0, #104]
  417bf0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417bf4:	ldr	d2, [x0, #16]
  417bf8:	fdiv	d0, d0, d2
  417bfc:	fadd	d2, d1, d0
  417c00:	ldr	x0, [sp, #24]
  417c04:	ldr	d1, [x0, #96]
  417c08:	ldr	x0, [sp, #24]
  417c0c:	ldr	d0, [x0, #112]
  417c10:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417c14:	ldr	d3, [x0, #16]
  417c18:	fdiv	d0, d0, d3
  417c1c:	fadd	d0, d1, d0
  417c20:	add	x0, sp, #0x20
  417c24:	fmov	d1, d0
  417c28:	fmov	d0, d2
  417c2c:	bl	410348 <sqrt@plt+0xe4e8>
  417c30:	ldp	x0, x1, [sp, #32]
  417c34:	mov	x2, x0
  417c38:	mov	x3, x1
  417c3c:	fmov	d0, x2
  417c40:	fmov	d1, x1
  417c44:	ldp	x29, x30, [sp], #48
  417c48:	ret
  417c4c:	stp	x29, x30, [sp, #-48]!
  417c50:	mov	x29, sp
  417c54:	str	x0, [sp, #24]
  417c58:	ldr	x0, [sp, #24]
  417c5c:	ldr	d1, [x0, #88]
  417c60:	ldr	x0, [sp, #24]
  417c64:	ldr	d0, [x0, #104]
  417c68:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417c6c:	ldr	d2, [x0, #16]
  417c70:	fdiv	d0, d0, d2
  417c74:	fsub	d2, d1, d0
  417c78:	ldr	x0, [sp, #24]
  417c7c:	ldr	d1, [x0, #96]
  417c80:	ldr	x0, [sp, #24]
  417c84:	ldr	d0, [x0, #112]
  417c88:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417c8c:	ldr	d3, [x0, #16]
  417c90:	fdiv	d0, d0, d3
  417c94:	fadd	d0, d1, d0
  417c98:	add	x0, sp, #0x20
  417c9c:	fmov	d1, d0
  417ca0:	fmov	d0, d2
  417ca4:	bl	410348 <sqrt@plt+0xe4e8>
  417ca8:	ldp	x0, x1, [sp, #32]
  417cac:	mov	x2, x0
  417cb0:	mov	x3, x1
  417cb4:	fmov	d0, x2
  417cb8:	fmov	d1, x1
  417cbc:	ldp	x29, x30, [sp], #48
  417cc0:	ret
  417cc4:	stp	x29, x30, [sp, #-48]!
  417cc8:	mov	x29, sp
  417ccc:	str	x0, [sp, #24]
  417cd0:	ldr	x0, [sp, #24]
  417cd4:	ldr	d1, [x0, #88]
  417cd8:	ldr	x0, [sp, #24]
  417cdc:	ldr	d0, [x0, #104]
  417ce0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417ce4:	ldr	d2, [x0, #16]
  417ce8:	fdiv	d0, d0, d2
  417cec:	fadd	d2, d1, d0
  417cf0:	ldr	x0, [sp, #24]
  417cf4:	ldr	d1, [x0, #96]
  417cf8:	ldr	x0, [sp, #24]
  417cfc:	ldr	d0, [x0, #112]
  417d00:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417d04:	ldr	d3, [x0, #16]
  417d08:	fdiv	d0, d0, d3
  417d0c:	fsub	d0, d1, d0
  417d10:	add	x0, sp, #0x20
  417d14:	fmov	d1, d0
  417d18:	fmov	d0, d2
  417d1c:	bl	410348 <sqrt@plt+0xe4e8>
  417d20:	ldp	x0, x1, [sp, #32]
  417d24:	mov	x2, x0
  417d28:	mov	x3, x1
  417d2c:	fmov	d0, x2
  417d30:	fmov	d1, x1
  417d34:	ldp	x29, x30, [sp], #48
  417d38:	ret
  417d3c:	stp	x29, x30, [sp, #-48]!
  417d40:	mov	x29, sp
  417d44:	str	x0, [sp, #24]
  417d48:	ldr	x0, [sp, #24]
  417d4c:	ldr	d1, [x0, #88]
  417d50:	ldr	x0, [sp, #24]
  417d54:	ldr	d0, [x0, #104]
  417d58:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417d5c:	ldr	d2, [x0, #16]
  417d60:	fdiv	d0, d0, d2
  417d64:	fsub	d2, d1, d0
  417d68:	ldr	x0, [sp, #24]
  417d6c:	ldr	d1, [x0, #96]
  417d70:	ldr	x0, [sp, #24]
  417d74:	ldr	d0, [x0, #112]
  417d78:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417d7c:	ldr	d3, [x0, #16]
  417d80:	fdiv	d0, d0, d3
  417d84:	fsub	d0, d1, d0
  417d88:	add	x0, sp, #0x20
  417d8c:	fmov	d1, d0
  417d90:	fmov	d0, d2
  417d94:	bl	410348 <sqrt@plt+0xe4e8>
  417d98:	ldp	x0, x1, [sp, #32]
  417d9c:	mov	x2, x0
  417da0:	mov	x3, x1
  417da4:	fmov	d0, x2
  417da8:	fmov	d1, x1
  417dac:	ldp	x29, x30, [sp], #48
  417db0:	ret
  417db4:	sub	sp, sp, #0x10
  417db8:	str	x0, [sp, #8]
  417dbc:	ldr	x0, [sp, #8]
  417dc0:	ldr	d1, [x0, #104]
  417dc4:	fmov	d0, #2.000000000000000000e+00
  417dc8:	fdiv	d0, d1, d0
  417dcc:	add	sp, sp, #0x10
  417dd0:	ret
  417dd4:	sub	sp, sp, #0x10
  417dd8:	str	x0, [sp, #8]
  417ddc:	mov	w0, #0x3                   	// #3
  417de0:	add	sp, sp, #0x10
  417de4:	ret
  417de8:	sub	sp, sp, #0x10
  417dec:	str	x0, [sp, #8]
  417df0:	mov	w0, #0x2                   	// #2
  417df4:	add	sp, sp, #0x10
  417df8:	ret
  417dfc:	stp	x29, x30, [sp, #-32]!
  417e00:	mov	x29, sp
  417e04:	str	x0, [sp, #24]
  417e08:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  417e0c:	add	x1, x0, #0x6c8
  417e10:	ldr	x0, [sp, #24]
  417e14:	str	x1, [x0]
  417e18:	ldr	x0, [sp, #24]
  417e1c:	bl	417b68 <sqrt@plt+0x15d08>
  417e20:	nop
  417e24:	ldp	x29, x30, [sp], #32
  417e28:	ret
  417e2c:	stp	x29, x30, [sp, #-32]!
  417e30:	mov	x29, sp
  417e34:	str	x0, [sp, #24]
  417e38:	ldr	x0, [sp, #24]
  417e3c:	bl	417dfc <sqrt@plt+0x15f9c>
  417e40:	mov	x1, #0x98                  	// #152
  417e44:	ldr	x0, [sp, #24]
  417e48:	bl	4229cc <_ZdlPvm@@Base>
  417e4c:	ldp	x29, x30, [sp], #32
  417e50:	ret
  417e54:	sub	sp, sp, #0x10
  417e58:	str	x0, [sp, #8]
  417e5c:	ldr	x0, [sp, #8]
  417e60:	ldp	x0, x1, [x0, #104]
  417e64:	mov	x2, x0
  417e68:	mov	x3, x1
  417e6c:	fmov	d0, x2
  417e70:	fmov	d1, x1
  417e74:	add	sp, sp, #0x10
  417e78:	ret
  417e7c:	sub	sp, sp, #0x10
  417e80:	str	x0, [sp, #8]
  417e84:	mov	w0, #0x8                   	// #8
  417e88:	add	sp, sp, #0x10
  417e8c:	ret
  417e90:	sub	sp, sp, #0x10
  417e94:	str	x0, [sp, #8]
  417e98:	ldr	x0, [sp, #8]
  417e9c:	ldp	x0, x1, [x0, #120]
  417ea0:	mov	x2, x0
  417ea4:	mov	x3, x1
  417ea8:	fmov	d0, x2
  417eac:	fmov	d1, x1
  417eb0:	add	sp, sp, #0x10
  417eb4:	ret
  417eb8:	sub	sp, sp, #0x10
  417ebc:	str	x0, [sp, #8]
  417ec0:	ldr	x0, [sp, #8]
  417ec4:	ldp	x0, x1, [x0, #136]
  417ec8:	mov	x2, x0
  417ecc:	mov	x3, x1
  417ed0:	fmov	d0, x2
  417ed4:	fmov	d1, x1
  417ed8:	add	sp, sp, #0x10
  417edc:	ret
  417ee0:	sub	sp, sp, #0x10
  417ee4:	str	x0, [sp, #8]
  417ee8:	ldr	x0, [sp, #8]
  417eec:	ldp	x0, x1, [x0, #120]
  417ef0:	mov	x2, x0
  417ef4:	mov	x3, x1
  417ef8:	fmov	d0, x2
  417efc:	fmov	d1, x1
  417f00:	add	sp, sp, #0x10
  417f04:	ret
  417f08:	stp	x29, x30, [sp, #-48]!
  417f0c:	mov	x29, sp
  417f10:	str	x0, [sp, #24]
  417f14:	ldr	x0, [sp, #24]
  417f18:	add	x2, x0, #0x78
  417f1c:	ldr	x0, [sp, #24]
  417f20:	add	x0, x0, #0x88
  417f24:	mov	x1, x0
  417f28:	mov	x0, x2
  417f2c:	bl	41059c <sqrt@plt+0xe73c>
  417f30:	fmov	d2, d0
  417f34:	fmov	d0, d1
  417f38:	str	d2, [sp, #32]
  417f3c:	str	d0, [sp, #40]
  417f40:	add	x0, sp, #0x20
  417f44:	fmov	d0, #2.000000000000000000e+00
  417f48:	bl	410664 <sqrt@plt+0xe804>
  417f4c:	fmov	d2, d0
  417f50:	fmov	d0, d1
  417f54:	mov	x0, #0x0                   	// #0
  417f58:	mov	x1, #0x0                   	// #0
  417f5c:	fmov	x0, d2
  417f60:	fmov	x1, d0
  417f64:	mov	x2, x0
  417f68:	mov	x3, x1
  417f6c:	fmov	d0, x2
  417f70:	fmov	d1, x1
  417f74:	ldp	x29, x30, [sp], #48
  417f78:	ret
  417f7c:	sub	sp, sp, #0x10
  417f80:	str	x0, [sp, #8]
  417f84:	ldr	x0, [sp, #8]
  417f88:	ldr	d1, [x0, #144]
  417f8c:	ldr	x0, [sp, #8]
  417f90:	ldr	d0, [x0, #128]
  417f94:	fsub	d0, d1, d0
  417f98:	fcmpe	d0, #0.0
  417f9c:	b.le	417fac <sqrt@plt+0x1614c>
  417fa0:	ldr	x0, [sp, #8]
  417fa4:	add	x0, x0, #0x88
  417fa8:	b	417fb4 <sqrt@plt+0x16154>
  417fac:	ldr	x0, [sp, #8]
  417fb0:	add	x0, x0, #0x78
  417fb4:	ldp	x0, x1, [x0]
  417fb8:	mov	x2, x0
  417fbc:	mov	x3, x1
  417fc0:	fmov	d0, x2
  417fc4:	fmov	d1, x1
  417fc8:	add	sp, sp, #0x10
  417fcc:	ret
  417fd0:	sub	sp, sp, #0x10
  417fd4:	str	x0, [sp, #8]
  417fd8:	ldr	x0, [sp, #8]
  417fdc:	ldr	d1, [x0, #144]
  417fe0:	ldr	x0, [sp, #8]
  417fe4:	ldr	d0, [x0, #128]
  417fe8:	fsub	d0, d1, d0
  417fec:	fcmpe	d0, #0.0
  417ff0:	b.pl	418000 <sqrt@plt+0x161a0>  // b.nfrst
  417ff4:	ldr	x0, [sp, #8]
  417ff8:	add	x0, x0, #0x88
  417ffc:	b	418008 <sqrt@plt+0x161a8>
  418000:	ldr	x0, [sp, #8]
  418004:	add	x0, x0, #0x78
  418008:	ldp	x0, x1, [x0]
  41800c:	mov	x2, x0
  418010:	mov	x3, x1
  418014:	fmov	d0, x2
  418018:	fmov	d1, x1
  41801c:	add	sp, sp, #0x10
  418020:	ret
  418024:	sub	sp, sp, #0x10
  418028:	str	x0, [sp, #8]
  41802c:	ldr	x0, [sp, #8]
  418030:	ldr	d1, [x0, #136]
  418034:	ldr	x0, [sp, #8]
  418038:	ldr	d0, [x0, #120]
  41803c:	fsub	d0, d1, d0
  418040:	fcmpe	d0, #0.0
  418044:	b.le	418054 <sqrt@plt+0x161f4>
  418048:	ldr	x0, [sp, #8]
  41804c:	add	x0, x0, #0x88
  418050:	b	41805c <sqrt@plt+0x161fc>
  418054:	ldr	x0, [sp, #8]
  418058:	add	x0, x0, #0x78
  41805c:	ldp	x0, x1, [x0]
  418060:	mov	x2, x0
  418064:	mov	x3, x1
  418068:	fmov	d0, x2
  41806c:	fmov	d1, x1
  418070:	add	sp, sp, #0x10
  418074:	ret
  418078:	sub	sp, sp, #0x10
  41807c:	str	x0, [sp, #8]
  418080:	ldr	x0, [sp, #8]
  418084:	ldr	d1, [x0, #136]
  418088:	ldr	x0, [sp, #8]
  41808c:	ldr	d0, [x0, #120]
  418090:	fsub	d0, d1, d0
  418094:	fcmpe	d0, #0.0
  418098:	b.pl	4180a8 <sqrt@plt+0x16248>  // b.nfrst
  41809c:	ldr	x0, [sp, #8]
  4180a0:	add	x0, x0, #0x88
  4180a4:	b	4180b0 <sqrt@plt+0x16250>
  4180a8:	ldr	x0, [sp, #8]
  4180ac:	add	x0, x0, #0x78
  4180b0:	ldp	x0, x1, [x0]
  4180b4:	mov	x2, x0
  4180b8:	mov	x3, x1
  4180bc:	fmov	d0, x2
  4180c0:	fmov	d1, x1
  4180c4:	add	sp, sp, #0x10
  4180c8:	ret
  4180cc:	sub	sp, sp, #0x10
  4180d0:	str	x0, [sp, #8]
  4180d4:	mov	w0, #0x6                   	// #6
  4180d8:	add	sp, sp, #0x10
  4180dc:	ret
  4180e0:	sub	sp, sp, #0x10
  4180e4:	str	x0, [sp, #8]
  4180e8:	mov	w0, #0x7                   	// #7
  4180ec:	add	sp, sp, #0x10
  4180f0:	ret
  4180f4:	sub	sp, sp, #0x10
  4180f8:	str	x0, [sp, #8]
  4180fc:	mov	w0, #0x5                   	// #5
  418100:	add	sp, sp, #0x10
  418104:	ret
  418108:	stp	x29, x30, [sp, #-32]!
  41810c:	mov	x29, sp
  418110:	str	x0, [sp, #24]
  418114:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  418118:	add	x1, x0, #0x308
  41811c:	ldr	x0, [sp, #24]
  418120:	str	x1, [x0]
  418124:	ldr	x0, [sp, #24]
  418128:	bl	411e2c <sqrt@plt+0xffcc>
  41812c:	nop
  418130:	ldp	x29, x30, [sp], #32
  418134:	ret
  418138:	stp	x29, x30, [sp, #-32]!
  41813c:	mov	x29, sp
  418140:	str	x0, [sp, #24]
  418144:	ldr	x0, [sp, #24]
  418148:	bl	418108 <sqrt@plt+0x162a8>
  41814c:	mov	x1, #0x98                  	// #152
  418150:	ldr	x0, [sp, #24]
  418154:	bl	4229cc <_ZdlPvm@@Base>
  418158:	ldp	x29, x30, [sp], #32
  41815c:	ret
  418160:	sub	sp, sp, #0x10
  418164:	str	x0, [sp, #8]
  418168:	ldr	x0, [sp, #8]
  41816c:	ldp	x0, x1, [x0, #160]
  418170:	mov	x2, x0
  418174:	mov	x3, x1
  418178:	fmov	d0, x2
  41817c:	fmov	d1, x1
  418180:	add	sp, sp, #0x10
  418184:	ret
  418188:	sub	sp, sp, #0x10
  41818c:	str	x0, [sp, #8]
  418190:	ldr	x0, [sp, #8]
  418194:	ldp	x0, x1, [x0, #160]
  418198:	mov	x2, x0
  41819c:	mov	x3, x1
  4181a0:	fmov	d0, x2
  4181a4:	fmov	d1, x1
  4181a8:	add	sp, sp, #0x10
  4181ac:	ret
  4181b0:	sub	sp, sp, #0x10
  4181b4:	str	x0, [sp, #8]
  4181b8:	ldr	x0, [sp, #8]
  4181bc:	ldr	d0, [x0, #176]
  4181c0:	add	sp, sp, #0x10
  4181c4:	ret
  4181c8:	sub	sp, sp, #0x10
  4181cc:	str	x0, [sp, #8]
  4181d0:	mov	w0, #0x4                   	// #4
  4181d4:	add	sp, sp, #0x10
  4181d8:	ret
  4181dc:	sub	sp, sp, #0x10
  4181e0:	str	d0, [sp, #8]
  4181e4:	str	d1, [sp]
  4181e8:	ldr	d1, [sp, #8]
  4181ec:	ldr	d0, [sp]
  4181f0:	fcmpe	d1, d0
  4181f4:	b.le	418200 <sqrt@plt+0x163a0>
  4181f8:	ldr	d0, [sp, #8]
  4181fc:	b	418204 <sqrt@plt+0x163a4>
  418200:	ldr	d0, [sp]
  418204:	add	sp, sp, #0x10
  418208:	ret
  41820c:	stp	x29, x30, [sp, #-32]!
  418210:	mov	x29, sp
  418214:	str	x0, [sp, #24]
  418218:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  41821c:	add	x1, x0, #0x38
  418220:	ldr	x0, [sp, #24]
  418224:	str	x1, [x0]
  418228:	ldr	x0, [sp, #24]
  41822c:	bl	418108 <sqrt@plt+0x162a8>
  418230:	nop
  418234:	ldp	x29, x30, [sp], #32
  418238:	ret
  41823c:	stp	x29, x30, [sp, #-32]!
  418240:	mov	x29, sp
  418244:	str	x0, [sp, #24]
  418248:	ldr	x0, [sp, #24]
  41824c:	bl	41820c <sqrt@plt+0x163ac>
  418250:	mov	x1, #0xb8                  	// #184
  418254:	ldr	x0, [sp, #24]
  418258:	bl	4229cc <_ZdlPvm@@Base>
  41825c:	ldp	x29, x30, [sp], #32
  418260:	ret
  418264:	stp	x29, x30, [sp, #-32]!
  418268:	mov	x29, sp
  41826c:	str	x0, [sp, #24]
  418270:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  418274:	add	x1, x0, #0x218
  418278:	ldr	x0, [sp, #24]
  41827c:	str	x1, [x0]
  418280:	ldr	x0, [sp, #24]
  418284:	bl	414fb0 <sqrt@plt+0x13150>
  418288:	nop
  41828c:	ldp	x29, x30, [sp], #32
  418290:	ret
  418294:	stp	x29, x30, [sp, #-32]!
  418298:	mov	x29, sp
  41829c:	str	x0, [sp, #24]
  4182a0:	ldr	x0, [sp, #24]
  4182a4:	bl	418264 <sqrt@plt+0x16404>
  4182a8:	mov	x1, #0xa8                  	// #168
  4182ac:	ldr	x0, [sp, #24]
  4182b0:	bl	4229cc <_ZdlPvm@@Base>
  4182b4:	ldp	x29, x30, [sp], #32
  4182b8:	ret
  4182bc:	stp	x29, x30, [sp, #-32]!
  4182c0:	mov	x29, sp
  4182c4:	str	x0, [sp, #24]
  4182c8:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4182cc:	add	x1, x0, #0x3f8
  4182d0:	ldr	x0, [sp, #24]
  4182d4:	str	x1, [x0]
  4182d8:	ldr	x0, [sp, #24]
  4182dc:	bl	414fb0 <sqrt@plt+0x13150>
  4182e0:	nop
  4182e4:	ldp	x29, x30, [sp], #32
  4182e8:	ret
  4182ec:	stp	x29, x30, [sp, #-32]!
  4182f0:	mov	x29, sp
  4182f4:	str	x0, [sp, #24]
  4182f8:	ldr	x0, [sp, #24]
  4182fc:	bl	4182bc <sqrt@plt+0x1645c>
  418300:	mov	x1, #0xa8                  	// #168
  418304:	ldr	x0, [sp, #24]
  418308:	bl	4229cc <_ZdlPvm@@Base>
  41830c:	ldp	x29, x30, [sp], #32
  418310:	ret
  418314:	stp	x29, x30, [sp, #-32]!
  418318:	mov	x29, sp
  41831c:	str	x0, [sp, #24]
  418320:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  418324:	add	x1, x0, #0x4e8
  418328:	ldr	x0, [sp, #24]
  41832c:	str	x1, [x0]
  418330:	ldr	x0, [sp, #24]
  418334:	bl	411e2c <sqrt@plt+0xffcc>
  418338:	nop
  41833c:	ldp	x29, x30, [sp], #32
  418340:	ret
  418344:	stp	x29, x30, [sp, #-32]!
  418348:	mov	x29, sp
  41834c:	str	x0, [sp, #24]
  418350:	ldr	x0, [sp, #24]
  418354:	bl	418314 <sqrt@plt+0x164b4>
  418358:	mov	x1, #0x78                  	// #120
  41835c:	ldr	x0, [sp, #24]
  418360:	bl	4229cc <_ZdlPvm@@Base>
  418364:	ldp	x29, x30, [sp], #32
  418368:	ret
  41836c:	stp	x29, x30, [sp, #-32]!
  418370:	mov	x29, sp
  418374:	str	x0, [sp, #24]
  418378:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  41837c:	add	x1, x0, #0x5d8
  418380:	ldr	x0, [sp, #24]
  418384:	str	x1, [x0]
  418388:	ldr	x0, [sp, #24]
  41838c:	bl	417dfc <sqrt@plt+0x15f9c>
  418390:	nop
  418394:	ldp	x29, x30, [sp], #32
  418398:	ret
  41839c:	stp	x29, x30, [sp, #-32]!
  4183a0:	mov	x29, sp
  4183a4:	str	x0, [sp, #24]
  4183a8:	ldr	x0, [sp, #24]
  4183ac:	bl	41836c <sqrt@plt+0x1650c>
  4183b0:	mov	x1, #0x98                  	// #152
  4183b4:	ldr	x0, [sp, #24]
  4183b8:	bl	4229cc <_ZdlPvm@@Base>
  4183bc:	ldp	x29, x30, [sp], #32
  4183c0:	ret
  4183c4:	stp	x29, x30, [sp, #-32]!
  4183c8:	mov	x29, sp
  4183cc:	str	x0, [sp, #24]
  4183d0:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  4183d4:	add	x1, x0, #0x7b8
  4183d8:	ldr	x0, [sp, #24]
  4183dc:	str	x1, [x0]
  4183e0:	ldr	x0, [sp, #24]
  4183e4:	bl	417afc <sqrt@plt+0x15c9c>
  4183e8:	nop
  4183ec:	ldp	x29, x30, [sp], #32
  4183f0:	ret
  4183f4:	stp	x29, x30, [sp, #-32]!
  4183f8:	mov	x29, sp
  4183fc:	str	x0, [sp, #24]
  418400:	ldr	x0, [sp, #24]
  418404:	bl	4183c4 <sqrt@plt+0x16564>
  418408:	mov	x1, #0x78                  	// #120
  41840c:	ldr	x0, [sp, #24]
  418410:	bl	4229cc <_ZdlPvm@@Base>
  418414:	ldp	x29, x30, [sp], #32
  418418:	ret
  41841c:	stp	x29, x30, [sp, #-32]!
  418420:	mov	x29, sp
  418424:	str	x0, [sp, #24]
  418428:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  41842c:	add	x1, x0, #0x998
  418430:	ldr	x0, [sp, #24]
  418434:	str	x1, [x0]
  418438:	ldr	x0, [sp, #24]
  41843c:	bl	417b68 <sqrt@plt+0x15d08>
  418440:	nop
  418444:	ldp	x29, x30, [sp], #32
  418448:	ret
  41844c:	stp	x29, x30, [sp, #-32]!
  418450:	mov	x29, sp
  418454:	str	x0, [sp, #24]
  418458:	ldr	x0, [sp, #24]
  41845c:	bl	41841c <sqrt@plt+0x165bc>
  418460:	mov	x1, #0xa8                  	// #168
  418464:	ldr	x0, [sp, #24]
  418468:	bl	4229cc <_ZdlPvm@@Base>
  41846c:	ldp	x29, x30, [sp], #32
  418470:	ret
  418474:	stp	x29, x30, [sp, #-32]!
  418478:	mov	x29, sp
  41847c:	str	x0, [sp, #24]
  418480:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6634>
  418484:	add	x1, x0, #0xd58
  418488:	ldr	x0, [sp, #24]
  41848c:	str	x1, [x0]
  418490:	ldr	x0, [sp, #24]
  418494:	bl	410b44 <sqrt@plt+0xece4>
  418498:	nop
  41849c:	ldp	x29, x30, [sp], #32
  4184a0:	ret
  4184a4:	stp	x29, x30, [sp, #-32]!
  4184a8:	mov	x29, sp
  4184ac:	str	x0, [sp, #24]
  4184b0:	ldr	x0, [sp, #24]
  4184b4:	bl	418474 <sqrt@plt+0x16614>
  4184b8:	mov	x1, #0x18                  	// #24
  4184bc:	ldr	x0, [sp, #24]
  4184c0:	bl	4229cc <_ZdlPvm@@Base>
  4184c4:	ldp	x29, x30, [sp], #32
  4184c8:	ret
  4184cc:	stp	x29, x30, [sp, #-112]!
  4184d0:	mov	x29, sp
  4184d4:	str	x0, [sp, #40]
  4184d8:	str	x1, [sp, #32]
  4184dc:	str	d0, [sp, #24]
  4184e0:	str	x2, [sp, #16]
  4184e4:	ldr	x0, [sp, #16]
  4184e8:	ldr	w0, [x0]
  4184ec:	cmp	w0, #0x3
  4184f0:	cset	w0, eq  // eq = none
  4184f4:	and	w0, w0, #0xff
  4184f8:	mov	w3, w0
  4184fc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418500:	add	x2, x0, #0x348
  418504:	mov	w1, #0x1c                  	// #28
  418508:	mov	w0, w3
  41850c:	bl	407ffc <sqrt@plt+0x619c>
  418510:	ldr	x0, [sp, #16]
  418514:	add	x2, sp, #0x30
  418518:	mov	x3, x0
  41851c:	ldp	x0, x1, [x3]
  418520:	stp	x0, x1, [x2]
  418524:	ldr	x0, [x3, #16]
  418528:	str	x0, [x2, #16]
  41852c:	mov	w0, #0x1                   	// #1
  418530:	str	w0, [sp, #48]
  418534:	ldr	x0, [sp, #16]
  418538:	ldr	d1, [x0, #8]
  41853c:	ldr	d0, [sp, #24]
  418540:	fdiv	d0, d1, d0
  418544:	str	d0, [sp, #80]
  418548:	ldr	d0, [sp, #80]
  41854c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418550:	ldr	d1, [x0, #872]
  418554:	fcmpe	d0, d1
  418558:	b.lt	4185f4 <sqrt@plt+0x16794>  // b.tstop
  41855c:	ldr	d0, [sp, #80]
  418560:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418564:	ldr	d1, [x0, #880]
  418568:	fcmpe	d0, d1
  41856c:	b.pl	418590 <sqrt@plt+0x16730>  // b.nfrst
  418570:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418574:	ldr	d1, [x0, #880]
  418578:	ldr	d0, [sp, #80]
  41857c:	fsub	d0, d1, d0
  418580:	str	d0, [sp, #96]
  418584:	mov	w0, #0x4                   	// #4
  418588:	str	w0, [sp, #108]
  41858c:	b	41863c <sqrt@plt+0x167dc>
  418590:	ldr	d0, [sp, #80]
  418594:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418598:	ldr	d1, [x0, #888]
  41859c:	fcmpe	d0, d1
  4185a0:	b.pl	4185c4 <sqrt@plt+0x16764>  // b.nfrst
  4185a4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  4185a8:	ldr	d1, [x0, #888]
  4185ac:	ldr	d0, [sp, #80]
  4185b0:	fsub	d0, d1, d0
  4185b4:	str	d0, [sp, #96]
  4185b8:	mov	w0, #0x2                   	// #2
  4185bc:	str	w0, [sp, #108]
  4185c0:	b	41863c <sqrt@plt+0x167dc>
  4185c4:	ldr	x0, [sp, #40]
  4185c8:	ldr	x0, [x0]
  4185cc:	add	x0, x0, #0x20
  4185d0:	ldr	x3, [x0]
  4185d4:	add	x0, sp, #0x30
  4185d8:	fmov	d1, #-1.000000000000000000e+00
  4185dc:	mov	x2, x0
  4185e0:	ldr	d0, [sp, #24]
  4185e4:	ldr	x1, [sp, #32]
  4185e8:	ldr	x0, [sp, #40]
  4185ec:	blr	x3
  4185f0:	b	4186c4 <sqrt@plt+0x16864>
  4185f4:	ldr	d1, [sp, #80]
  4185f8:	fmov	d0, #4.000000000000000000e+00
  4185fc:	fmul	d0, d1, d0
  418600:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418604:	ldr	d1, [x0, #888]
  418608:	fdiv	d0, d1, d0
  41860c:	bl	401d60 <ceil@plt>
  418610:	fcvtzs	w0, d0
  418614:	lsl	w0, w0, #2
  418618:	str	w0, [sp, #108]
  41861c:	ldr	w0, [sp, #108]
  418620:	scvtf	d0, w0
  418624:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418628:	ldr	d1, [x0, #896]
  41862c:	fdiv	d1, d1, d0
  418630:	ldr	d0, [sp, #80]
  418634:	fsub	d0, d1, d0
  418638:	str	d0, [sp, #96]
  41863c:	str	wzr, [sp, #92]
  418640:	ldr	w1, [sp, #92]
  418644:	ldr	w0, [sp, #108]
  418648:	cmp	w1, w0
  41864c:	b.ge	4186c4 <sqrt@plt+0x16864>  // b.tcont
  418650:	ldr	w0, [sp, #92]
  418654:	scvtf	d1, w0
  418658:	ldr	d2, [sp, #80]
  41865c:	ldr	d0, [sp, #96]
  418660:	fadd	d0, d2, d0
  418664:	fmul	d1, d1, d0
  418668:	fmov	d0, #2.000000000000000000e+00
  41866c:	ldr	d2, [sp, #80]
  418670:	fdiv	d0, d2, d0
  418674:	fsub	d0, d1, d0
  418678:	str	d0, [sp, #72]
  41867c:	ldr	x0, [sp, #40]
  418680:	ldr	x0, [x0]
  418684:	add	x0, x0, #0xb0
  418688:	ldr	x3, [x0]
  41868c:	ldr	d1, [sp, #72]
  418690:	ldr	d0, [sp, #80]
  418694:	fadd	d0, d1, d0
  418698:	ldr	x2, [sp, #16]
  41869c:	fmov	d2, d0
  4186a0:	ldr	d1, [sp, #72]
  4186a4:	ldr	d0, [sp, #24]
  4186a8:	ldr	x1, [sp, #32]
  4186ac:	ldr	x0, [sp, #40]
  4186b0:	blr	x3
  4186b4:	ldr	w0, [sp, #92]
  4186b8:	add	w0, w0, #0x1
  4186bc:	str	w0, [sp, #92]
  4186c0:	b	418640 <sqrt@plt+0x167e0>
  4186c4:	ldp	x29, x30, [sp], #112
  4186c8:	ret
  4186cc:	stp	x29, x30, [sp, #-144]!
  4186d0:	mov	x29, sp
  4186d4:	str	x19, [sp, #16]
  4186d8:	str	d8, [sp, #24]
  4186dc:	str	x0, [sp, #56]
  4186e0:	str	x1, [sp, #48]
  4186e4:	str	d0, [sp, #40]
  4186e8:	str	x2, [sp, #32]
  4186ec:	ldr	x0, [sp, #32]
  4186f0:	ldr	w0, [x0]
  4186f4:	cmp	w0, #0x2
  4186f8:	cset	w0, eq  // eq = none
  4186fc:	and	w0, w0, #0xff
  418700:	mov	w3, w0
  418704:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418708:	add	x2, x0, #0x348
  41870c:	mov	w1, #0x3f                  	// #63
  418710:	mov	w0, w3
  418714:	bl	407ffc <sqrt@plt+0x619c>
  418718:	ldr	x0, [sp, #32]
  41871c:	ldr	d1, [x0, #8]
  418720:	ldr	d0, [sp, #40]
  418724:	fdiv	d0, d1, d0
  418728:	str	d0, [sp, #136]
  41872c:	ldr	d0, [sp, #136]
  418730:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418734:	ldr	d1, [x0, #880]
  418738:	fcmpe	d0, d1
  41873c:	b.lt	418758 <sqrt@plt+0x168f8>  // b.tstop
  418740:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418744:	ldr	d0, [x0, #888]
  418748:	str	d0, [sp, #136]
  41874c:	mov	w0, #0x2                   	// #2
  418750:	str	w0, [sp, #132]
  418754:	b	418790 <sqrt@plt+0x16930>
  418758:	ldr	d0, [sp, #136]
  41875c:	fadd	d0, d0, d0
  418760:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418764:	ldr	d1, [x0, #888]
  418768:	fdiv	d0, d1, d0
  41876c:	fcvtzs	w0, d0
  418770:	lsl	w0, w0, #2
  418774:	str	w0, [sp, #132]
  418778:	ldr	w0, [sp, #132]
  41877c:	scvtf	d0, w0
  418780:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418784:	ldr	d1, [x0, #896]
  418788:	fdiv	d0, d1, d0
  41878c:	str	d0, [sp, #136]
  418790:	str	xzr, [sp, #120]
  418794:	str	wzr, [sp, #116]
  418798:	ldr	w1, [sp, #116]
  41879c:	ldr	w0, [sp, #132]
  4187a0:	cmp	w1, w0
  4187a4:	b.ge	41884c <sqrt@plt+0x169ec>  // b.tcont
  4187a8:	ldr	x0, [sp, #56]
  4187ac:	ldr	x0, [x0]
  4187b0:	add	x0, x0, #0xa8
  4187b4:	ldr	x19, [x0]
  4187b8:	ldr	d0, [sp, #120]
  4187bc:	bl	401a10 <cos@plt>
  4187c0:	fmov	d8, d0
  4187c4:	ldr	d0, [sp, #120]
  4187c8:	bl	401ce0 <sin@plt>
  4187cc:	add	x0, sp, #0x60
  4187d0:	fmov	d1, d0
  4187d4:	fmov	d0, d8
  4187d8:	bl	410348 <sqrt@plt+0xe4e8>
  4187dc:	add	x0, sp, #0x60
  4187e0:	ldr	d0, [sp, #40]
  4187e4:	bl	4106c0 <sqrt@plt+0xe860>
  4187e8:	fmov	d2, d0
  4187ec:	fmov	d0, d1
  4187f0:	str	d2, [sp, #80]
  4187f4:	str	d0, [sp, #88]
  4187f8:	add	x0, sp, #0x50
  4187fc:	mov	x1, x0
  418800:	ldr	x0, [sp, #48]
  418804:	bl	41059c <sqrt@plt+0xe73c>
  418808:	fmov	d2, d0
  41880c:	fmov	d0, d1
  418810:	str	d2, [sp, #64]
  418814:	str	d0, [sp, #72]
  418818:	add	x0, sp, #0x40
  41881c:	ldr	x2, [sp, #32]
  418820:	mov	x1, x0
  418824:	ldr	x0, [sp, #56]
  418828:	blr	x19
  41882c:	ldr	w0, [sp, #116]
  418830:	add	w0, w0, #0x1
  418834:	str	w0, [sp, #116]
  418838:	ldr	d1, [sp, #120]
  41883c:	ldr	d0, [sp, #136]
  418840:	fadd	d0, d1, d0
  418844:	str	d0, [sp, #120]
  418848:	b	418798 <sqrt@plt+0x16938>
  41884c:	nop
  418850:	ldr	x19, [sp, #16]
  418854:	ldr	d8, [sp, #24]
  418858:	ldp	x29, x30, [sp], #144
  41885c:	ret
  418860:	stp	x29, x30, [sp, #-384]!
  418864:	mov	x29, sp
  418868:	str	x19, [sp, #16]
  41886c:	stp	d8, d9, [sp, #32]
  418870:	str	x0, [sp, #88]
  418874:	str	x1, [sp, #80]
  418878:	str	x2, [sp, #72]
  41887c:	str	x3, [sp, #64]
  418880:	str	x4, [sp, #56]
  418884:	str	x5, [sp, #48]
  418888:	ldr	x0, [sp, #48]
  41888c:	ldr	w0, [x0]
  418890:	cmp	w0, #0x1
  418894:	cset	w0, eq  // eq = none
  418898:	and	w0, w0, #0xff
  41889c:	mov	w3, w0
  4188a0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  4188a4:	add	x2, x0, #0x348
  4188a8:	mov	w1, #0x56                  	// #86
  4188ac:	mov	w0, w3
  4188b0:	bl	407ffc <sqrt@plt+0x619c>
  4188b4:	ldr	x0, [sp, #56]
  4188b8:	ldr	d0, [x0]
  4188bc:	fcmp	d0, #0.0
  4188c0:	b.eq	4188dc <sqrt@plt+0x16a7c>  // b.none
  4188c4:	ldr	x0, [sp, #56]
  4188c8:	ldr	d0, [x0, #8]
  4188cc:	fcmp	d0, #0.0
  4188d0:	b.eq	4188dc <sqrt@plt+0x16a7c>  // b.none
  4188d4:	mov	w0, #0x1                   	// #1
  4188d8:	b	4188e0 <sqrt@plt+0x16a80>
  4188dc:	mov	w0, #0x0                   	// #0
  4188e0:	mov	w3, w0
  4188e4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  4188e8:	add	x2, x0, #0x348
  4188ec:	mov	w1, #0x57                  	// #87
  4188f0:	mov	w0, w3
  4188f4:	bl	407ffc <sqrt@plt+0x619c>
  4188f8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  4188fc:	ldr	d0, [x0, #904]
  418900:	str	d0, [sp, #376]
  418904:	ldr	x1, [sp, #64]
  418908:	ldr	x0, [sp, #72]
  41890c:	bl	41059c <sqrt@plt+0xe73c>
  418910:	fmov	d2, d0
  418914:	fmov	d0, d1
  418918:	str	d2, [sp, #184]
  41891c:	str	d0, [sp, #192]
  418920:	add	x0, sp, #0xb8
  418924:	fmov	d0, #2.000000000000000000e+00
  418928:	bl	410664 <sqrt@plt+0xe804>
  41892c:	fmov	d2, d0
  418930:	fmov	d0, d1
  418934:	str	d2, [sp, #168]
  418938:	str	d0, [sp, #176]
  41893c:	ldr	d1, [sp, #176]
  418940:	ldr	x0, [sp, #56]
  418944:	ldr	d0, [x0, #8]
  418948:	fdiv	d2, d1, d0
  41894c:	ldr	d1, [sp, #168]
  418950:	ldr	x0, [sp, #56]
  418954:	ldr	d0, [x0]
  418958:	fdiv	d0, d1, d0
  41895c:	fmov	d1, d0
  418960:	fmov	d0, d2
  418964:	bl	401bb0 <atan2@plt>
  418968:	str	d0, [sp, #368]
  41896c:	ldr	x0, [sp, #56]
  418970:	ldr	d8, [x0]
  418974:	ldr	d0, [sp, #368]
  418978:	bl	401a10 <cos@plt>
  41897c:	fmul	d9, d8, d0
  418980:	ldr	x0, [sp, #56]
  418984:	ldr	d8, [x0, #8]
  418988:	ldr	d0, [sp, #368]
  41898c:	bl	401ce0 <sin@plt>
  418990:	fmul	d0, d8, d0
  418994:	add	x0, sp, #0x98
  418998:	fmov	d1, d0
  41899c:	fmov	d0, d9
  4189a0:	bl	410348 <sqrt@plt+0xe4e8>
  4189a4:	ldr	x0, [sp, #56]
  4189a8:	ldr	d1, [x0]
  4189ac:	ldr	x0, [sp, #56]
  4189b0:	ldr	d0, [x0]
  4189b4:	fmul	d0, d1, d0
  4189b8:	str	d0, [sp, #360]
  4189bc:	ldr	d0, [sp, #360]
  4189c0:	fmul	d0, d0, d0
  4189c4:	str	d0, [sp, #352]
  4189c8:	ldr	x0, [sp, #56]
  4189cc:	ldr	d1, [x0, #8]
  4189d0:	ldr	x0, [sp, #56]
  4189d4:	ldr	d0, [x0, #8]
  4189d8:	fmul	d0, d1, d0
  4189dc:	str	d0, [sp, #344]
  4189e0:	ldr	d0, [sp, #344]
  4189e4:	fmul	d0, d0, d0
  4189e8:	str	d0, [sp, #336]
  4189ec:	ldr	d1, [sp, #360]
  4189f0:	ldr	d0, [sp, #344]
  4189f4:	fsub	d0, d1, d0
  4189f8:	str	d0, [sp, #328]
  4189fc:	ldr	d1, [sp, #160]
  418a00:	ldr	d0, [sp, #352]
  418a04:	fmul	d1, d1, d0
  418a08:	ldr	d0, [sp, #160]
  418a0c:	fmul	d1, d1, d0
  418a10:	ldr	d2, [sp, #152]
  418a14:	ldr	d0, [sp, #336]
  418a18:	fmul	d2, d2, d0
  418a1c:	ldr	d0, [sp, #152]
  418a20:	fmul	d0, d2, d0
  418a24:	fadd	d0, d1, d0
  418a28:	str	d0, [sp, #320]
  418a2c:	ldr	d0, [sp, #352]
  418a30:	ldr	d1, [sp, #320]
  418a34:	fdiv	d1, d1, d0
  418a38:	ldr	d0, [sp, #336]
  418a3c:	fdiv	d1, d1, d0
  418a40:	ldr	d0, [sp, #320]
  418a44:	fmul	d1, d1, d0
  418a48:	ldr	d0, [sp, #352]
  418a4c:	fdiv	d1, d1, d0
  418a50:	ldr	d0, [sp, #336]
  418a54:	fdiv	d1, d1, d0
  418a58:	ldr	d0, [sp, #320]
  418a5c:	fmul	d0, d1, d0
  418a60:	bl	401e60 <sqrt@plt>
  418a64:	str	d0, [sp, #312]
  418a68:	ldr	d1, [sp, #152]
  418a6c:	ldr	d0, [sp, #328]
  418a70:	fmul	d1, d1, d0
  418a74:	ldr	d0, [sp, #360]
  418a78:	fdiv	d1, d1, d0
  418a7c:	ldr	d0, [sp, #152]
  418a80:	fmul	d1, d1, d0
  418a84:	ldr	d0, [sp, #360]
  418a88:	fdiv	d1, d1, d0
  418a8c:	ldr	d0, [sp, #152]
  418a90:	fmul	d2, d1, d0
  418a94:	ldr	d0, [sp, #328]
  418a98:	fneg	d1, d0
  418a9c:	ldr	d0, [sp, #160]
  418aa0:	fmul	d1, d1, d0
  418aa4:	ldr	d0, [sp, #344]
  418aa8:	fdiv	d1, d1, d0
  418aac:	ldr	d0, [sp, #160]
  418ab0:	fmul	d1, d1, d0
  418ab4:	ldr	d0, [sp, #344]
  418ab8:	fdiv	d1, d1, d0
  418abc:	ldr	d0, [sp, #160]
  418ac0:	fmul	d0, d1, d0
  418ac4:	add	x0, sp, #0x88
  418ac8:	fmov	d1, d0
  418acc:	fmov	d0, d2
  418ad0:	bl	410348 <sqrt@plt+0xe4e8>
  418ad4:	ldr	x0, [sp, #72]
  418ad8:	ldr	d1, [x0, #8]
  418adc:	ldr	d0, [sp, #144]
  418ae0:	fsub	d2, d1, d0
  418ae4:	ldr	x0, [sp, #72]
  418ae8:	ldr	d1, [x0]
  418aec:	ldr	d0, [sp, #136]
  418af0:	fsub	d0, d1, d0
  418af4:	fmov	d1, d0
  418af8:	fmov	d0, d2
  418afc:	bl	401bb0 <atan2@plt>
  418b00:	str	d0, [sp, #304]
  418b04:	ldr	x0, [sp, #64]
  418b08:	ldr	d1, [x0, #8]
  418b0c:	ldr	d0, [sp, #144]
  418b10:	fsub	d2, d1, d0
  418b14:	ldr	x0, [sp, #64]
  418b18:	ldr	d1, [x0]
  418b1c:	ldr	d0, [sp, #136]
  418b20:	fsub	d0, d1, d0
  418b24:	fmov	d1, d0
  418b28:	fmov	d0, d2
  418b2c:	bl	401bb0 <atan2@plt>
  418b30:	str	d0, [sp, #296]
  418b34:	ldr	d0, [sp, #304]
  418b38:	bl	401a10 <cos@plt>
  418b3c:	fmov	d1, d0
  418b40:	ldr	d0, [sp, #312]
  418b44:	fmul	d8, d1, d0
  418b48:	ldr	d0, [sp, #304]
  418b4c:	bl	401ce0 <sin@plt>
  418b50:	fmov	d1, d0
  418b54:	ldr	d0, [sp, #312]
  418b58:	fmul	d0, d1, d0
  418b5c:	add	x0, sp, #0xc8
  418b60:	fmov	d1, d0
  418b64:	fmov	d0, d8
  418b68:	bl	410348 <sqrt@plt+0xe4e8>
  418b6c:	add	x1, sp, #0x88
  418b70:	add	x0, sp, #0xc8
  418b74:	bl	41059c <sqrt@plt+0xe73c>
  418b78:	fmov	d2, d0
  418b7c:	fmov	d0, d1
  418b80:	str	d2, [sp, #120]
  418b84:	str	d0, [sp, #128]
  418b88:	ldr	d0, [sp, #296]
  418b8c:	bl	401a10 <cos@plt>
  418b90:	fmov	d1, d0
  418b94:	ldr	d0, [sp, #312]
  418b98:	fmul	d8, d1, d0
  418b9c:	ldr	d0, [sp, #296]
  418ba0:	bl	401ce0 <sin@plt>
  418ba4:	fmov	d1, d0
  418ba8:	ldr	d0, [sp, #312]
  418bac:	fmul	d0, d1, d0
  418bb0:	add	x0, sp, #0xd8
  418bb4:	fmov	d1, d0
  418bb8:	fmov	d0, d8
  418bbc:	bl	410348 <sqrt@plt+0xe4e8>
  418bc0:	add	x1, sp, #0x88
  418bc4:	add	x0, sp, #0xd8
  418bc8:	bl	41059c <sqrt@plt+0xe73c>
  418bcc:	fmov	d2, d0
  418bd0:	fmov	d0, d1
  418bd4:	str	d2, [sp, #104]
  418bd8:	str	d0, [sp, #112]
  418bdc:	add	x0, sp, #0x78
  418be0:	mov	x1, x0
  418be4:	ldr	x0, [sp, #72]
  418be8:	bl	410600 <sqrt@plt+0xe7a0>
  418bec:	fmov	d2, d0
  418bf0:	fmov	d0, d1
  418bf4:	str	d2, [sp, #232]
  418bf8:	str	d0, [sp, #240]
  418bfc:	add	x0, sp, #0xe8
  418c00:	bl	41075c <sqrt@plt+0xe8fc>
  418c04:	fmov	d8, d0
  418c08:	ldr	x1, [sp, #72]
  418c0c:	ldr	x0, [sp, #72]
  418c10:	bl	41071c <sqrt@plt+0xe8bc>
  418c14:	bl	401e60 <sqrt@plt>
  418c18:	fdiv	d0, d8, d0
  418c1c:	str	d0, [sp, #288]
  418c20:	add	x0, sp, #0x68
  418c24:	mov	x1, x0
  418c28:	ldr	x0, [sp, #64]
  418c2c:	bl	410600 <sqrt@plt+0xe7a0>
  418c30:	fmov	d2, d0
  418c34:	fmov	d0, d1
  418c38:	str	d2, [sp, #248]
  418c3c:	str	d0, [sp, #256]
  418c40:	add	x0, sp, #0xf8
  418c44:	bl	41075c <sqrt@plt+0xe8fc>
  418c48:	fmov	d8, d0
  418c4c:	ldr	x1, [sp, #64]
  418c50:	ldr	x0, [sp, #64]
  418c54:	bl	41071c <sqrt@plt+0xe8bc>
  418c58:	bl	401e60 <sqrt@plt>
  418c5c:	fdiv	d0, d8, d0
  418c60:	str	d0, [sp, #280]
  418c64:	ldr	d1, [sp, #288]
  418c68:	ldr	d0, [sp, #376]
  418c6c:	fcmpe	d1, d0
  418c70:	b.pl	418cd4 <sqrt@plt+0x16e74>  // b.nfrst
  418c74:	ldr	d1, [sp, #280]
  418c78:	ldr	d0, [sp, #376]
  418c7c:	fcmpe	d1, d0
  418c80:	b.pl	418cd4 <sqrt@plt+0x16e74>  // b.nfrst
  418c84:	ldr	x0, [sp, #88]
  418c88:	ldr	x0, [x0]
  418c8c:	add	x0, x0, #0xb0
  418c90:	ldr	x19, [x0]
  418c94:	add	x0, sp, #0x88
  418c98:	ldr	x1, [sp, #80]
  418c9c:	bl	41059c <sqrt@plt+0xe73c>
  418ca0:	fmov	d2, d0
  418ca4:	fmov	d0, d1
  418ca8:	str	d2, [sp, #264]
  418cac:	str	d0, [sp, #272]
  418cb0:	add	x0, sp, #0x108
  418cb4:	ldr	x2, [sp, #48]
  418cb8:	ldr	d2, [sp, #296]
  418cbc:	ldr	d1, [sp, #304]
  418cc0:	ldr	d0, [sp, #312]
  418cc4:	mov	x1, x0
  418cc8:	ldr	x0, [sp, #88]
  418ccc:	blr	x19
  418cd0:	b	418d18 <sqrt@plt+0x16eb8>
  418cd4:	add	x0, sp, #0x98
  418cd8:	ldr	x5, [sp, #48]
  418cdc:	ldr	x4, [sp, #56]
  418ce0:	mov	x3, x0
  418ce4:	ldr	x2, [sp, #72]
  418ce8:	ldr	x1, [sp, #80]
  418cec:	ldr	x0, [sp, #88]
  418cf0:	bl	418860 <sqrt@plt+0x16a00>
  418cf4:	add	x0, sp, #0x98
  418cf8:	ldr	x5, [sp, #48]
  418cfc:	ldr	x4, [sp, #56]
  418d00:	ldr	x3, [sp, #64]
  418d04:	mov	x2, x0
  418d08:	ldr	x1, [sp, #80]
  418d0c:	ldr	x0, [sp, #88]
  418d10:	bl	418860 <sqrt@plt+0x16a00>
  418d14:	nop
  418d18:	nop
  418d1c:	ldr	x19, [sp, #16]
  418d20:	ldp	d8, d9, [sp, #32]
  418d24:	ldp	x29, x30, [sp], #384
  418d28:	ret
  418d2c:	stp	x29, x30, [sp, #-384]!
  418d30:	mov	x29, sp
  418d34:	str	d8, [sp, #16]
  418d38:	str	x0, [sp, #56]
  418d3c:	str	x1, [sp, #48]
  418d40:	str	x2, [sp, #40]
  418d44:	str	x3, [sp, #32]
  418d48:	ldr	x0, [sp, #32]
  418d4c:	ldr	w0, [x0]
  418d50:	cmp	w0, #0x3
  418d54:	cset	w0, eq  // eq = none
  418d58:	and	w0, w0, #0xff
  418d5c:	mov	w3, w0
  418d60:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418d64:	add	x2, x0, #0x348
  418d68:	mov	w1, #0x7e                  	// #126
  418d6c:	mov	w0, w3
  418d70:	bl	407ffc <sqrt@plt+0x619c>
  418d74:	ldr	x0, [sp, #40]
  418d78:	ldr	d1, [x0]
  418d7c:	fmov	d0, #2.000000000000000000e+00
  418d80:	fdiv	d0, d1, d0
  418d84:	str	d0, [sp, #328]
  418d88:	ldr	x0, [sp, #40]
  418d8c:	ldr	d1, [x0, #8]
  418d90:	fmov	d0, #2.000000000000000000e+00
  418d94:	fdiv	d0, d1, d0
  418d98:	str	d0, [sp, #320]
  418d9c:	ldr	x0, [sp, #32]
  418da0:	add	x2, sp, #0x80
  418da4:	mov	x3, x0
  418da8:	ldp	x0, x1, [x3]
  418dac:	stp	x0, x1, [x2]
  418db0:	ldr	x0, [x3, #16]
  418db4:	str	x0, [x2, #16]
  418db8:	mov	w0, #0x1                   	// #1
  418dbc:	str	w0, [sp, #128]
  418dc0:	ldr	x0, [sp, #32]
  418dc4:	ldr	d0, [x0, #8]
  418dc8:	str	d0, [sp, #376]
  418dcc:	ldr	x0, [sp, #40]
  418dd0:	ldr	d1, [x0]
  418dd4:	ldr	x0, [sp, #40]
  418dd8:	ldr	d0, [x0, #8]
  418ddc:	fsub	d1, d1, d0
  418de0:	ldr	x0, [sp, #40]
  418de4:	ldr	d2, [x0]
  418de8:	ldr	x0, [sp, #40]
  418dec:	ldr	d0, [x0, #8]
  418df0:	fadd	d0, d2, d0
  418df4:	fdiv	d0, d1, d0
  418df8:	str	d0, [sp, #312]
  418dfc:	ldr	x0, [sp, #40]
  418e00:	ldr	d1, [x0]
  418e04:	ldr	x0, [sp, #40]
  418e08:	ldr	d0, [x0, #8]
  418e0c:	fadd	d0, d1, d0
  418e10:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418e14:	ldr	d1, [x0, #880]
  418e18:	fmul	d1, d0, d1
  418e1c:	ldr	d2, [sp, #312]
  418e20:	fmov	d0, #3.000000000000000000e+00
  418e24:	fmul	d2, d2, d0
  418e28:	ldr	d0, [sp, #312]
  418e2c:	fmul	d2, d2, d0
  418e30:	ldr	d0, [sp, #312]
  418e34:	fmul	d2, d2, d0
  418e38:	ldr	d0, [sp, #312]
  418e3c:	fmul	d0, d2, d0
  418e40:	mov	x0, #0x4050000000000000    	// #4634204016564240384
  418e44:	fmov	d2, x0
  418e48:	fsub	d2, d2, d0
  418e4c:	ldr	d3, [sp, #312]
  418e50:	fmov	d0, #1.600000000000000000e+01
  418e54:	fmul	d3, d3, d0
  418e58:	ldr	d0, [sp, #312]
  418e5c:	fmul	d0, d3, d0
  418e60:	mov	x0, #0x4050000000000000    	// #4634204016564240384
  418e64:	fmov	d3, x0
  418e68:	fsub	d0, d3, d0
  418e6c:	fdiv	d0, d2, d0
  418e70:	fmul	d0, d1, d0
  418e74:	str	d0, [sp, #304]
  418e78:	ldr	d0, [sp, #376]
  418e7c:	ldr	d1, [sp, #304]
  418e80:	fdiv	d1, d1, d0
  418e84:	fmov	d0, #8.000000000000000000e+00
  418e88:	fdiv	d1, d1, d0
  418e8c:	fmov	d0, #5.000000000000000000e-01
  418e90:	fadd	d0, d1, d0
  418e94:	fcvtzs	w0, d0
  418e98:	lsl	w0, w0, #3
  418e9c:	str	w0, [sp, #372]
  418ea0:	ldr	w0, [sp, #372]
  418ea4:	cmp	w0, #0x7
  418ea8:	b.gt	418ec4 <sqrt@plt+0x17064>
  418eac:	mov	w0, #0x8                   	// #8
  418eb0:	str	w0, [sp, #372]
  418eb4:	fmov	d0, #8.000000000000000000e+00
  418eb8:	ldr	d1, [sp, #304]
  418ebc:	fdiv	d0, d1, d0
  418ec0:	str	d0, [sp, #376]
  418ec4:	ldr	w0, [sp, #372]
  418ec8:	lsr	w1, w0, #31
  418ecc:	add	w0, w1, w0
  418ed0:	asr	w0, w0, #1
  418ed4:	str	w0, [sp, #300]
  418ed8:	ldr	w0, [sp, #300]
  418edc:	scvtf	d1, w0
  418ee0:	ldr	d0, [sp, #376]
  418ee4:	fmul	d0, d1, d0
  418ee8:	ldr	d1, [sp, #304]
  418eec:	fsub	d1, d1, d0
  418ef0:	ldr	w0, [sp, #300]
  418ef4:	scvtf	d0, w0
  418ef8:	fdiv	d0, d1, d0
  418efc:	str	d0, [sp, #288]
  418f00:	str	xzr, [sp, #360]
  418f04:	add	x0, sp, #0x70
  418f08:	movi	d1, #0x0
  418f0c:	ldr	d0, [sp, #328]
  418f10:	bl	410348 <sqrt@plt+0xe4e8>
  418f14:	ldp	x0, x1, [sp, #112]
  418f18:	stp	x0, x1, [sp, #96]
  418f1c:	str	wzr, [sp, #356]
  418f20:	ldr	x0, [sp, #32]
  418f24:	ldr	d0, [x0, #8]
  418f28:	fmov	d1, #1.000000000000000000e+01
  418f2c:	fdiv	d0, d1, d0
  418f30:	fcvtzs	w0, d0
  418f34:	str	w0, [sp, #284]
  418f38:	str	wzr, [sp, #352]
  418f3c:	ldr	w1, [sp, #352]
  418f40:	ldr	w0, [sp, #372]
  418f44:	cmp	w1, w0
  418f48:	b.gt	4191cc <sqrt@plt+0x1736c>
  418f4c:	ldp	x0, x1, [sp, #112]
  418f50:	stp	x0, x1, [sp, #80]
  418f54:	ldp	x0, x1, [sp, #96]
  418f58:	stp	x0, x1, [sp, #64]
  418f5c:	ldr	w0, [sp, #352]
  418f60:	lsr	w1, w0, #31
  418f64:	add	w0, w1, w0
  418f68:	asr	w0, w0, #1
  418f6c:	scvtf	d1, w0
  418f70:	fmov	d0, #5.000000000000000000e-01
  418f74:	fadd	d1, d1, d0
  418f78:	ldr	d0, [sp, #376]
  418f7c:	fmul	d1, d1, d0
  418f80:	ldr	w0, [sp, #352]
  418f84:	add	w0, w0, #0x1
  418f88:	lsr	w1, w0, #31
  418f8c:	add	w0, w1, w0
  418f90:	asr	w0, w0, #1
  418f94:	scvtf	d2, w0
  418f98:	ldr	d0, [sp, #288]
  418f9c:	fmul	d0, d2, d0
  418fa0:	fadd	d0, d1, d0
  418fa4:	str	d0, [sp, #272]
  418fa8:	str	xzr, [sp, #344]
  418fac:	fmov	d0, #1.000000000000000000e+00
  418fb0:	str	d0, [sp, #336]
  418fb4:	ldr	d1, [sp, #360]
  418fb8:	ldr	d0, [sp, #272]
  418fbc:	fcmpe	d1, d0
  418fc0:	b.pl	419084 <sqrt@plt+0x17224>  // b.nfrst
  418fc4:	ldr	w0, [sp, #356]
  418fc8:	add	w0, w0, #0x1
  418fcc:	str	w0, [sp, #356]
  418fd0:	ldr	d0, [sp, #360]
  418fd4:	str	d0, [sp, #344]
  418fd8:	ldp	x0, x1, [sp, #112]
  418fdc:	stp	x0, x1, [sp, #80]
  418fe0:	ldr	w0, [sp, #356]
  418fe4:	lsl	w0, w0, #1
  418fe8:	scvtf	d0, w0
  418fec:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  418ff0:	ldr	d1, [x0, #888]
  418ff4:	fmul	d1, d0, d1
  418ff8:	ldr	w0, [sp, #284]
  418ffc:	scvtf	d0, w0
  419000:	fdiv	d0, d1, d0
  419004:	str	d0, [sp, #248]
  419008:	ldr	d0, [sp, #248]
  41900c:	bl	401a10 <cos@plt>
  419010:	fmov	d1, d0
  419014:	ldr	d0, [sp, #328]
  419018:	fmul	d8, d1, d0
  41901c:	ldr	d0, [sp, #248]
  419020:	bl	401ce0 <sin@plt>
  419024:	fmov	d1, d0
  419028:	ldr	d0, [sp, #320]
  41902c:	fmul	d0, d1, d0
  419030:	add	x0, sp, #0x98
  419034:	fmov	d1, d0
  419038:	fmov	d0, d8
  41903c:	bl	410348 <sqrt@plt+0xe4e8>
  419040:	ldp	x0, x1, [sp, #152]
  419044:	stp	x0, x1, [sp, #112]
  419048:	add	x1, sp, #0x50
  41904c:	add	x0, sp, #0x70
  419050:	bl	410600 <sqrt@plt+0xe7a0>
  419054:	fmov	d2, d0
  419058:	fmov	d0, d1
  41905c:	str	d2, [sp, #168]
  419060:	str	d0, [sp, #176]
  419064:	add	x0, sp, #0xa8
  419068:	bl	41075c <sqrt@plt+0xe8fc>
  41906c:	str	d0, [sp, #336]
  419070:	ldr	d1, [sp, #360]
  419074:	ldr	d0, [sp, #336]
  419078:	fadd	d0, d1, d0
  41907c:	str	d0, [sp, #360]
  419080:	b	418fb4 <sqrt@plt+0x17154>
  419084:	ldr	d1, [sp, #272]
  419088:	ldr	d0, [sp, #344]
  41908c:	fsub	d1, d1, d0
  419090:	ldr	d0, [sp, #336]
  419094:	fdiv	d0, d1, d0
  419098:	str	d0, [sp, #264]
  41909c:	add	x1, sp, #0x50
  4190a0:	add	x0, sp, #0x70
  4190a4:	bl	410600 <sqrt@plt+0xe7a0>
  4190a8:	fmov	d2, d0
  4190ac:	fmov	d0, d1
  4190b0:	str	d2, [sp, #200]
  4190b4:	str	d0, [sp, #208]
  4190b8:	add	x0, sp, #0xc8
  4190bc:	ldr	d0, [sp, #264]
  4190c0:	bl	4106c0 <sqrt@plt+0xe860>
  4190c4:	fmov	d2, d0
  4190c8:	fmov	d0, d1
  4190cc:	str	d2, [sp, #184]
  4190d0:	str	d0, [sp, #192]
  4190d4:	add	x1, sp, #0xb8
  4190d8:	add	x0, sp, #0x50
  4190dc:	bl	41059c <sqrt@plt+0xe73c>
  4190e0:	fmov	d2, d0
  4190e4:	fmov	d0, d1
  4190e8:	str	d2, [sp, #96]
  4190ec:	str	d0, [sp, #104]
  4190f0:	ldr	d1, [sp, #104]
  4190f4:	ldr	d0, [sp, #320]
  4190f8:	fdiv	d2, d1, d0
  4190fc:	ldr	d1, [sp, #96]
  419100:	ldr	d0, [sp, #328]
  419104:	fdiv	d0, d1, d0
  419108:	fmov	d1, d0
  41910c:	fmov	d0, d2
  419110:	bl	401bb0 <atan2@plt>
  419114:	str	d0, [sp, #256]
  419118:	ldr	d0, [sp, #256]
  41911c:	bl	401a10 <cos@plt>
  419120:	fmov	d1, d0
  419124:	ldr	d0, [sp, #328]
  419128:	fmul	d8, d1, d0
  41912c:	ldr	d0, [sp, #256]
  419130:	bl	401ce0 <sin@plt>
  419134:	fmov	d1, d0
  419138:	ldr	d0, [sp, #320]
  41913c:	fmul	d0, d1, d0
  419140:	add	x0, sp, #0xd8
  419144:	fmov	d1, d0
  419148:	fmov	d0, d8
  41914c:	bl	410348 <sqrt@plt+0xe4e8>
  419150:	ldp	x0, x1, [sp, #216]
  419154:	stp	x0, x1, [sp, #96]
  419158:	ldr	w0, [sp, #352]
  41915c:	and	w0, w0, #0x1
  419160:	cmp	w0, #0x0
  419164:	b.ne	4191bc <sqrt@plt+0x1735c>  // b.any
  419168:	ldr	w0, [sp, #352]
  41916c:	cmp	w0, #0x1
  419170:	b.le	4191bc <sqrt@plt+0x1735c>
  419174:	fmov	d0, #2.000000000000000000e+00
  419178:	ldr	x0, [sp, #40]
  41917c:	bl	410664 <sqrt@plt+0xe804>
  419180:	fmov	d2, d0
  419184:	fmov	d0, d1
  419188:	str	d2, [sp, #232]
  41918c:	str	d0, [sp, #240]
  419190:	add	x3, sp, #0x80
  419194:	add	x2, sp, #0xe8
  419198:	add	x1, sp, #0x60
  41919c:	add	x0, sp, #0x40
  4191a0:	mov	x5, x3
  4191a4:	mov	x4, x2
  4191a8:	mov	x3, x1
  4191ac:	mov	x2, x0
  4191b0:	ldr	x1, [sp, #48]
  4191b4:	ldr	x0, [sp, #56]
  4191b8:	bl	418860 <sqrt@plt+0x16a00>
  4191bc:	ldr	w0, [sp, #352]
  4191c0:	add	w0, w0, #0x1
  4191c4:	str	w0, [sp, #352]
  4191c8:	b	418f3c <sqrt@plt+0x170dc>
  4191cc:	nop
  4191d0:	ldr	d8, [sp, #16]
  4191d4:	ldp	x29, x30, [sp], #384
  4191d8:	ret
  4191dc:	stp	x29, x30, [sp, #-352]!
  4191e0:	mov	x29, sp
  4191e4:	str	x19, [sp, #16]
  4191e8:	str	d8, [sp, #24]
  4191ec:	str	x0, [sp, #56]
  4191f0:	str	x1, [sp, #48]
  4191f4:	str	x2, [sp, #40]
  4191f8:	str	x3, [sp, #32]
  4191fc:	ldr	x0, [sp, #32]
  419200:	ldr	w0, [x0]
  419204:	cmp	w0, #0x2
  419208:	cset	w0, eq  // eq = none
  41920c:	and	w0, w0, #0xff
  419210:	mov	w3, w0
  419214:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  419218:	add	x2, x0, #0x348
  41921c:	mov	w1, #0xb9                  	// #185
  419220:	mov	w0, w3
  419224:	bl	407ffc <sqrt@plt+0x619c>
  419228:	ldr	x0, [sp, #40]
  41922c:	ldr	d1, [x0]
  419230:	fmov	d0, #2.000000000000000000e+00
  419234:	fdiv	d0, d1, d0
  419238:	str	d0, [sp, #304]
  41923c:	ldr	x0, [sp, #40]
  419240:	ldr	d1, [x0, #8]
  419244:	fmov	d0, #2.000000000000000000e+00
  419248:	fdiv	d0, d1, d0
  41924c:	str	d0, [sp, #296]
  419250:	ldr	x0, [sp, #32]
  419254:	add	x2, sp, #0x78
  419258:	mov	x3, x0
  41925c:	ldp	x0, x1, [x3]
  419260:	stp	x0, x1, [x2]
  419264:	ldr	x0, [x3, #16]
  419268:	str	x0, [x2, #16]
  41926c:	mov	w0, #0x1                   	// #1
  419270:	str	w0, [sp, #120]
  419274:	ldr	x0, [sp, #40]
  419278:	ldr	d1, [x0]
  41927c:	ldr	x0, [sp, #40]
  419280:	ldr	d0, [x0, #8]
  419284:	fsub	d1, d1, d0
  419288:	ldr	x0, [sp, #40]
  41928c:	ldr	d2, [x0]
  419290:	ldr	x0, [sp, #40]
  419294:	ldr	d0, [x0, #8]
  419298:	fadd	d0, d2, d0
  41929c:	fdiv	d0, d1, d0
  4192a0:	str	d0, [sp, #288]
  4192a4:	ldr	x0, [sp, #40]
  4192a8:	ldr	d1, [x0]
  4192ac:	ldr	x0, [sp, #40]
  4192b0:	ldr	d0, [x0, #8]
  4192b4:	fadd	d0, d1, d0
  4192b8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  4192bc:	ldr	d1, [x0, #880]
  4192c0:	fmul	d1, d0, d1
  4192c4:	ldr	d2, [sp, #288]
  4192c8:	fmov	d0, #3.000000000000000000e+00
  4192cc:	fmul	d2, d2, d0
  4192d0:	ldr	d0, [sp, #288]
  4192d4:	fmul	d2, d2, d0
  4192d8:	ldr	d0, [sp, #288]
  4192dc:	fmul	d2, d2, d0
  4192e0:	ldr	d0, [sp, #288]
  4192e4:	fmul	d0, d2, d0
  4192e8:	mov	x0, #0x4050000000000000    	// #4634204016564240384
  4192ec:	fmov	d2, x0
  4192f0:	fsub	d2, d2, d0
  4192f4:	ldr	d3, [sp, #288]
  4192f8:	fmov	d0, #1.600000000000000000e+01
  4192fc:	fmul	d3, d3, d0
  419300:	ldr	d0, [sp, #288]
  419304:	fmul	d0, d3, d0
  419308:	mov	x0, #0x4050000000000000    	// #4634204016564240384
  41930c:	fmov	d3, x0
  419310:	fsub	d0, d3, d0
  419314:	fdiv	d0, d2, d0
  419318:	fmul	d0, d1, d0
  41931c:	str	d0, [sp, #280]
  419320:	ldr	x0, [sp, #32]
  419324:	ldr	d0, [x0, #8]
  419328:	ldr	d1, [sp, #280]
  41932c:	fdiv	d1, d1, d0
  419330:	fmov	d0, #4.000000000000000000e+00
  419334:	fdiv	d1, d1, d0
  419338:	fmov	d0, #5.000000000000000000e-01
  41933c:	fadd	d0, d1, d0
  419340:	fcvtzs	w0, d0
  419344:	lsl	w0, w0, #2
  419348:	str	w0, [sp, #348]
  41934c:	ldr	w0, [sp, #348]
  419350:	cmp	w0, #0x3
  419354:	b.gt	419360 <sqrt@plt+0x17500>
  419358:	mov	w0, #0x4                   	// #4
  41935c:	str	w0, [sp, #348]
  419360:	str	xzr, [sp, #336]
  419364:	add	x0, sp, #0x68
  419368:	movi	d1, #0x0
  41936c:	ldr	d0, [sp, #304]
  419370:	bl	410348 <sqrt@plt+0xe4e8>
  419374:	str	wzr, [sp, #332]
  419378:	ldr	x0, [sp, #32]
  41937c:	ldr	d0, [x0, #8]
  419380:	fmov	d1, #1.000000000000000000e+01
  419384:	fdiv	d0, d1, d0
  419388:	fcvtzs	w0, d0
  41938c:	str	w0, [sp, #276]
  419390:	mov	w0, #0x1                   	// #1
  419394:	str	w0, [sp, #328]
  419398:	ldr	w1, [sp, #328]
  41939c:	ldr	w0, [sp, #348]
  4193a0:	cmp	w1, w0
  4193a4:	b.gt	4195dc <sqrt@plt+0x1777c>
  4193a8:	ldp	x0, x1, [sp, #104]
  4193ac:	stp	x0, x1, [sp, #88]
  4193b0:	ldr	d0, [sp, #336]
  4193b4:	str	d0, [sp, #320]
  4193b8:	ldr	w0, [sp, #328]
  4193bc:	scvtf	d1, w0
  4193c0:	ldr	d0, [sp, #280]
  4193c4:	fmul	d1, d1, d0
  4193c8:	ldr	w0, [sp, #348]
  4193cc:	scvtf	d0, w0
  4193d0:	fdiv	d0, d1, d0
  4193d4:	str	d0, [sp, #264]
  4193d8:	fmov	d0, #1.000000000000000000e+00
  4193dc:	str	d0, [sp, #312]
  4193e0:	ldr	d1, [sp, #336]
  4193e4:	ldr	d0, [sp, #264]
  4193e8:	fcmpe	d1, d0
  4193ec:	b.pl	4194b0 <sqrt@plt+0x17650>  // b.nfrst
  4193f0:	ldr	w0, [sp, #332]
  4193f4:	add	w0, w0, #0x1
  4193f8:	str	w0, [sp, #332]
  4193fc:	ldr	d0, [sp, #336]
  419400:	str	d0, [sp, #320]
  419404:	ldp	x0, x1, [sp, #104]
  419408:	stp	x0, x1, [sp, #88]
  41940c:	ldr	w0, [sp, #332]
  419410:	lsl	w0, w0, #1
  419414:	scvtf	d0, w0
  419418:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41941c:	ldr	d1, [x0, #888]
  419420:	fmul	d1, d0, d1
  419424:	ldr	w0, [sp, #276]
  419428:	scvtf	d0, w0
  41942c:	fdiv	d0, d1, d0
  419430:	str	d0, [sp, #240]
  419434:	ldr	d0, [sp, #240]
  419438:	bl	401a10 <cos@plt>
  41943c:	fmov	d1, d0
  419440:	ldr	d0, [sp, #304]
  419444:	fmul	d8, d1, d0
  419448:	ldr	d0, [sp, #240]
  41944c:	bl	401ce0 <sin@plt>
  419450:	fmov	d1, d0
  419454:	ldr	d0, [sp, #296]
  419458:	fmul	d0, d1, d0
  41945c:	add	x0, sp, #0x90
  419460:	fmov	d1, d0
  419464:	fmov	d0, d8
  419468:	bl	410348 <sqrt@plt+0xe4e8>
  41946c:	ldp	x0, x1, [sp, #144]
  419470:	stp	x0, x1, [sp, #104]
  419474:	add	x1, sp, #0x58
  419478:	add	x0, sp, #0x68
  41947c:	bl	410600 <sqrt@plt+0xe7a0>
  419480:	fmov	d2, d0
  419484:	fmov	d0, d1
  419488:	str	d2, [sp, #160]
  41948c:	str	d0, [sp, #168]
  419490:	add	x0, sp, #0xa0
  419494:	bl	41075c <sqrt@plt+0xe8fc>
  419498:	str	d0, [sp, #312]
  41949c:	ldr	d1, [sp, #336]
  4194a0:	ldr	d0, [sp, #312]
  4194a4:	fadd	d0, d1, d0
  4194a8:	str	d0, [sp, #336]
  4194ac:	b	4193e0 <sqrt@plt+0x17580>
  4194b0:	ldr	d1, [sp, #264]
  4194b4:	ldr	d0, [sp, #320]
  4194b8:	fsub	d1, d1, d0
  4194bc:	ldr	d0, [sp, #312]
  4194c0:	fdiv	d0, d1, d0
  4194c4:	str	d0, [sp, #256]
  4194c8:	add	x1, sp, #0x58
  4194cc:	add	x0, sp, #0x68
  4194d0:	bl	410600 <sqrt@plt+0xe7a0>
  4194d4:	fmov	d2, d0
  4194d8:	fmov	d0, d1
  4194dc:	str	d2, [sp, #192]
  4194e0:	str	d0, [sp, #200]
  4194e4:	add	x0, sp, #0xc0
  4194e8:	ldr	d0, [sp, #256]
  4194ec:	bl	4106c0 <sqrt@plt+0xe860>
  4194f0:	fmov	d2, d0
  4194f4:	fmov	d0, d1
  4194f8:	str	d2, [sp, #176]
  4194fc:	str	d0, [sp, #184]
  419500:	add	x1, sp, #0xb0
  419504:	add	x0, sp, #0x58
  419508:	bl	41059c <sqrt@plt+0xe73c>
  41950c:	fmov	d2, d0
  419510:	fmov	d0, d1
  419514:	str	d2, [sp, #72]
  419518:	str	d0, [sp, #80]
  41951c:	ldr	d1, [sp, #80]
  419520:	ldr	d0, [sp, #296]
  419524:	fdiv	d2, d1, d0
  419528:	ldr	d1, [sp, #72]
  41952c:	ldr	d0, [sp, #304]
  419530:	fdiv	d0, d1, d0
  419534:	fmov	d1, d0
  419538:	fmov	d0, d2
  41953c:	bl	401bb0 <atan2@plt>
  419540:	str	d0, [sp, #248]
  419544:	ldr	d0, [sp, #248]
  419548:	bl	401a10 <cos@plt>
  41954c:	fmov	d1, d0
  419550:	ldr	d0, [sp, #304]
  419554:	fmul	d8, d1, d0
  419558:	ldr	d0, [sp, #248]
  41955c:	bl	401ce0 <sin@plt>
  419560:	fmov	d1, d0
  419564:	ldr	d0, [sp, #296]
  419568:	fmul	d0, d1, d0
  41956c:	add	x0, sp, #0xd0
  419570:	fmov	d1, d0
  419574:	fmov	d0, d8
  419578:	bl	410348 <sqrt@plt+0xe4e8>
  41957c:	ldp	x0, x1, [sp, #208]
  419580:	stp	x0, x1, [sp, #72]
  419584:	ldr	x0, [sp, #56]
  419588:	ldr	x0, [x0]
  41958c:	add	x0, x0, #0xa8
  419590:	ldr	x19, [x0]
  419594:	add	x0, sp, #0x48
  419598:	mov	x1, x0
  41959c:	ldr	x0, [sp, #48]
  4195a0:	bl	41059c <sqrt@plt+0xe73c>
  4195a4:	fmov	d2, d0
  4195a8:	fmov	d0, d1
  4195ac:	str	d2, [sp, #224]
  4195b0:	str	d0, [sp, #232]
  4195b4:	add	x1, sp, #0x78
  4195b8:	add	x0, sp, #0xe0
  4195bc:	mov	x2, x1
  4195c0:	mov	x1, x0
  4195c4:	ldr	x0, [sp, #56]
  4195c8:	blr	x19
  4195cc:	ldr	w0, [sp, #328]
  4195d0:	add	w0, w0, #0x1
  4195d4:	str	w0, [sp, #328]
  4195d8:	b	419398 <sqrt@plt+0x17538>
  4195dc:	nop
  4195e0:	ldr	x19, [sp, #16]
  4195e4:	ldr	d8, [sp, #24]
  4195e8:	ldp	x29, x30, [sp], #352
  4195ec:	ret
  4195f0:	stp	x29, x30, [sp, #-112]!
  4195f4:	mov	x29, sp
  4195f8:	str	x0, [sp, #40]
  4195fc:	str	x1, [sp, #32]
  419600:	str	x2, [sp, #24]
  419604:	str	x3, [sp, #16]
  419608:	ldr	x1, [sp, #40]
  41960c:	ldr	x0, [sp, #32]
  419610:	bl	410600 <sqrt@plt+0xe7a0>
  419614:	fmov	d2, d0
  419618:	fmov	d0, d1
  41961c:	str	d2, [sp, #72]
  419620:	str	d0, [sp, #80]
  419624:	ldr	x1, [sp, #40]
  419628:	ldr	x0, [sp, #24]
  41962c:	bl	410600 <sqrt@plt+0xe7a0>
  419630:	fmov	d2, d0
  419634:	fmov	d0, d1
  419638:	str	d2, [sp, #56]
  41963c:	str	d0, [sp, #64]
  419640:	add	x1, sp, #0x38
  419644:	add	x0, sp, #0x48
  419648:	bl	41071c <sqrt@plt+0xe8bc>
  41964c:	str	d0, [sp, #104]
  419650:	ldr	d0, [sp, #104]
  419654:	fcmp	d0, #0.0
  419658:	b.ne	419664 <sqrt@plt+0x17804>  // b.any
  41965c:	mov	w0, #0x0                   	// #0
  419660:	b	4196c0 <sqrt@plt+0x17860>
  419664:	add	x1, sp, #0x38
  419668:	add	x0, sp, #0x38
  41966c:	bl	41071c <sqrt@plt+0xe8bc>
  419670:	fmov	d1, d0
  419674:	ldr	d0, [sp, #104]
  419678:	fadd	d0, d0, d0
  41967c:	fdiv	d0, d1, d0
  419680:	add	x0, sp, #0x48
  419684:	bl	4106c0 <sqrt@plt+0xe860>
  419688:	fmov	d2, d0
  41968c:	fmov	d0, d1
  419690:	str	d2, [sp, #88]
  419694:	str	d0, [sp, #96]
  419698:	add	x0, sp, #0x58
  41969c:	mov	x1, x0
  4196a0:	ldr	x0, [sp, #40]
  4196a4:	bl	41059c <sqrt@plt+0xe73c>
  4196a8:	fmov	d2, d0
  4196ac:	fmov	d0, d1
  4196b0:	ldr	x0, [sp, #16]
  4196b4:	str	d2, [x0]
  4196b8:	str	d0, [x0, #8]
  4196bc:	mov	w0, #0x1                   	// #1
  4196c0:	ldp	x29, x30, [sp], #112
  4196c4:	ret
  4196c8:	stp	x29, x30, [sp, #-192]!
  4196cc:	mov	x29, sp
  4196d0:	str	x0, [sp, #56]
  4196d4:	str	x1, [sp, #48]
  4196d8:	str	x2, [sp, #40]
  4196dc:	str	x3, [sp, #32]
  4196e0:	str	x4, [sp, #24]
  4196e4:	ldr	x0, [sp, #24]
  4196e8:	ldr	w0, [x0]
  4196ec:	cmp	w0, #0x3
  4196f0:	cset	w0, eq  // eq = none
  4196f4:	and	w0, w0, #0xff
  4196f8:	mov	w3, w0
  4196fc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  419700:	add	x2, x0, #0x348
  419704:	mov	w1, #0xfc                  	// #252
  419708:	mov	w0, w3
  41970c:	bl	407ffc <sqrt@plt+0x619c>
  419710:	add	x0, sp, #0x60
  419714:	bl	410324 <sqrt@plt+0xe4c4>
  419718:	add	x0, sp, #0x60
  41971c:	mov	x3, x0
  419720:	ldr	x2, [sp, #32]
  419724:	ldr	x1, [sp, #40]
  419728:	ldr	x0, [sp, #48]
  41972c:	bl	4195f0 <sqrt@plt+0x17790>
  419730:	cmp	w0, #0x0
  419734:	cset	w0, eq  // eq = none
  419738:	and	w0, w0, #0xff
  41973c:	cmp	w0, #0x0
  419740:	b.eq	419770 <sqrt@plt+0x17910>  // b.none
  419744:	ldr	x0, [sp, #56]
  419748:	ldr	x0, [x0]
  41974c:	add	x0, x0, #0x30
  419750:	ldr	x5, [x0]
  419754:	ldr	x4, [sp, #24]
  419758:	mov	w3, #0x1                   	// #1
  41975c:	ldr	x2, [sp, #32]
  419760:	ldr	x1, [sp, #48]
  419764:	ldr	x0, [sp, #56]
  419768:	blr	x5
  41976c:	b	419950 <sqrt@plt+0x17af0>
  419770:	add	x0, sp, #0x60
  419774:	mov	x1, x0
  419778:	ldr	x0, [sp, #48]
  41977c:	bl	410600 <sqrt@plt+0xe7a0>
  419780:	fmov	d2, d0
  419784:	fmov	d0, d1
  419788:	str	d2, [sp, #80]
  41978c:	str	d0, [sp, #88]
  419790:	add	x0, sp, #0x60
  419794:	mov	x1, x0
  419798:	ldr	x0, [sp, #32]
  41979c:	bl	410600 <sqrt@plt+0xe7a0>
  4197a0:	fmov	d2, d0
  4197a4:	fmov	d0, d1
  4197a8:	str	d2, [sp, #64]
  4197ac:	str	d0, [sp, #72]
  4197b0:	ldr	d0, [sp, #88]
  4197b4:	ldr	d1, [sp, #80]
  4197b8:	bl	401bb0 <atan2@plt>
  4197bc:	str	d0, [sp, #168]
  4197c0:	ldr	d0, [sp, #72]
  4197c4:	ldr	d1, [sp, #64]
  4197c8:	bl	401bb0 <atan2@plt>
  4197cc:	str	d0, [sp, #160]
  4197d0:	add	x0, sp, #0x60
  4197d4:	ldr	x1, [sp, #48]
  4197d8:	bl	410600 <sqrt@plt+0xe7a0>
  4197dc:	fmov	d2, d0
  4197e0:	fmov	d0, d1
  4197e4:	str	d2, [sp, #112]
  4197e8:	str	d0, [sp, #120]
  4197ec:	add	x0, sp, #0x70
  4197f0:	bl	41075c <sqrt@plt+0xe8fc>
  4197f4:	str	d0, [sp, #152]
  4197f8:	ldr	x0, [sp, #24]
  4197fc:	ldr	d1, [x0, #8]
  419800:	ldr	d0, [sp, #152]
  419804:	fdiv	d0, d1, d0
  419808:	str	d0, [sp, #144]
  41980c:	ldr	d1, [sp, #160]
  419810:	ldr	d0, [sp, #168]
  419814:	fsub	d0, d1, d0
  419818:	str	d0, [sp, #184]
  41981c:	ldr	d0, [sp, #184]
  419820:	fcmpe	d0, #0.0
  419824:	b.pl	419840 <sqrt@plt+0x179e0>  // b.nfrst
  419828:	ldr	d0, [sp, #184]
  41982c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  419830:	ldr	d1, [x0, #896]
  419834:	fadd	d0, d0, d1
  419838:	str	d0, [sp, #184]
  41983c:	b	41981c <sqrt@plt+0x179bc>
  419840:	ldr	d0, [sp, #144]
  419844:	fadd	d0, d0, d0
  419848:	ldr	d1, [sp, #184]
  41984c:	fcmpe	d1, d0
  419850:	b.hi	419884 <sqrt@plt+0x17a24>  // b.pmore
  419854:	ldr	x0, [sp, #56]
  419858:	ldr	x0, [x0]
  41985c:	add	x0, x0, #0xb0
  419860:	ldr	x3, [x0]
  419864:	ldr	x2, [sp, #24]
  419868:	ldr	d2, [sp, #160]
  41986c:	ldr	d1, [sp, #168]
  419870:	ldr	d0, [sp, #152]
  419874:	ldr	x1, [sp, #40]
  419878:	ldr	x0, [sp, #56]
  41987c:	blr	x3
  419880:	b	419950 <sqrt@plt+0x17af0>
  419884:	ldr	d1, [sp, #184]
  419888:	ldr	d0, [sp, #144]
  41988c:	fsub	d1, d1, d0
  419890:	ldr	d0, [sp, #144]
  419894:	fadd	d0, d0, d0
  419898:	fdiv	d1, d1, d0
  41989c:	fmov	d0, #5.000000000000000000e-01
  4198a0:	fadd	d0, d1, d0
  4198a4:	fcvtzs	w0, d0
  4198a8:	str	w0, [sp, #140]
  4198ac:	ldr	d1, [sp, #184]
  4198b0:	ldr	d0, [sp, #144]
  4198b4:	fsub	d1, d1, d0
  4198b8:	ldr	w0, [sp, #140]
  4198bc:	scvtf	d0, w0
  4198c0:	fdiv	d0, d1, d0
  4198c4:	str	d0, [sp, #128]
  4198c8:	str	wzr, [sp, #180]
  4198cc:	ldr	w1, [sp, #180]
  4198d0:	ldr	w0, [sp, #140]
  4198d4:	cmp	w1, w0
  4198d8:	b.gt	419950 <sqrt@plt+0x17af0>
  4198dc:	ldr	x0, [sp, #56]
  4198e0:	ldr	x0, [x0]
  4198e4:	add	x0, x0, #0xb0
  4198e8:	ldr	x3, [x0]
  4198ec:	ldr	w0, [sp, #180]
  4198f0:	scvtf	d1, w0
  4198f4:	ldr	d0, [sp, #128]
  4198f8:	fmul	d1, d1, d0
  4198fc:	ldr	d0, [sp, #168]
  419900:	fadd	d3, d1, d0
  419904:	ldr	w0, [sp, #180]
  419908:	scvtf	d1, w0
  41990c:	ldr	d0, [sp, #128]
  419910:	fmul	d1, d1, d0
  419914:	ldr	d0, [sp, #168]
  419918:	fadd	d1, d1, d0
  41991c:	ldr	d0, [sp, #144]
  419920:	fadd	d0, d1, d0
  419924:	ldr	x2, [sp, #24]
  419928:	fmov	d2, d0
  41992c:	fmov	d1, d3
  419930:	ldr	d0, [sp, #152]
  419934:	ldr	x1, [sp, #40]
  419938:	ldr	x0, [sp, #56]
  41993c:	blr	x3
  419940:	ldr	w0, [sp, #180]
  419944:	add	w0, w0, #0x1
  419948:	str	w0, [sp, #180]
  41994c:	b	4198cc <sqrt@plt+0x17a6c>
  419950:	ldp	x29, x30, [sp], #192
  419954:	ret
  419958:	stp	x29, x30, [sp, #-240]!
  41995c:	mov	x29, sp
  419960:	str	x19, [sp, #16]
  419964:	str	d8, [sp, #24]
  419968:	str	x0, [sp, #72]
  41996c:	str	x1, [sp, #64]
  419970:	str	x2, [sp, #56]
  419974:	str	x3, [sp, #48]
  419978:	str	x4, [sp, #40]
  41997c:	ldr	x0, [sp, #40]
  419980:	ldr	w0, [x0]
  419984:	cmp	w0, #0x2
  419988:	cset	w0, eq  // eq = none
  41998c:	and	w0, w0, #0xff
  419990:	mov	w3, w0
  419994:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  419998:	add	x2, x0, #0x348
  41999c:	mov	w1, #0x11b                 	// #283
  4199a0:	mov	w0, w3
  4199a4:	bl	407ffc <sqrt@plt+0x619c>
  4199a8:	add	x0, sp, #0x70
  4199ac:	bl	410324 <sqrt@plt+0xe4c4>
  4199b0:	add	x0, sp, #0x70
  4199b4:	mov	x3, x0
  4199b8:	ldr	x2, [sp, #48]
  4199bc:	ldr	x1, [sp, #56]
  4199c0:	ldr	x0, [sp, #64]
  4199c4:	bl	4195f0 <sqrt@plt+0x17790>
  4199c8:	cmp	w0, #0x0
  4199cc:	cset	w0, eq  // eq = none
  4199d0:	and	w0, w0, #0xff
  4199d4:	cmp	w0, #0x0
  4199d8:	b.eq	419a08 <sqrt@plt+0x17ba8>  // b.none
  4199dc:	ldr	x0, [sp, #72]
  4199e0:	ldr	x0, [x0]
  4199e4:	add	x0, x0, #0x30
  4199e8:	ldr	x5, [x0]
  4199ec:	ldr	x4, [sp, #40]
  4199f0:	mov	w3, #0x1                   	// #1
  4199f4:	ldr	x2, [sp, #48]
  4199f8:	ldr	x1, [sp, #64]
  4199fc:	ldr	x0, [sp, #72]
  419a00:	blr	x5
  419a04:	b	419be8 <sqrt@plt+0x17d88>
  419a08:	add	x0, sp, #0x70
  419a0c:	mov	x1, x0
  419a10:	ldr	x0, [sp, #64]
  419a14:	bl	410600 <sqrt@plt+0xe7a0>
  419a18:	fmov	d2, d0
  419a1c:	fmov	d0, d1
  419a20:	str	d2, [sp, #96]
  419a24:	str	d0, [sp, #104]
  419a28:	add	x0, sp, #0x70
  419a2c:	mov	x1, x0
  419a30:	ldr	x0, [sp, #48]
  419a34:	bl	410600 <sqrt@plt+0xe7a0>
  419a38:	fmov	d2, d0
  419a3c:	fmov	d0, d1
  419a40:	str	d2, [sp, #80]
  419a44:	str	d0, [sp, #88]
  419a48:	ldr	d0, [sp, #104]
  419a4c:	ldr	d1, [sp, #96]
  419a50:	bl	401bb0 <atan2@plt>
  419a54:	str	d0, [sp, #216]
  419a58:	ldr	d0, [sp, #88]
  419a5c:	ldr	d1, [sp, #80]
  419a60:	bl	401bb0 <atan2@plt>
  419a64:	fmov	d1, d0
  419a68:	ldr	d0, [sp, #216]
  419a6c:	fsub	d0, d1, d0
  419a70:	str	d0, [sp, #232]
  419a74:	ldr	d0, [sp, #232]
  419a78:	fcmpe	d0, #0.0
  419a7c:	b.pl	419a98 <sqrt@plt+0x17c38>  // b.nfrst
  419a80:	ldr	d0, [sp, #232]
  419a84:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  419a88:	ldr	d1, [x0, #896]
  419a8c:	fadd	d0, d0, d1
  419a90:	str	d0, [sp, #232]
  419a94:	b	419a74 <sqrt@plt+0x17c14>
  419a98:	add	x0, sp, #0x70
  419a9c:	ldr	x1, [sp, #64]
  419aa0:	bl	410600 <sqrt@plt+0xe7a0>
  419aa4:	fmov	d2, d0
  419aa8:	fmov	d0, d1
  419aac:	str	d2, [sp, #128]
  419ab0:	str	d0, [sp, #136]
  419ab4:	add	x0, sp, #0x80
  419ab8:	bl	41075c <sqrt@plt+0xe8fc>
  419abc:	str	d0, [sp, #208]
  419ac0:	ldr	x0, [sp, #40]
  419ac4:	ldr	d1, [x0, #8]
  419ac8:	ldr	d0, [sp, #208]
  419acc:	fdiv	d0, d1, d0
  419ad0:	ldr	d1, [sp, #232]
  419ad4:	fdiv	d1, d1, d0
  419ad8:	fmov	d0, #5.000000000000000000e-01
  419adc:	fadd	d0, d1, d0
  419ae0:	fcvtzs	w0, d0
  419ae4:	str	w0, [sp, #204]
  419ae8:	ldr	w0, [sp, #204]
  419aec:	cmp	w0, #0x0
  419af0:	b.ne	419b18 <sqrt@plt+0x17cb8>  // b.any
  419af4:	ldr	x0, [sp, #72]
  419af8:	ldr	x0, [x0]
  419afc:	add	x0, x0, #0xa8
  419b00:	ldr	x3, [x0]
  419b04:	ldr	x2, [sp, #40]
  419b08:	ldr	x1, [sp, #64]
  419b0c:	ldr	x0, [sp, #72]
  419b10:	blr	x3
  419b14:	b	419be8 <sqrt@plt+0x17d88>
  419b18:	str	wzr, [sp, #228]
  419b1c:	ldr	w1, [sp, #228]
  419b20:	ldr	w0, [sp, #204]
  419b24:	cmp	w1, w0
  419b28:	b.gt	419be8 <sqrt@plt+0x17d88>
  419b2c:	ldr	w0, [sp, #228]
  419b30:	scvtf	d1, w0
  419b34:	ldr	d0, [sp, #232]
  419b38:	fmul	d1, d1, d0
  419b3c:	ldr	w0, [sp, #204]
  419b40:	scvtf	d0, w0
  419b44:	fdiv	d0, d1, d0
  419b48:	ldr	d1, [sp, #216]
  419b4c:	fadd	d0, d1, d0
  419b50:	str	d0, [sp, #192]
  419b54:	ldr	x0, [sp, #72]
  419b58:	ldr	x0, [x0]
  419b5c:	add	x0, x0, #0xa8
  419b60:	ldr	x19, [x0]
  419b64:	ldr	d0, [sp, #192]
  419b68:	bl	401a10 <cos@plt>
  419b6c:	fmov	d8, d0
  419b70:	ldr	d0, [sp, #192]
  419b74:	bl	401ce0 <sin@plt>
  419b78:	add	x0, sp, #0xb0
  419b7c:	fmov	d1, d0
  419b80:	fmov	d0, d8
  419b84:	bl	410348 <sqrt@plt+0xe4e8>
  419b88:	add	x0, sp, #0xb0
  419b8c:	ldr	d0, [sp, #208]
  419b90:	bl	4106c0 <sqrt@plt+0xe860>
  419b94:	fmov	d2, d0
  419b98:	fmov	d0, d1
  419b9c:	str	d2, [sp, #160]
  419ba0:	str	d0, [sp, #168]
  419ba4:	add	x0, sp, #0xa0
  419ba8:	mov	x1, x0
  419bac:	ldr	x0, [sp, #56]
  419bb0:	bl	41059c <sqrt@plt+0xe73c>
  419bb4:	fmov	d2, d0
  419bb8:	fmov	d0, d1
  419bbc:	str	d2, [sp, #144]
  419bc0:	str	d0, [sp, #152]
  419bc4:	add	x0, sp, #0x90
  419bc8:	ldr	x2, [sp, #40]
  419bcc:	mov	x1, x0
  419bd0:	ldr	x0, [sp, #72]
  419bd4:	blr	x19
  419bd8:	ldr	w0, [sp, #228]
  419bdc:	add	w0, w0, #0x1
  419be0:	str	w0, [sp, #228]
  419be4:	b	419b1c <sqrt@plt+0x17cbc>
  419be8:	ldr	x19, [sp, #16]
  419bec:	ldr	d8, [sp, #24]
  419bf0:	ldp	x29, x30, [sp], #240
  419bf4:	ret
  419bf8:	stp	x29, x30, [sp, #-208]!
  419bfc:	mov	x29, sp
  419c00:	str	x19, [sp, #16]
  419c04:	str	d8, [sp, #24]
  419c08:	str	x0, [sp, #72]
  419c0c:	str	x1, [sp, #64]
  419c10:	str	d0, [sp, #56]
  419c14:	str	d1, [sp, #48]
  419c18:	str	d2, [sp, #40]
  419c1c:	str	x2, [sp, #32]
  419c20:	ldr	x0, [sp, #32]
  419c24:	add	x2, sp, #0x58
  419c28:	mov	x3, x0
  419c2c:	ldp	x0, x1, [x3]
  419c30:	stp	x0, x1, [x2]
  419c34:	ldr	x0, [x3, #16]
  419c38:	str	x0, [x2, #16]
  419c3c:	mov	w0, #0x1                   	// #1
  419c40:	str	w0, [sp, #88]
  419c44:	ldr	x0, [sp, #72]
  419c48:	ldr	x0, [x0]
  419c4c:	add	x0, x0, #0x48
  419c50:	ldr	x19, [x0]
  419c54:	ldr	d0, [sp, #48]
  419c58:	bl	401a10 <cos@plt>
  419c5c:	fmov	d8, d0
  419c60:	ldr	d0, [sp, #48]
  419c64:	bl	401ce0 <sin@plt>
  419c68:	add	x0, sp, #0x90
  419c6c:	fmov	d1, d0
  419c70:	fmov	d0, d8
  419c74:	bl	410348 <sqrt@plt+0xe4e8>
  419c78:	add	x0, sp, #0x90
  419c7c:	ldr	d0, [sp, #56]
  419c80:	bl	4106c0 <sqrt@plt+0xe860>
  419c84:	fmov	d2, d0
  419c88:	fmov	d0, d1
  419c8c:	str	d2, [sp, #128]
  419c90:	str	d0, [sp, #136]
  419c94:	add	x0, sp, #0x80
  419c98:	mov	x1, x0
  419c9c:	ldr	x0, [sp, #64]
  419ca0:	bl	41059c <sqrt@plt+0xe73c>
  419ca4:	fmov	d2, d0
  419ca8:	fmov	d0, d1
  419cac:	str	d2, [sp, #112]
  419cb0:	str	d0, [sp, #120]
  419cb4:	ldr	d0, [sp, #40]
  419cb8:	bl	401a10 <cos@plt>
  419cbc:	fmov	d8, d0
  419cc0:	ldr	d0, [sp, #40]
  419cc4:	bl	401ce0 <sin@plt>
  419cc8:	add	x0, sp, #0xc0
  419ccc:	fmov	d1, d0
  419cd0:	fmov	d0, d8
  419cd4:	bl	410348 <sqrt@plt+0xe4e8>
  419cd8:	add	x0, sp, #0xc0
  419cdc:	ldr	d0, [sp, #56]
  419ce0:	bl	4106c0 <sqrt@plt+0xe860>
  419ce4:	fmov	d2, d0
  419ce8:	fmov	d0, d1
  419cec:	str	d2, [sp, #176]
  419cf0:	str	d0, [sp, #184]
  419cf4:	add	x0, sp, #0xb0
  419cf8:	mov	x1, x0
  419cfc:	ldr	x0, [sp, #64]
  419d00:	bl	41059c <sqrt@plt+0xe73c>
  419d04:	fmov	d2, d0
  419d08:	fmov	d0, d1
  419d0c:	str	d2, [sp, #160]
  419d10:	str	d0, [sp, #168]
  419d14:	add	x2, sp, #0x58
  419d18:	add	x1, sp, #0xa0
  419d1c:	add	x0, sp, #0x70
  419d20:	mov	x4, x2
  419d24:	mov	x3, x1
  419d28:	ldr	x2, [sp, #64]
  419d2c:	mov	x1, x0
  419d30:	ldr	x0, [sp, #72]
  419d34:	blr	x19
  419d38:	nop
  419d3c:	ldr	x19, [sp, #16]
  419d40:	ldr	d8, [sp, #24]
  419d44:	ldp	x29, x30, [sp], #208
  419d48:	ret
  419d4c:	stp	x29, x30, [sp, #-80]!
  419d50:	mov	x29, sp
  419d54:	str	x0, [sp, #72]
  419d58:	str	x1, [sp, #64]
  419d5c:	str	x2, [sp, #56]
  419d60:	str	d0, [sp, #48]
  419d64:	str	x3, [sp, #40]
  419d68:	str	d1, [sp, #32]
  419d6c:	str	x4, [sp, #24]
  419d70:	ldr	d0, [sp, #32]
  419d74:	fcmpe	d0, #0.0
  419d78:	b.ge	419d88 <sqrt@plt+0x17f28>  // b.tcont
  419d7c:	ldr	x0, [sp, #24]
  419d80:	cmp	x0, #0x0
  419d84:	b.eq	419da0 <sqrt@plt+0x17f40>  // b.none
  419d88:	ldr	d1, [sp, #32]
  419d8c:	ldr	d0, [sp, #48]
  419d90:	ldr	x2, [sp, #56]
  419d94:	ldr	x1, [sp, #64]
  419d98:	ldr	x0, [sp, #72]
  419d9c:	bl	41c22c <sqrt@plt+0x1a3cc>
  419da0:	ldr	x0, [sp, #40]
  419da4:	ldr	w0, [x0]
  419da8:	cmp	w0, #0x3
  419dac:	b.eq	419ddc <sqrt@plt+0x17f7c>  // b.none
  419db0:	cmp	w0, #0x3
  419db4:	b.gt	419e30 <sqrt@plt+0x17fd0>
  419db8:	cmp	w0, #0x2
  419dbc:	b.eq	419df8 <sqrt@plt+0x17f98>  // b.none
  419dc0:	cmp	w0, #0x2
  419dc4:	b.gt	419e30 <sqrt@plt+0x17fd0>
  419dc8:	cmp	w0, #0x0
  419dcc:	b.eq	419e48 <sqrt@plt+0x17fe8>  // b.none
  419dd0:	cmp	w0, #0x1
  419dd4:	b.eq	419e14 <sqrt@plt+0x17fb4>  // b.none
  419dd8:	b	419e30 <sqrt@plt+0x17fd0>
  419ddc:	ldr	x3, [sp, #40]
  419de0:	ldr	d0, [sp, #48]
  419de4:	ldr	x2, [sp, #56]
  419de8:	ldr	x1, [sp, #64]
  419dec:	ldr	x0, [sp, #72]
  419df0:	bl	419e58 <sqrt@plt+0x17ff8>
  419df4:	b	419e4c <sqrt@plt+0x17fec>
  419df8:	ldr	x3, [sp, #40]
  419dfc:	ldr	d0, [sp, #48]
  419e00:	ldr	x2, [sp, #56]
  419e04:	ldr	x1, [sp, #64]
  419e08:	ldr	x0, [sp, #72]
  419e0c:	bl	41ad54 <sqrt@plt+0x18ef4>
  419e10:	b	419e4c <sqrt@plt+0x17fec>
  419e14:	ldr	x3, [sp, #40]
  419e18:	ldr	d0, [sp, #48]
  419e1c:	ldr	x2, [sp, #56]
  419e20:	ldr	x1, [sp, #64]
  419e24:	ldr	x0, [sp, #72]
  419e28:	bl	41ba10 <sqrt@plt+0x19bb0>
  419e2c:	b	419e4c <sqrt@plt+0x17fec>
  419e30:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  419e34:	add	x2, x0, #0x348
  419e38:	mov	w1, #0x153                 	// #339
  419e3c:	mov	w0, #0x0                   	// #0
  419e40:	bl	407ffc <sqrt@plt+0x619c>
  419e44:	b	419e4c <sqrt@plt+0x17fec>
  419e48:	nop
  419e4c:	nop
  419e50:	ldp	x29, x30, [sp], #80
  419e54:	ret
  419e58:	sub	sp, sp, #0x290
  419e5c:	stp	x29, x30, [sp]
  419e60:	mov	x29, sp
  419e64:	str	x0, [sp, #56]
  419e68:	str	x1, [sp, #48]
  419e6c:	str	x2, [sp, #40]
  419e70:	str	d0, [sp, #32]
  419e74:	str	x3, [sp, #24]
  419e78:	ldr	x0, [sp, #24]
  419e7c:	add	x2, sp, #0x48
  419e80:	mov	x3, x0
  419e84:	ldp	x0, x1, [x3]
  419e88:	stp	x0, x1, [x2]
  419e8c:	ldr	x0, [x3, #16]
  419e90:	str	x0, [x2, #16]
  419e94:	mov	w0, #0x1                   	// #1
  419e98:	str	w0, [sp, #72]
  419e9c:	ldr	x0, [sp, #40]
  419ea0:	ldr	d1, [x0]
  419ea4:	ldr	d0, [sp, #32]
  419ea8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  419eac:	ldr	d2, [x0, #912]
  419eb0:	fmul	d0, d0, d2
  419eb4:	fadd	d0, d1, d0
  419eb8:	str	d0, [sp, #648]
  419ebc:	ldr	x0, [sp, #24]
  419ec0:	ldr	d0, [x0, #8]
  419ec4:	fadd	d0, d0, d0
  419ec8:	ldr	d1, [sp, #648]
  419ecc:	fdiv	d1, d1, d0
  419ed0:	fmov	d0, #5.000000000000000000e-01
  419ed4:	fadd	d0, d1, d0
  419ed8:	fcvtzs	w0, d0
  419edc:	str	w0, [sp, #644]
  419ee0:	ldr	w0, [sp, #644]
  419ee4:	cmp	w0, #0x0
  419ee8:	b.eq	419f0c <sqrt@plt+0x180ac>  // b.none
  419eec:	ldr	w0, [sp, #644]
  419ef0:	scvtf	d0, w0
  419ef4:	ldr	d1, [sp, #648]
  419ef8:	fdiv	d1, d1, d0
  419efc:	ldr	x0, [sp, #24]
  419f00:	ldr	d0, [x0, #8]
  419f04:	fsub	d0, d1, d0
  419f08:	b	419f10 <sqrt@plt+0x180b0>
  419f0c:	movi	d0, #0x0
  419f10:	str	d0, [sp, #632]
  419f14:	ldr	x0, [sp, #40]
  419f18:	ldr	d1, [x0, #8]
  419f1c:	ldr	d0, [sp, #32]
  419f20:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  419f24:	ldr	d2, [x0, #912]
  419f28:	fmul	d0, d0, d2
  419f2c:	fadd	d0, d1, d0
  419f30:	str	d0, [sp, #624]
  419f34:	ldr	x0, [sp, #24]
  419f38:	ldr	d0, [x0, #8]
  419f3c:	fadd	d0, d0, d0
  419f40:	ldr	d1, [sp, #624]
  419f44:	fdiv	d1, d1, d0
  419f48:	fmov	d0, #5.000000000000000000e-01
  419f4c:	fadd	d0, d1, d0
  419f50:	fcvtzs	w0, d0
  419f54:	str	w0, [sp, #620]
  419f58:	ldr	w0, [sp, #620]
  419f5c:	cmp	w0, #0x0
  419f60:	b.eq	419f84 <sqrt@plt+0x18124>  // b.none
  419f64:	ldr	w0, [sp, #620]
  419f68:	scvtf	d0, w0
  419f6c:	ldr	d1, [sp, #624]
  419f70:	fdiv	d1, d1, d0
  419f74:	ldr	x0, [sp, #24]
  419f78:	ldr	d0, [x0, #8]
  419f7c:	fsub	d0, d1, d0
  419f80:	b	419f88 <sqrt@plt+0x18128>
  419f84:	movi	d0, #0x0
  419f88:	str	d0, [sp, #608]
  419f8c:	ldr	x0, [sp, #24]
  419f90:	ldr	d1, [x0, #8]
  419f94:	fmov	d0, #2.000000000000000000e+00
  419f98:	fdiv	d0, d1, d0
  419f9c:	str	d0, [sp, #64]
  419fa0:	ldr	x0, [sp, #40]
  419fa4:	ldr	d1, [x0]
  419fa8:	fmov	d0, #2.000000000000000000e+00
  419fac:	fdiv	d1, d1, d0
  419fb0:	ldr	d0, [sp, #32]
  419fb4:	fsub	d2, d1, d0
  419fb8:	ldr	x0, [sp, #40]
  419fbc:	ldr	d0, [x0, #8]
  419fc0:	fneg	d1, d0
  419fc4:	fmov	d0, #2.000000000000000000e+00
  419fc8:	fdiv	d1, d1, d0
  419fcc:	ldr	d0, [sp, #32]
  419fd0:	fadd	d0, d1, d0
  419fd4:	add	x0, sp, #0x70
  419fd8:	fmov	d1, d0
  419fdc:	fmov	d0, d2
  419fe0:	bl	410348 <sqrt@plt+0xe4e8>
  419fe4:	add	x0, sp, #0x70
  419fe8:	mov	x1, x0
  419fec:	ldr	x0, [sp, #48]
  419ff0:	bl	41059c <sqrt@plt+0xe73c>
  419ff4:	fmov	d2, d0
  419ff8:	fmov	d0, d1
  419ffc:	str	d2, [sp, #96]
  41a000:	str	d0, [sp, #104]
  41a004:	ldr	x0, [sp, #24]
  41a008:	ldr	d0, [x0, #8]
  41a00c:	add	x2, sp, #0x40
  41a010:	add	x1, sp, #0x48
  41a014:	add	x0, sp, #0x60
  41a018:	mov	x3, x2
  41a01c:	ldr	d4, [sp, #608]
  41a020:	fmov	d3, d0
  41a024:	mov	x2, x1
  41a028:	movi	d2, #0x0
  41a02c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a030:	ldr	d1, [x1, #920]
  41a034:	ldr	d0, [sp, #32]
  41a038:	mov	x1, x0
  41a03c:	ldr	x0, [sp, #56]
  41a040:	bl	41a8d4 <sqrt@plt+0x18a74>
  41a044:	ldr	x0, [sp, #40]
  41a048:	ldr	d1, [x0]
  41a04c:	fmov	d0, #2.000000000000000000e+00
  41a050:	fdiv	d2, d1, d0
  41a054:	ldr	x0, [sp, #40]
  41a058:	ldr	d0, [x0, #8]
  41a05c:	fneg	d1, d0
  41a060:	fmov	d0, #2.000000000000000000e+00
  41a064:	fdiv	d1, d1, d0
  41a068:	ldr	d0, [sp, #32]
  41a06c:	fadd	d0, d1, d0
  41a070:	add	x0, sp, #0x90
  41a074:	fmov	d1, d0
  41a078:	fmov	d0, d2
  41a07c:	bl	410348 <sqrt@plt+0xe4e8>
  41a080:	add	x0, sp, #0x90
  41a084:	mov	x1, x0
  41a088:	ldr	x0, [sp, #48]
  41a08c:	bl	41059c <sqrt@plt+0xe73c>
  41a090:	fmov	d2, d0
  41a094:	fmov	d0, d1
  41a098:	str	d2, [sp, #128]
  41a09c:	str	d0, [sp, #136]
  41a0a0:	ldr	x0, [sp, #40]
  41a0a4:	ldr	d1, [x0]
  41a0a8:	fmov	d0, #2.000000000000000000e+00
  41a0ac:	fdiv	d2, d1, d0
  41a0b0:	ldr	x0, [sp, #40]
  41a0b4:	ldr	d1, [x0, #8]
  41a0b8:	fmov	d0, #2.000000000000000000e+00
  41a0bc:	fdiv	d1, d1, d0
  41a0c0:	ldr	d0, [sp, #32]
  41a0c4:	fsub	d0, d1, d0
  41a0c8:	add	x0, sp, #0xb0
  41a0cc:	fmov	d1, d0
  41a0d0:	fmov	d0, d2
  41a0d4:	bl	410348 <sqrt@plt+0xe4e8>
  41a0d8:	add	x0, sp, #0xb0
  41a0dc:	mov	x1, x0
  41a0e0:	ldr	x0, [sp, #48]
  41a0e4:	bl	41059c <sqrt@plt+0xe73c>
  41a0e8:	fmov	d2, d0
  41a0ec:	fmov	d0, d1
  41a0f0:	str	d2, [sp, #160]
  41a0f4:	str	d0, [sp, #168]
  41a0f8:	ldr	x0, [sp, #24]
  41a0fc:	ldr	d0, [x0, #8]
  41a100:	add	x3, sp, #0x40
  41a104:	add	x2, sp, #0x48
  41a108:	add	x1, sp, #0xa0
  41a10c:	add	x0, sp, #0x80
  41a110:	mov	x4, x3
  41a114:	ldr	d1, [sp, #608]
  41a118:	mov	x3, x2
  41a11c:	mov	x2, x1
  41a120:	mov	x1, x0
  41a124:	ldr	x0, [sp, #56]
  41a128:	bl	41aabc <sqrt@plt+0x18c5c>
  41a12c:	ldr	x0, [sp, #40]
  41a130:	ldr	d1, [x0]
  41a134:	fmov	d0, #2.000000000000000000e+00
  41a138:	fdiv	d1, d1, d0
  41a13c:	ldr	d0, [sp, #32]
  41a140:	fsub	d2, d1, d0
  41a144:	ldr	x0, [sp, #40]
  41a148:	ldr	d1, [x0, #8]
  41a14c:	fmov	d0, #2.000000000000000000e+00
  41a150:	fdiv	d1, d1, d0
  41a154:	ldr	d0, [sp, #32]
  41a158:	fsub	d0, d1, d0
  41a15c:	add	x0, sp, #0xd0
  41a160:	fmov	d1, d0
  41a164:	fmov	d0, d2
  41a168:	bl	410348 <sqrt@plt+0xe4e8>
  41a16c:	add	x0, sp, #0xd0
  41a170:	mov	x1, x0
  41a174:	ldr	x0, [sp, #48]
  41a178:	bl	41059c <sqrt@plt+0xe73c>
  41a17c:	fmov	d2, d0
  41a180:	fmov	d0, d1
  41a184:	str	d2, [sp, #192]
  41a188:	str	d0, [sp, #200]
  41a18c:	ldr	x0, [sp, #24]
  41a190:	ldr	d0, [x0, #8]
  41a194:	add	x2, sp, #0x40
  41a198:	add	x1, sp, #0x48
  41a19c:	add	x0, sp, #0xc0
  41a1a0:	mov	x3, x2
  41a1a4:	ldr	d4, [sp, #608]
  41a1a8:	fmov	d3, d0
  41a1ac:	mov	x2, x1
  41a1b0:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a1b4:	ldr	d2, [x1, #872]
  41a1b8:	movi	d1, #0x0
  41a1bc:	ldr	d0, [sp, #32]
  41a1c0:	mov	x1, x0
  41a1c4:	ldr	x0, [sp, #56]
  41a1c8:	bl	41a8d4 <sqrt@plt+0x18a74>
  41a1cc:	ldr	x0, [sp, #24]
  41a1d0:	ldr	d1, [x0, #8]
  41a1d4:	fmov	d0, #2.000000000000000000e+00
  41a1d8:	fdiv	d0, d1, d0
  41a1dc:	str	d0, [sp, #64]
  41a1e0:	ldr	x0, [sp, #40]
  41a1e4:	ldr	d1, [x0]
  41a1e8:	fmov	d0, #2.000000000000000000e+00
  41a1ec:	fdiv	d1, d1, d0
  41a1f0:	ldr	d0, [sp, #32]
  41a1f4:	fsub	d2, d1, d0
  41a1f8:	ldr	x0, [sp, #40]
  41a1fc:	ldr	d1, [x0, #8]
  41a200:	fmov	d0, #2.000000000000000000e+00
  41a204:	fdiv	d1, d1, d0
  41a208:	ldr	d0, [sp, #32]
  41a20c:	fsub	d0, d1, d0
  41a210:	add	x0, sp, #0xf0
  41a214:	fmov	d1, d0
  41a218:	fmov	d0, d2
  41a21c:	bl	410348 <sqrt@plt+0xe4e8>
  41a220:	add	x0, sp, #0xf0
  41a224:	mov	x1, x0
  41a228:	ldr	x0, [sp, #48]
  41a22c:	bl	41059c <sqrt@plt+0xe73c>
  41a230:	fmov	d2, d0
  41a234:	fmov	d0, d1
  41a238:	str	d2, [sp, #224]
  41a23c:	str	d0, [sp, #232]
  41a240:	ldr	x0, [sp, #24]
  41a244:	ldr	d0, [x0, #8]
  41a248:	add	x2, sp, #0x40
  41a24c:	add	x1, sp, #0x48
  41a250:	add	x0, sp, #0xe0
  41a254:	mov	x3, x2
  41a258:	ldr	d4, [sp, #632]
  41a25c:	fmov	d3, d0
  41a260:	mov	x2, x1
  41a264:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a268:	ldr	d2, [x1, #880]
  41a26c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a270:	ldr	d1, [x1, #872]
  41a274:	ldr	d0, [sp, #32]
  41a278:	mov	x1, x0
  41a27c:	ldr	x0, [sp, #56]
  41a280:	bl	41a8d4 <sqrt@plt+0x18a74>
  41a284:	ldr	x0, [sp, #40]
  41a288:	ldr	d1, [x0]
  41a28c:	fmov	d0, #2.000000000000000000e+00
  41a290:	fdiv	d1, d1, d0
  41a294:	ldr	d0, [sp, #32]
  41a298:	fsub	d2, d1, d0
  41a29c:	ldr	x0, [sp, #40]
  41a2a0:	ldr	d1, [x0, #8]
  41a2a4:	fmov	d0, #2.000000000000000000e+00
  41a2a8:	fdiv	d0, d1, d0
  41a2ac:	add	x0, sp, #0x110
  41a2b0:	fmov	d1, d0
  41a2b4:	fmov	d0, d2
  41a2b8:	bl	410348 <sqrt@plt+0xe4e8>
  41a2bc:	add	x0, sp, #0x110
  41a2c0:	mov	x1, x0
  41a2c4:	ldr	x0, [sp, #48]
  41a2c8:	bl	41059c <sqrt@plt+0xe73c>
  41a2cc:	fmov	d2, d0
  41a2d0:	fmov	d0, d1
  41a2d4:	str	d2, [sp, #256]
  41a2d8:	str	d0, [sp, #264]
  41a2dc:	ldr	x0, [sp, #40]
  41a2e0:	ldr	d0, [x0]
  41a2e4:	fneg	d1, d0
  41a2e8:	fmov	d0, #2.000000000000000000e+00
  41a2ec:	fdiv	d1, d1, d0
  41a2f0:	ldr	d0, [sp, #32]
  41a2f4:	fadd	d2, d1, d0
  41a2f8:	ldr	x0, [sp, #40]
  41a2fc:	ldr	d1, [x0, #8]
  41a300:	fmov	d0, #2.000000000000000000e+00
  41a304:	fdiv	d0, d1, d0
  41a308:	add	x0, sp, #0x130
  41a30c:	fmov	d1, d0
  41a310:	fmov	d0, d2
  41a314:	bl	410348 <sqrt@plt+0xe4e8>
  41a318:	add	x0, sp, #0x130
  41a31c:	mov	x1, x0
  41a320:	ldr	x0, [sp, #48]
  41a324:	bl	41059c <sqrt@plt+0xe73c>
  41a328:	fmov	d2, d0
  41a32c:	fmov	d0, d1
  41a330:	str	d2, [sp, #288]
  41a334:	str	d0, [sp, #296]
  41a338:	ldr	x0, [sp, #24]
  41a33c:	ldr	d0, [x0, #8]
  41a340:	add	x3, sp, #0x40
  41a344:	add	x2, sp, #0x48
  41a348:	add	x1, sp, #0x120
  41a34c:	add	x0, sp, #0x100
  41a350:	mov	x4, x3
  41a354:	ldr	d1, [sp, #632]
  41a358:	mov	x3, x2
  41a35c:	mov	x2, x1
  41a360:	mov	x1, x0
  41a364:	ldr	x0, [sp, #56]
  41a368:	bl	41aabc <sqrt@plt+0x18c5c>
  41a36c:	ldr	x0, [sp, #40]
  41a370:	ldr	d0, [x0]
  41a374:	fneg	d1, d0
  41a378:	fmov	d0, #2.000000000000000000e+00
  41a37c:	fdiv	d1, d1, d0
  41a380:	ldr	d0, [sp, #32]
  41a384:	fadd	d2, d1, d0
  41a388:	ldr	x0, [sp, #40]
  41a38c:	ldr	d1, [x0, #8]
  41a390:	fmov	d0, #2.000000000000000000e+00
  41a394:	fdiv	d1, d1, d0
  41a398:	ldr	d0, [sp, #32]
  41a39c:	fsub	d0, d1, d0
  41a3a0:	add	x0, sp, #0x150
  41a3a4:	fmov	d1, d0
  41a3a8:	fmov	d0, d2
  41a3ac:	bl	410348 <sqrt@plt+0xe4e8>
  41a3b0:	add	x0, sp, #0x150
  41a3b4:	mov	x1, x0
  41a3b8:	ldr	x0, [sp, #48]
  41a3bc:	bl	41059c <sqrt@plt+0xe73c>
  41a3c0:	fmov	d2, d0
  41a3c4:	fmov	d0, d1
  41a3c8:	str	d2, [sp, #320]
  41a3cc:	str	d0, [sp, #328]
  41a3d0:	ldr	x0, [sp, #24]
  41a3d4:	ldr	d0, [x0, #8]
  41a3d8:	add	x2, sp, #0x40
  41a3dc:	add	x1, sp, #0x48
  41a3e0:	add	x0, sp, #0x140
  41a3e4:	mov	x3, x2
  41a3e8:	ldr	d4, [sp, #632]
  41a3ec:	fmov	d3, d0
  41a3f0:	mov	x2, x1
  41a3f4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a3f8:	ldr	d2, [x1, #928]
  41a3fc:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a400:	ldr	d1, [x1, #880]
  41a404:	ldr	d0, [sp, #32]
  41a408:	mov	x1, x0
  41a40c:	ldr	x0, [sp, #56]
  41a410:	bl	41a8d4 <sqrt@plt+0x18a74>
  41a414:	ldr	x0, [sp, #24]
  41a418:	ldr	d1, [x0, #8]
  41a41c:	fmov	d0, #2.000000000000000000e+00
  41a420:	fdiv	d0, d1, d0
  41a424:	str	d0, [sp, #64]
  41a428:	ldr	x0, [sp, #40]
  41a42c:	ldr	d0, [x0]
  41a430:	fneg	d1, d0
  41a434:	fmov	d0, #2.000000000000000000e+00
  41a438:	fdiv	d1, d1, d0
  41a43c:	ldr	d0, [sp, #32]
  41a440:	fadd	d2, d1, d0
  41a444:	ldr	x0, [sp, #40]
  41a448:	ldr	d1, [x0, #8]
  41a44c:	fmov	d0, #2.000000000000000000e+00
  41a450:	fdiv	d1, d1, d0
  41a454:	ldr	d0, [sp, #32]
  41a458:	fsub	d0, d1, d0
  41a45c:	add	x0, sp, #0x170
  41a460:	fmov	d1, d0
  41a464:	fmov	d0, d2
  41a468:	bl	410348 <sqrt@plt+0xe4e8>
  41a46c:	add	x0, sp, #0x170
  41a470:	mov	x1, x0
  41a474:	ldr	x0, [sp, #48]
  41a478:	bl	41059c <sqrt@plt+0xe73c>
  41a47c:	fmov	d2, d0
  41a480:	fmov	d0, d1
  41a484:	str	d2, [sp, #352]
  41a488:	str	d0, [sp, #360]
  41a48c:	ldr	x0, [sp, #24]
  41a490:	ldr	d0, [x0, #8]
  41a494:	add	x2, sp, #0x40
  41a498:	add	x1, sp, #0x48
  41a49c:	add	x0, sp, #0x160
  41a4a0:	mov	x3, x2
  41a4a4:	ldr	d4, [sp, #608]
  41a4a8:	fmov	d3, d0
  41a4ac:	mov	x2, x1
  41a4b0:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a4b4:	ldr	d2, [x1, #888]
  41a4b8:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a4bc:	ldr	d1, [x1, #928]
  41a4c0:	ldr	d0, [sp, #32]
  41a4c4:	mov	x1, x0
  41a4c8:	ldr	x0, [sp, #56]
  41a4cc:	bl	41a8d4 <sqrt@plt+0x18a74>
  41a4d0:	ldr	x0, [sp, #40]
  41a4d4:	ldr	d0, [x0]
  41a4d8:	fneg	d1, d0
  41a4dc:	fmov	d0, #2.000000000000000000e+00
  41a4e0:	fdiv	d2, d1, d0
  41a4e4:	ldr	x0, [sp, #40]
  41a4e8:	ldr	d1, [x0, #8]
  41a4ec:	fmov	d0, #2.000000000000000000e+00
  41a4f0:	fdiv	d1, d1, d0
  41a4f4:	ldr	d0, [sp, #32]
  41a4f8:	fsub	d0, d1, d0
  41a4fc:	add	x0, sp, #0x190
  41a500:	fmov	d1, d0
  41a504:	fmov	d0, d2
  41a508:	bl	410348 <sqrt@plt+0xe4e8>
  41a50c:	add	x0, sp, #0x190
  41a510:	mov	x1, x0
  41a514:	ldr	x0, [sp, #48]
  41a518:	bl	41059c <sqrt@plt+0xe73c>
  41a51c:	fmov	d2, d0
  41a520:	fmov	d0, d1
  41a524:	str	d2, [sp, #384]
  41a528:	str	d0, [sp, #392]
  41a52c:	ldr	x0, [sp, #40]
  41a530:	ldr	d0, [x0]
  41a534:	fneg	d1, d0
  41a538:	fmov	d0, #2.000000000000000000e+00
  41a53c:	fdiv	d2, d1, d0
  41a540:	ldr	x0, [sp, #40]
  41a544:	ldr	d0, [x0, #8]
  41a548:	fneg	d1, d0
  41a54c:	fmov	d0, #2.000000000000000000e+00
  41a550:	fdiv	d1, d1, d0
  41a554:	ldr	d0, [sp, #32]
  41a558:	fadd	d0, d1, d0
  41a55c:	add	x0, sp, #0x1b0
  41a560:	fmov	d1, d0
  41a564:	fmov	d0, d2
  41a568:	bl	410348 <sqrt@plt+0xe4e8>
  41a56c:	add	x0, sp, #0x1b0
  41a570:	mov	x1, x0
  41a574:	ldr	x0, [sp, #48]
  41a578:	bl	41059c <sqrt@plt+0xe73c>
  41a57c:	fmov	d2, d0
  41a580:	fmov	d0, d1
  41a584:	str	d2, [sp, #416]
  41a588:	str	d0, [sp, #424]
  41a58c:	ldr	x0, [sp, #24]
  41a590:	ldr	d0, [x0, #8]
  41a594:	add	x3, sp, #0x40
  41a598:	add	x2, sp, #0x48
  41a59c:	add	x1, sp, #0x1a0
  41a5a0:	add	x0, sp, #0x180
  41a5a4:	mov	x4, x3
  41a5a8:	ldr	d1, [sp, #608]
  41a5ac:	mov	x3, x2
  41a5b0:	mov	x2, x1
  41a5b4:	mov	x1, x0
  41a5b8:	ldr	x0, [sp, #56]
  41a5bc:	bl	41aabc <sqrt@plt+0x18c5c>
  41a5c0:	ldr	x0, [sp, #40]
  41a5c4:	ldr	d0, [x0]
  41a5c8:	fneg	d1, d0
  41a5cc:	fmov	d0, #2.000000000000000000e+00
  41a5d0:	fdiv	d1, d1, d0
  41a5d4:	ldr	d0, [sp, #32]
  41a5d8:	fadd	d2, d1, d0
  41a5dc:	ldr	x0, [sp, #40]
  41a5e0:	ldr	d0, [x0, #8]
  41a5e4:	fneg	d1, d0
  41a5e8:	fmov	d0, #2.000000000000000000e+00
  41a5ec:	fdiv	d1, d1, d0
  41a5f0:	ldr	d0, [sp, #32]
  41a5f4:	fadd	d0, d1, d0
  41a5f8:	add	x0, sp, #0x1d0
  41a5fc:	fmov	d1, d0
  41a600:	fmov	d0, d2
  41a604:	bl	410348 <sqrt@plt+0xe4e8>
  41a608:	add	x0, sp, #0x1d0
  41a60c:	mov	x1, x0
  41a610:	ldr	x0, [sp, #48]
  41a614:	bl	41059c <sqrt@plt+0xe73c>
  41a618:	fmov	d2, d0
  41a61c:	fmov	d0, d1
  41a620:	str	d2, [sp, #448]
  41a624:	str	d0, [sp, #456]
  41a628:	ldr	x0, [sp, #24]
  41a62c:	ldr	d0, [x0, #8]
  41a630:	add	x2, sp, #0x40
  41a634:	add	x1, sp, #0x48
  41a638:	add	x0, sp, #0x1c0
  41a63c:	mov	x3, x2
  41a640:	ldr	d4, [sp, #608]
  41a644:	fmov	d3, d0
  41a648:	mov	x2, x1
  41a64c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a650:	ldr	d2, [x1, #936]
  41a654:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a658:	ldr	d1, [x1, #888]
  41a65c:	ldr	d0, [sp, #32]
  41a660:	mov	x1, x0
  41a664:	ldr	x0, [sp, #56]
  41a668:	bl	41a8d4 <sqrt@plt+0x18a74>
  41a66c:	ldr	x0, [sp, #24]
  41a670:	ldr	d1, [x0, #8]
  41a674:	fmov	d0, #2.000000000000000000e+00
  41a678:	fdiv	d0, d1, d0
  41a67c:	str	d0, [sp, #64]
  41a680:	ldr	x0, [sp, #40]
  41a684:	ldr	d0, [x0]
  41a688:	fneg	d1, d0
  41a68c:	fmov	d0, #2.000000000000000000e+00
  41a690:	fdiv	d1, d1, d0
  41a694:	ldr	d0, [sp, #32]
  41a698:	fadd	d2, d1, d0
  41a69c:	ldr	x0, [sp, #40]
  41a6a0:	ldr	d0, [x0, #8]
  41a6a4:	fneg	d1, d0
  41a6a8:	fmov	d0, #2.000000000000000000e+00
  41a6ac:	fdiv	d1, d1, d0
  41a6b0:	ldr	d0, [sp, #32]
  41a6b4:	fadd	d0, d1, d0
  41a6b8:	add	x0, sp, #0x1f0
  41a6bc:	fmov	d1, d0
  41a6c0:	fmov	d0, d2
  41a6c4:	bl	410348 <sqrt@plt+0xe4e8>
  41a6c8:	add	x0, sp, #0x1f0
  41a6cc:	mov	x1, x0
  41a6d0:	ldr	x0, [sp, #48]
  41a6d4:	bl	41059c <sqrt@plt+0xe73c>
  41a6d8:	fmov	d2, d0
  41a6dc:	fmov	d0, d1
  41a6e0:	str	d2, [sp, #480]
  41a6e4:	str	d0, [sp, #488]
  41a6e8:	ldr	x0, [sp, #24]
  41a6ec:	ldr	d0, [x0, #8]
  41a6f0:	add	x2, sp, #0x40
  41a6f4:	add	x1, sp, #0x48
  41a6f8:	add	x0, sp, #0x1e0
  41a6fc:	mov	x3, x2
  41a700:	ldr	d4, [sp, #632]
  41a704:	fmov	d3, d0
  41a708:	mov	x2, x1
  41a70c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a710:	ldr	d2, [x1, #944]
  41a714:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a718:	ldr	d1, [x1, #936]
  41a71c:	ldr	d0, [sp, #32]
  41a720:	mov	x1, x0
  41a724:	ldr	x0, [sp, #56]
  41a728:	bl	41a8d4 <sqrt@plt+0x18a74>
  41a72c:	ldr	x0, [sp, #40]
  41a730:	ldr	d0, [x0]
  41a734:	fneg	d1, d0
  41a738:	fmov	d0, #2.000000000000000000e+00
  41a73c:	fdiv	d1, d1, d0
  41a740:	ldr	d0, [sp, #32]
  41a744:	fadd	d2, d1, d0
  41a748:	ldr	x0, [sp, #40]
  41a74c:	ldr	d0, [x0, #8]
  41a750:	fneg	d1, d0
  41a754:	fmov	d0, #2.000000000000000000e+00
  41a758:	fdiv	d0, d1, d0
  41a75c:	add	x0, sp, #0x210
  41a760:	fmov	d1, d0
  41a764:	fmov	d0, d2
  41a768:	bl	410348 <sqrt@plt+0xe4e8>
  41a76c:	add	x0, sp, #0x210
  41a770:	mov	x1, x0
  41a774:	ldr	x0, [sp, #48]
  41a778:	bl	41059c <sqrt@plt+0xe73c>
  41a77c:	fmov	d2, d0
  41a780:	fmov	d0, d1
  41a784:	str	d2, [sp, #512]
  41a788:	str	d0, [sp, #520]
  41a78c:	ldr	x0, [sp, #40]
  41a790:	ldr	d1, [x0]
  41a794:	fmov	d0, #2.000000000000000000e+00
  41a798:	fdiv	d1, d1, d0
  41a79c:	ldr	d0, [sp, #32]
  41a7a0:	fsub	d2, d1, d0
  41a7a4:	ldr	x0, [sp, #40]
  41a7a8:	ldr	d0, [x0, #8]
  41a7ac:	fneg	d1, d0
  41a7b0:	fmov	d0, #2.000000000000000000e+00
  41a7b4:	fdiv	d0, d1, d0
  41a7b8:	add	x0, sp, #0x230
  41a7bc:	fmov	d1, d0
  41a7c0:	fmov	d0, d2
  41a7c4:	bl	410348 <sqrt@plt+0xe4e8>
  41a7c8:	add	x0, sp, #0x230
  41a7cc:	mov	x1, x0
  41a7d0:	ldr	x0, [sp, #48]
  41a7d4:	bl	41059c <sqrt@plt+0xe73c>
  41a7d8:	fmov	d2, d0
  41a7dc:	fmov	d0, d1
  41a7e0:	str	d2, [sp, #544]
  41a7e4:	str	d0, [sp, #552]
  41a7e8:	ldr	x0, [sp, #24]
  41a7ec:	ldr	d0, [x0, #8]
  41a7f0:	add	x3, sp, #0x40
  41a7f4:	add	x2, sp, #0x48
  41a7f8:	add	x1, sp, #0x220
  41a7fc:	add	x0, sp, #0x200
  41a800:	mov	x4, x3
  41a804:	ldr	d1, [sp, #632]
  41a808:	mov	x3, x2
  41a80c:	mov	x2, x1
  41a810:	mov	x1, x0
  41a814:	ldr	x0, [sp, #56]
  41a818:	bl	41aabc <sqrt@plt+0x18c5c>
  41a81c:	ldr	x0, [sp, #40]
  41a820:	ldr	d1, [x0]
  41a824:	fmov	d0, #2.000000000000000000e+00
  41a828:	fdiv	d1, d1, d0
  41a82c:	ldr	d0, [sp, #32]
  41a830:	fsub	d2, d1, d0
  41a834:	ldr	x0, [sp, #40]
  41a838:	ldr	d0, [x0, #8]
  41a83c:	fneg	d1, d0
  41a840:	fmov	d0, #2.000000000000000000e+00
  41a844:	fdiv	d1, d1, d0
  41a848:	ldr	d0, [sp, #32]
  41a84c:	fadd	d0, d1, d0
  41a850:	add	x0, sp, #0x250
  41a854:	fmov	d1, d0
  41a858:	fmov	d0, d2
  41a85c:	bl	410348 <sqrt@plt+0xe4e8>
  41a860:	add	x0, sp, #0x250
  41a864:	mov	x1, x0
  41a868:	ldr	x0, [sp, #48]
  41a86c:	bl	41059c <sqrt@plt+0xe73c>
  41a870:	fmov	d2, d0
  41a874:	fmov	d0, d1
  41a878:	str	d2, [sp, #576]
  41a87c:	str	d0, [sp, #584]
  41a880:	ldr	x0, [sp, #24]
  41a884:	ldr	d0, [x0, #8]
  41a888:	add	x2, sp, #0x40
  41a88c:	add	x1, sp, #0x48
  41a890:	add	x0, sp, #0x240
  41a894:	mov	x3, x2
  41a898:	ldr	d4, [sp, #632]
  41a89c:	fmov	d3, d0
  41a8a0:	mov	x2, x1
  41a8a4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a8a8:	ldr	d2, [x1, #952]
  41a8ac:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41a8b0:	ldr	d1, [x1, #944]
  41a8b4:	ldr	d0, [sp, #32]
  41a8b8:	mov	x1, x0
  41a8bc:	ldr	x0, [sp, #56]
  41a8c0:	bl	41a8d4 <sqrt@plt+0x18a74>
  41a8c4:	nop
  41a8c8:	ldp	x29, x30, [sp]
  41a8cc:	add	sp, sp, #0x290
  41a8d0:	ret
  41a8d4:	stp	x29, x30, [sp, #-128]!
  41a8d8:	mov	x29, sp
  41a8dc:	str	x0, [sp, #88]
  41a8e0:	str	x1, [sp, #80]
  41a8e4:	str	d0, [sp, #72]
  41a8e8:	str	d1, [sp, #64]
  41a8ec:	str	d2, [sp, #56]
  41a8f0:	str	x2, [sp, #48]
  41a8f4:	str	d3, [sp, #40]
  41a8f8:	str	d4, [sp, #32]
  41a8fc:	str	x3, [sp, #24]
  41a900:	ldr	d1, [sp, #56]
  41a904:	ldr	d0, [sp, #64]
  41a908:	fsub	d0, d1, d0
  41a90c:	ldr	d1, [sp, #72]
  41a910:	fmul	d0, d1, d0
  41a914:	str	d0, [sp, #112]
  41a918:	str	xzr, [sp, #120]
  41a91c:	ldr	x0, [sp, #24]
  41a920:	ldr	d0, [x0]
  41a924:	ldr	d1, [sp, #40]
  41a928:	fcmpe	d1, d0
  41a92c:	b.hi	41a9a4 <sqrt@plt+0x18b44>  // b.pmore
  41a930:	ldr	d1, [sp, #40]
  41a934:	ldr	d0, [sp, #32]
  41a938:	fadd	d1, d1, d0
  41a93c:	ldr	x0, [sp, #24]
  41a940:	ldr	d0, [x0]
  41a944:	fsub	d0, d1, d0
  41a948:	str	d0, [sp, #96]
  41a94c:	ldr	d1, [sp, #120]
  41a950:	ldr	d0, [sp, #96]
  41a954:	fadd	d0, d1, d0
  41a958:	ldr	d1, [sp, #112]
  41a95c:	fcmpe	d1, d0
  41a960:	b.pl	41a988 <sqrt@plt+0x18b28>  // b.nfrst
  41a964:	ldr	x0, [sp, #24]
  41a968:	ldr	d1, [x0]
  41a96c:	ldr	d2, [sp, #112]
  41a970:	ldr	d0, [sp, #120]
  41a974:	fsub	d0, d2, d0
  41a978:	fadd	d0, d1, d0
  41a97c:	ldr	x0, [sp, #24]
  41a980:	str	d0, [x0]
  41a984:	b	41aab0 <sqrt@plt+0x18c50>
  41a988:	ldr	d1, [sp, #120]
  41a98c:	ldr	d0, [sp, #96]
  41a990:	fadd	d0, d1, d0
  41a994:	str	d0, [sp, #120]
  41a998:	ldr	x0, [sp, #24]
  41a99c:	str	xzr, [x0]
  41a9a0:	b	41a91c <sqrt@plt+0x18abc>
  41a9a4:	ldr	x0, [sp, #24]
  41a9a8:	ldr	d0, [x0]
  41a9ac:	ldr	d1, [sp, #40]
  41a9b0:	fsub	d0, d1, d0
  41a9b4:	str	d0, [sp, #104]
  41a9b8:	ldr	d1, [sp, #120]
  41a9bc:	ldr	d0, [sp, #104]
  41a9c0:	fadd	d0, d1, d0
  41a9c4:	ldr	d1, [sp, #112]
  41a9c8:	fcmpe	d1, d0
  41a9cc:	b.pl	41aa34 <sqrt@plt+0x18bd4>  // b.nfrst
  41a9d0:	ldr	x0, [sp, #88]
  41a9d4:	ldr	x0, [x0]
  41a9d8:	add	x0, x0, #0xb0
  41a9dc:	ldr	x3, [x0]
  41a9e0:	ldr	d0, [sp, #72]
  41a9e4:	ldr	d1, [sp, #120]
  41a9e8:	fdiv	d1, d1, d0
  41a9ec:	ldr	d0, [sp, #64]
  41a9f0:	fadd	d0, d1, d0
  41a9f4:	ldr	x2, [sp, #48]
  41a9f8:	ldr	d2, [sp, #56]
  41a9fc:	fmov	d1, d0
  41aa00:	ldr	d0, [sp, #72]
  41aa04:	ldr	x1, [sp, #80]
  41aa08:	ldr	x0, [sp, #88]
  41aa0c:	blr	x3
  41aa10:	ldr	x0, [sp, #24]
  41aa14:	ldr	d1, [x0]
  41aa18:	ldr	d2, [sp, #112]
  41aa1c:	ldr	d0, [sp, #120]
  41aa20:	fsub	d0, d2, d0
  41aa24:	fadd	d0, d1, d0
  41aa28:	ldr	x0, [sp, #24]
  41aa2c:	str	d0, [x0]
  41aa30:	b	41aab0 <sqrt@plt+0x18c50>
  41aa34:	ldr	x0, [sp, #88]
  41aa38:	ldr	x0, [x0]
  41aa3c:	add	x0, x0, #0xb0
  41aa40:	ldr	x3, [x0]
  41aa44:	ldr	d0, [sp, #72]
  41aa48:	ldr	d1, [sp, #120]
  41aa4c:	fdiv	d1, d1, d0
  41aa50:	ldr	d0, [sp, #64]
  41aa54:	fadd	d3, d1, d0
  41aa58:	ldr	d1, [sp, #120]
  41aa5c:	ldr	d0, [sp, #104]
  41aa60:	fadd	d1, d1, d0
  41aa64:	ldr	d0, [sp, #72]
  41aa68:	fdiv	d1, d1, d0
  41aa6c:	ldr	d0, [sp, #64]
  41aa70:	fadd	d0, d1, d0
  41aa74:	ldr	x2, [sp, #48]
  41aa78:	fmov	d2, d0
  41aa7c:	fmov	d1, d3
  41aa80:	ldr	d0, [sp, #72]
  41aa84:	ldr	x1, [sp, #80]
  41aa88:	ldr	x0, [sp, #88]
  41aa8c:	blr	x3
  41aa90:	ldr	d1, [sp, #120]
  41aa94:	ldr	d0, [sp, #104]
  41aa98:	fadd	d0, d1, d0
  41aa9c:	str	d0, [sp, #120]
  41aaa0:	ldr	x0, [sp, #24]
  41aaa4:	ldr	d0, [sp, #40]
  41aaa8:	str	d0, [x0]
  41aaac:	b	41a91c <sqrt@plt+0x18abc>
  41aab0:	nop
  41aab4:	ldp	x29, x30, [sp], #128
  41aab8:	ret
  41aabc:	stp	x29, x30, [sp, #-240]!
  41aac0:	mov	x29, sp
  41aac4:	str	x19, [sp, #16]
  41aac8:	str	x0, [sp, #88]
  41aacc:	str	x1, [sp, #80]
  41aad0:	str	x2, [sp, #72]
  41aad4:	str	x3, [sp, #64]
  41aad8:	str	d0, [sp, #56]
  41aadc:	str	d1, [sp, #48]
  41aae0:	str	x4, [sp, #40]
  41aae4:	ldr	x1, [sp, #80]
  41aae8:	ldr	x0, [sp, #72]
  41aaec:	bl	410600 <sqrt@plt+0xe7a0>
  41aaf0:	fmov	d2, d0
  41aaf4:	fmov	d0, d1
  41aaf8:	str	d2, [sp, #112]
  41aafc:	str	d0, [sp, #120]
  41ab00:	add	x0, sp, #0x70
  41ab04:	bl	41075c <sqrt@plt+0xe8fc>
  41ab08:	str	d0, [sp, #224]
  41ab0c:	ldr	d0, [sp, #224]
  41ab10:	fcmp	d0, #0.0
  41ab14:	b.eq	41ad44 <sqrt@plt+0x18ee4>  // b.none
  41ab18:	str	xzr, [sp, #232]
  41ab1c:	ldr	x0, [sp, #40]
  41ab20:	ldr	d0, [x0]
  41ab24:	ldr	d1, [sp, #56]
  41ab28:	fcmpe	d1, d0
  41ab2c:	b.hi	41aba4 <sqrt@plt+0x18d44>  // b.pmore
  41ab30:	ldr	d1, [sp, #56]
  41ab34:	ldr	d0, [sp, #48]
  41ab38:	fadd	d1, d1, d0
  41ab3c:	ldr	x0, [sp, #40]
  41ab40:	ldr	d0, [x0]
  41ab44:	fsub	d0, d1, d0
  41ab48:	str	d0, [sp, #208]
  41ab4c:	ldr	d1, [sp, #232]
  41ab50:	ldr	d0, [sp, #208]
  41ab54:	fadd	d0, d1, d0
  41ab58:	ldr	d1, [sp, #224]
  41ab5c:	fcmpe	d1, d0
  41ab60:	b.pl	41ab88 <sqrt@plt+0x18d28>  // b.nfrst
  41ab64:	ldr	x0, [sp, #40]
  41ab68:	ldr	d1, [x0]
  41ab6c:	ldr	d2, [sp, #224]
  41ab70:	ldr	d0, [sp, #232]
  41ab74:	fsub	d0, d2, d0
  41ab78:	fadd	d0, d1, d0
  41ab7c:	ldr	x0, [sp, #40]
  41ab80:	str	d0, [x0]
  41ab84:	b	41ad48 <sqrt@plt+0x18ee8>
  41ab88:	ldr	d1, [sp, #232]
  41ab8c:	ldr	d0, [sp, #208]
  41ab90:	fadd	d0, d1, d0
  41ab94:	str	d0, [sp, #232]
  41ab98:	ldr	x0, [sp, #40]
  41ab9c:	str	xzr, [x0]
  41aba0:	b	41ab1c <sqrt@plt+0x18cbc>
  41aba4:	ldr	x0, [sp, #40]
  41aba8:	ldr	d0, [x0]
  41abac:	ldr	d1, [sp, #56]
  41abb0:	fsub	d0, d1, d0
  41abb4:	str	d0, [sp, #216]
  41abb8:	ldr	d1, [sp, #232]
  41abbc:	ldr	d0, [sp, #216]
  41abc0:	fadd	d0, d1, d0
  41abc4:	ldr	d1, [sp, #224]
  41abc8:	fcmpe	d1, d0
  41abcc:	b.pl	41ac64 <sqrt@plt+0x18e04>  // b.nfrst
  41abd0:	ldr	x0, [sp, #88]
  41abd4:	ldr	x0, [x0]
  41abd8:	add	x0, x0, #0x30
  41abdc:	ldr	x19, [x0]
  41abe0:	ldr	d0, [sp, #224]
  41abe4:	ldr	d1, [sp, #232]
  41abe8:	fdiv	d0, d1, d0
  41abec:	add	x0, sp, #0x70
  41abf0:	bl	4106c0 <sqrt@plt+0xe860>
  41abf4:	fmov	d2, d0
  41abf8:	fmov	d0, d1
  41abfc:	str	d2, [sp, #144]
  41ac00:	str	d0, [sp, #152]
  41ac04:	add	x0, sp, #0x90
  41ac08:	mov	x1, x0
  41ac0c:	ldr	x0, [sp, #80]
  41ac10:	bl	41059c <sqrt@plt+0xe73c>
  41ac14:	fmov	d2, d0
  41ac18:	fmov	d0, d1
  41ac1c:	str	d2, [sp, #128]
  41ac20:	str	d0, [sp, #136]
  41ac24:	add	x0, sp, #0x80
  41ac28:	ldr	x4, [sp, #64]
  41ac2c:	mov	w3, #0x1                   	// #1
  41ac30:	ldr	x2, [sp, #72]
  41ac34:	mov	x1, x0
  41ac38:	ldr	x0, [sp, #88]
  41ac3c:	blr	x19
  41ac40:	ldr	x0, [sp, #40]
  41ac44:	ldr	d1, [x0]
  41ac48:	ldr	d2, [sp, #224]
  41ac4c:	ldr	d0, [sp, #232]
  41ac50:	fsub	d0, d2, d0
  41ac54:	fadd	d0, d1, d0
  41ac58:	ldr	x0, [sp, #40]
  41ac5c:	str	d0, [x0]
  41ac60:	b	41ad48 <sqrt@plt+0x18ee8>
  41ac64:	ldr	d1, [sp, #232]
  41ac68:	ldr	d0, [sp, #216]
  41ac6c:	fadd	d1, d1, d0
  41ac70:	ldr	d0, [sp, #224]
  41ac74:	fdiv	d0, d1, d0
  41ac78:	add	x0, sp, #0x70
  41ac7c:	bl	4106c0 <sqrt@plt+0xe860>
  41ac80:	fmov	d2, d0
  41ac84:	fmov	d0, d1
  41ac88:	str	d2, [sp, #160]
  41ac8c:	str	d0, [sp, #168]
  41ac90:	add	x0, sp, #0xa0
  41ac94:	mov	x1, x0
  41ac98:	ldr	x0, [sp, #80]
  41ac9c:	bl	41059c <sqrt@plt+0xe73c>
  41aca0:	fmov	d2, d0
  41aca4:	fmov	d0, d1
  41aca8:	str	d2, [sp, #96]
  41acac:	str	d0, [sp, #104]
  41acb0:	ldr	x0, [sp, #88]
  41acb4:	ldr	x0, [x0]
  41acb8:	add	x0, x0, #0x30
  41acbc:	ldr	x19, [x0]
  41acc0:	ldr	d0, [sp, #224]
  41acc4:	ldr	d1, [sp, #232]
  41acc8:	fdiv	d0, d1, d0
  41accc:	add	x0, sp, #0x70
  41acd0:	bl	4106c0 <sqrt@plt+0xe860>
  41acd4:	fmov	d2, d0
  41acd8:	fmov	d0, d1
  41acdc:	str	d2, [sp, #192]
  41ace0:	str	d0, [sp, #200]
  41ace4:	add	x0, sp, #0xc0
  41ace8:	mov	x1, x0
  41acec:	ldr	x0, [sp, #80]
  41acf0:	bl	41059c <sqrt@plt+0xe73c>
  41acf4:	fmov	d2, d0
  41acf8:	fmov	d0, d1
  41acfc:	str	d2, [sp, #176]
  41ad00:	str	d0, [sp, #184]
  41ad04:	add	x1, sp, #0x60
  41ad08:	add	x0, sp, #0xb0
  41ad0c:	ldr	x4, [sp, #64]
  41ad10:	mov	w3, #0x1                   	// #1
  41ad14:	mov	x2, x1
  41ad18:	mov	x1, x0
  41ad1c:	ldr	x0, [sp, #88]
  41ad20:	blr	x19
  41ad24:	ldr	d1, [sp, #232]
  41ad28:	ldr	d0, [sp, #216]
  41ad2c:	fadd	d0, d1, d0
  41ad30:	str	d0, [sp, #232]
  41ad34:	ldr	x0, [sp, #40]
  41ad38:	ldr	d0, [sp, #56]
  41ad3c:	str	d0, [x0]
  41ad40:	b	41ab1c <sqrt@plt+0x18cbc>
  41ad44:	nop
  41ad48:	ldr	x19, [sp, #16]
  41ad4c:	ldp	x29, x30, [sp], #240
  41ad50:	ret
  41ad54:	sub	sp, sp, #0x2a0
  41ad58:	stp	x29, x30, [sp]
  41ad5c:	mov	x29, sp
  41ad60:	str	x0, [sp, #56]
  41ad64:	str	x1, [sp, #48]
  41ad68:	str	x2, [sp, #40]
  41ad6c:	str	d0, [sp, #32]
  41ad70:	str	x3, [sp, #24]
  41ad74:	ldr	x0, [sp, #24]
  41ad78:	add	x2, sp, #0x50
  41ad7c:	mov	x3, x0
  41ad80:	ldp	x0, x1, [x3]
  41ad84:	stp	x0, x1, [x2]
  41ad88:	ldr	x0, [x3, #16]
  41ad8c:	str	x0, [x2, #16]
  41ad90:	mov	w0, #0x1                   	// #1
  41ad94:	str	w0, [sp, #80]
  41ad98:	ldr	x0, [sp, #40]
  41ad9c:	ldr	d1, [x0]
  41ada0:	ldr	d0, [sp, #32]
  41ada4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ada8:	ldr	d2, [x0, #912]
  41adac:	fmul	d0, d0, d2
  41adb0:	fadd	d0, d1, d0
  41adb4:	str	d0, [sp, #664]
  41adb8:	ldr	x0, [sp, #24]
  41adbc:	ldr	d0, [x0, #8]
  41adc0:	ldr	d1, [sp, #664]
  41adc4:	fdiv	d1, d1, d0
  41adc8:	fmov	d0, #5.000000000000000000e-01
  41adcc:	fadd	d0, d1, d0
  41add0:	fcvtzs	w0, d0
  41add4:	str	w0, [sp, #660]
  41add8:	ldr	w0, [sp, #660]
  41addc:	cmp	w0, #0x0
  41ade0:	b.eq	41adf8 <sqrt@plt+0x18f98>  // b.none
  41ade4:	ldr	w0, [sp, #660]
  41ade8:	scvtf	d0, w0
  41adec:	ldr	d1, [sp, #664]
  41adf0:	fdiv	d0, d1, d0
  41adf4:	b	41ae00 <sqrt@plt+0x18fa0>
  41adf8:	ldr	x0, [sp, #24]
  41adfc:	ldr	d0, [x0, #8]
  41ae00:	str	d0, [sp, #648]
  41ae04:	ldr	x0, [sp, #40]
  41ae08:	ldr	d1, [x0, #8]
  41ae0c:	ldr	d0, [sp, #32]
  41ae10:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ae14:	ldr	d2, [x0, #912]
  41ae18:	fmul	d0, d0, d2
  41ae1c:	fadd	d0, d1, d0
  41ae20:	str	d0, [sp, #640]
  41ae24:	ldr	x0, [sp, #24]
  41ae28:	ldr	d0, [x0, #8]
  41ae2c:	ldr	d1, [sp, #640]
  41ae30:	fdiv	d1, d1, d0
  41ae34:	fmov	d0, #5.000000000000000000e-01
  41ae38:	fadd	d0, d1, d0
  41ae3c:	fcvtzs	w0, d0
  41ae40:	str	w0, [sp, #636]
  41ae44:	ldr	w0, [sp, #636]
  41ae48:	cmp	w0, #0x0
  41ae4c:	b.eq	41ae64 <sqrt@plt+0x19004>  // b.none
  41ae50:	ldr	w0, [sp, #636]
  41ae54:	scvtf	d0, w0
  41ae58:	ldr	d1, [sp, #640]
  41ae5c:	fdiv	d0, d1, d0
  41ae60:	b	41ae6c <sqrt@plt+0x1900c>
  41ae64:	ldr	x0, [sp, #24]
  41ae68:	ldr	d0, [x0, #8]
  41ae6c:	str	d0, [sp, #624]
  41ae70:	ldr	x0, [sp, #24]
  41ae74:	ldr	d1, [x0, #8]
  41ae78:	ldr	d0, [sp, #32]
  41ae7c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  41ae80:	fmov	d2, x0
  41ae84:	fmul	d0, d0, d2
  41ae88:	fdiv	d0, d1, d0
  41ae8c:	str	d0, [sp, #616]
  41ae90:	str	xzr, [sp, #72]
  41ae94:	ldr	x0, [sp, #40]
  41ae98:	ldr	d1, [x0]
  41ae9c:	fmov	d0, #2.000000000000000000e+00
  41aea0:	fdiv	d1, d1, d0
  41aea4:	ldr	d0, [sp, #32]
  41aea8:	fsub	d2, d1, d0
  41aeac:	ldr	x0, [sp, #40]
  41aeb0:	ldr	d0, [x0, #8]
  41aeb4:	fneg	d1, d0
  41aeb8:	fmov	d0, #2.000000000000000000e+00
  41aebc:	fdiv	d1, d1, d0
  41aec0:	ldr	d0, [sp, #32]
  41aec4:	fadd	d0, d1, d0
  41aec8:	add	x0, sp, #0x78
  41aecc:	fmov	d1, d0
  41aed0:	fmov	d0, d2
  41aed4:	bl	410348 <sqrt@plt+0xe4e8>
  41aed8:	add	x0, sp, #0x78
  41aedc:	mov	x1, x0
  41aee0:	ldr	x0, [sp, #48]
  41aee4:	bl	41059c <sqrt@plt+0xe73c>
  41aee8:	fmov	d2, d0
  41aeec:	fmov	d0, d1
  41aef0:	str	d2, [sp, #104]
  41aef4:	str	d0, [sp, #112]
  41aef8:	add	x2, sp, #0x48
  41aefc:	add	x1, sp, #0x50
  41af00:	add	x0, sp, #0x68
  41af04:	mov	x3, x2
  41af08:	ldr	d3, [sp, #624]
  41af0c:	mov	x2, x1
  41af10:	movi	d2, #0x0
  41af14:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41af18:	ldr	d1, [x1, #920]
  41af1c:	ldr	d0, [sp, #32]
  41af20:	mov	x1, x0
  41af24:	ldr	x0, [sp, #56]
  41af28:	bl	41b748 <sqrt@plt+0x198e8>
  41af2c:	ldr	x0, [sp, #40]
  41af30:	ldr	d1, [x0]
  41af34:	fmov	d0, #2.000000000000000000e+00
  41af38:	fdiv	d2, d1, d0
  41af3c:	ldr	x0, [sp, #40]
  41af40:	ldr	d0, [x0, #8]
  41af44:	fneg	d1, d0
  41af48:	fmov	d0, #2.000000000000000000e+00
  41af4c:	fdiv	d1, d1, d0
  41af50:	ldr	d0, [sp, #32]
  41af54:	fadd	d0, d1, d0
  41af58:	add	x0, sp, #0x98
  41af5c:	fmov	d1, d0
  41af60:	fmov	d0, d2
  41af64:	bl	410348 <sqrt@plt+0xe4e8>
  41af68:	add	x0, sp, #0x98
  41af6c:	mov	x1, x0
  41af70:	ldr	x0, [sp, #48]
  41af74:	bl	41059c <sqrt@plt+0xe73c>
  41af78:	fmov	d2, d0
  41af7c:	fmov	d0, d1
  41af80:	str	d2, [sp, #136]
  41af84:	str	d0, [sp, #144]
  41af88:	ldr	x0, [sp, #40]
  41af8c:	ldr	d1, [x0]
  41af90:	fmov	d0, #2.000000000000000000e+00
  41af94:	fdiv	d2, d1, d0
  41af98:	ldr	x0, [sp, #40]
  41af9c:	ldr	d1, [x0, #8]
  41afa0:	fmov	d0, #2.000000000000000000e+00
  41afa4:	fdiv	d1, d1, d0
  41afa8:	ldr	d0, [sp, #32]
  41afac:	fsub	d0, d1, d0
  41afb0:	add	x0, sp, #0xb8
  41afb4:	fmov	d1, d0
  41afb8:	fmov	d0, d2
  41afbc:	bl	410348 <sqrt@plt+0xe4e8>
  41afc0:	add	x0, sp, #0xb8
  41afc4:	mov	x1, x0
  41afc8:	ldr	x0, [sp, #48]
  41afcc:	bl	41059c <sqrt@plt+0xe73c>
  41afd0:	fmov	d2, d0
  41afd4:	fmov	d0, d1
  41afd8:	str	d2, [sp, #168]
  41afdc:	str	d0, [sp, #176]
  41afe0:	add	x3, sp, #0x48
  41afe4:	add	x2, sp, #0x50
  41afe8:	add	x1, sp, #0xa8
  41afec:	add	x0, sp, #0x88
  41aff0:	mov	x4, x3
  41aff4:	ldr	d0, [sp, #624]
  41aff8:	mov	x3, x2
  41affc:	mov	x2, x1
  41b000:	mov	x1, x0
  41b004:	ldr	x0, [sp, #56]
  41b008:	bl	41b8c0 <sqrt@plt+0x19a60>
  41b00c:	ldr	x0, [sp, #40]
  41b010:	ldr	d1, [x0]
  41b014:	fmov	d0, #2.000000000000000000e+00
  41b018:	fdiv	d1, d1, d0
  41b01c:	ldr	d0, [sp, #32]
  41b020:	fsub	d2, d1, d0
  41b024:	ldr	x0, [sp, #40]
  41b028:	ldr	d1, [x0, #8]
  41b02c:	fmov	d0, #2.000000000000000000e+00
  41b030:	fdiv	d1, d1, d0
  41b034:	ldr	d0, [sp, #32]
  41b038:	fsub	d0, d1, d0
  41b03c:	add	x0, sp, #0xd8
  41b040:	fmov	d1, d0
  41b044:	fmov	d0, d2
  41b048:	bl	410348 <sqrt@plt+0xe4e8>
  41b04c:	add	x0, sp, #0xd8
  41b050:	mov	x1, x0
  41b054:	ldr	x0, [sp, #48]
  41b058:	bl	41059c <sqrt@plt+0xe73c>
  41b05c:	fmov	d2, d0
  41b060:	fmov	d0, d1
  41b064:	str	d2, [sp, #200]
  41b068:	str	d0, [sp, #208]
  41b06c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41b070:	ldr	d1, [x0, #872]
  41b074:	ldr	d0, [sp, #616]
  41b078:	fsub	d0, d1, d0
  41b07c:	add	x2, sp, #0x48
  41b080:	add	x1, sp, #0x50
  41b084:	add	x0, sp, #0xc8
  41b088:	mov	x3, x2
  41b08c:	ldr	d3, [sp, #624]
  41b090:	mov	x2, x1
  41b094:	fmov	d2, d0
  41b098:	movi	d1, #0x0
  41b09c:	ldr	d0, [sp, #32]
  41b0a0:	mov	x1, x0
  41b0a4:	ldr	x0, [sp, #56]
  41b0a8:	bl	41b748 <sqrt@plt+0x198e8>
  41b0ac:	str	xzr, [sp, #72]
  41b0b0:	ldr	x0, [sp, #40]
  41b0b4:	ldr	d1, [x0]
  41b0b8:	fmov	d0, #2.000000000000000000e+00
  41b0bc:	fdiv	d1, d1, d0
  41b0c0:	ldr	d0, [sp, #32]
  41b0c4:	fsub	d2, d1, d0
  41b0c8:	ldr	x0, [sp, #40]
  41b0cc:	ldr	d1, [x0, #8]
  41b0d0:	fmov	d0, #2.000000000000000000e+00
  41b0d4:	fdiv	d1, d1, d0
  41b0d8:	ldr	d0, [sp, #32]
  41b0dc:	fsub	d0, d1, d0
  41b0e0:	add	x0, sp, #0xf8
  41b0e4:	fmov	d1, d0
  41b0e8:	fmov	d0, d2
  41b0ec:	bl	410348 <sqrt@plt+0xe4e8>
  41b0f0:	add	x0, sp, #0xf8
  41b0f4:	mov	x1, x0
  41b0f8:	ldr	x0, [sp, #48]
  41b0fc:	bl	41059c <sqrt@plt+0xe73c>
  41b100:	fmov	d2, d0
  41b104:	fmov	d0, d1
  41b108:	str	d2, [sp, #232]
  41b10c:	str	d0, [sp, #240]
  41b110:	add	x2, sp, #0x48
  41b114:	add	x1, sp, #0x50
  41b118:	add	x0, sp, #0xe8
  41b11c:	mov	x3, x2
  41b120:	ldr	d3, [sp, #648]
  41b124:	mov	x2, x1
  41b128:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41b12c:	ldr	d2, [x1, #880]
  41b130:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41b134:	ldr	d1, [x1, #872]
  41b138:	ldr	d0, [sp, #32]
  41b13c:	mov	x1, x0
  41b140:	ldr	x0, [sp, #56]
  41b144:	bl	41b748 <sqrt@plt+0x198e8>
  41b148:	ldr	x0, [sp, #40]
  41b14c:	ldr	d1, [x0]
  41b150:	fmov	d0, #2.000000000000000000e+00
  41b154:	fdiv	d1, d1, d0
  41b158:	ldr	d0, [sp, #32]
  41b15c:	fsub	d2, d1, d0
  41b160:	ldr	x0, [sp, #40]
  41b164:	ldr	d1, [x0, #8]
  41b168:	fmov	d0, #2.000000000000000000e+00
  41b16c:	fdiv	d0, d1, d0
  41b170:	add	x0, sp, #0x118
  41b174:	fmov	d1, d0
  41b178:	fmov	d0, d2
  41b17c:	bl	410348 <sqrt@plt+0xe4e8>
  41b180:	add	x0, sp, #0x118
  41b184:	mov	x1, x0
  41b188:	ldr	x0, [sp, #48]
  41b18c:	bl	41059c <sqrt@plt+0xe73c>
  41b190:	fmov	d2, d0
  41b194:	fmov	d0, d1
  41b198:	str	d2, [sp, #264]
  41b19c:	str	d0, [sp, #272]
  41b1a0:	ldr	x0, [sp, #40]
  41b1a4:	ldr	d0, [x0]
  41b1a8:	fneg	d1, d0
  41b1ac:	fmov	d0, #2.000000000000000000e+00
  41b1b0:	fdiv	d1, d1, d0
  41b1b4:	ldr	d0, [sp, #32]
  41b1b8:	fadd	d2, d1, d0
  41b1bc:	ldr	x0, [sp, #40]
  41b1c0:	ldr	d1, [x0, #8]
  41b1c4:	fmov	d0, #2.000000000000000000e+00
  41b1c8:	fdiv	d0, d1, d0
  41b1cc:	add	x0, sp, #0x138
  41b1d0:	fmov	d1, d0
  41b1d4:	fmov	d0, d2
  41b1d8:	bl	410348 <sqrt@plt+0xe4e8>
  41b1dc:	add	x0, sp, #0x138
  41b1e0:	mov	x1, x0
  41b1e4:	ldr	x0, [sp, #48]
  41b1e8:	bl	41059c <sqrt@plt+0xe73c>
  41b1ec:	fmov	d2, d0
  41b1f0:	fmov	d0, d1
  41b1f4:	str	d2, [sp, #296]
  41b1f8:	str	d0, [sp, #304]
  41b1fc:	add	x3, sp, #0x48
  41b200:	add	x2, sp, #0x50
  41b204:	add	x1, sp, #0x128
  41b208:	add	x0, sp, #0x108
  41b20c:	mov	x4, x3
  41b210:	ldr	d0, [sp, #648]
  41b214:	mov	x3, x2
  41b218:	mov	x2, x1
  41b21c:	mov	x1, x0
  41b220:	ldr	x0, [sp, #56]
  41b224:	bl	41b8c0 <sqrt@plt+0x19a60>
  41b228:	ldr	x0, [sp, #40]
  41b22c:	ldr	d0, [x0]
  41b230:	fneg	d1, d0
  41b234:	fmov	d0, #2.000000000000000000e+00
  41b238:	fdiv	d1, d1, d0
  41b23c:	ldr	d0, [sp, #32]
  41b240:	fadd	d2, d1, d0
  41b244:	ldr	x0, [sp, #40]
  41b248:	ldr	d1, [x0, #8]
  41b24c:	fmov	d0, #2.000000000000000000e+00
  41b250:	fdiv	d1, d1, d0
  41b254:	ldr	d0, [sp, #32]
  41b258:	fsub	d0, d1, d0
  41b25c:	add	x0, sp, #0x158
  41b260:	fmov	d1, d0
  41b264:	fmov	d0, d2
  41b268:	bl	410348 <sqrt@plt+0xe4e8>
  41b26c:	add	x0, sp, #0x158
  41b270:	mov	x1, x0
  41b274:	ldr	x0, [sp, #48]
  41b278:	bl	41059c <sqrt@plt+0xe73c>
  41b27c:	fmov	d2, d0
  41b280:	fmov	d0, d1
  41b284:	str	d2, [sp, #328]
  41b288:	str	d0, [sp, #336]
  41b28c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41b290:	ldr	d1, [x0, #928]
  41b294:	ldr	d0, [sp, #616]
  41b298:	fsub	d0, d1, d0
  41b29c:	add	x2, sp, #0x48
  41b2a0:	add	x1, sp, #0x50
  41b2a4:	add	x0, sp, #0x148
  41b2a8:	mov	x3, x2
  41b2ac:	ldr	d3, [sp, #648]
  41b2b0:	mov	x2, x1
  41b2b4:	fmov	d2, d0
  41b2b8:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41b2bc:	ldr	d1, [x1, #880]
  41b2c0:	ldr	d0, [sp, #32]
  41b2c4:	mov	x1, x0
  41b2c8:	ldr	x0, [sp, #56]
  41b2cc:	bl	41b748 <sqrt@plt+0x198e8>
  41b2d0:	str	xzr, [sp, #72]
  41b2d4:	ldr	x0, [sp, #40]
  41b2d8:	ldr	d0, [x0]
  41b2dc:	fneg	d1, d0
  41b2e0:	fmov	d0, #2.000000000000000000e+00
  41b2e4:	fdiv	d1, d1, d0
  41b2e8:	ldr	d0, [sp, #32]
  41b2ec:	fadd	d2, d1, d0
  41b2f0:	ldr	x0, [sp, #40]
  41b2f4:	ldr	d1, [x0, #8]
  41b2f8:	fmov	d0, #2.000000000000000000e+00
  41b2fc:	fdiv	d1, d1, d0
  41b300:	ldr	d0, [sp, #32]
  41b304:	fsub	d0, d1, d0
  41b308:	add	x0, sp, #0x178
  41b30c:	fmov	d1, d0
  41b310:	fmov	d0, d2
  41b314:	bl	410348 <sqrt@plt+0xe4e8>
  41b318:	add	x0, sp, #0x178
  41b31c:	mov	x1, x0
  41b320:	ldr	x0, [sp, #48]
  41b324:	bl	41059c <sqrt@plt+0xe73c>
  41b328:	fmov	d2, d0
  41b32c:	fmov	d0, d1
  41b330:	str	d2, [sp, #360]
  41b334:	str	d0, [sp, #368]
  41b338:	add	x2, sp, #0x48
  41b33c:	add	x1, sp, #0x50
  41b340:	add	x0, sp, #0x168
  41b344:	mov	x3, x2
  41b348:	ldr	d3, [sp, #624]
  41b34c:	mov	x2, x1
  41b350:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41b354:	ldr	d2, [x1, #888]
  41b358:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41b35c:	ldr	d1, [x1, #928]
  41b360:	ldr	d0, [sp, #32]
  41b364:	mov	x1, x0
  41b368:	ldr	x0, [sp, #56]
  41b36c:	bl	41b748 <sqrt@plt+0x198e8>
  41b370:	ldr	x0, [sp, #40]
  41b374:	ldr	d0, [x0]
  41b378:	fneg	d1, d0
  41b37c:	fmov	d0, #2.000000000000000000e+00
  41b380:	fdiv	d2, d1, d0
  41b384:	ldr	x0, [sp, #40]
  41b388:	ldr	d1, [x0, #8]
  41b38c:	fmov	d0, #2.000000000000000000e+00
  41b390:	fdiv	d1, d1, d0
  41b394:	ldr	d0, [sp, #32]
  41b398:	fsub	d0, d1, d0
  41b39c:	add	x0, sp, #0x198
  41b3a0:	fmov	d1, d0
  41b3a4:	fmov	d0, d2
  41b3a8:	bl	410348 <sqrt@plt+0xe4e8>
  41b3ac:	add	x0, sp, #0x198
  41b3b0:	mov	x1, x0
  41b3b4:	ldr	x0, [sp, #48]
  41b3b8:	bl	41059c <sqrt@plt+0xe73c>
  41b3bc:	fmov	d2, d0
  41b3c0:	fmov	d0, d1
  41b3c4:	str	d2, [sp, #392]
  41b3c8:	str	d0, [sp, #400]
  41b3cc:	ldr	x0, [sp, #40]
  41b3d0:	ldr	d0, [x0]
  41b3d4:	fneg	d1, d0
  41b3d8:	fmov	d0, #2.000000000000000000e+00
  41b3dc:	fdiv	d2, d1, d0
  41b3e0:	ldr	x0, [sp, #40]
  41b3e4:	ldr	d0, [x0, #8]
  41b3e8:	fneg	d1, d0
  41b3ec:	fmov	d0, #2.000000000000000000e+00
  41b3f0:	fdiv	d1, d1, d0
  41b3f4:	ldr	d0, [sp, #32]
  41b3f8:	fadd	d0, d1, d0
  41b3fc:	add	x0, sp, #0x1b8
  41b400:	fmov	d1, d0
  41b404:	fmov	d0, d2
  41b408:	bl	410348 <sqrt@plt+0xe4e8>
  41b40c:	add	x0, sp, #0x1b8
  41b410:	mov	x1, x0
  41b414:	ldr	x0, [sp, #48]
  41b418:	bl	41059c <sqrt@plt+0xe73c>
  41b41c:	fmov	d2, d0
  41b420:	fmov	d0, d1
  41b424:	str	d2, [sp, #424]
  41b428:	str	d0, [sp, #432]
  41b42c:	add	x3, sp, #0x48
  41b430:	add	x2, sp, #0x50
  41b434:	add	x1, sp, #0x1a8
  41b438:	add	x0, sp, #0x188
  41b43c:	mov	x4, x3
  41b440:	ldr	d0, [sp, #624]
  41b444:	mov	x3, x2
  41b448:	mov	x2, x1
  41b44c:	mov	x1, x0
  41b450:	ldr	x0, [sp, #56]
  41b454:	bl	41b8c0 <sqrt@plt+0x19a60>
  41b458:	ldr	x0, [sp, #40]
  41b45c:	ldr	d0, [x0]
  41b460:	fneg	d1, d0
  41b464:	fmov	d0, #2.000000000000000000e+00
  41b468:	fdiv	d1, d1, d0
  41b46c:	ldr	d0, [sp, #32]
  41b470:	fadd	d2, d1, d0
  41b474:	ldr	x0, [sp, #40]
  41b478:	ldr	d0, [x0, #8]
  41b47c:	fneg	d1, d0
  41b480:	fmov	d0, #2.000000000000000000e+00
  41b484:	fdiv	d1, d1, d0
  41b488:	ldr	d0, [sp, #32]
  41b48c:	fadd	d0, d1, d0
  41b490:	add	x0, sp, #0x1d8
  41b494:	fmov	d1, d0
  41b498:	fmov	d0, d2
  41b49c:	bl	410348 <sqrt@plt+0xe4e8>
  41b4a0:	add	x0, sp, #0x1d8
  41b4a4:	mov	x1, x0
  41b4a8:	ldr	x0, [sp, #48]
  41b4ac:	bl	41059c <sqrt@plt+0xe73c>
  41b4b0:	fmov	d2, d0
  41b4b4:	fmov	d0, d1
  41b4b8:	str	d2, [sp, #456]
  41b4bc:	str	d0, [sp, #464]
  41b4c0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41b4c4:	ldr	d1, [x0, #936]
  41b4c8:	ldr	d0, [sp, #616]
  41b4cc:	fsub	d0, d1, d0
  41b4d0:	add	x2, sp, #0x48
  41b4d4:	add	x1, sp, #0x50
  41b4d8:	add	x0, sp, #0x1c8
  41b4dc:	mov	x3, x2
  41b4e0:	ldr	d3, [sp, #624]
  41b4e4:	mov	x2, x1
  41b4e8:	fmov	d2, d0
  41b4ec:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41b4f0:	ldr	d1, [x1, #888]
  41b4f4:	ldr	d0, [sp, #32]
  41b4f8:	mov	x1, x0
  41b4fc:	ldr	x0, [sp, #56]
  41b500:	bl	41b748 <sqrt@plt+0x198e8>
  41b504:	str	xzr, [sp, #72]
  41b508:	ldr	x0, [sp, #40]
  41b50c:	ldr	d0, [x0]
  41b510:	fneg	d1, d0
  41b514:	fmov	d0, #2.000000000000000000e+00
  41b518:	fdiv	d1, d1, d0
  41b51c:	ldr	d0, [sp, #32]
  41b520:	fadd	d2, d1, d0
  41b524:	ldr	x0, [sp, #40]
  41b528:	ldr	d0, [x0, #8]
  41b52c:	fneg	d1, d0
  41b530:	fmov	d0, #2.000000000000000000e+00
  41b534:	fdiv	d1, d1, d0
  41b538:	ldr	d0, [sp, #32]
  41b53c:	fadd	d0, d1, d0
  41b540:	add	x0, sp, #0x1f8
  41b544:	fmov	d1, d0
  41b548:	fmov	d0, d2
  41b54c:	bl	410348 <sqrt@plt+0xe4e8>
  41b550:	add	x0, sp, #0x1f8
  41b554:	mov	x1, x0
  41b558:	ldr	x0, [sp, #48]
  41b55c:	bl	41059c <sqrt@plt+0xe73c>
  41b560:	fmov	d2, d0
  41b564:	fmov	d0, d1
  41b568:	str	d2, [sp, #488]
  41b56c:	str	d0, [sp, #496]
  41b570:	add	x2, sp, #0x48
  41b574:	add	x1, sp, #0x50
  41b578:	add	x0, sp, #0x1e8
  41b57c:	mov	x3, x2
  41b580:	ldr	d3, [sp, #648]
  41b584:	mov	x2, x1
  41b588:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41b58c:	ldr	d2, [x1, #944]
  41b590:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41b594:	ldr	d1, [x1, #936]
  41b598:	ldr	d0, [sp, #32]
  41b59c:	mov	x1, x0
  41b5a0:	ldr	x0, [sp, #56]
  41b5a4:	bl	41b748 <sqrt@plt+0x198e8>
  41b5a8:	ldr	x0, [sp, #40]
  41b5ac:	ldr	d0, [x0]
  41b5b0:	fneg	d1, d0
  41b5b4:	fmov	d0, #2.000000000000000000e+00
  41b5b8:	fdiv	d1, d1, d0
  41b5bc:	ldr	d0, [sp, #32]
  41b5c0:	fadd	d2, d1, d0
  41b5c4:	ldr	x0, [sp, #40]
  41b5c8:	ldr	d0, [x0, #8]
  41b5cc:	fneg	d1, d0
  41b5d0:	fmov	d0, #2.000000000000000000e+00
  41b5d4:	fdiv	d0, d1, d0
  41b5d8:	add	x0, sp, #0x218
  41b5dc:	fmov	d1, d0
  41b5e0:	fmov	d0, d2
  41b5e4:	bl	410348 <sqrt@plt+0xe4e8>
  41b5e8:	add	x0, sp, #0x218
  41b5ec:	mov	x1, x0
  41b5f0:	ldr	x0, [sp, #48]
  41b5f4:	bl	41059c <sqrt@plt+0xe73c>
  41b5f8:	fmov	d2, d0
  41b5fc:	fmov	d0, d1
  41b600:	str	d2, [sp, #520]
  41b604:	str	d0, [sp, #528]
  41b608:	ldr	x0, [sp, #40]
  41b60c:	ldr	d1, [x0]
  41b610:	fmov	d0, #2.000000000000000000e+00
  41b614:	fdiv	d1, d1, d0
  41b618:	ldr	d0, [sp, #32]
  41b61c:	fsub	d2, d1, d0
  41b620:	ldr	x0, [sp, #40]
  41b624:	ldr	d0, [x0, #8]
  41b628:	fneg	d1, d0
  41b62c:	fmov	d0, #2.000000000000000000e+00
  41b630:	fdiv	d0, d1, d0
  41b634:	add	x0, sp, #0x238
  41b638:	fmov	d1, d0
  41b63c:	fmov	d0, d2
  41b640:	bl	410348 <sqrt@plt+0xe4e8>
  41b644:	add	x0, sp, #0x238
  41b648:	mov	x1, x0
  41b64c:	ldr	x0, [sp, #48]
  41b650:	bl	41059c <sqrt@plt+0xe73c>
  41b654:	fmov	d2, d0
  41b658:	fmov	d0, d1
  41b65c:	str	d2, [sp, #552]
  41b660:	str	d0, [sp, #560]
  41b664:	add	x3, sp, #0x48
  41b668:	add	x2, sp, #0x50
  41b66c:	add	x1, sp, #0x228
  41b670:	add	x0, sp, #0x208
  41b674:	mov	x4, x3
  41b678:	ldr	d0, [sp, #648]
  41b67c:	mov	x3, x2
  41b680:	mov	x2, x1
  41b684:	mov	x1, x0
  41b688:	ldr	x0, [sp, #56]
  41b68c:	bl	41b8c0 <sqrt@plt+0x19a60>
  41b690:	ldr	x0, [sp, #40]
  41b694:	ldr	d1, [x0]
  41b698:	fmov	d0, #2.000000000000000000e+00
  41b69c:	fdiv	d1, d1, d0
  41b6a0:	ldr	d0, [sp, #32]
  41b6a4:	fsub	d2, d1, d0
  41b6a8:	ldr	x0, [sp, #40]
  41b6ac:	ldr	d0, [x0, #8]
  41b6b0:	fneg	d1, d0
  41b6b4:	fmov	d0, #2.000000000000000000e+00
  41b6b8:	fdiv	d1, d1, d0
  41b6bc:	ldr	d0, [sp, #32]
  41b6c0:	fadd	d0, d1, d0
  41b6c4:	add	x0, sp, #0x258
  41b6c8:	fmov	d1, d0
  41b6cc:	fmov	d0, d2
  41b6d0:	bl	410348 <sqrt@plt+0xe4e8>
  41b6d4:	add	x0, sp, #0x258
  41b6d8:	mov	x1, x0
  41b6dc:	ldr	x0, [sp, #48]
  41b6e0:	bl	41059c <sqrt@plt+0xe73c>
  41b6e4:	fmov	d2, d0
  41b6e8:	fmov	d0, d1
  41b6ec:	str	d2, [sp, #584]
  41b6f0:	str	d0, [sp, #592]
  41b6f4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41b6f8:	ldr	d1, [x0, #952]
  41b6fc:	ldr	d0, [sp, #616]
  41b700:	fsub	d0, d1, d0
  41b704:	add	x2, sp, #0x48
  41b708:	add	x1, sp, #0x50
  41b70c:	add	x0, sp, #0x248
  41b710:	mov	x3, x2
  41b714:	ldr	d3, [sp, #648]
  41b718:	mov	x2, x1
  41b71c:	fmov	d2, d0
  41b720:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41b724:	ldr	d1, [x1, #944]
  41b728:	ldr	d0, [sp, #32]
  41b72c:	mov	x1, x0
  41b730:	ldr	x0, [sp, #56]
  41b734:	bl	41b748 <sqrt@plt+0x198e8>
  41b738:	nop
  41b73c:	ldp	x29, x30, [sp]
  41b740:	add	sp, sp, #0x2a0
  41b744:	ret
  41b748:	stp	x29, x30, [sp, #-176]!
  41b74c:	mov	x29, sp
  41b750:	str	x19, [sp, #16]
  41b754:	str	d8, [sp, #24]
  41b758:	str	x0, [sp, #88]
  41b75c:	str	x1, [sp, #80]
  41b760:	str	d0, [sp, #72]
  41b764:	str	d1, [sp, #64]
  41b768:	str	d2, [sp, #56]
  41b76c:	str	x2, [sp, #48]
  41b770:	str	d3, [sp, #40]
  41b774:	str	x3, [sp, #32]
  41b778:	ldr	d1, [sp, #56]
  41b77c:	ldr	d0, [sp, #64]
  41b780:	fsub	d0, d1, d0
  41b784:	ldr	d1, [sp, #72]
  41b788:	fmul	d0, d1, d0
  41b78c:	str	d0, [sp, #160]
  41b790:	str	xzr, [sp, #168]
  41b794:	ldr	x0, [sp, #32]
  41b798:	ldr	d0, [x0]
  41b79c:	fcmp	d0, #0.0
  41b7a0:	b.ne	41b840 <sqrt@plt+0x199e0>  // b.any
  41b7a4:	ldr	d0, [sp, #72]
  41b7a8:	ldr	d1, [sp, #168]
  41b7ac:	fdiv	d0, d1, d0
  41b7b0:	ldr	d1, [sp, #64]
  41b7b4:	fadd	d0, d1, d0
  41b7b8:	str	d0, [sp, #152]
  41b7bc:	ldr	x0, [sp, #88]
  41b7c0:	ldr	x0, [x0]
  41b7c4:	add	x0, x0, #0xa8
  41b7c8:	ldr	x19, [x0]
  41b7cc:	ldr	d0, [sp, #152]
  41b7d0:	bl	401a10 <cos@plt>
  41b7d4:	fmov	d8, d0
  41b7d8:	ldr	d0, [sp, #152]
  41b7dc:	bl	401ce0 <sin@plt>
  41b7e0:	add	x0, sp, #0x80
  41b7e4:	fmov	d1, d0
  41b7e8:	fmov	d0, d8
  41b7ec:	bl	410348 <sqrt@plt+0xe4e8>
  41b7f0:	add	x0, sp, #0x80
  41b7f4:	ldr	d0, [sp, #72]
  41b7f8:	bl	4106c0 <sqrt@plt+0xe860>
  41b7fc:	fmov	d2, d0
  41b800:	fmov	d0, d1
  41b804:	str	d2, [sp, #112]
  41b808:	str	d0, [sp, #120]
  41b80c:	add	x0, sp, #0x70
  41b810:	mov	x1, x0
  41b814:	ldr	x0, [sp, #80]
  41b818:	bl	41059c <sqrt@plt+0xe73c>
  41b81c:	fmov	d2, d0
  41b820:	fmov	d0, d1
  41b824:	str	d2, [sp, #96]
  41b828:	str	d0, [sp, #104]
  41b82c:	add	x0, sp, #0x60
  41b830:	ldr	x2, [sp, #48]
  41b834:	mov	x1, x0
  41b838:	ldr	x0, [sp, #88]
  41b83c:	blr	x19
  41b840:	ldr	x0, [sp, #32]
  41b844:	ldr	d0, [x0]
  41b848:	ldr	d1, [sp, #40]
  41b84c:	fsub	d0, d1, d0
  41b850:	str	d0, [sp, #144]
  41b854:	ldr	d1, [sp, #168]
  41b858:	ldr	d0, [sp, #144]
  41b85c:	fadd	d0, d1, d0
  41b860:	ldr	d1, [sp, #160]
  41b864:	fcmpe	d1, d0
  41b868:	b.pl	41b890 <sqrt@plt+0x19a30>  // b.nfrst
  41b86c:	ldr	x0, [sp, #32]
  41b870:	ldr	d1, [x0]
  41b874:	ldr	d2, [sp, #160]
  41b878:	ldr	d0, [sp, #168]
  41b87c:	fsub	d0, d2, d0
  41b880:	fadd	d0, d1, d0
  41b884:	ldr	x0, [sp, #32]
  41b888:	str	d0, [x0]
  41b88c:	b	41b8ac <sqrt@plt+0x19a4c>
  41b890:	ldr	d1, [sp, #168]
  41b894:	ldr	d0, [sp, #144]
  41b898:	fadd	d0, d1, d0
  41b89c:	str	d0, [sp, #168]
  41b8a0:	ldr	x0, [sp, #32]
  41b8a4:	str	xzr, [x0]
  41b8a8:	b	41b794 <sqrt@plt+0x19934>
  41b8ac:	nop
  41b8b0:	ldr	x19, [sp, #16]
  41b8b4:	ldr	d8, [sp, #24]
  41b8b8:	ldp	x29, x30, [sp], #176
  41b8bc:	ret
  41b8c0:	stp	x29, x30, [sp, #-160]!
  41b8c4:	mov	x29, sp
  41b8c8:	str	x19, [sp, #16]
  41b8cc:	str	x0, [sp, #72]
  41b8d0:	str	x1, [sp, #64]
  41b8d4:	str	x2, [sp, #56]
  41b8d8:	str	x3, [sp, #48]
  41b8dc:	str	d0, [sp, #40]
  41b8e0:	str	x4, [sp, #32]
  41b8e4:	ldr	x1, [sp, #64]
  41b8e8:	ldr	x0, [sp, #56]
  41b8ec:	bl	410600 <sqrt@plt+0xe7a0>
  41b8f0:	fmov	d2, d0
  41b8f4:	fmov	d0, d1
  41b8f8:	str	d2, [sp, #88]
  41b8fc:	str	d0, [sp, #96]
  41b900:	add	x0, sp, #0x58
  41b904:	bl	41075c <sqrt@plt+0xe8fc>
  41b908:	str	d0, [sp, #144]
  41b90c:	ldr	d0, [sp, #144]
  41b910:	fcmp	d0, #0.0
  41b914:	b.eq	41ba00 <sqrt@plt+0x19ba0>  // b.none
  41b918:	str	xzr, [sp, #152]
  41b91c:	ldr	x0, [sp, #32]
  41b920:	ldr	d0, [x0]
  41b924:	fcmp	d0, #0.0
  41b928:	b.ne	41b994 <sqrt@plt+0x19b34>  // b.any
  41b92c:	ldr	x0, [sp, #72]
  41b930:	ldr	x0, [x0]
  41b934:	add	x0, x0, #0xa8
  41b938:	ldr	x19, [x0]
  41b93c:	ldr	d0, [sp, #144]
  41b940:	ldr	d1, [sp, #152]
  41b944:	fdiv	d0, d1, d0
  41b948:	add	x0, sp, #0x58
  41b94c:	bl	4106c0 <sqrt@plt+0xe860>
  41b950:	fmov	d2, d0
  41b954:	fmov	d0, d1
  41b958:	str	d2, [sp, #120]
  41b95c:	str	d0, [sp, #128]
  41b960:	add	x0, sp, #0x78
  41b964:	mov	x1, x0
  41b968:	ldr	x0, [sp, #64]
  41b96c:	bl	41059c <sqrt@plt+0xe73c>
  41b970:	fmov	d2, d0
  41b974:	fmov	d0, d1
  41b978:	str	d2, [sp, #104]
  41b97c:	str	d0, [sp, #112]
  41b980:	add	x0, sp, #0x68
  41b984:	ldr	x2, [sp, #48]
  41b988:	mov	x1, x0
  41b98c:	ldr	x0, [sp, #72]
  41b990:	blr	x19
  41b994:	ldr	x0, [sp, #32]
  41b998:	ldr	d0, [x0]
  41b99c:	ldr	d1, [sp, #40]
  41b9a0:	fsub	d0, d1, d0
  41b9a4:	str	d0, [sp, #136]
  41b9a8:	ldr	d1, [sp, #152]
  41b9ac:	ldr	d0, [sp, #136]
  41b9b0:	fadd	d0, d1, d0
  41b9b4:	ldr	d1, [sp, #144]
  41b9b8:	fcmpe	d1, d0
  41b9bc:	b.pl	41b9e4 <sqrt@plt+0x19b84>  // b.nfrst
  41b9c0:	ldr	x0, [sp, #32]
  41b9c4:	ldr	d1, [x0]
  41b9c8:	ldr	d2, [sp, #144]
  41b9cc:	ldr	d0, [sp, #152]
  41b9d0:	fsub	d0, d2, d0
  41b9d4:	fadd	d0, d1, d0
  41b9d8:	ldr	x0, [sp, #32]
  41b9dc:	str	d0, [x0]
  41b9e0:	b	41ba04 <sqrt@plt+0x19ba4>
  41b9e4:	ldr	d1, [sp, #152]
  41b9e8:	ldr	d0, [sp, #136]
  41b9ec:	fadd	d0, d1, d0
  41b9f0:	str	d0, [sp, #152]
  41b9f4:	ldr	x0, [sp, #32]
  41b9f8:	str	xzr, [x0]
  41b9fc:	b	41b91c <sqrt@plt+0x19abc>
  41ba00:	nop
  41ba04:	ldr	x19, [sp, #16]
  41ba08:	ldp	x29, x30, [sp], #160
  41ba0c:	ret
  41ba10:	sub	sp, sp, #0x310
  41ba14:	stp	x29, x30, [sp]
  41ba18:	mov	x29, sp
  41ba1c:	str	x19, [sp, #16]
  41ba20:	str	x0, [sp, #72]
  41ba24:	str	x1, [sp, #64]
  41ba28:	str	x2, [sp, #56]
  41ba2c:	str	d0, [sp, #48]
  41ba30:	str	x3, [sp, #40]
  41ba34:	fmov	d0, #2.000000000000000000e+00
  41ba38:	ldr	x0, [sp, #56]
  41ba3c:	bl	410664 <sqrt@plt+0xe804>
  41ba40:	fmov	d2, d0
  41ba44:	fmov	d0, d1
  41ba48:	str	d2, [sp, #112]
  41ba4c:	str	d0, [sp, #120]
  41ba50:	add	x0, sp, #0x70
  41ba54:	mov	x1, x0
  41ba58:	ldr	x0, [sp, #64]
  41ba5c:	bl	410600 <sqrt@plt+0xe7a0>
  41ba60:	fmov	d2, d0
  41ba64:	fmov	d0, d1
  41ba68:	str	d2, [sp, #96]
  41ba6c:	str	d0, [sp, #104]
  41ba70:	ldr	x0, [sp, #72]
  41ba74:	ldr	x0, [x0]
  41ba78:	add	x0, x0, #0x48
  41ba7c:	ldr	x19, [x0]
  41ba80:	add	x0, sp, #0x90
  41ba84:	ldr	d1, [sp, #48]
  41ba88:	movi	d0, #0x0
  41ba8c:	bl	410348 <sqrt@plt+0xe4e8>
  41ba90:	add	x1, sp, #0x90
  41ba94:	add	x0, sp, #0x60
  41ba98:	bl	41059c <sqrt@plt+0xe73c>
  41ba9c:	fmov	d2, d0
  41baa0:	fmov	d0, d1
  41baa4:	str	d2, [sp, #128]
  41baa8:	str	d0, [sp, #136]
  41baac:	add	x0, sp, #0xb0
  41bab0:	ldr	d1, [sp, #48]
  41bab4:	ldr	d0, [sp, #48]
  41bab8:	bl	410348 <sqrt@plt+0xe4e8>
  41babc:	add	x1, sp, #0xb0
  41bac0:	add	x0, sp, #0x60
  41bac4:	bl	41059c <sqrt@plt+0xe73c>
  41bac8:	fmov	d2, d0
  41bacc:	fmov	d0, d1
  41bad0:	str	d2, [sp, #160]
  41bad4:	str	d0, [sp, #168]
  41bad8:	add	x0, sp, #0xd0
  41badc:	movi	d1, #0x0
  41bae0:	ldr	d0, [sp, #48]
  41bae4:	bl	410348 <sqrt@plt+0xe4e8>
  41bae8:	add	x1, sp, #0xd0
  41baec:	add	x0, sp, #0x60
  41baf0:	bl	41059c <sqrt@plt+0xe73c>
  41baf4:	fmov	d2, d0
  41baf8:	fmov	d0, d1
  41bafc:	str	d2, [sp, #192]
  41bb00:	str	d0, [sp, #200]
  41bb04:	add	x2, sp, #0xc0
  41bb08:	add	x1, sp, #0xa0
  41bb0c:	add	x0, sp, #0x80
  41bb10:	ldr	x4, [sp, #40]
  41bb14:	mov	x3, x2
  41bb18:	mov	x2, x1
  41bb1c:	mov	x1, x0
  41bb20:	ldr	x0, [sp, #72]
  41bb24:	blr	x19
  41bb28:	ldr	x0, [sp, #56]
  41bb2c:	ldr	d0, [x0]
  41bb30:	fneg	d1, d0
  41bb34:	fmov	d0, #2.000000000000000000e+00
  41bb38:	fdiv	d2, d1, d0
  41bb3c:	ldr	x0, [sp, #56]
  41bb40:	ldr	d1, [x0, #8]
  41bb44:	fmov	d0, #2.000000000000000000e+00
  41bb48:	fdiv	d0, d1, d0
  41bb4c:	add	x0, sp, #0xe0
  41bb50:	fmov	d1, d0
  41bb54:	fmov	d0, d2
  41bb58:	bl	410348 <sqrt@plt+0xe4e8>
  41bb5c:	add	x0, sp, #0xe0
  41bb60:	mov	x1, x0
  41bb64:	ldr	x0, [sp, #64]
  41bb68:	bl	41059c <sqrt@plt+0xe73c>
  41bb6c:	fmov	d2, d0
  41bb70:	fmov	d0, d1
  41bb74:	str	d2, [sp, #96]
  41bb78:	str	d0, [sp, #104]
  41bb7c:	ldr	x0, [sp, #72]
  41bb80:	ldr	x0, [x0]
  41bb84:	add	x0, x0, #0x48
  41bb88:	ldr	x19, [x0]
  41bb8c:	add	x0, sp, #0x100
  41bb90:	movi	d1, #0x0
  41bb94:	ldr	d0, [sp, #48]
  41bb98:	bl	410348 <sqrt@plt+0xe4e8>
  41bb9c:	add	x1, sp, #0x100
  41bba0:	add	x0, sp, #0x60
  41bba4:	bl	41059c <sqrt@plt+0xe73c>
  41bba8:	fmov	d2, d0
  41bbac:	fmov	d0, d1
  41bbb0:	str	d2, [sp, #240]
  41bbb4:	str	d0, [sp, #248]
  41bbb8:	ldr	d0, [sp, #48]
  41bbbc:	fneg	d0, d0
  41bbc0:	add	x0, sp, #0x120
  41bbc4:	fmov	d1, d0
  41bbc8:	ldr	d0, [sp, #48]
  41bbcc:	bl	410348 <sqrt@plt+0xe4e8>
  41bbd0:	add	x1, sp, #0x120
  41bbd4:	add	x0, sp, #0x60
  41bbd8:	bl	41059c <sqrt@plt+0xe73c>
  41bbdc:	fmov	d2, d0
  41bbe0:	fmov	d0, d1
  41bbe4:	str	d2, [sp, #272]
  41bbe8:	str	d0, [sp, #280]
  41bbec:	ldr	d0, [sp, #48]
  41bbf0:	fneg	d0, d0
  41bbf4:	add	x0, sp, #0x140
  41bbf8:	fmov	d1, d0
  41bbfc:	movi	d0, #0x0
  41bc00:	bl	410348 <sqrt@plt+0xe4e8>
  41bc04:	add	x1, sp, #0x140
  41bc08:	add	x0, sp, #0x60
  41bc0c:	bl	41059c <sqrt@plt+0xe73c>
  41bc10:	fmov	d2, d0
  41bc14:	fmov	d0, d1
  41bc18:	str	d2, [sp, #304]
  41bc1c:	str	d0, [sp, #312]
  41bc20:	add	x2, sp, #0x130
  41bc24:	add	x1, sp, #0x110
  41bc28:	add	x0, sp, #0xf0
  41bc2c:	ldr	x4, [sp, #40]
  41bc30:	mov	x3, x2
  41bc34:	mov	x2, x1
  41bc38:	mov	x1, x0
  41bc3c:	ldr	x0, [sp, #72]
  41bc40:	blr	x19
  41bc44:	fmov	d0, #2.000000000000000000e+00
  41bc48:	ldr	x0, [sp, #56]
  41bc4c:	bl	410664 <sqrt@plt+0xe804>
  41bc50:	fmov	d2, d0
  41bc54:	fmov	d0, d1
  41bc58:	str	d2, [sp, #336]
  41bc5c:	str	d0, [sp, #344]
  41bc60:	add	x0, sp, #0x150
  41bc64:	mov	x1, x0
  41bc68:	ldr	x0, [sp, #64]
  41bc6c:	bl	41059c <sqrt@plt+0xe73c>
  41bc70:	fmov	d2, d0
  41bc74:	fmov	d0, d1
  41bc78:	str	d2, [sp, #96]
  41bc7c:	str	d0, [sp, #104]
  41bc80:	ldr	x0, [sp, #72]
  41bc84:	ldr	x0, [x0]
  41bc88:	add	x0, x0, #0x48
  41bc8c:	ldr	x19, [x0]
  41bc90:	ldr	d0, [sp, #48]
  41bc94:	fneg	d0, d0
  41bc98:	add	x0, sp, #0x170
  41bc9c:	fmov	d1, d0
  41bca0:	movi	d0, #0x0
  41bca4:	bl	410348 <sqrt@plt+0xe4e8>
  41bca8:	add	x1, sp, #0x170
  41bcac:	add	x0, sp, #0x60
  41bcb0:	bl	41059c <sqrt@plt+0xe73c>
  41bcb4:	fmov	d2, d0
  41bcb8:	fmov	d0, d1
  41bcbc:	str	d2, [sp, #352]
  41bcc0:	str	d0, [sp, #360]
  41bcc4:	ldr	d0, [sp, #48]
  41bcc8:	fneg	d2, d0
  41bccc:	ldr	d0, [sp, #48]
  41bcd0:	fneg	d0, d0
  41bcd4:	add	x0, sp, #0x190
  41bcd8:	fmov	d1, d0
  41bcdc:	fmov	d0, d2
  41bce0:	bl	410348 <sqrt@plt+0xe4e8>
  41bce4:	add	x1, sp, #0x190
  41bce8:	add	x0, sp, #0x60
  41bcec:	bl	41059c <sqrt@plt+0xe73c>
  41bcf0:	fmov	d2, d0
  41bcf4:	fmov	d0, d1
  41bcf8:	str	d2, [sp, #384]
  41bcfc:	str	d0, [sp, #392]
  41bd00:	ldr	d0, [sp, #48]
  41bd04:	fneg	d0, d0
  41bd08:	add	x0, sp, #0x1b0
  41bd0c:	movi	d1, #0x0
  41bd10:	bl	410348 <sqrt@plt+0xe4e8>
  41bd14:	add	x1, sp, #0x1b0
  41bd18:	add	x0, sp, #0x60
  41bd1c:	bl	41059c <sqrt@plt+0xe73c>
  41bd20:	fmov	d2, d0
  41bd24:	fmov	d0, d1
  41bd28:	str	d2, [sp, #416]
  41bd2c:	str	d0, [sp, #424]
  41bd30:	add	x2, sp, #0x1a0
  41bd34:	add	x1, sp, #0x180
  41bd38:	add	x0, sp, #0x160
  41bd3c:	ldr	x4, [sp, #40]
  41bd40:	mov	x3, x2
  41bd44:	mov	x2, x1
  41bd48:	mov	x1, x0
  41bd4c:	ldr	x0, [sp, #72]
  41bd50:	blr	x19
  41bd54:	ldr	x0, [sp, #56]
  41bd58:	ldr	d1, [x0]
  41bd5c:	fmov	d0, #2.000000000000000000e+00
  41bd60:	fdiv	d2, d1, d0
  41bd64:	ldr	x0, [sp, #56]
  41bd68:	ldr	d0, [x0, #8]
  41bd6c:	fneg	d1, d0
  41bd70:	fmov	d0, #2.000000000000000000e+00
  41bd74:	fdiv	d0, d1, d0
  41bd78:	add	x0, sp, #0x1c0
  41bd7c:	fmov	d1, d0
  41bd80:	fmov	d0, d2
  41bd84:	bl	410348 <sqrt@plt+0xe4e8>
  41bd88:	add	x0, sp, #0x1c0
  41bd8c:	mov	x1, x0
  41bd90:	ldr	x0, [sp, #64]
  41bd94:	bl	41059c <sqrt@plt+0xe73c>
  41bd98:	fmov	d2, d0
  41bd9c:	fmov	d0, d1
  41bda0:	str	d2, [sp, #96]
  41bda4:	str	d0, [sp, #104]
  41bda8:	ldr	x0, [sp, #72]
  41bdac:	ldr	x0, [x0]
  41bdb0:	add	x0, x0, #0x48
  41bdb4:	ldr	x19, [x0]
  41bdb8:	ldr	d0, [sp, #48]
  41bdbc:	fneg	d0, d0
  41bdc0:	add	x0, sp, #0x1e0
  41bdc4:	movi	d1, #0x0
  41bdc8:	bl	410348 <sqrt@plt+0xe4e8>
  41bdcc:	add	x1, sp, #0x1e0
  41bdd0:	add	x0, sp, #0x60
  41bdd4:	bl	41059c <sqrt@plt+0xe73c>
  41bdd8:	fmov	d2, d0
  41bddc:	fmov	d0, d1
  41bde0:	str	d2, [sp, #464]
  41bde4:	str	d0, [sp, #472]
  41bde8:	ldr	d0, [sp, #48]
  41bdec:	fneg	d0, d0
  41bdf0:	add	x0, sp, #0x200
  41bdf4:	ldr	d1, [sp, #48]
  41bdf8:	bl	410348 <sqrt@plt+0xe4e8>
  41bdfc:	add	x1, sp, #0x200
  41be00:	add	x0, sp, #0x60
  41be04:	bl	41059c <sqrt@plt+0xe73c>
  41be08:	fmov	d2, d0
  41be0c:	fmov	d0, d1
  41be10:	str	d2, [sp, #496]
  41be14:	str	d0, [sp, #504]
  41be18:	add	x0, sp, #0x220
  41be1c:	ldr	d1, [sp, #48]
  41be20:	movi	d0, #0x0
  41be24:	bl	410348 <sqrt@plt+0xe4e8>
  41be28:	add	x1, sp, #0x220
  41be2c:	add	x0, sp, #0x60
  41be30:	bl	41059c <sqrt@plt+0xe73c>
  41be34:	fmov	d2, d0
  41be38:	fmov	d0, d1
  41be3c:	str	d2, [sp, #528]
  41be40:	str	d0, [sp, #536]
  41be44:	add	x2, sp, #0x210
  41be48:	add	x1, sp, #0x1f0
  41be4c:	add	x0, sp, #0x1d0
  41be50:	ldr	x4, [sp, #40]
  41be54:	mov	x3, x2
  41be58:	mov	x2, x1
  41be5c:	mov	x1, x0
  41be60:	ldr	x0, [sp, #72]
  41be64:	blr	x19
  41be68:	add	x0, sp, #0x50
  41be6c:	bl	410324 <sqrt@plt+0xe4c4>
  41be70:	ldr	x0, [sp, #56]
  41be74:	ldr	d0, [x0]
  41be78:	fneg	d1, d0
  41be7c:	fmov	d0, #2.000000000000000000e+00
  41be80:	fdiv	d2, d1, d0
  41be84:	ldr	x0, [sp, #56]
  41be88:	ldr	d1, [x0, #8]
  41be8c:	fmov	d0, #2.000000000000000000e+00
  41be90:	fdiv	d1, d1, d0
  41be94:	ldr	d0, [sp, #48]
  41be98:	fsub	d0, d1, d0
  41be9c:	add	x0, sp, #0x230
  41bea0:	fmov	d1, d0
  41bea4:	fmov	d0, d2
  41bea8:	bl	410348 <sqrt@plt+0xe4e8>
  41beac:	add	x0, sp, #0x230
  41beb0:	mov	x1, x0
  41beb4:	ldr	x0, [sp, #64]
  41beb8:	bl	41059c <sqrt@plt+0xe73c>
  41bebc:	fmov	d2, d0
  41bec0:	fmov	d0, d1
  41bec4:	str	d2, [sp, #80]
  41bec8:	str	d0, [sp, #88]
  41becc:	ldr	x0, [sp, #72]
  41bed0:	ldr	x0, [x0]
  41bed4:	add	x0, x0, #0x30
  41bed8:	ldr	x19, [x0]
  41bedc:	fmov	d0, #2.000000000000000000e+00
  41bee0:	ldr	x0, [sp, #56]
  41bee4:	bl	410664 <sqrt@plt+0xe804>
  41bee8:	fmov	d2, d0
  41beec:	fmov	d0, d1
  41bef0:	str	d2, [sp, #608]
  41bef4:	str	d0, [sp, #616]
  41bef8:	add	x0, sp, #0x260
  41befc:	mov	x1, x0
  41bf00:	ldr	x0, [sp, #64]
  41bf04:	bl	410600 <sqrt@plt+0xe7a0>
  41bf08:	fmov	d2, d0
  41bf0c:	fmov	d0, d1
  41bf10:	str	d2, [sp, #592]
  41bf14:	str	d0, [sp, #600]
  41bf18:	add	x0, sp, #0x270
  41bf1c:	ldr	d1, [sp, #48]
  41bf20:	movi	d0, #0x0
  41bf24:	bl	410348 <sqrt@plt+0xe4e8>
  41bf28:	add	x1, sp, #0x270
  41bf2c:	add	x0, sp, #0x250
  41bf30:	bl	41059c <sqrt@plt+0xe73c>
  41bf34:	fmov	d2, d0
  41bf38:	fmov	d0, d1
  41bf3c:	str	d2, [sp, #576]
  41bf40:	str	d0, [sp, #584]
  41bf44:	add	x1, sp, #0x50
  41bf48:	add	x0, sp, #0x240
  41bf4c:	ldr	x4, [sp, #40]
  41bf50:	mov	w3, #0x1                   	// #1
  41bf54:	mov	x2, x1
  41bf58:	mov	x1, x0
  41bf5c:	ldr	x0, [sp, #72]
  41bf60:	blr	x19
  41bf64:	ldr	x0, [sp, #56]
  41bf68:	ldr	d1, [x0]
  41bf6c:	fmov	d0, #2.000000000000000000e+00
  41bf70:	fdiv	d1, d1, d0
  41bf74:	ldr	d0, [sp, #48]
  41bf78:	fsub	d2, d1, d0
  41bf7c:	ldr	x0, [sp, #56]
  41bf80:	ldr	d1, [x0, #8]
  41bf84:	fmov	d0, #2.000000000000000000e+00
  41bf88:	fdiv	d0, d1, d0
  41bf8c:	add	x0, sp, #0x280
  41bf90:	fmov	d1, d0
  41bf94:	fmov	d0, d2
  41bf98:	bl	410348 <sqrt@plt+0xe4e8>
  41bf9c:	add	x0, sp, #0x280
  41bfa0:	mov	x1, x0
  41bfa4:	ldr	x0, [sp, #64]
  41bfa8:	bl	41059c <sqrt@plt+0xe73c>
  41bfac:	fmov	d2, d0
  41bfb0:	fmov	d0, d1
  41bfb4:	str	d2, [sp, #80]
  41bfb8:	str	d0, [sp, #88]
  41bfbc:	ldr	x0, [sp, #72]
  41bfc0:	ldr	x0, [x0]
  41bfc4:	add	x0, x0, #0x30
  41bfc8:	ldr	x19, [x0]
  41bfcc:	ldr	x0, [sp, #56]
  41bfd0:	ldr	d0, [x0]
  41bfd4:	fneg	d1, d0
  41bfd8:	fmov	d0, #2.000000000000000000e+00
  41bfdc:	fdiv	d1, d1, d0
  41bfe0:	ldr	d0, [sp, #48]
  41bfe4:	fadd	d2, d1, d0
  41bfe8:	ldr	x0, [sp, #56]
  41bfec:	ldr	d1, [x0, #8]
  41bff0:	fmov	d0, #2.000000000000000000e+00
  41bff4:	fdiv	d0, d1, d0
  41bff8:	add	x0, sp, #0x2a0
  41bffc:	fmov	d1, d0
  41c000:	fmov	d0, d2
  41c004:	bl	410348 <sqrt@plt+0xe4e8>
  41c008:	add	x0, sp, #0x2a0
  41c00c:	mov	x1, x0
  41c010:	ldr	x0, [sp, #64]
  41c014:	bl	41059c <sqrt@plt+0xe73c>
  41c018:	fmov	d2, d0
  41c01c:	fmov	d0, d1
  41c020:	str	d2, [sp, #656]
  41c024:	str	d0, [sp, #664]
  41c028:	add	x1, sp, #0x50
  41c02c:	add	x0, sp, #0x290
  41c030:	ldr	x4, [sp, #40]
  41c034:	mov	w3, #0x1                   	// #1
  41c038:	mov	x2, x1
  41c03c:	mov	x1, x0
  41c040:	ldr	x0, [sp, #72]
  41c044:	blr	x19
  41c048:	ldr	x0, [sp, #56]
  41c04c:	ldr	d1, [x0]
  41c050:	fmov	d0, #2.000000000000000000e+00
  41c054:	fdiv	d2, d1, d0
  41c058:	ldr	x0, [sp, #56]
  41c05c:	ldr	d0, [x0, #8]
  41c060:	fneg	d1, d0
  41c064:	fmov	d0, #2.000000000000000000e+00
  41c068:	fdiv	d1, d1, d0
  41c06c:	ldr	d0, [sp, #48]
  41c070:	fadd	d0, d1, d0
  41c074:	add	x0, sp, #0x2b0
  41c078:	fmov	d1, d0
  41c07c:	fmov	d0, d2
  41c080:	bl	410348 <sqrt@plt+0xe4e8>
  41c084:	add	x0, sp, #0x2b0
  41c088:	mov	x1, x0
  41c08c:	ldr	x0, [sp, #64]
  41c090:	bl	41059c <sqrt@plt+0xe73c>
  41c094:	fmov	d2, d0
  41c098:	fmov	d0, d1
  41c09c:	str	d2, [sp, #80]
  41c0a0:	str	d0, [sp, #88]
  41c0a4:	ldr	x0, [sp, #72]
  41c0a8:	ldr	x0, [x0]
  41c0ac:	add	x0, x0, #0x30
  41c0b0:	ldr	x19, [x0]
  41c0b4:	ldr	x0, [sp, #56]
  41c0b8:	ldr	d1, [x0]
  41c0bc:	fmov	d0, #2.000000000000000000e+00
  41c0c0:	fdiv	d2, d1, d0
  41c0c4:	ldr	x0, [sp, #56]
  41c0c8:	ldr	d1, [x0, #8]
  41c0cc:	fmov	d0, #2.000000000000000000e+00
  41c0d0:	fdiv	d1, d1, d0
  41c0d4:	ldr	d0, [sp, #48]
  41c0d8:	fsub	d0, d1, d0
  41c0dc:	add	x0, sp, #0x2d0
  41c0e0:	fmov	d1, d0
  41c0e4:	fmov	d0, d2
  41c0e8:	bl	410348 <sqrt@plt+0xe4e8>
  41c0ec:	add	x0, sp, #0x2d0
  41c0f0:	mov	x1, x0
  41c0f4:	ldr	x0, [sp, #64]
  41c0f8:	bl	41059c <sqrt@plt+0xe73c>
  41c0fc:	fmov	d2, d0
  41c100:	fmov	d0, d1
  41c104:	str	d2, [sp, #704]
  41c108:	str	d0, [sp, #712]
  41c10c:	add	x1, sp, #0x50
  41c110:	add	x0, sp, #0x2c0
  41c114:	ldr	x4, [sp, #40]
  41c118:	mov	w3, #0x1                   	// #1
  41c11c:	mov	x2, x1
  41c120:	mov	x1, x0
  41c124:	ldr	x0, [sp, #72]
  41c128:	blr	x19
  41c12c:	ldr	x0, [sp, #56]
  41c130:	ldr	d0, [x0]
  41c134:	fneg	d1, d0
  41c138:	fmov	d0, #2.000000000000000000e+00
  41c13c:	fdiv	d1, d1, d0
  41c140:	ldr	d0, [sp, #48]
  41c144:	fadd	d2, d1, d0
  41c148:	ldr	x0, [sp, #56]
  41c14c:	ldr	d0, [x0, #8]
  41c150:	fneg	d1, d0
  41c154:	fmov	d0, #2.000000000000000000e+00
  41c158:	fdiv	d0, d1, d0
  41c15c:	add	x0, sp, #0x2e0
  41c160:	fmov	d1, d0
  41c164:	fmov	d0, d2
  41c168:	bl	410348 <sqrt@plt+0xe4e8>
  41c16c:	add	x0, sp, #0x2e0
  41c170:	mov	x1, x0
  41c174:	ldr	x0, [sp, #64]
  41c178:	bl	41059c <sqrt@plt+0xe73c>
  41c17c:	fmov	d2, d0
  41c180:	fmov	d0, d1
  41c184:	str	d2, [sp, #80]
  41c188:	str	d0, [sp, #88]
  41c18c:	ldr	x0, [sp, #72]
  41c190:	ldr	x0, [x0]
  41c194:	add	x0, x0, #0x30
  41c198:	ldr	x19, [x0]
  41c19c:	ldr	x0, [sp, #56]
  41c1a0:	ldr	d1, [x0]
  41c1a4:	fmov	d0, #2.000000000000000000e+00
  41c1a8:	fdiv	d1, d1, d0
  41c1ac:	ldr	d0, [sp, #48]
  41c1b0:	fsub	d2, d1, d0
  41c1b4:	ldr	x0, [sp, #56]
  41c1b8:	ldr	d0, [x0, #8]
  41c1bc:	fneg	d1, d0
  41c1c0:	fmov	d0, #2.000000000000000000e+00
  41c1c4:	fdiv	d0, d1, d0
  41c1c8:	add	x0, sp, #0x300
  41c1cc:	fmov	d1, d0
  41c1d0:	fmov	d0, d2
  41c1d4:	bl	410348 <sqrt@plt+0xe4e8>
  41c1d8:	add	x0, sp, #0x300
  41c1dc:	mov	x1, x0
  41c1e0:	ldr	x0, [sp, #64]
  41c1e4:	bl	41059c <sqrt@plt+0xe73c>
  41c1e8:	fmov	d2, d0
  41c1ec:	fmov	d0, d1
  41c1f0:	str	d2, [sp, #752]
  41c1f4:	str	d0, [sp, #760]
  41c1f8:	add	x1, sp, #0x50
  41c1fc:	add	x0, sp, #0x2f0
  41c200:	ldr	x4, [sp, #40]
  41c204:	mov	w3, #0x1                   	// #1
  41c208:	mov	x2, x1
  41c20c:	mov	x1, x0
  41c210:	ldr	x0, [sp, #72]
  41c214:	blr	x19
  41c218:	nop
  41c21c:	ldr	x19, [sp, #16]
  41c220:	ldp	x29, x30, [sp]
  41c224:	add	sp, sp, #0x310
  41c228:	ret
  41c22c:	stp	x29, x30, [sp, #-432]!
  41c230:	mov	x29, sp
  41c234:	stp	x19, x20, [sp, #16]
  41c238:	str	x0, [sp, #72]
  41c23c:	str	x1, [sp, #64]
  41c240:	str	x2, [sp, #56]
  41c244:	str	d0, [sp, #48]
  41c248:	str	d1, [sp, #40]
  41c24c:	add	x0, sp, #0x98
  41c250:	bl	40feb8 <sqrt@plt+0xe058>
  41c254:	str	wzr, [sp, #152]
  41c258:	ldr	x0, [sp, #72]
  41c25c:	ldr	x0, [x0]
  41c260:	add	x0, x0, #0x20
  41c264:	ldr	x19, [x0]
  41c268:	ldr	x0, [sp, #56]
  41c26c:	ldr	d1, [x0]
  41c270:	fmov	d0, #2.000000000000000000e+00
  41c274:	fdiv	d1, d1, d0
  41c278:	ldr	d0, [sp, #48]
  41c27c:	fsub	d2, d1, d0
  41c280:	ldr	x0, [sp, #56]
  41c284:	ldr	d1, [x0, #8]
  41c288:	fmov	d0, #2.000000000000000000e+00
  41c28c:	fdiv	d1, d1, d0
  41c290:	ldr	d0, [sp, #48]
  41c294:	fsub	d0, d1, d0
  41c298:	add	x0, sp, #0xc0
  41c29c:	fmov	d1, d0
  41c2a0:	fmov	d0, d2
  41c2a4:	bl	410348 <sqrt@plt+0xe4e8>
  41c2a8:	add	x0, sp, #0xc0
  41c2ac:	mov	x1, x0
  41c2b0:	ldr	x0, [sp, #64]
  41c2b4:	bl	41059c <sqrt@plt+0xe73c>
  41c2b8:	fmov	d2, d0
  41c2bc:	fmov	d0, d1
  41c2c0:	str	d2, [sp, #176]
  41c2c4:	str	d0, [sp, #184]
  41c2c8:	add	x1, sp, #0x98
  41c2cc:	add	x0, sp, #0xb0
  41c2d0:	ldr	d1, [sp, #40]
  41c2d4:	mov	x2, x1
  41c2d8:	ldr	d0, [sp, #48]
  41c2dc:	mov	x1, x0
  41c2e0:	ldr	x0, [sp, #72]
  41c2e4:	blr	x19
  41c2e8:	ldr	x0, [sp, #72]
  41c2ec:	ldr	x0, [x0]
  41c2f0:	add	x0, x0, #0x20
  41c2f4:	ldr	x19, [x0]
  41c2f8:	ldr	x0, [sp, #56]
  41c2fc:	ldr	d0, [x0]
  41c300:	fneg	d1, d0
  41c304:	fmov	d0, #2.000000000000000000e+00
  41c308:	fdiv	d1, d1, d0
  41c30c:	ldr	d0, [sp, #48]
  41c310:	fadd	d2, d1, d0
  41c314:	ldr	x0, [sp, #56]
  41c318:	ldr	d1, [x0, #8]
  41c31c:	fmov	d0, #2.000000000000000000e+00
  41c320:	fdiv	d1, d1, d0
  41c324:	ldr	d0, [sp, #48]
  41c328:	fsub	d0, d1, d0
  41c32c:	add	x0, sp, #0xe0
  41c330:	fmov	d1, d0
  41c334:	fmov	d0, d2
  41c338:	bl	410348 <sqrt@plt+0xe4e8>
  41c33c:	add	x0, sp, #0xe0
  41c340:	mov	x1, x0
  41c344:	ldr	x0, [sp, #64]
  41c348:	bl	41059c <sqrt@plt+0xe73c>
  41c34c:	fmov	d2, d0
  41c350:	fmov	d0, d1
  41c354:	str	d2, [sp, #208]
  41c358:	str	d0, [sp, #216]
  41c35c:	add	x1, sp, #0x98
  41c360:	add	x0, sp, #0xd0
  41c364:	ldr	d1, [sp, #40]
  41c368:	mov	x2, x1
  41c36c:	ldr	d0, [sp, #48]
  41c370:	mov	x1, x0
  41c374:	ldr	x0, [sp, #72]
  41c378:	blr	x19
  41c37c:	ldr	x0, [sp, #72]
  41c380:	ldr	x0, [x0]
  41c384:	add	x0, x0, #0x20
  41c388:	ldr	x19, [x0]
  41c38c:	ldr	x0, [sp, #56]
  41c390:	ldr	d0, [x0]
  41c394:	fneg	d1, d0
  41c398:	fmov	d0, #2.000000000000000000e+00
  41c39c:	fdiv	d1, d1, d0
  41c3a0:	ldr	d0, [sp, #48]
  41c3a4:	fadd	d2, d1, d0
  41c3a8:	ldr	x0, [sp, #56]
  41c3ac:	ldr	d0, [x0, #8]
  41c3b0:	fneg	d1, d0
  41c3b4:	fmov	d0, #2.000000000000000000e+00
  41c3b8:	fdiv	d1, d1, d0
  41c3bc:	ldr	d0, [sp, #48]
  41c3c0:	fadd	d0, d1, d0
  41c3c4:	add	x0, sp, #0x100
  41c3c8:	fmov	d1, d0
  41c3cc:	fmov	d0, d2
  41c3d0:	bl	410348 <sqrt@plt+0xe4e8>
  41c3d4:	add	x0, sp, #0x100
  41c3d8:	mov	x1, x0
  41c3dc:	ldr	x0, [sp, #64]
  41c3e0:	bl	41059c <sqrt@plt+0xe73c>
  41c3e4:	fmov	d2, d0
  41c3e8:	fmov	d0, d1
  41c3ec:	str	d2, [sp, #240]
  41c3f0:	str	d0, [sp, #248]
  41c3f4:	add	x1, sp, #0x98
  41c3f8:	add	x0, sp, #0xf0
  41c3fc:	ldr	d1, [sp, #40]
  41c400:	mov	x2, x1
  41c404:	ldr	d0, [sp, #48]
  41c408:	mov	x1, x0
  41c40c:	ldr	x0, [sp, #72]
  41c410:	blr	x19
  41c414:	ldr	x0, [sp, #72]
  41c418:	ldr	x0, [x0]
  41c41c:	add	x0, x0, #0x20
  41c420:	ldr	x19, [x0]
  41c424:	ldr	x0, [sp, #56]
  41c428:	ldr	d1, [x0]
  41c42c:	fmov	d0, #2.000000000000000000e+00
  41c430:	fdiv	d1, d1, d0
  41c434:	ldr	d0, [sp, #48]
  41c438:	fsub	d2, d1, d0
  41c43c:	ldr	x0, [sp, #56]
  41c440:	ldr	d0, [x0, #8]
  41c444:	fneg	d1, d0
  41c448:	fmov	d0, #2.000000000000000000e+00
  41c44c:	fdiv	d1, d1, d0
  41c450:	ldr	d0, [sp, #48]
  41c454:	fadd	d0, d1, d0
  41c458:	add	x0, sp, #0x120
  41c45c:	fmov	d1, d0
  41c460:	fmov	d0, d2
  41c464:	bl	410348 <sqrt@plt+0xe4e8>
  41c468:	add	x0, sp, #0x120
  41c46c:	mov	x1, x0
  41c470:	ldr	x0, [sp, #64]
  41c474:	bl	41059c <sqrt@plt+0xe73c>
  41c478:	fmov	d2, d0
  41c47c:	fmov	d0, d1
  41c480:	str	d2, [sp, #272]
  41c484:	str	d0, [sp, #280]
  41c488:	add	x1, sp, #0x98
  41c48c:	add	x0, sp, #0x110
  41c490:	ldr	d1, [sp, #40]
  41c494:	mov	x2, x1
  41c498:	ldr	d0, [sp, #48]
  41c49c:	mov	x1, x0
  41c4a0:	ldr	x0, [sp, #72]
  41c4a4:	blr	x19
  41c4a8:	add	x0, sp, #0x58
  41c4ac:	mov	x19, #0x3                   	// #3
  41c4b0:	mov	x20, x0
  41c4b4:	cmp	x19, #0x0
  41c4b8:	b.lt	41c4d0 <sqrt@plt+0x1a670>  // b.tstop
  41c4bc:	mov	x0, x20
  41c4c0:	bl	410324 <sqrt@plt+0xe4c4>
  41c4c4:	add	x20, x20, #0x10
  41c4c8:	sub	x19, x19, #0x1
  41c4cc:	b	41c4b4 <sqrt@plt+0x1a654>
  41c4d0:	ldr	x0, [sp, #56]
  41c4d4:	ldr	d1, [x0]
  41c4d8:	fmov	d0, #2.000000000000000000e+00
  41c4dc:	fdiv	d2, d1, d0
  41c4e0:	ldr	x0, [sp, #56]
  41c4e4:	ldr	d1, [x0, #8]
  41c4e8:	fmov	d0, #2.000000000000000000e+00
  41c4ec:	fdiv	d1, d1, d0
  41c4f0:	ldr	d0, [sp, #48]
  41c4f4:	fsub	d0, d1, d0
  41c4f8:	add	x0, sp, #0x130
  41c4fc:	fmov	d1, d0
  41c500:	fmov	d0, d2
  41c504:	bl	410348 <sqrt@plt+0xe4e8>
  41c508:	add	x0, sp, #0x130
  41c50c:	mov	x1, x0
  41c510:	ldr	x0, [sp, #64]
  41c514:	bl	41059c <sqrt@plt+0xe73c>
  41c518:	fmov	d2, d0
  41c51c:	fmov	d0, d1
  41c520:	str	d2, [sp, #88]
  41c524:	str	d0, [sp, #96]
  41c528:	ldr	x0, [sp, #56]
  41c52c:	ldr	d0, [x0]
  41c530:	fneg	d1, d0
  41c534:	fmov	d0, #2.000000000000000000e+00
  41c538:	fdiv	d2, d1, d0
  41c53c:	ldr	x0, [sp, #56]
  41c540:	ldr	d1, [x0, #8]
  41c544:	fmov	d0, #2.000000000000000000e+00
  41c548:	fdiv	d1, d1, d0
  41c54c:	ldr	d0, [sp, #48]
  41c550:	fsub	d0, d1, d0
  41c554:	add	x0, sp, #0x140
  41c558:	fmov	d1, d0
  41c55c:	fmov	d0, d2
  41c560:	bl	410348 <sqrt@plt+0xe4e8>
  41c564:	add	x0, sp, #0x140
  41c568:	mov	x1, x0
  41c56c:	ldr	x0, [sp, #64]
  41c570:	bl	41059c <sqrt@plt+0xe73c>
  41c574:	fmov	d2, d0
  41c578:	fmov	d0, d1
  41c57c:	str	d2, [sp, #104]
  41c580:	str	d0, [sp, #112]
  41c584:	ldr	x0, [sp, #56]
  41c588:	ldr	d0, [x0]
  41c58c:	fneg	d1, d0
  41c590:	fmov	d0, #2.000000000000000000e+00
  41c594:	fdiv	d2, d1, d0
  41c598:	ldr	x0, [sp, #56]
  41c59c:	ldr	d0, [x0, #8]
  41c5a0:	fneg	d1, d0
  41c5a4:	fmov	d0, #2.000000000000000000e+00
  41c5a8:	fdiv	d1, d1, d0
  41c5ac:	ldr	d0, [sp, #48]
  41c5b0:	fadd	d0, d1, d0
  41c5b4:	add	x0, sp, #0x150
  41c5b8:	fmov	d1, d0
  41c5bc:	fmov	d0, d2
  41c5c0:	bl	410348 <sqrt@plt+0xe4e8>
  41c5c4:	add	x0, sp, #0x150
  41c5c8:	mov	x1, x0
  41c5cc:	ldr	x0, [sp, #64]
  41c5d0:	bl	41059c <sqrt@plt+0xe73c>
  41c5d4:	fmov	d2, d0
  41c5d8:	fmov	d0, d1
  41c5dc:	str	d2, [sp, #120]
  41c5e0:	str	d0, [sp, #128]
  41c5e4:	ldr	x0, [sp, #56]
  41c5e8:	ldr	d1, [x0]
  41c5ec:	fmov	d0, #2.000000000000000000e+00
  41c5f0:	fdiv	d2, d1, d0
  41c5f4:	ldr	x0, [sp, #56]
  41c5f8:	ldr	d0, [x0, #8]
  41c5fc:	fneg	d1, d0
  41c600:	fmov	d0, #2.000000000000000000e+00
  41c604:	fdiv	d1, d1, d0
  41c608:	ldr	d0, [sp, #48]
  41c60c:	fadd	d0, d1, d0
  41c610:	add	x0, sp, #0x160
  41c614:	fmov	d1, d0
  41c618:	fmov	d0, d2
  41c61c:	bl	410348 <sqrt@plt+0xe4e8>
  41c620:	add	x0, sp, #0x160
  41c624:	mov	x1, x0
  41c628:	ldr	x0, [sp, #64]
  41c62c:	bl	41059c <sqrt@plt+0xe73c>
  41c630:	fmov	d2, d0
  41c634:	fmov	d0, d1
  41c638:	str	d2, [sp, #136]
  41c63c:	str	d0, [sp, #144]
  41c640:	ldr	x0, [sp, #72]
  41c644:	ldr	x0, [x0]
  41c648:	add	x0, x0, #0x38
  41c64c:	ldr	x4, [x0]
  41c650:	add	x1, sp, #0x98
  41c654:	add	x0, sp, #0x58
  41c658:	ldr	d0, [sp, #40]
  41c65c:	mov	x3, x1
  41c660:	mov	w2, #0x4                   	// #4
  41c664:	mov	x1, x0
  41c668:	ldr	x0, [sp, #72]
  41c66c:	blr	x4
  41c670:	ldr	x0, [sp, #56]
  41c674:	ldr	d1, [x0]
  41c678:	fmov	d0, #2.000000000000000000e+00
  41c67c:	fdiv	d1, d1, d0
  41c680:	ldr	d0, [sp, #48]
  41c684:	fsub	d2, d1, d0
  41c688:	ldr	x0, [sp, #56]
  41c68c:	ldr	d1, [x0, #8]
  41c690:	fmov	d0, #2.000000000000000000e+00
  41c694:	fdiv	d0, d1, d0
  41c698:	add	x0, sp, #0x170
  41c69c:	fmov	d1, d0
  41c6a0:	fmov	d0, d2
  41c6a4:	bl	410348 <sqrt@plt+0xe4e8>
  41c6a8:	add	x0, sp, #0x170
  41c6ac:	mov	x1, x0
  41c6b0:	ldr	x0, [sp, #64]
  41c6b4:	bl	41059c <sqrt@plt+0xe73c>
  41c6b8:	fmov	d2, d0
  41c6bc:	fmov	d0, d1
  41c6c0:	str	d2, [sp, #88]
  41c6c4:	str	d0, [sp, #96]
  41c6c8:	ldr	x0, [sp, #56]
  41c6cc:	ldr	d0, [x0]
  41c6d0:	fneg	d1, d0
  41c6d4:	fmov	d0, #2.000000000000000000e+00
  41c6d8:	fdiv	d1, d1, d0
  41c6dc:	ldr	d0, [sp, #48]
  41c6e0:	fadd	d2, d1, d0
  41c6e4:	ldr	x0, [sp, #56]
  41c6e8:	ldr	d1, [x0, #8]
  41c6ec:	fmov	d0, #2.000000000000000000e+00
  41c6f0:	fdiv	d0, d1, d0
  41c6f4:	add	x0, sp, #0x180
  41c6f8:	fmov	d1, d0
  41c6fc:	fmov	d0, d2
  41c700:	bl	410348 <sqrt@plt+0xe4e8>
  41c704:	add	x0, sp, #0x180
  41c708:	mov	x1, x0
  41c70c:	ldr	x0, [sp, #64]
  41c710:	bl	41059c <sqrt@plt+0xe73c>
  41c714:	fmov	d2, d0
  41c718:	fmov	d0, d1
  41c71c:	str	d2, [sp, #104]
  41c720:	str	d0, [sp, #112]
  41c724:	ldr	x0, [sp, #56]
  41c728:	ldr	d0, [x0]
  41c72c:	fneg	d1, d0
  41c730:	fmov	d0, #2.000000000000000000e+00
  41c734:	fdiv	d1, d1, d0
  41c738:	ldr	d0, [sp, #48]
  41c73c:	fadd	d2, d1, d0
  41c740:	ldr	x0, [sp, #56]
  41c744:	ldr	d0, [x0, #8]
  41c748:	fneg	d1, d0
  41c74c:	fmov	d0, #2.000000000000000000e+00
  41c750:	fdiv	d0, d1, d0
  41c754:	add	x0, sp, #0x190
  41c758:	fmov	d1, d0
  41c75c:	fmov	d0, d2
  41c760:	bl	410348 <sqrt@plt+0xe4e8>
  41c764:	add	x0, sp, #0x190
  41c768:	mov	x1, x0
  41c76c:	ldr	x0, [sp, #64]
  41c770:	bl	41059c <sqrt@plt+0xe73c>
  41c774:	fmov	d2, d0
  41c778:	fmov	d0, d1
  41c77c:	str	d2, [sp, #120]
  41c780:	str	d0, [sp, #128]
  41c784:	ldr	x0, [sp, #56]
  41c788:	ldr	d1, [x0]
  41c78c:	fmov	d0, #2.000000000000000000e+00
  41c790:	fdiv	d1, d1, d0
  41c794:	ldr	d0, [sp, #48]
  41c798:	fsub	d2, d1, d0
  41c79c:	ldr	x0, [sp, #56]
  41c7a0:	ldr	d0, [x0, #8]
  41c7a4:	fneg	d1, d0
  41c7a8:	fmov	d0, #2.000000000000000000e+00
  41c7ac:	fdiv	d0, d1, d0
  41c7b0:	add	x0, sp, #0x1a0
  41c7b4:	fmov	d1, d0
  41c7b8:	fmov	d0, d2
  41c7bc:	bl	410348 <sqrt@plt+0xe4e8>
  41c7c0:	add	x0, sp, #0x1a0
  41c7c4:	mov	x1, x0
  41c7c8:	ldr	x0, [sp, #64]
  41c7cc:	bl	41059c <sqrt@plt+0xe73c>
  41c7d0:	fmov	d2, d0
  41c7d4:	fmov	d0, d1
  41c7d8:	str	d2, [sp, #136]
  41c7dc:	str	d0, [sp, #144]
  41c7e0:	ldr	x0, [sp, #72]
  41c7e4:	ldr	x0, [x0]
  41c7e8:	add	x0, x0, #0x38
  41c7ec:	ldr	x4, [x0]
  41c7f0:	add	x1, sp, #0x98
  41c7f4:	add	x0, sp, #0x58
  41c7f8:	ldr	d0, [sp, #40]
  41c7fc:	mov	x3, x1
  41c800:	mov	w2, #0x4                   	// #4
  41c804:	mov	x1, x0
  41c808:	ldr	x0, [sp, #72]
  41c80c:	blr	x4
  41c810:	nop
  41c814:	ldp	x19, x20, [sp, #16]
  41c818:	ldp	x29, x30, [sp], #432
  41c81c:	ret
  41c820:	stp	x29, x30, [sp, #-32]!
  41c824:	mov	x29, sp
  41c828:	str	w0, [sp, #28]
  41c82c:	str	w1, [sp, #24]
  41c830:	ldr	w0, [sp, #28]
  41c834:	cmp	w0, #0x1
  41c838:	b.ne	41c858 <sqrt@plt+0x1a9f8>  // b.any
  41c83c:	ldr	w1, [sp, #24]
  41c840:	mov	w0, #0xffff                	// #65535
  41c844:	cmp	w1, w0
  41c848:	b.ne	41c858 <sqrt@plt+0x1a9f8>  // b.any
  41c84c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41c850:	add	x0, x0, #0x188
  41c854:	bl	41fdf8 <sqrt@plt+0x1df98>
  41c858:	nop
  41c85c:	ldp	x29, x30, [sp], #32
  41c860:	ret
  41c864:	stp	x29, x30, [sp, #-16]!
  41c868:	mov	x29, sp
  41c86c:	mov	w1, #0xffff                	// #65535
  41c870:	mov	w0, #0x1                   	// #1
  41c874:	bl	41c820 <sqrt@plt+0x1a9c0>
  41c878:	ldp	x29, x30, [sp], #16
  41c87c:	ret
  41c880:	sub	sp, sp, #0x10
  41c884:	str	x0, [sp, #8]
  41c888:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41c88c:	add	x0, x0, #0xaa4
  41c890:	ldr	w0, [x0]
  41c894:	cmp	w0, #0x0
  41c898:	cset	w0, ne  // ne = any
  41c89c:	and	w0, w0, #0xff
  41c8a0:	add	sp, sp, #0x10
  41c8a4:	ret
  41c8a8:	stp	x29, x30, [sp, #-64]!
  41c8ac:	mov	x29, sp
  41c8b0:	str	x0, [sp, #56]
  41c8b4:	str	x1, [sp, #48]
  41c8b8:	str	x2, [sp, #40]
  41c8bc:	str	x3, [sp, #32]
  41c8c0:	str	x4, [sp, #24]
  41c8c4:	ldr	x0, [sp, #24]
  41c8c8:	ldr	w0, [x0]
  41c8cc:	cmp	w0, #0x3
  41c8d0:	b.eq	41c944 <sqrt@plt+0x1aae4>  // b.none
  41c8d4:	cmp	w0, #0x3
  41c8d8:	b.gt	41c980 <sqrt@plt+0x1ab20>
  41c8dc:	cmp	w0, #0x2
  41c8e0:	b.eq	41c960 <sqrt@plt+0x1ab00>  // b.none
  41c8e4:	cmp	w0, #0x2
  41c8e8:	b.gt	41c980 <sqrt@plt+0x1ab20>
  41c8ec:	cmp	w0, #0x0
  41c8f0:	b.eq	41c97c <sqrt@plt+0x1ab1c>  // b.none
  41c8f4:	cmp	w0, #0x1
  41c8f8:	b.ne	41c980 <sqrt@plt+0x1ab20>  // b.any
  41c8fc:	ldr	x0, [sp, #56]
  41c900:	ldr	x0, [x0]
  41c904:	add	x0, x0, #0xe8
  41c908:	ldr	x1, [x0]
  41c90c:	ldr	x0, [sp, #24]
  41c910:	ldr	d0, [x0, #16]
  41c914:	ldr	x0, [sp, #56]
  41c918:	blr	x1
  41c91c:	ldr	x0, [sp, #56]
  41c920:	ldr	x0, [x0]
  41c924:	add	x0, x0, #0xc8
  41c928:	ldr	x4, [x0]
  41c92c:	ldr	x3, [sp, #32]
  41c930:	ldr	x2, [sp, #40]
  41c934:	ldr	x1, [sp, #48]
  41c938:	ldr	x0, [sp, #56]
  41c93c:	blr	x4
  41c940:	b	41c980 <sqrt@plt+0x1ab20>
  41c944:	ldr	x0, [sp, #56]
  41c948:	ldr	x4, [sp, #24]
  41c94c:	ldr	x3, [sp, #32]
  41c950:	ldr	x2, [sp, #40]
  41c954:	ldr	x1, [sp, #48]
  41c958:	bl	4196c8 <sqrt@plt+0x17868>
  41c95c:	b	41c980 <sqrt@plt+0x1ab20>
  41c960:	ldr	x0, [sp, #56]
  41c964:	ldr	x4, [sp, #24]
  41c968:	ldr	x3, [sp, #32]
  41c96c:	ldr	x2, [sp, #40]
  41c970:	ldr	x1, [sp, #48]
  41c974:	bl	419958 <sqrt@plt+0x17af8>
  41c978:	b	41c980 <sqrt@plt+0x1ab20>
  41c97c:	nop
  41c980:	nop
  41c984:	ldp	x29, x30, [sp], #64
  41c988:	ret
  41c98c:	stp	x29, x30, [sp, #-304]!
  41c990:	mov	x29, sp
  41c994:	str	x19, [sp, #16]
  41c998:	str	x0, [sp, #72]
  41c99c:	str	x1, [sp, #64]
  41c9a0:	str	x2, [sp, #56]
  41c9a4:	str	w3, [sp, #52]
  41c9a8:	str	x4, [sp, #40]
  41c9ac:	ldr	x0, [sp, #64]
  41c9b0:	ldp	x0, x1, [x0]
  41c9b4:	stp	x0, x1, [sp, #168]
  41c9b8:	ldr	x0, [sp, #72]
  41c9bc:	ldr	x0, [x0]
  41c9c0:	add	x0, x0, #0xe8
  41c9c4:	ldr	x1, [x0]
  41c9c8:	ldr	x0, [sp, #40]
  41c9cc:	ldr	d0, [x0, #16]
  41c9d0:	ldr	x0, [sp, #72]
  41c9d4:	blr	x1
  41c9d8:	str	wzr, [sp, #300]
  41c9dc:	ldr	w1, [sp, #300]
  41c9e0:	ldr	w0, [sp, #52]
  41c9e4:	cmp	w1, w0
  41c9e8:	b.ge	41cd90 <sqrt@plt+0x1af30>  // b.tcont
  41c9ec:	ldr	x0, [sp, #40]
  41c9f0:	ldr	w0, [x0]
  41c9f4:	cmp	w0, #0x3
  41c9f8:	b.eq	41cb78 <sqrt@plt+0x1ad18>  // b.none
  41c9fc:	cmp	w0, #0x3
  41ca00:	b.gt	41cd3c <sqrt@plt+0x1aedc>
  41ca04:	cmp	w0, #0x2
  41ca08:	b.eq	41ca5c <sqrt@plt+0x1abfc>  // b.none
  41ca0c:	cmp	w0, #0x2
  41ca10:	b.gt	41cd3c <sqrt@plt+0x1aedc>
  41ca14:	cmp	w0, #0x0
  41ca18:	b.eq	41cd54 <sqrt@plt+0x1aef4>  // b.none
  41ca1c:	cmp	w0, #0x1
  41ca20:	b.ne	41cd3c <sqrt@plt+0x1aedc>  // b.any
  41ca24:	ldr	x0, [sp, #72]
  41ca28:	ldr	x0, [x0]
  41ca2c:	add	x0, x0, #0xb8
  41ca30:	ldr	x3, [x0]
  41ca34:	ldrsw	x0, [sp, #300]
  41ca38:	lsl	x0, x0, #4
  41ca3c:	ldr	x1, [sp, #56]
  41ca40:	add	x1, x1, x0
  41ca44:	add	x0, sp, #0xa8
  41ca48:	mov	x2, x1
  41ca4c:	mov	x1, x0
  41ca50:	ldr	x0, [sp, #72]
  41ca54:	blr	x3
  41ca58:	b	41cd68 <sqrt@plt+0x1af08>
  41ca5c:	ldrsw	x0, [sp, #300]
  41ca60:	lsl	x0, x0, #4
  41ca64:	ldr	x1, [sp, #56]
  41ca68:	add	x0, x1, x0
  41ca6c:	add	x1, sp, #0xa8
  41ca70:	bl	410600 <sqrt@plt+0xe7a0>
  41ca74:	fmov	d2, d0
  41ca78:	fmov	d0, d1
  41ca7c:	str	d2, [sp, #152]
  41ca80:	str	d0, [sp, #160]
  41ca84:	add	x0, sp, #0x98
  41ca88:	bl	41075c <sqrt@plt+0xe8fc>
  41ca8c:	str	d0, [sp, #256]
  41ca90:	ldr	x0, [sp, #40]
  41ca94:	ldr	d0, [x0, #8]
  41ca98:	ldr	d1, [sp, #256]
  41ca9c:	fdiv	d1, d1, d0
  41caa0:	fmov	d0, #5.000000000000000000e-01
  41caa4:	fadd	d0, d1, d0
  41caa8:	fcvtzs	w0, d0
  41caac:	str	w0, [sp, #252]
  41cab0:	ldr	w0, [sp, #252]
  41cab4:	cmp	w0, #0x0
  41cab8:	b.ne	41cae4 <sqrt@plt+0x1ac84>  // b.any
  41cabc:	ldr	x0, [sp, #72]
  41cac0:	ldr	x0, [x0]
  41cac4:	add	x0, x0, #0xa8
  41cac8:	ldr	x3, [x0]
  41cacc:	add	x0, sp, #0xa8
  41cad0:	ldr	x2, [sp, #40]
  41cad4:	mov	x1, x0
  41cad8:	ldr	x0, [sp, #72]
  41cadc:	blr	x3
  41cae0:	b	41cd5c <sqrt@plt+0x1aefc>
  41cae4:	ldr	w0, [sp, #252]
  41cae8:	scvtf	d0, w0
  41caec:	add	x0, sp, #0x98
  41caf0:	bl	410504 <sqrt@plt+0xe6a4>
  41caf4:	str	wzr, [sp, #296]
  41caf8:	ldr	w1, [sp, #296]
  41cafc:	ldr	w0, [sp, #252]
  41cb00:	cmp	w1, w0
  41cb04:	b.gt	41cd5c <sqrt@plt+0x1aefc>
  41cb08:	ldr	x0, [sp, #72]
  41cb0c:	ldr	x0, [x0]
  41cb10:	add	x0, x0, #0xa8
  41cb14:	ldr	x19, [x0]
  41cb18:	ldr	w0, [sp, #296]
  41cb1c:	scvtf	d0, w0
  41cb20:	add	x0, sp, #0x98
  41cb24:	bl	4106c0 <sqrt@plt+0xe860>
  41cb28:	fmov	d2, d0
  41cb2c:	fmov	d0, d1
  41cb30:	str	d2, [sp, #200]
  41cb34:	str	d0, [sp, #208]
  41cb38:	add	x1, sp, #0xc8
  41cb3c:	add	x0, sp, #0xa8
  41cb40:	bl	41059c <sqrt@plt+0xe73c>
  41cb44:	fmov	d2, d0
  41cb48:	fmov	d0, d1
  41cb4c:	str	d2, [sp, #184]
  41cb50:	str	d0, [sp, #192]
  41cb54:	add	x0, sp, #0xb8
  41cb58:	ldr	x2, [sp, #40]
  41cb5c:	mov	x1, x0
  41cb60:	ldr	x0, [sp, #72]
  41cb64:	blr	x19
  41cb68:	ldr	w0, [sp, #296]
  41cb6c:	add	w0, w0, #0x1
  41cb70:	str	w0, [sp, #296]
  41cb74:	b	41caf8 <sqrt@plt+0x1ac98>
  41cb78:	ldrsw	x0, [sp, #300]
  41cb7c:	lsl	x0, x0, #4
  41cb80:	ldr	x1, [sp, #56]
  41cb84:	add	x0, x1, x0
  41cb88:	add	x1, sp, #0xa8
  41cb8c:	bl	410600 <sqrt@plt+0xe7a0>
  41cb90:	fmov	d2, d0
  41cb94:	fmov	d0, d1
  41cb98:	str	d2, [sp, #136]
  41cb9c:	str	d0, [sp, #144]
  41cba0:	add	x0, sp, #0x88
  41cba4:	bl	41075c <sqrt@plt+0xe8fc>
  41cba8:	str	d0, [sp, #280]
  41cbac:	ldr	x0, [sp, #40]
  41cbb0:	ldr	d0, [x0, #8]
  41cbb4:	fadd	d0, d0, d0
  41cbb8:	ldr	d1, [sp, #280]
  41cbbc:	fcmpe	d1, d0
  41cbc0:	b.hi	41cbfc <sqrt@plt+0x1ad9c>  // b.pmore
  41cbc4:	ldr	x0, [sp, #72]
  41cbc8:	ldr	x0, [x0]
  41cbcc:	add	x0, x0, #0xb8
  41cbd0:	ldr	x3, [x0]
  41cbd4:	ldrsw	x0, [sp, #300]
  41cbd8:	lsl	x0, x0, #4
  41cbdc:	ldr	x1, [sp, #56]
  41cbe0:	add	x1, x1, x0
  41cbe4:	add	x0, sp, #0xa8
  41cbe8:	mov	x2, x1
  41cbec:	mov	x1, x0
  41cbf0:	ldr	x0, [sp, #72]
  41cbf4:	blr	x3
  41cbf8:	b	41cd64 <sqrt@plt+0x1af04>
  41cbfc:	ldr	x0, [sp, #40]
  41cc00:	ldr	d0, [x0, #8]
  41cc04:	ldr	d1, [sp, #280]
  41cc08:	fsub	d1, d1, d0
  41cc0c:	ldr	x0, [sp, #40]
  41cc10:	ldr	d0, [x0, #8]
  41cc14:	fadd	d0, d0, d0
  41cc18:	fdiv	d1, d1, d0
  41cc1c:	fmov	d0, #5.000000000000000000e-01
  41cc20:	fadd	d0, d1, d0
  41cc24:	fcvtzs	w0, d0
  41cc28:	str	w0, [sp, #276]
  41cc2c:	ldr	x0, [sp, #40]
  41cc30:	ldr	d1, [x0, #8]
  41cc34:	ldr	d0, [sp, #280]
  41cc38:	fdiv	d0, d1, d0
  41cc3c:	add	x0, sp, #0x88
  41cc40:	bl	4106c0 <sqrt@plt+0xe860>
  41cc44:	fmov	d2, d0
  41cc48:	fmov	d0, d1
  41cc4c:	str	d2, [sp, #120]
  41cc50:	str	d0, [sp, #128]
  41cc54:	ldr	x0, [sp, #40]
  41cc58:	ldr	d0, [x0, #8]
  41cc5c:	ldr	d1, [sp, #280]
  41cc60:	fsub	d1, d1, d0
  41cc64:	ldr	w0, [sp, #276]
  41cc68:	scvtf	d0, w0
  41cc6c:	fdiv	d0, d1, d0
  41cc70:	str	d0, [sp, #264]
  41cc74:	ldr	d0, [sp, #280]
  41cc78:	ldr	d1, [sp, #264]
  41cc7c:	fdiv	d0, d1, d0
  41cc80:	add	x0, sp, #0x88
  41cc84:	bl	4106c0 <sqrt@plt+0xe860>
  41cc88:	fmov	d2, d0
  41cc8c:	fmov	d0, d1
  41cc90:	str	d2, [sp, #104]
  41cc94:	str	d0, [sp, #112]
  41cc98:	str	wzr, [sp, #292]
  41cc9c:	ldr	w1, [sp, #292]
  41cca0:	ldr	w0, [sp, #276]
  41cca4:	cmp	w1, w0
  41cca8:	b.gt	41cd64 <sqrt@plt+0x1af04>
  41ccac:	ldr	w0, [sp, #292]
  41ccb0:	scvtf	d0, w0
  41ccb4:	add	x0, sp, #0x68
  41ccb8:	bl	4106c0 <sqrt@plt+0xe860>
  41ccbc:	fmov	d2, d0
  41ccc0:	fmov	d0, d1
  41ccc4:	str	d2, [sp, #216]
  41ccc8:	str	d0, [sp, #224]
  41cccc:	add	x1, sp, #0xd8
  41ccd0:	add	x0, sp, #0xa8
  41ccd4:	bl	41059c <sqrt@plt+0xe73c>
  41ccd8:	fmov	d2, d0
  41ccdc:	fmov	d0, d1
  41cce0:	str	d2, [sp, #88]
  41cce4:	str	d0, [sp, #96]
  41cce8:	ldr	x0, [sp, #72]
  41ccec:	ldr	x0, [x0]
  41ccf0:	add	x0, x0, #0xb8
  41ccf4:	ldr	x19, [x0]
  41ccf8:	add	x1, sp, #0x78
  41ccfc:	add	x0, sp, #0x58
  41cd00:	bl	41059c <sqrt@plt+0xe73c>
  41cd04:	fmov	d2, d0
  41cd08:	fmov	d0, d1
  41cd0c:	str	d2, [sp, #232]
  41cd10:	str	d0, [sp, #240]
  41cd14:	add	x1, sp, #0xe8
  41cd18:	add	x0, sp, #0x58
  41cd1c:	mov	x2, x1
  41cd20:	mov	x1, x0
  41cd24:	ldr	x0, [sp, #72]
  41cd28:	blr	x19
  41cd2c:	ldr	w0, [sp, #292]
  41cd30:	add	w0, w0, #0x1
  41cd34:	str	w0, [sp, #292]
  41cd38:	b	41cc9c <sqrt@plt+0x1ae3c>
  41cd3c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41cd40:	add	x2, x0, #0x4c8
  41cd44:	mov	w1, #0x7f                  	// #127
  41cd48:	mov	w0, #0x0                   	// #0
  41cd4c:	bl	407ffc <sqrt@plt+0x619c>
  41cd50:	b	41cd68 <sqrt@plt+0x1af08>
  41cd54:	nop
  41cd58:	b	41cd68 <sqrt@plt+0x1af08>
  41cd5c:	nop
  41cd60:	b	41cd68 <sqrt@plt+0x1af08>
  41cd64:	nop
  41cd68:	ldrsw	x0, [sp, #300]
  41cd6c:	lsl	x0, x0, #4
  41cd70:	ldr	x1, [sp, #56]
  41cd74:	add	x0, x1, x0
  41cd78:	ldp	x0, x1, [x0]
  41cd7c:	stp	x0, x1, [sp, #168]
  41cd80:	ldr	w0, [sp, #300]
  41cd84:	add	w0, w0, #0x1
  41cd88:	str	w0, [sp, #300]
  41cd8c:	b	41c9dc <sqrt@plt+0x1ab7c>
  41cd90:	nop
  41cd94:	ldr	x19, [sp, #16]
  41cd98:	ldp	x29, x30, [sp], #304
  41cd9c:	ret
  41cda0:	stp	x29, x30, [sp, #-64]!
  41cda4:	mov	x29, sp
  41cda8:	str	x0, [sp, #56]
  41cdac:	str	x1, [sp, #48]
  41cdb0:	str	x2, [sp, #40]
  41cdb4:	str	w3, [sp, #36]
  41cdb8:	str	x4, [sp, #24]
  41cdbc:	ldr	x0, [sp, #56]
  41cdc0:	ldr	x0, [x0]
  41cdc4:	add	x0, x0, #0xe8
  41cdc8:	ldr	x1, [x0]
  41cdcc:	ldr	x0, [sp, #24]
  41cdd0:	ldr	d0, [x0, #16]
  41cdd4:	ldr	x0, [sp, #56]
  41cdd8:	blr	x1
  41cddc:	ldr	x0, [sp, #56]
  41cde0:	ldr	x0, [x0]
  41cde4:	add	x0, x0, #0xc0
  41cde8:	ldr	x4, [x0]
  41cdec:	ldr	w3, [sp, #36]
  41cdf0:	ldr	x2, [sp, #40]
  41cdf4:	ldr	x1, [sp, #48]
  41cdf8:	ldr	x0, [sp, #56]
  41cdfc:	blr	x4
  41ce00:	nop
  41ce04:	ldp	x29, x30, [sp], #64
  41ce08:	ret
  41ce0c:	stp	x29, x30, [sp, #-64]!
  41ce10:	mov	x29, sp
  41ce14:	str	x0, [sp, #56]
  41ce18:	str	x1, [sp, #48]
  41ce1c:	str	w2, [sp, #44]
  41ce20:	str	x3, [sp, #32]
  41ce24:	str	d0, [sp, #24]
  41ce28:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41ce2c:	add	x0, x0, #0xaa4
  41ce30:	ldr	w0, [x0]
  41ce34:	cmp	w0, #0x0
  41ce38:	b.eq	41ce70 <sqrt@plt+0x1b010>  // b.none
  41ce3c:	ldr	d0, [sp, #24]
  41ce40:	fcmpe	d0, #0.0
  41ce44:	b.ge	41ce68 <sqrt@plt+0x1b008>  // b.tcont
  41ce48:	ldr	x0, [sp, #56]
  41ce4c:	ldr	x0, [x0]
  41ce50:	add	x0, x0, #0x80
  41ce54:	ldr	x1, [x0]
  41ce58:	ldr	x0, [sp, #56]
  41ce5c:	blr	x1
  41ce60:	cmp	x0, #0x0
  41ce64:	b.eq	41ce70 <sqrt@plt+0x1b010>  // b.none
  41ce68:	mov	w0, #0x1                   	// #1
  41ce6c:	b	41ce74 <sqrt@plt+0x1b014>
  41ce70:	mov	w0, #0x0                   	// #0
  41ce74:	cmp	w0, #0x0
  41ce78:	b.eq	41cee8 <sqrt@plt+0x1b088>  // b.none
  41ce7c:	ldr	x0, [sp, #56]
  41ce80:	ldr	x0, [x0]
  41ce84:	add	x0, x0, #0x80
  41ce88:	ldr	x1, [x0]
  41ce8c:	ldr	x0, [sp, #56]
  41ce90:	blr	x1
  41ce94:	cmp	x0, #0x0
  41ce98:	cset	w0, eq  // eq = none
  41ce9c:	and	w0, w0, #0xff
  41cea0:	cmp	w0, #0x0
  41cea4:	b.eq	41cec4 <sqrt@plt+0x1b064>  // b.none
  41cea8:	ldr	x0, [sp, #56]
  41ceac:	ldr	x0, [x0]
  41ceb0:	add	x0, x0, #0xf0
  41ceb4:	ldr	x1, [x0]
  41ceb8:	ldr	d0, [sp, #24]
  41cebc:	ldr	x0, [sp, #56]
  41cec0:	blr	x1
  41cec4:	ldr	x0, [sp, #56]
  41cec8:	ldr	x0, [x0]
  41cecc:	add	x0, x0, #0xe0
  41ced0:	ldr	x4, [x0]
  41ced4:	ldr	w3, [sp, #44]
  41ced8:	ldr	x2, [sp, #48]
  41cedc:	mov	w1, #0x1                   	// #1
  41cee0:	ldr	x0, [sp, #56]
  41cee4:	blr	x4
  41cee8:	ldr	x0, [sp, #32]
  41ceec:	ldr	w0, [x0]
  41cef0:	cmp	w0, #0x1
  41cef4:	b.ne	41cf54 <sqrt@plt+0x1b0f4>  // b.any
  41cef8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41cefc:	add	x0, x0, #0xaa4
  41cf00:	ldr	w0, [x0]
  41cf04:	cmp	w0, #0x0
  41cf08:	b.eq	41cf54 <sqrt@plt+0x1b0f4>  // b.none
  41cf0c:	ldr	x0, [sp, #56]
  41cf10:	ldr	x0, [x0]
  41cf14:	add	x0, x0, #0xe8
  41cf18:	ldr	x1, [x0]
  41cf1c:	ldr	x0, [sp, #32]
  41cf20:	ldr	d0, [x0, #16]
  41cf24:	ldr	x0, [sp, #56]
  41cf28:	blr	x1
  41cf2c:	ldr	x0, [sp, #56]
  41cf30:	ldr	x0, [x0]
  41cf34:	add	x0, x0, #0xe0
  41cf38:	ldr	x4, [x0]
  41cf3c:	ldr	w3, [sp, #44]
  41cf40:	ldr	x2, [sp, #48]
  41cf44:	mov	w1, #0x0                   	// #0
  41cf48:	ldr	x0, [sp, #56]
  41cf4c:	blr	x4
  41cf50:	b	41cfc0 <sqrt@plt+0x1b160>
  41cf54:	ldr	x0, [sp, #32]
  41cf58:	ldr	w0, [x0]
  41cf5c:	cmp	w0, #0x0
  41cf60:	b.eq	41cfc0 <sqrt@plt+0x1b160>  // b.none
  41cf64:	ldr	x0, [sp, #56]
  41cf68:	ldr	x0, [x0]
  41cf6c:	add	x0, x0, #0xe8
  41cf70:	ldr	x1, [x0]
  41cf74:	ldr	x0, [sp, #32]
  41cf78:	ldr	d0, [x0, #16]
  41cf7c:	ldr	x0, [sp, #56]
  41cf80:	blr	x1
  41cf84:	ldr	x0, [sp, #56]
  41cf88:	ldr	x0, [x0]
  41cf8c:	add	x0, x0, #0x30
  41cf90:	ldr	x5, [x0]
  41cf94:	ldrsw	x0, [sp, #44]
  41cf98:	lsl	x0, x0, #4
  41cf9c:	sub	x0, x0, #0x10
  41cfa0:	ldr	x1, [sp, #48]
  41cfa4:	add	x0, x1, x0
  41cfa8:	ldr	x4, [sp, #32]
  41cfac:	ldr	w3, [sp, #44]
  41cfb0:	ldr	x2, [sp, #48]
  41cfb4:	mov	x1, x0
  41cfb8:	ldr	x0, [sp, #56]
  41cfbc:	blr	x5
  41cfc0:	nop
  41cfc4:	ldp	x29, x30, [sp], #64
  41cfc8:	ret
  41cfcc:	stp	x29, x30, [sp, #-64]!
  41cfd0:	mov	x29, sp
  41cfd4:	str	x0, [sp, #56]
  41cfd8:	str	x1, [sp, #48]
  41cfdc:	str	d0, [sp, #40]
  41cfe0:	str	x2, [sp, #32]
  41cfe4:	str	d1, [sp, #24]
  41cfe8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41cfec:	add	x0, x0, #0xaa4
  41cff0:	ldr	w0, [x0]
  41cff4:	cmp	w0, #0x0
  41cff8:	b.eq	41d030 <sqrt@plt+0x1b1d0>  // b.none
  41cffc:	ldr	d0, [sp, #24]
  41d000:	fcmpe	d0, #0.0
  41d004:	b.ge	41d028 <sqrt@plt+0x1b1c8>  // b.tcont
  41d008:	ldr	x0, [sp, #56]
  41d00c:	ldr	x0, [x0]
  41d010:	add	x0, x0, #0x80
  41d014:	ldr	x1, [x0]
  41d018:	ldr	x0, [sp, #56]
  41d01c:	blr	x1
  41d020:	cmp	x0, #0x0
  41d024:	b.eq	41d030 <sqrt@plt+0x1b1d0>  // b.none
  41d028:	mov	w0, #0x1                   	// #1
  41d02c:	b	41d034 <sqrt@plt+0x1b1d4>
  41d030:	mov	w0, #0x0                   	// #0
  41d034:	cmp	w0, #0x0
  41d038:	b.eq	41d0a8 <sqrt@plt+0x1b248>  // b.none
  41d03c:	ldr	x0, [sp, #56]
  41d040:	ldr	x0, [x0]
  41d044:	add	x0, x0, #0x80
  41d048:	ldr	x1, [x0]
  41d04c:	ldr	x0, [sp, #56]
  41d050:	blr	x1
  41d054:	cmp	x0, #0x0
  41d058:	cset	w0, eq  // eq = none
  41d05c:	and	w0, w0, #0xff
  41d060:	cmp	w0, #0x0
  41d064:	b.eq	41d084 <sqrt@plt+0x1b224>  // b.none
  41d068:	ldr	x0, [sp, #56]
  41d06c:	ldr	x0, [x0]
  41d070:	add	x0, x0, #0xf0
  41d074:	ldr	x1, [x0]
  41d078:	ldr	d0, [sp, #24]
  41d07c:	ldr	x0, [sp, #56]
  41d080:	blr	x1
  41d084:	ldr	x0, [sp, #56]
  41d088:	ldr	x0, [x0]
  41d08c:	add	x0, x0, #0xd0
  41d090:	ldr	x3, [x0]
  41d094:	ldr	d0, [sp, #40]
  41d098:	ldr	x2, [sp, #48]
  41d09c:	mov	w1, #0x1                   	// #1
  41d0a0:	ldr	x0, [sp, #56]
  41d0a4:	blr	x3
  41d0a8:	ldr	x0, [sp, #56]
  41d0ac:	ldr	x0, [x0]
  41d0b0:	add	x0, x0, #0xe8
  41d0b4:	ldr	x1, [x0]
  41d0b8:	ldr	x0, [sp, #32]
  41d0bc:	ldr	d0, [x0, #16]
  41d0c0:	ldr	x0, [sp, #56]
  41d0c4:	blr	x1
  41d0c8:	ldr	x0, [sp, #32]
  41d0cc:	ldr	w0, [x0]
  41d0d0:	cmp	w0, #0x3
  41d0d4:	b.eq	41d104 <sqrt@plt+0x1b2a4>  // b.none
  41d0d8:	cmp	w0, #0x3
  41d0dc:	b.gt	41d15c <sqrt@plt+0x1b2fc>
  41d0e0:	cmp	w0, #0x2
  41d0e4:	b.eq	41d11c <sqrt@plt+0x1b2bc>  // b.none
  41d0e8:	cmp	w0, #0x2
  41d0ec:	b.gt	41d15c <sqrt@plt+0x1b2fc>
  41d0f0:	cmp	w0, #0x0
  41d0f4:	b.eq	41d174 <sqrt@plt+0x1b314>  // b.none
  41d0f8:	cmp	w0, #0x1
  41d0fc:	b.eq	41d134 <sqrt@plt+0x1b2d4>  // b.none
  41d100:	b	41d15c <sqrt@plt+0x1b2fc>
  41d104:	ldr	x0, [sp, #56]
  41d108:	ldr	x2, [sp, #32]
  41d10c:	ldr	d0, [sp, #40]
  41d110:	ldr	x1, [sp, #48]
  41d114:	bl	4184cc <sqrt@plt+0x1666c>
  41d118:	b	41d178 <sqrt@plt+0x1b318>
  41d11c:	ldr	x0, [sp, #56]
  41d120:	ldr	x2, [sp, #32]
  41d124:	ldr	d0, [sp, #40]
  41d128:	ldr	x1, [sp, #48]
  41d12c:	bl	4186cc <sqrt@plt+0x1686c>
  41d130:	b	41d178 <sqrt@plt+0x1b318>
  41d134:	ldr	x0, [sp, #56]
  41d138:	ldr	x0, [x0]
  41d13c:	add	x0, x0, #0xd0
  41d140:	ldr	x3, [x0]
  41d144:	ldr	d0, [sp, #40]
  41d148:	ldr	x2, [sp, #48]
  41d14c:	mov	w1, #0x0                   	// #0
  41d150:	ldr	x0, [sp, #56]
  41d154:	blr	x3
  41d158:	b	41d178 <sqrt@plt+0x1b318>
  41d15c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d160:	add	x2, x0, #0x4c8
  41d164:	mov	w1, #0xb4                  	// #180
  41d168:	mov	w0, #0x0                   	// #0
  41d16c:	bl	407ffc <sqrt@plt+0x619c>
  41d170:	b	41d178 <sqrt@plt+0x1b318>
  41d174:	nop
  41d178:	nop
  41d17c:	ldp	x29, x30, [sp], #64
  41d180:	ret
  41d184:	stp	x29, x30, [sp, #-64]!
  41d188:	mov	x29, sp
  41d18c:	str	x0, [sp, #56]
  41d190:	str	x1, [sp, #48]
  41d194:	str	x2, [sp, #40]
  41d198:	str	x3, [sp, #32]
  41d19c:	str	d0, [sp, #24]
  41d1a0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41d1a4:	add	x0, x0, #0xaa4
  41d1a8:	ldr	w0, [x0]
  41d1ac:	cmp	w0, #0x0
  41d1b0:	b.eq	41d1e8 <sqrt@plt+0x1b388>  // b.none
  41d1b4:	ldr	d0, [sp, #24]
  41d1b8:	fcmpe	d0, #0.0
  41d1bc:	b.ge	41d1e0 <sqrt@plt+0x1b380>  // b.tcont
  41d1c0:	ldr	x0, [sp, #56]
  41d1c4:	ldr	x0, [x0]
  41d1c8:	add	x0, x0, #0x80
  41d1cc:	ldr	x1, [x0]
  41d1d0:	ldr	x0, [sp, #56]
  41d1d4:	blr	x1
  41d1d8:	cmp	x0, #0x0
  41d1dc:	b.eq	41d1e8 <sqrt@plt+0x1b388>  // b.none
  41d1e0:	mov	w0, #0x1                   	// #1
  41d1e4:	b	41d1ec <sqrt@plt+0x1b38c>
  41d1e8:	mov	w0, #0x0                   	// #0
  41d1ec:	cmp	w0, #0x0
  41d1f0:	b.eq	41d260 <sqrt@plt+0x1b400>  // b.none
  41d1f4:	ldr	x0, [sp, #56]
  41d1f8:	ldr	x0, [x0]
  41d1fc:	add	x0, x0, #0x80
  41d200:	ldr	x1, [x0]
  41d204:	ldr	x0, [sp, #56]
  41d208:	blr	x1
  41d20c:	cmp	x0, #0x0
  41d210:	cset	w0, eq  // eq = none
  41d214:	and	w0, w0, #0xff
  41d218:	cmp	w0, #0x0
  41d21c:	b.eq	41d23c <sqrt@plt+0x1b3dc>  // b.none
  41d220:	ldr	x0, [sp, #56]
  41d224:	ldr	x0, [x0]
  41d228:	add	x0, x0, #0xf0
  41d22c:	ldr	x1, [x0]
  41d230:	ldr	d0, [sp, #24]
  41d234:	ldr	x0, [sp, #56]
  41d238:	blr	x1
  41d23c:	ldr	x0, [sp, #56]
  41d240:	ldr	x0, [x0]
  41d244:	add	x0, x0, #0xd8
  41d248:	ldr	x4, [x0]
  41d24c:	ldr	x3, [sp, #40]
  41d250:	ldr	x2, [sp, #48]
  41d254:	mov	w1, #0x1                   	// #1
  41d258:	ldr	x0, [sp, #56]
  41d25c:	blr	x4
  41d260:	ldr	x0, [sp, #32]
  41d264:	ldr	w0, [x0]
  41d268:	cmp	w0, #0x0
  41d26c:	b.eq	41d290 <sqrt@plt+0x1b430>  // b.none
  41d270:	ldr	x0, [sp, #56]
  41d274:	ldr	x0, [x0]
  41d278:	add	x0, x0, #0xe8
  41d27c:	ldr	x1, [x0]
  41d280:	ldr	x0, [sp, #32]
  41d284:	ldr	d0, [x0, #16]
  41d288:	ldr	x0, [sp, #56]
  41d28c:	blr	x1
  41d290:	ldr	x0, [sp, #32]
  41d294:	ldr	w0, [x0]
  41d298:	cmp	w0, #0x3
  41d29c:	b.eq	41d2e4 <sqrt@plt+0x1b484>  // b.none
  41d2a0:	cmp	w0, #0x3
  41d2a4:	b.gt	41d324 <sqrt@plt+0x1b4c4>
  41d2a8:	cmp	w0, #0x2
  41d2ac:	b.eq	41d2cc <sqrt@plt+0x1b46c>  // b.none
  41d2b0:	cmp	w0, #0x2
  41d2b4:	b.gt	41d324 <sqrt@plt+0x1b4c4>
  41d2b8:	cmp	w0, #0x0
  41d2bc:	b.eq	41d33c <sqrt@plt+0x1b4dc>  // b.none
  41d2c0:	cmp	w0, #0x1
  41d2c4:	b.eq	41d2fc <sqrt@plt+0x1b49c>  // b.none
  41d2c8:	b	41d324 <sqrt@plt+0x1b4c4>
  41d2cc:	ldr	x0, [sp, #56]
  41d2d0:	ldr	x3, [sp, #32]
  41d2d4:	ldr	x2, [sp, #40]
  41d2d8:	ldr	x1, [sp, #48]
  41d2dc:	bl	4191dc <sqrt@plt+0x1737c>
  41d2e0:	b	41d340 <sqrt@plt+0x1b4e0>
  41d2e4:	ldr	x0, [sp, #56]
  41d2e8:	ldr	x3, [sp, #32]
  41d2ec:	ldr	x2, [sp, #40]
  41d2f0:	ldr	x1, [sp, #48]
  41d2f4:	bl	418d2c <sqrt@plt+0x16ecc>
  41d2f8:	b	41d340 <sqrt@plt+0x1b4e0>
  41d2fc:	ldr	x0, [sp, #56]
  41d300:	ldr	x0, [x0]
  41d304:	add	x0, x0, #0xd8
  41d308:	ldr	x4, [x0]
  41d30c:	ldr	x3, [sp, #40]
  41d310:	ldr	x2, [sp, #48]
  41d314:	mov	w1, #0x0                   	// #0
  41d318:	ldr	x0, [sp, #56]
  41d31c:	blr	x4
  41d320:	b	41d340 <sqrt@plt+0x1b4e0>
  41d324:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d328:	add	x2, x0, #0x4c8
  41d32c:	mov	w1, #0xcf                  	// #207
  41d330:	mov	w0, #0x0                   	// #0
  41d334:	bl	407ffc <sqrt@plt+0x619c>
  41d338:	b	41d340 <sqrt@plt+0x1b4e0>
  41d33c:	nop
  41d340:	nop
  41d344:	ldp	x29, x30, [sp], #64
  41d348:	ret
  41d34c:	stp	x29, x30, [sp, #-32]!
  41d350:	mov	x29, sp
  41d354:	stp	x19, x20, [sp, #16]
  41d358:	mov	x0, #0x68                  	// #104
  41d35c:	bl	422910 <_Znwm@@Base>
  41d360:	mov	x19, x0
  41d364:	mov	x0, x19
  41d368:	bl	41d398 <sqrt@plt+0x1b538>
  41d36c:	mov	x0, x19
  41d370:	b	41d38c <sqrt@plt+0x1b52c>
  41d374:	mov	x20, x0
  41d378:	mov	x1, #0x68                  	// #104
  41d37c:	mov	x0, x19
  41d380:	bl	4229cc <_ZdlPvm@@Base>
  41d384:	mov	x0, x20
  41d388:	bl	401dd0 <_Unwind_Resume@plt>
  41d38c:	ldp	x19, x20, [sp, #16]
  41d390:	ldp	x29, x30, [sp], #32
  41d394:	ret
  41d398:	stp	x29, x30, [sp, #-48]!
  41d39c:	mov	x29, sp
  41d3a0:	str	x19, [sp, #16]
  41d3a4:	str	x0, [sp, #40]
  41d3a8:	ldr	x0, [sp, #40]
  41d3ac:	bl	41e4d0 <sqrt@plt+0x1c670>
  41d3b0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d3b4:	add	x1, x0, #0x8e8
  41d3b8:	ldr	x0, [sp, #40]
  41d3bc:	str	x1, [x0]
  41d3c0:	ldr	x0, [sp, #40]
  41d3c4:	str	xzr, [x0, #32]
  41d3c8:	ldr	x0, [sp, #40]
  41d3cc:	add	x0, x0, #0x28
  41d3d0:	bl	410324 <sqrt@plt+0xe4c4>
  41d3d4:	ldr	x0, [sp, #40]
  41d3d8:	fmov	d0, #-2.000000000000000000e+00
  41d3dc:	str	d0, [x0, #72]
  41d3e0:	ldr	x0, [sp, #40]
  41d3e4:	fmov	d0, #-1.000000000000000000e+00
  41d3e8:	str	d0, [x0, #80]
  41d3ec:	ldr	x0, [sp, #40]
  41d3f0:	str	xzr, [x0, #88]
  41d3f4:	ldr	x0, [sp, #40]
  41d3f8:	str	xzr, [x0, #96]
  41d3fc:	b	41d414 <sqrt@plt+0x1b5b4>
  41d400:	mov	x19, x0
  41d404:	ldr	x0, [sp, #40]
  41d408:	bl	41e500 <sqrt@plt+0x1c6a0>
  41d40c:	mov	x0, x19
  41d410:	bl	401dd0 <_Unwind_Resume@plt>
  41d414:	ldr	x19, [sp, #16]
  41d418:	ldp	x29, x30, [sp], #48
  41d41c:	ret
  41d420:	stp	x29, x30, [sp, #-32]!
  41d424:	mov	x29, sp
  41d428:	str	x0, [sp, #24]
  41d42c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d430:	add	x1, x0, #0x8e8
  41d434:	ldr	x0, [sp, #24]
  41d438:	str	x1, [x0]
  41d43c:	ldr	x0, [sp, #24]
  41d440:	bl	41e500 <sqrt@plt+0x1c6a0>
  41d444:	nop
  41d448:	ldp	x29, x30, [sp], #32
  41d44c:	ret
  41d450:	stp	x29, x30, [sp, #-32]!
  41d454:	mov	x29, sp
  41d458:	str	x0, [sp, #24]
  41d45c:	ldr	x0, [sp, #24]
  41d460:	bl	41d420 <sqrt@plt+0x1b5c0>
  41d464:	mov	x1, #0x68                  	// #104
  41d468:	ldr	x0, [sp, #24]
  41d46c:	bl	4229cc <_ZdlPvm@@Base>
  41d470:	ldp	x29, x30, [sp], #32
  41d474:	ret
  41d478:	stp	x29, x30, [sp, #-64]!
  41d47c:	mov	x29, sp
  41d480:	str	x0, [sp, #40]
  41d484:	str	d0, [sp, #32]
  41d488:	str	x1, [sp, #24]
  41d48c:	str	x2, [sp, #16]
  41d490:	ldr	x0, [sp, #24]
  41d494:	ldr	d0, [x0]
  41d498:	ldr	x0, [sp, #40]
  41d49c:	str	d0, [x0, #40]
  41d4a0:	ldr	x0, [sp, #16]
  41d4a4:	ldr	d0, [x0, #8]
  41d4a8:	ldr	x0, [sp, #40]
  41d4ac:	str	d0, [x0, #48]
  41d4b0:	ldr	x0, [sp, #40]
  41d4b4:	ldr	x2, [sp, #16]
  41d4b8:	ldr	x1, [sp, #24]
  41d4bc:	ldr	d0, [sp, #32]
  41d4c0:	bl	41007c <sqrt@plt+0xe21c>
  41d4c4:	ldr	x0, [sp, #40]
  41d4c8:	str	d0, [x0, #64]
  41d4cc:	ldr	x0, [sp, #16]
  41d4d0:	ldr	d1, [x0, #8]
  41d4d4:	ldr	x0, [sp, #24]
  41d4d8:	ldr	d0, [x0, #8]
  41d4dc:	fsub	d1, d1, d0
  41d4e0:	ldr	x0, [sp, #40]
  41d4e4:	ldr	d0, [x0, #64]
  41d4e8:	fdiv	d0, d1, d0
  41d4ec:	ldr	x0, [sp, #40]
  41d4f0:	str	d0, [x0, #56]
  41d4f4:	ldr	x0, [sp, #16]
  41d4f8:	ldr	d1, [x0]
  41d4fc:	ldr	x0, [sp, #24]
  41d500:	ldr	d0, [x0]
  41d504:	fsub	d1, d1, d0
  41d508:	ldr	x0, [sp, #40]
  41d50c:	ldr	d0, [x0, #64]
  41d510:	fdiv	d0, d1, d0
  41d514:	str	d0, [sp, #56]
  41d518:	ldr	x0, [sp, #40]
  41d51c:	ldr	d0, [x0, #56]
  41d520:	ldr	d1, [sp, #56]
  41d524:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d528:	add	x0, x0, #0x4e8
  41d52c:	bl	401e50 <printf@plt>
  41d530:	ldr	x0, [sp, #40]
  41d534:	ldr	x0, [x0, #8]
  41d538:	cmp	x0, #0x0
  41d53c:	b.eq	41d55c <sqrt@plt+0x1b6fc>  // b.none
  41d540:	ldr	x0, [sp, #40]
  41d544:	ldr	x0, [x0, #8]
  41d548:	mov	x1, x0
  41d54c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d550:	add	x0, x0, #0x4f8
  41d554:	bl	401e50 <printf@plt>
  41d558:	b	41d564 <sqrt@plt+0x1b704>
  41d55c:	mov	w0, #0xa                   	// #10
  41d560:	bl	401ba0 <putchar@plt>
  41d564:	ldr	x0, [sp, #24]
  41d568:	ldr	d0, [x0]
  41d56c:	ldr	x0, [sp, #24]
  41d570:	ldr	d1, [x0, #8]
  41d574:	ldr	x0, [sp, #16]
  41d578:	ldr	d2, [x0]
  41d57c:	ldr	x0, [sp, #16]
  41d580:	ldr	d3, [x0, #8]
  41d584:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d588:	add	x0, x0, #0x500
  41d58c:	bl	401e50 <printf@plt>
  41d590:	ldr	x0, [sp, #40]
  41d594:	ldr	d0, [x0, #56]
  41d598:	movi	d3, #0x0
  41d59c:	ldr	d2, [sp, #56]
  41d5a0:	fmov	d1, d0
  41d5a4:	movi	d0, #0x0
  41d5a8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d5ac:	add	x0, x0, #0x518
  41d5b0:	bl	401e50 <printf@plt>
  41d5b4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d5b8:	add	x0, x0, #0x538
  41d5bc:	bl	401a20 <puts@plt>
  41d5c0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d5c4:	add	x0, x0, #0x550
  41d5c8:	bl	401a20 <puts@plt>
  41d5cc:	ldr	d0, [sp, #56]
  41d5d0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d5d4:	add	x0, x0, #0x560
  41d5d8:	bl	401e50 <printf@plt>
  41d5dc:	nop
  41d5e0:	ldp	x29, x30, [sp], #64
  41d5e4:	ret
  41d5e8:	stp	x29, x30, [sp, #-32]!
  41d5ec:	mov	x29, sp
  41d5f0:	str	x0, [sp, #24]
  41d5f4:	ldr	x0, [sp, #24]
  41d5f8:	ldr	x0, [x0]
  41d5fc:	add	x0, x0, #0xe8
  41d600:	ldr	x1, [x0]
  41d604:	fmov	d0, #-2.000000000000000000e+00
  41d608:	ldr	x0, [sp, #24]
  41d60c:	blr	x1
  41d610:	ldr	x0, [sp, #24]
  41d614:	fmov	d0, #-1.000000000000000000e+00
  41d618:	str	d0, [x0, #80]
  41d61c:	ldr	x0, [sp, #24]
  41d620:	ldr	x0, [x0]
  41d624:	add	x0, x0, #0x78
  41d628:	ldr	x1, [x0]
  41d62c:	ldr	x0, [sp, #24]
  41d630:	blr	x1
  41d634:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41d638:	add	x0, x0, #0xe0
  41d63c:	ldr	w0, [x0]
  41d640:	cmp	w0, #0x0
  41d644:	b.ne	41d65c <sqrt@plt+0x1b7fc>  // b.any
  41d648:	ldr	x0, [sp, #24]
  41d64c:	ldr	d0, [x0, #56]
  41d650:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d654:	add	x0, x0, #0x578
  41d658:	bl	401e50 <printf@plt>
  41d65c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d660:	add	x0, x0, #0x588
  41d664:	bl	401a20 <puts@plt>
  41d668:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d66c:	add	x0, x0, #0x598
  41d670:	bl	401a20 <puts@plt>
  41d674:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d678:	add	x0, x0, #0x5a0
  41d67c:	bl	401a20 <puts@plt>
  41d680:	ldr	x0, [sp, #24]
  41d684:	ldr	x0, [x0]
  41d688:	add	x0, x0, #0x68
  41d68c:	ldr	x3, [x0]
  41d690:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41d694:	add	x0, x0, #0xcc0
  41d698:	ldr	x1, [x0]
  41d69c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41d6a0:	add	x0, x0, #0xd3c
  41d6a4:	ldr	w0, [x0]
  41d6a8:	mov	w2, w0
  41d6ac:	ldr	x0, [sp, #24]
  41d6b0:	blr	x3
  41d6b4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41d6b8:	add	x0, x0, #0xe0
  41d6bc:	ldr	w0, [x0]
  41d6c0:	cmp	w0, #0x0
  41d6c4:	b.eq	41d6d4 <sqrt@plt+0x1b874>  // b.none
  41d6c8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d6cc:	add	x0, x0, #0x5b0
  41d6d0:	b	41d6dc <sqrt@plt+0x1b87c>
  41d6d4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d6d8:	add	x0, x0, #0x5b8
  41d6dc:	adrp	x1, 441000 <_Znam@GLIBCXX_3.4>
  41d6e0:	add	x1, x1, #0xbe0
  41d6e4:	ldr	x1, [x1]
  41d6e8:	bl	4019e0 <fputs@plt>
  41d6ec:	nop
  41d6f0:	ldp	x29, x30, [sp], #32
  41d6f4:	ret
  41d6f8:	stp	x29, x30, [sp, #-48]!
  41d6fc:	mov	x29, sp
  41d700:	str	x0, [sp, #40]
  41d704:	str	x1, [sp, #32]
  41d708:	str	x2, [sp, #24]
  41d70c:	str	w3, [sp, #20]
  41d710:	ldr	x0, [sp, #24]
  41d714:	cmp	x0, #0x0
  41d718:	b.eq	41d73c <sqrt@plt+0x1b8dc>  // b.none
  41d71c:	ldr	x0, [sp, #40]
  41d720:	ldr	x0, [x0]
  41d724:	add	x0, x0, #0x68
  41d728:	ldr	x3, [x0]
  41d72c:	ldr	w2, [sp, #20]
  41d730:	ldr	x1, [sp, #24]
  41d734:	ldr	x0, [sp, #40]
  41d738:	blr	x3
  41d73c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41d740:	add	x0, x0, #0xbe0
  41d744:	ldr	x0, [x0]
  41d748:	mov	x1, x0
  41d74c:	ldr	x0, [sp, #32]
  41d750:	bl	4019e0 <fputs@plt>
  41d754:	mov	w0, #0xa                   	// #10
  41d758:	bl	401ba0 <putchar@plt>
  41d75c:	nop
  41d760:	ldp	x29, x30, [sp], #48
  41d764:	ret
  41d768:	stp	x29, x30, [sp, #-64]!
  41d76c:	mov	x29, sp
  41d770:	str	x0, [sp, #40]
  41d774:	str	w1, [sp, #36]
  41d778:	str	x2, [sp, #24]
  41d77c:	str	d0, [sp, #16]
  41d780:	ldr	x1, [sp, #24]
  41d784:	ldr	x0, [sp, #40]
  41d788:	bl	41e558 <sqrt@plt+0x1c6f8>
  41d78c:	fmov	d2, d0
  41d790:	fmov	d0, d1
  41d794:	str	d2, [sp, #48]
  41d798:	str	d0, [sp, #56]
  41d79c:	ldr	d1, [sp, #48]
  41d7a0:	ldr	x0, [sp, #40]
  41d7a4:	ldr	d0, [x0, #64]
  41d7a8:	ldr	d2, [sp, #16]
  41d7ac:	fdiv	d0, d2, d0
  41d7b0:	fsub	d3, d1, d0
  41d7b4:	ldr	d4, [sp, #56]
  41d7b8:	ldr	w0, [sp, #36]
  41d7bc:	cmp	w0, #0x0
  41d7c0:	b.eq	41d7cc <sqrt@plt+0x1b96c>  // b.none
  41d7c4:	mov	w0, #0x43                  	// #67
  41d7c8:	b	41d7d0 <sqrt@plt+0x1b970>
  41d7cc:	mov	w0, #0x63                  	// #99
  41d7d0:	ldr	d0, [sp, #16]
  41d7d4:	fadd	d1, d0, d0
  41d7d8:	ldr	x1, [sp, #40]
  41d7dc:	ldr	d0, [x1, #64]
  41d7e0:	fdiv	d0, d1, d0
  41d7e4:	fmov	d2, d0
  41d7e8:	mov	w1, w0
  41d7ec:	fmov	d1, d4
  41d7f0:	fmov	d0, d3
  41d7f4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d7f8:	add	x0, x0, #0x5c0
  41d7fc:	bl	401e50 <printf@plt>
  41d800:	nop
  41d804:	ldp	x29, x30, [sp], #64
  41d808:	ret
  41d80c:	stp	x29, x30, [sp, #-64]!
  41d810:	mov	x29, sp
  41d814:	str	x0, [sp, #40]
  41d818:	str	w1, [sp, #36]
  41d81c:	str	x2, [sp, #24]
  41d820:	str	x3, [sp, #16]
  41d824:	ldr	x1, [sp, #24]
  41d828:	ldr	x0, [sp, #40]
  41d82c:	bl	41e558 <sqrt@plt+0x1c6f8>
  41d830:	fmov	d2, d0
  41d834:	fmov	d0, d1
  41d838:	str	d2, [sp, #48]
  41d83c:	str	d0, [sp, #56]
  41d840:	ldr	d1, [sp, #48]
  41d844:	ldr	x0, [sp, #16]
  41d848:	ldr	d2, [x0]
  41d84c:	ldr	x0, [sp, #40]
  41d850:	ldr	d0, [x0, #64]
  41d854:	fadd	d0, d0, d0
  41d858:	fdiv	d0, d2, d0
  41d85c:	fsub	d4, d1, d0
  41d860:	ldr	d5, [sp, #56]
  41d864:	ldr	w0, [sp, #36]
  41d868:	cmp	w0, #0x0
  41d86c:	b.eq	41d878 <sqrt@plt+0x1ba18>  // b.none
  41d870:	mov	w0, #0x45                  	// #69
  41d874:	b	41d87c <sqrt@plt+0x1ba1c>
  41d878:	mov	w0, #0x65                  	// #101
  41d87c:	ldr	x1, [sp, #16]
  41d880:	ldr	d1, [x1]
  41d884:	ldr	x1, [sp, #40]
  41d888:	ldr	d0, [x1, #64]
  41d88c:	fdiv	d2, d1, d0
  41d890:	ldr	x1, [sp, #16]
  41d894:	ldr	d1, [x1, #8]
  41d898:	ldr	x1, [sp, #40]
  41d89c:	ldr	d0, [x1, #64]
  41d8a0:	fdiv	d0, d1, d0
  41d8a4:	fmov	d3, d0
  41d8a8:	mov	w1, w0
  41d8ac:	fmov	d1, d5
  41d8b0:	fmov	d0, d4
  41d8b4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d8b8:	add	x0, x0, #0x5e8
  41d8bc:	bl	401e50 <printf@plt>
  41d8c0:	nop
  41d8c4:	ldp	x29, x30, [sp], #64
  41d8c8:	ret
  41d8cc:	stp	x29, x30, [sp, #-128]!
  41d8d0:	mov	x29, sp
  41d8d4:	str	x0, [sp, #40]
  41d8d8:	str	x1, [sp, #32]
  41d8dc:	str	x2, [sp, #24]
  41d8e0:	str	x3, [sp, #16]
  41d8e4:	ldr	x1, [sp, #32]
  41d8e8:	ldr	x0, [sp, #40]
  41d8ec:	bl	41e558 <sqrt@plt+0x1c6f8>
  41d8f0:	fmov	d2, d0
  41d8f4:	fmov	d0, d1
  41d8f8:	str	d2, [sp, #96]
  41d8fc:	str	d0, [sp, #104]
  41d900:	ldr	x1, [sp, #24]
  41d904:	ldr	x0, [sp, #40]
  41d908:	bl	41e558 <sqrt@plt+0x1c6f8>
  41d90c:	fmov	d2, d0
  41d910:	fmov	d0, d1
  41d914:	str	d2, [sp, #80]
  41d918:	str	d0, [sp, #88]
  41d91c:	add	x1, sp, #0x60
  41d920:	add	x0, sp, #0x50
  41d924:	bl	410600 <sqrt@plt+0xe7a0>
  41d928:	fmov	d2, d0
  41d92c:	fmov	d0, d1
  41d930:	str	d2, [sp, #64]
  41d934:	str	d0, [sp, #72]
  41d938:	ldr	x1, [sp, #16]
  41d93c:	ldr	x0, [sp, #40]
  41d940:	bl	41e558 <sqrt@plt+0x1c6f8>
  41d944:	fmov	d2, d0
  41d948:	fmov	d0, d1
  41d94c:	str	d2, [sp, #112]
  41d950:	str	d0, [sp, #120]
  41d954:	add	x1, sp, #0x50
  41d958:	add	x0, sp, #0x70
  41d95c:	bl	410600 <sqrt@plt+0xe7a0>
  41d960:	fmov	d2, d0
  41d964:	fmov	d0, d1
  41d968:	str	d2, [sp, #48]
  41d96c:	str	d0, [sp, #56]
  41d970:	ldr	d0, [sp, #96]
  41d974:	ldr	d1, [sp, #104]
  41d978:	ldr	d2, [sp, #64]
  41d97c:	ldr	d3, [sp, #72]
  41d980:	ldr	d4, [sp, #48]
  41d984:	ldr	d5, [sp, #56]
  41d988:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41d98c:	add	x0, x0, #0x618
  41d990:	bl	401e50 <printf@plt>
  41d994:	nop
  41d998:	ldp	x29, x30, [sp], #128
  41d99c:	ret
  41d9a0:	stp	x29, x30, [sp, #-96]!
  41d9a4:	mov	x29, sp
  41d9a8:	str	x0, [sp, #40]
  41d9ac:	str	x1, [sp, #32]
  41d9b0:	str	x2, [sp, #24]
  41d9b4:	ldr	x1, [sp, #32]
  41d9b8:	ldr	x0, [sp, #40]
  41d9bc:	bl	41e558 <sqrt@plt+0x1c6f8>
  41d9c0:	fmov	d2, d0
  41d9c4:	fmov	d0, d1
  41d9c8:	str	d2, [sp, #64]
  41d9cc:	str	d0, [sp, #72]
  41d9d0:	ldr	x1, [sp, #24]
  41d9d4:	ldr	x0, [sp, #40]
  41d9d8:	bl	41e558 <sqrt@plt+0x1c6f8>
  41d9dc:	fmov	d2, d0
  41d9e0:	fmov	d0, d1
  41d9e4:	str	d2, [sp, #80]
  41d9e8:	str	d0, [sp, #88]
  41d9ec:	add	x1, sp, #0x40
  41d9f0:	add	x0, sp, #0x50
  41d9f4:	bl	410600 <sqrt@plt+0xe7a0>
  41d9f8:	fmov	d2, d0
  41d9fc:	fmov	d0, d1
  41da00:	str	d2, [sp, #48]
  41da04:	str	d0, [sp, #56]
  41da08:	ldr	d0, [sp, #64]
  41da0c:	ldr	d1, [sp, #72]
  41da10:	ldr	d2, [sp, #48]
  41da14:	ldr	d3, [sp, #56]
  41da18:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41da1c:	add	x0, x0, #0x650
  41da20:	bl	401e50 <printf@plt>
  41da24:	nop
  41da28:	ldp	x29, x30, [sp], #96
  41da2c:	ret
  41da30:	stp	x29, x30, [sp, #-112]!
  41da34:	mov	x29, sp
  41da38:	str	x0, [sp, #40]
  41da3c:	str	x1, [sp, #32]
  41da40:	str	x2, [sp, #24]
  41da44:	str	w3, [sp, #20]
  41da48:	ldr	x1, [sp, #32]
  41da4c:	ldr	x0, [sp, #40]
  41da50:	bl	41e558 <sqrt@plt+0x1c6f8>
  41da54:	fmov	d2, d0
  41da58:	fmov	d0, d1
  41da5c:	str	d2, [sp, #88]
  41da60:	str	d0, [sp, #96]
  41da64:	ldr	d0, [sp, #88]
  41da68:	ldr	d1, [sp, #96]
  41da6c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41da70:	add	x0, x0, #0x680
  41da74:	bl	401e50 <printf@plt>
  41da78:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41da7c:	add	x0, x0, #0xbe0
  41da80:	ldr	x0, [x0]
  41da84:	mov	x3, x0
  41da88:	mov	x2, #0x5                   	// #5
  41da8c:	mov	x1, #0x1                   	// #1
  41da90:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41da94:	add	x0, x0, #0x698
  41da98:	bl	401dc0 <fwrite@plt>
  41da9c:	str	wzr, [sp, #108]
  41daa0:	ldr	w1, [sp, #108]
  41daa4:	ldr	w0, [sp, #20]
  41daa8:	cmp	w1, w0
  41daac:	b.ge	41db38 <sqrt@plt+0x1bcd8>  // b.tcont
  41dab0:	ldrsw	x0, [sp, #108]
  41dab4:	lsl	x0, x0, #4
  41dab8:	ldr	x1, [sp, #24]
  41dabc:	add	x0, x1, x0
  41dac0:	mov	x1, x0
  41dac4:	ldr	x0, [sp, #40]
  41dac8:	bl	41e558 <sqrt@plt+0x1c6f8>
  41dacc:	fmov	d2, d0
  41dad0:	fmov	d0, d1
  41dad4:	str	d2, [sp, #72]
  41dad8:	str	d0, [sp, #80]
  41dadc:	add	x1, sp, #0x58
  41dae0:	add	x0, sp, #0x48
  41dae4:	bl	410600 <sqrt@plt+0xe7a0>
  41dae8:	fmov	d2, d0
  41daec:	fmov	d0, d1
  41daf0:	str	d2, [sp, #56]
  41daf4:	str	d0, [sp, #64]
  41daf8:	ldp	x0, x1, [sp, #72]
  41dafc:	stp	x0, x1, [sp, #88]
  41db00:	ldr	w0, [sp, #108]
  41db04:	cmp	w0, #0x0
  41db08:	b.eq	41db14 <sqrt@plt+0x1bcb4>  // b.none
  41db0c:	mov	w0, #0x20                  	// #32
  41db10:	bl	401ba0 <putchar@plt>
  41db14:	ldr	d0, [sp, #56]
  41db18:	ldr	d1, [sp, #64]
  41db1c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41db20:	add	x0, x0, #0x6a0
  41db24:	bl	401e50 <printf@plt>
  41db28:	ldr	w0, [sp, #108]
  41db2c:	add	w0, w0, #0x1
  41db30:	str	w0, [sp, #108]
  41db34:	b	41daa0 <sqrt@plt+0x1bc40>
  41db38:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41db3c:	add	x0, x0, #0x6b0
  41db40:	bl	401a20 <puts@plt>
  41db44:	nop
  41db48:	ldp	x29, x30, [sp], #112
  41db4c:	ret
  41db50:	stp	x29, x30, [sp, #-112]!
  41db54:	mov	x29, sp
  41db58:	str	x0, [sp, #40]
  41db5c:	str	w1, [sp, #36]
  41db60:	str	x2, [sp, #24]
  41db64:	str	w3, [sp, #32]
  41db68:	ldr	x1, [sp, #24]
  41db6c:	ldr	x0, [sp, #40]
  41db70:	bl	41e558 <sqrt@plt+0x1c6f8>
  41db74:	fmov	d2, d0
  41db78:	fmov	d0, d1
  41db7c:	str	d2, [sp, #88]
  41db80:	str	d0, [sp, #96]
  41db84:	ldr	d0, [sp, #88]
  41db88:	ldr	d1, [sp, #96]
  41db8c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41db90:	add	x0, x0, #0x680
  41db94:	bl	401e50 <printf@plt>
  41db98:	ldr	w0, [sp, #36]
  41db9c:	cmp	w0, #0x0
  41dba0:	b.eq	41dbac <sqrt@plt+0x1bd4c>  // b.none
  41dba4:	mov	w0, #0x50                  	// #80
  41dba8:	b	41dbb0 <sqrt@plt+0x1bd50>
  41dbac:	mov	w0, #0x70                  	// #112
  41dbb0:	mov	w1, w0
  41dbb4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41dbb8:	add	x0, x0, #0x6c0
  41dbbc:	bl	401e50 <printf@plt>
  41dbc0:	mov	w0, #0x1                   	// #1
  41dbc4:	str	w0, [sp, #108]
  41dbc8:	ldr	w1, [sp, #108]
  41dbcc:	ldr	w0, [sp, #32]
  41dbd0:	cmp	w1, w0
  41dbd4:	b.ge	41dc60 <sqrt@plt+0x1be00>  // b.tcont
  41dbd8:	ldrsw	x0, [sp, #108]
  41dbdc:	lsl	x0, x0, #4
  41dbe0:	ldr	x1, [sp, #24]
  41dbe4:	add	x0, x1, x0
  41dbe8:	mov	x1, x0
  41dbec:	ldr	x0, [sp, #40]
  41dbf0:	bl	41e558 <sqrt@plt+0x1c6f8>
  41dbf4:	fmov	d2, d0
  41dbf8:	fmov	d0, d1
  41dbfc:	str	d2, [sp, #72]
  41dc00:	str	d0, [sp, #80]
  41dc04:	add	x1, sp, #0x58
  41dc08:	add	x0, sp, #0x48
  41dc0c:	bl	410600 <sqrt@plt+0xe7a0>
  41dc10:	fmov	d2, d0
  41dc14:	fmov	d0, d1
  41dc18:	str	d2, [sp, #56]
  41dc1c:	str	d0, [sp, #64]
  41dc20:	ldp	x0, x1, [sp, #72]
  41dc24:	stp	x0, x1, [sp, #88]
  41dc28:	ldr	w0, [sp, #108]
  41dc2c:	cmp	w0, #0x1
  41dc30:	b.eq	41dc3c <sqrt@plt+0x1bddc>  // b.none
  41dc34:	mov	w0, #0x20                  	// #32
  41dc38:	bl	401ba0 <putchar@plt>
  41dc3c:	ldr	d0, [sp, #56]
  41dc40:	ldr	d1, [sp, #64]
  41dc44:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41dc48:	add	x0, x0, #0x6a0
  41dc4c:	bl	401e50 <printf@plt>
  41dc50:	ldr	w0, [sp, #108]
  41dc54:	add	w0, w0, #0x1
  41dc58:	str	w0, [sp, #108]
  41dc5c:	b	41dbc8 <sqrt@plt+0x1bd68>
  41dc60:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41dc64:	add	x0, x0, #0x6b0
  41dc68:	bl	401a20 <puts@plt>
  41dc6c:	nop
  41dc70:	ldp	x29, x30, [sp], #112
  41dc74:	ret
  41dc78:	stp	x29, x30, [sp, #-32]!
  41dc7c:	mov	x29, sp
  41dc80:	str	x0, [sp, #24]
  41dc84:	mov	w1, #0x27                  	// #39
  41dc88:	ldr	x0, [sp, #24]
  41dc8c:	bl	401b00 <strchr@plt>
  41dc90:	cmp	x0, #0x0
  41dc94:	b.ne	41dca4 <sqrt@plt+0x1be44>  // b.any
  41dc98:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41dc9c:	add	x0, x0, #0x6d0
  41dca0:	b	41dcac <sqrt@plt+0x1be4c>
  41dca4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41dca8:	add	x0, x0, #0x6d8
  41dcac:	ldp	x29, x30, [sp], #32
  41dcb0:	ret
  41dcb4:	stp	x29, x30, [sp, #-112]!
  41dcb8:	mov	x29, sp
  41dcbc:	str	x0, [sp, #56]
  41dcc0:	str	x1, [sp, #48]
  41dcc4:	str	x2, [sp, #40]
  41dcc8:	str	w3, [sp, #36]
  41dccc:	str	d0, [sp, #24]
  41dcd0:	ldr	x0, [sp, #56]
  41dcd4:	ldr	x0, [x0]
  41dcd8:	add	x0, x0, #0xe8
  41dcdc:	ldr	x1, [x0]
  41dce0:	fmov	d0, #-2.000000000000000000e+00
  41dce4:	ldr	x0, [sp, #56]
  41dce8:	blr	x1
  41dcec:	str	wzr, [sp, #108]
  41dcf0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41dcf4:	add	x0, x0, #0xaa4
  41dcf8:	ldr	w0, [x0]
  41dcfc:	cmp	w0, #0x0
  41dd00:	b.eq	41dd74 <sqrt@plt+0x1bf14>  // b.none
  41dd04:	ldr	d0, [sp, #24]
  41dd08:	fcmp	d0, #0.0
  41dd0c:	b.eq	41dd74 <sqrt@plt+0x1bf14>  // b.none
  41dd10:	mov	w0, #0x1                   	// #1
  41dd14:	str	w0, [sp, #108]
  41dd18:	ldr	x1, [sp, #48]
  41dd1c:	ldr	x0, [sp, #56]
  41dd20:	bl	41e558 <sqrt@plt+0x1c6f8>
  41dd24:	fmov	d2, d0
  41dd28:	fmov	d0, d1
  41dd2c:	str	d2, [sp, #80]
  41dd30:	str	d0, [sp, #88]
  41dd34:	ldr	d3, [sp, #80]
  41dd38:	ldr	d1, [sp, #88]
  41dd3c:	ldr	d0, [sp, #24]
  41dd40:	fneg	d0, d0
  41dd44:	mov	x0, #0x800000000000        	// #140737488355328
  41dd48:	movk	x0, #0x4066, lsl #48
  41dd4c:	fmov	d2, x0
  41dd50:	fmul	d0, d0, d2
  41dd54:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41dd58:	ldr	d2, [x0, #2240]
  41dd5c:	fdiv	d0, d0, d2
  41dd60:	fmov	d2, d0
  41dd64:	fmov	d0, d3
  41dd68:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41dd6c:	add	x0, x0, #0x6e0
  41dd70:	bl	401e50 <printf@plt>
  41dd74:	str	wzr, [sp, #104]
  41dd78:	ldr	w1, [sp, #104]
  41dd7c:	ldr	w0, [sp, #36]
  41dd80:	cmp	w1, w0
  41dd84:	b.ge	41dff0 <sqrt@plt+0x1c190>  // b.tcont
  41dd88:	ldrsw	x0, [sp, #104]
  41dd8c:	lsl	x0, x0, #5
  41dd90:	ldr	x1, [sp, #40]
  41dd94:	add	x0, x1, x0
  41dd98:	ldr	x0, [x0]
  41dd9c:	cmp	x0, #0x0
  41dda0:	b.eq	41dfe0 <sqrt@plt+0x1c180>  // b.none
  41dda4:	ldrsw	x0, [sp, #104]
  41dda8:	lsl	x0, x0, #5
  41ddac:	ldr	x1, [sp, #40]
  41ddb0:	add	x0, x1, x0
  41ddb4:	ldr	x0, [x0]
  41ddb8:	ldrb	w0, [x0]
  41ddbc:	cmp	w0, #0x0
  41ddc0:	b.eq	41dfe0 <sqrt@plt+0x1c180>  // b.none
  41ddc4:	ldr	x1, [sp, #48]
  41ddc8:	ldr	x0, [sp, #56]
  41ddcc:	bl	41e558 <sqrt@plt+0x1c6f8>
  41ddd0:	fmov	d2, d0
  41ddd4:	fmov	d0, d1
  41ddd8:	str	d2, [sp, #64]
  41dddc:	str	d0, [sp, #72]
  41dde0:	ldrsw	x0, [sp, #104]
  41dde4:	lsl	x0, x0, #5
  41dde8:	ldr	x1, [sp, #40]
  41ddec:	add	x0, x1, x0
  41ddf0:	ldr	x0, [x0, #16]
  41ddf4:	cmp	x0, #0x0
  41ddf8:	b.eq	41de44 <sqrt@plt+0x1bfe4>  // b.none
  41ddfc:	ldr	x0, [sp, #56]
  41de00:	ldr	x0, [x0]
  41de04:	add	x0, x0, #0x68
  41de08:	ldr	x3, [x0]
  41de0c:	ldrsw	x0, [sp, #104]
  41de10:	lsl	x0, x0, #5
  41de14:	ldr	x1, [sp, #40]
  41de18:	add	x0, x1, x0
  41de1c:	ldr	x4, [x0, #16]
  41de20:	ldrsw	x0, [sp, #104]
  41de24:	lsl	x0, x0, #5
  41de28:	ldr	x1, [sp, #40]
  41de2c:	add	x0, x1, x0
  41de30:	ldr	w0, [x0, #24]
  41de34:	mov	w2, w0
  41de38:	mov	x1, x4
  41de3c:	ldr	x0, [sp, #56]
  41de40:	blr	x3
  41de44:	ldr	d0, [sp, #64]
  41de48:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41de4c:	add	x0, x0, #0x768
  41de50:	bl	401e50 <printf@plt>
  41de54:	ldrsw	x0, [sp, #104]
  41de58:	lsl	x0, x0, #5
  41de5c:	ldr	x1, [sp, #40]
  41de60:	add	x0, x1, x0
  41de64:	ldr	x0, [x0]
  41de68:	bl	41dc78 <sqrt@plt+0x1be18>
  41de6c:	str	x0, [sp, #96]
  41de70:	ldrsw	x0, [sp, #104]
  41de74:	lsl	x0, x0, #5
  41de78:	ldr	x1, [sp, #40]
  41de7c:	add	x0, x1, x0
  41de80:	ldr	w0, [x0, #8]
  41de84:	cmp	w0, #0x2
  41de88:	b.ne	41debc <sqrt@plt+0x1c05c>  // b.any
  41de8c:	ldrsw	x0, [sp, #104]
  41de90:	lsl	x0, x0, #5
  41de94:	ldr	x1, [sp, #40]
  41de98:	add	x0, x1, x0
  41de9c:	ldr	x0, [x0]
  41dea0:	ldr	x3, [sp, #96]
  41dea4:	mov	x2, x0
  41dea8:	ldr	x1, [sp, #96]
  41deac:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41deb0:	add	x0, x0, #0x778
  41deb4:	bl	401e50 <printf@plt>
  41deb8:	b	41df04 <sqrt@plt+0x1c0a4>
  41debc:	ldrsw	x0, [sp, #104]
  41dec0:	lsl	x0, x0, #5
  41dec4:	ldr	x1, [sp, #40]
  41dec8:	add	x0, x1, x0
  41decc:	ldr	w0, [x0, #8]
  41ded0:	cmp	w0, #0x1
  41ded4:	b.eq	41df04 <sqrt@plt+0x1c0a4>  // b.none
  41ded8:	ldrsw	x0, [sp, #104]
  41dedc:	lsl	x0, x0, #5
  41dee0:	ldr	x1, [sp, #40]
  41dee4:	add	x0, x1, x0
  41dee8:	ldr	x0, [x0]
  41deec:	ldr	x3, [sp, #96]
  41def0:	mov	x2, x0
  41def4:	ldr	x1, [sp, #96]
  41def8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41defc:	add	x0, x0, #0x788
  41df00:	bl	401e50 <printf@plt>
  41df04:	mov	w0, #0x27                  	// #39
  41df08:	bl	401ba0 <putchar@plt>
  41df0c:	ldr	d0, [sp, #72]
  41df10:	ldr	w0, [sp, #36]
  41df14:	sub	w0, w0, #0x1
  41df18:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41df1c:	ldr	d1, [x1, #2248]
  41df20:	ldr	w2, [sp, #104]
  41df24:	mov	w1, w0
  41df28:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41df2c:	add	x0, x0, #0x798
  41df30:	bl	401e50 <printf@plt>
  41df34:	ldrsw	x0, [sp, #104]
  41df38:	lsl	x0, x0, #5
  41df3c:	ldr	x1, [sp, #40]
  41df40:	add	x0, x1, x0
  41df44:	ldr	w0, [x0, #12]
  41df48:	cmp	w0, #0x1
  41df4c:	b.ne	41df60 <sqrt@plt+0x1c100>  // b.any
  41df50:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41df54:	add	x0, x0, #0x7b8
  41df58:	bl	401e50 <printf@plt>
  41df5c:	b	41df88 <sqrt@plt+0x1c128>
  41df60:	ldrsw	x0, [sp, #104]
  41df64:	lsl	x0, x0, #5
  41df68:	ldr	x1, [sp, #40]
  41df6c:	add	x0, x1, x0
  41df70:	ldr	w0, [x0, #12]
  41df74:	cmp	w0, #0x2
  41df78:	b.ne	41df88 <sqrt@plt+0x1c128>  // b.any
  41df7c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41df80:	add	x0, x0, #0x7c0
  41df84:	bl	401e50 <printf@plt>
  41df88:	mov	w0, #0x27                  	// #39
  41df8c:	bl	401ba0 <putchar@plt>
  41df90:	ldrsw	x0, [sp, #104]
  41df94:	lsl	x0, x0, #5
  41df98:	ldr	x1, [sp, #40]
  41df9c:	add	x0, x1, x0
  41dfa0:	ldr	x2, [x0]
  41dfa4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41dfa8:	add	x0, x0, #0xbe0
  41dfac:	ldr	x0, [x0]
  41dfb0:	mov	x1, x0
  41dfb4:	mov	x0, x2
  41dfb8:	bl	4019e0 <fputs@plt>
  41dfbc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41dfc0:	add	x0, x0, #0xbe0
  41dfc4:	ldr	x0, [x0]
  41dfc8:	mov	x3, x0
  41dfcc:	mov	x2, #0x8                   	// #8
  41dfd0:	mov	x1, #0x1                   	// #1
  41dfd4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41dfd8:	add	x0, x0, #0x7c8
  41dfdc:	bl	401dc0 <fwrite@plt>
  41dfe0:	ldr	w0, [sp, #104]
  41dfe4:	add	w0, w0, #0x1
  41dfe8:	str	w0, [sp, #104]
  41dfec:	b	41dd78 <sqrt@plt+0x1bf18>
  41dff0:	ldr	w0, [sp, #108]
  41dff4:	cmp	w0, #0x0
  41dff8:	b.eq	41e008 <sqrt@plt+0x1c1a8>  // b.none
  41dffc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e000:	add	x0, x0, #0x7d8
  41e004:	bl	401a20 <puts@plt>
  41e008:	nop
  41e00c:	ldp	x29, x30, [sp], #112
  41e010:	ret
  41e014:	stp	x29, x30, [sp, #-32]!
  41e018:	mov	x29, sp
  41e01c:	str	x0, [sp, #24]
  41e020:	str	d0, [sp, #16]
  41e024:	ldr	d0, [sp, #16]
  41e028:	fcmpe	d0, #0.0
  41e02c:	b.pl	41e038 <sqrt@plt+0x1c1d8>  // b.nfrst
  41e030:	fmov	d0, #-1.000000000000000000e+00
  41e034:	str	d0, [sp, #16]
  41e038:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41e03c:	add	x0, x0, #0xaa4
  41e040:	ldr	w0, [x0]
  41e044:	cmp	w0, #0x0
  41e048:	b.eq	41e088 <sqrt@plt+0x1c228>  // b.none
  41e04c:	ldr	x0, [sp, #24]
  41e050:	ldr	d0, [x0, #72]
  41e054:	ldr	d1, [sp, #16]
  41e058:	fcmp	d1, d0
  41e05c:	b.eq	41e088 <sqrt@plt+0x1c228>  // b.none
  41e060:	ldr	d0, [sp, #16]
  41e064:	fneg	d0, d0
  41e068:	fmov	d1, d0
  41e06c:	ldr	d0, [sp, #16]
  41e070:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e074:	add	x0, x0, #0x808
  41e078:	bl	401e50 <printf@plt>
  41e07c:	ldr	x0, [sp, #24]
  41e080:	ldr	d0, [sp, #16]
  41e084:	str	d0, [x0, #72]
  41e088:	nop
  41e08c:	ldp	x29, x30, [sp], #32
  41e090:	ret
  41e094:	stp	x29, x30, [sp, #-32]!
  41e098:	mov	x29, sp
  41e09c:	str	x0, [sp, #24]
  41e0a0:	str	d0, [sp, #16]
  41e0a4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41e0a8:	add	x0, x0, #0xaa4
  41e0ac:	ldr	w0, [x0]
  41e0b0:	cmp	w0, #0x0
  41e0b4:	b.eq	41e0f0 <sqrt@plt+0x1c290>  // b.none
  41e0b8:	ldr	x0, [sp, #24]
  41e0bc:	ldr	d0, [x0, #80]
  41e0c0:	ldr	d1, [sp, #16]
  41e0c4:	fcmp	d1, d0
  41e0c8:	b.eq	41e0f0 <sqrt@plt+0x1c290>  // b.none
  41e0cc:	fmov	d1, #1.000000000000000000e+00
  41e0d0:	ldr	d0, [sp, #16]
  41e0d4:	fsub	d0, d1, d0
  41e0d8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e0dc:	add	x0, x0, #0x828
  41e0e0:	bl	401e50 <printf@plt>
  41e0e4:	ldr	x0, [sp, #24]
  41e0e8:	ldr	d0, [sp, #16]
  41e0ec:	str	d0, [x0, #80]
  41e0f0:	ldr	x0, [sp, #24]
  41e0f4:	ldr	x0, [x0, #88]
  41e0f8:	cmp	x0, #0x0
  41e0fc:	b.eq	41e120 <sqrt@plt+0x1c2c0>  // b.none
  41e100:	ldr	x0, [sp, #24]
  41e104:	ldr	x0, [x0, #88]
  41e108:	bl	401ad0 <free@plt>
  41e10c:	ldr	x0, [sp, #24]
  41e110:	str	xzr, [x0, #88]
  41e114:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e118:	add	x0, x0, #0x840
  41e11c:	bl	401a20 <puts@plt>
  41e120:	nop
  41e124:	ldp	x29, x30, [sp], #32
  41e128:	ret
  41e12c:	stp	x29, x30, [sp, #-48]!
  41e130:	mov	x29, sp
  41e134:	str	x0, [sp, #40]
  41e138:	str	x1, [sp, #32]
  41e13c:	str	x2, [sp, #24]
  41e140:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41e144:	add	x0, x0, #0xaa4
  41e148:	ldr	w0, [x0]
  41e14c:	cmp	w0, #0x0
  41e150:	b.eq	41e1ec <sqrt@plt+0x1c38c>  // b.none
  41e154:	ldr	x0, [sp, #40]
  41e158:	ldr	x0, [x0, #88]
  41e15c:	cmp	x0, #0x0
  41e160:	b.ne	41e174 <sqrt@plt+0x1c314>  // b.any
  41e164:	ldr	x0, [sp, #40]
  41e168:	ldr	x0, [x0, #96]
  41e16c:	cmp	x0, #0x0
  41e170:	b.eq	41e18c <sqrt@plt+0x1c32c>  // b.none
  41e174:	ldr	x0, [sp, #40]
  41e178:	ldr	x0, [x0]
  41e17c:	add	x0, x0, #0x78
  41e180:	ldr	x1, [x0]
  41e184:	ldr	x0, [sp, #40]
  41e188:	blr	x1
  41e18c:	ldr	x0, [sp, #32]
  41e190:	cmp	x0, #0x0
  41e194:	b.eq	41e1bc <sqrt@plt+0x1c35c>  // b.none
  41e198:	ldr	x1, [sp, #32]
  41e19c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e1a0:	add	x0, x0, #0x848
  41e1a4:	bl	401e50 <printf@plt>
  41e1a8:	ldr	x0, [sp, #32]
  41e1ac:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  41e1b0:	mov	x1, x0
  41e1b4:	ldr	x0, [sp, #40]
  41e1b8:	str	x1, [x0, #88]
  41e1bc:	ldr	x0, [sp, #24]
  41e1c0:	cmp	x0, #0x0
  41e1c4:	b.eq	41e1ec <sqrt@plt+0x1c38c>  // b.none
  41e1c8:	ldr	x1, [sp, #24]
  41e1cc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e1d0:	add	x0, x0, #0x858
  41e1d4:	bl	401e50 <printf@plt>
  41e1d8:	ldr	x0, [sp, #24]
  41e1dc:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  41e1e0:	mov	x1, x0
  41e1e4:	ldr	x0, [sp, #40]
  41e1e8:	str	x1, [x0, #96]
  41e1ec:	nop
  41e1f0:	ldp	x29, x30, [sp], #48
  41e1f4:	ret
  41e1f8:	stp	x29, x30, [sp, #-32]!
  41e1fc:	mov	x29, sp
  41e200:	str	x0, [sp, #24]
  41e204:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41e208:	add	x0, x0, #0xaa4
  41e20c:	ldr	w0, [x0]
  41e210:	cmp	w0, #0x0
  41e214:	b.eq	41e278 <sqrt@plt+0x1c418>  // b.none
  41e218:	ldr	x0, [sp, #24]
  41e21c:	ldr	x0, [x0, #88]
  41e220:	cmp	x0, #0x0
  41e224:	b.eq	41e248 <sqrt@plt+0x1c3e8>  // b.none
  41e228:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e22c:	add	x0, x0, #0x840
  41e230:	bl	401a20 <puts@plt>
  41e234:	ldr	x0, [sp, #24]
  41e238:	ldr	x0, [x0, #88]
  41e23c:	bl	401ad0 <free@plt>
  41e240:	ldr	x0, [sp, #24]
  41e244:	str	xzr, [x0, #88]
  41e248:	ldr	x0, [sp, #24]
  41e24c:	ldr	x0, [x0, #96]
  41e250:	cmp	x0, #0x0
  41e254:	b.eq	41e278 <sqrt@plt+0x1c418>  // b.none
  41e258:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e25c:	add	x0, x0, #0x868
  41e260:	bl	401a20 <puts@plt>
  41e264:	ldr	x0, [sp, #24]
  41e268:	ldr	x0, [x0, #96]
  41e26c:	bl	401ad0 <free@plt>
  41e270:	ldr	x0, [sp, #24]
  41e274:	str	xzr, [x0, #96]
  41e278:	nop
  41e27c:	ldp	x29, x30, [sp], #32
  41e280:	ret
  41e284:	sub	sp, sp, #0x10
  41e288:	str	x0, [sp, #8]
  41e28c:	ldr	x0, [sp, #8]
  41e290:	ldr	x0, [x0, #88]
  41e294:	add	sp, sp, #0x10
  41e298:	ret
  41e29c:	sub	sp, sp, #0x10
  41e2a0:	str	x0, [sp, #8]
  41e2a4:	ldr	x0, [sp, #8]
  41e2a8:	ldr	x0, [x0, #96]
  41e2ac:	add	sp, sp, #0x10
  41e2b0:	ret
  41e2b4:	stp	x29, x30, [sp, #-64]!
  41e2b8:	mov	x29, sp
  41e2bc:	str	x0, [sp, #40]
  41e2c0:	str	x1, [sp, #32]
  41e2c4:	str	x2, [sp, #24]
  41e2c8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41e2cc:	add	x0, x0, #0xaa4
  41e2d0:	ldr	w0, [x0]
  41e2d4:	cmp	w0, #0x0
  41e2d8:	b.eq	41e320 <sqrt@plt+0x1c4c0>  // b.none
  41e2dc:	ldr	x0, [sp, #40]
  41e2e0:	ldr	x0, [x0]
  41e2e4:	add	x0, x0, #0xe8
  41e2e8:	ldr	x1, [x0]
  41e2ec:	ldr	x0, [sp, #24]
  41e2f0:	ldr	d0, [x0, #16]
  41e2f4:	ldr	x0, [sp, #40]
  41e2f8:	blr	x1
  41e2fc:	ldr	x0, [sp, #40]
  41e300:	ldr	x0, [x0]
  41e304:	add	x0, x0, #0xb8
  41e308:	ldr	x3, [x0]
  41e30c:	ldr	x2, [sp, #32]
  41e310:	ldr	x1, [sp, #32]
  41e314:	ldr	x0, [sp, #40]
  41e318:	blr	x3
  41e31c:	b	41e358 <sqrt@plt+0x1c4f8>
  41e320:	ldr	x1, [sp, #32]
  41e324:	ldr	x0, [sp, #40]
  41e328:	bl	41e558 <sqrt@plt+0x1c6f8>
  41e32c:	fmov	d2, d0
  41e330:	fmov	d0, d1
  41e334:	str	d2, [sp, #48]
  41e338:	str	d0, [sp, #56]
  41e33c:	ldr	d0, [sp, #48]
  41e340:	ldr	d1, [sp, #56]
  41e344:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e348:	ldr	d2, [x0, #2256]
  41e34c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e350:	add	x0, x0, #0x878
  41e354:	bl	401e50 <printf@plt>
  41e358:	nop
  41e35c:	ldp	x29, x30, [sp], #64
  41e360:	ret
  41e364:	stp	x29, x30, [sp, #-48]!
  41e368:	mov	x29, sp
  41e36c:	str	x0, [sp, #40]
  41e370:	str	x1, [sp, #32]
  41e374:	str	w2, [sp, #28]
  41e378:	ldr	x0, [sp, #40]
  41e37c:	ldr	x0, [x0, #32]
  41e380:	cmp	x0, #0x0
  41e384:	b.eq	41e3b8 <sqrt@plt+0x1c558>  // b.none
  41e388:	ldr	x0, [sp, #40]
  41e38c:	ldr	x0, [x0, #32]
  41e390:	mov	x1, x0
  41e394:	ldr	x0, [sp, #32]
  41e398:	bl	401d10 <strcmp@plt>
  41e39c:	cmp	w0, #0x0
  41e3a0:	b.ne	41e3b8 <sqrt@plt+0x1c558>  // b.any
  41e3a4:	ldr	w1, [sp, #28]
  41e3a8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e3ac:	add	x0, x0, #0x8a8
  41e3b0:	bl	401e50 <printf@plt>
  41e3b4:	b	41e3dc <sqrt@plt+0x1c57c>
  41e3b8:	ldr	x2, [sp, #32]
  41e3bc:	ldr	w1, [sp, #28]
  41e3c0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e3c4:	add	x0, x0, #0x8b0
  41e3c8:	bl	401e50 <printf@plt>
  41e3cc:	ldr	x0, [sp, #40]
  41e3d0:	ldr	x1, [sp, #32]
  41e3d4:	str	x1, [x0, #32]
  41e3d8:	nop
  41e3dc:	nop
  41e3e0:	ldp	x29, x30, [sp], #48
  41e3e4:	ret
  41e3e8:	stp	x29, x30, [sp, #-32]!
  41e3ec:	mov	x29, sp
  41e3f0:	str	w0, [sp, #28]
  41e3f4:	str	w1, [sp, #24]
  41e3f8:	ldr	w0, [sp, #28]
  41e3fc:	cmp	w0, #0x1
  41e400:	b.ne	41e420 <sqrt@plt+0x1c5c0>  // b.any
  41e404:	ldr	w1, [sp, #24]
  41e408:	mov	w0, #0xffff                	// #65535
  41e40c:	cmp	w1, w0
  41e410:	b.ne	41e420 <sqrt@plt+0x1c5c0>  // b.any
  41e414:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41e418:	add	x0, x0, #0x190
  41e41c:	bl	41fdf8 <sqrt@plt+0x1df98>
  41e420:	nop
  41e424:	ldp	x29, x30, [sp], #32
  41e428:	ret
  41e42c:	stp	x29, x30, [sp, #-16]!
  41e430:	mov	x29, sp
  41e434:	mov	w1, #0xffff                	// #65535
  41e438:	mov	w0, #0x1                   	// #1
  41e43c:	bl	41e3e8 <sqrt@plt+0x1c588>
  41e440:	ldp	x29, x30, [sp], #16
  41e444:	ret
  41e448:	stp	x29, x30, [sp, #-32]!
  41e44c:	mov	x29, sp
  41e450:	str	x0, [sp, #24]
  41e454:	ldr	x0, [sp, #24]
  41e458:	bl	40fee4 <sqrt@plt+0xe084>
  41e45c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e460:	add	x1, x0, #0x3d0
  41e464:	ldr	x0, [sp, #24]
  41e468:	str	x1, [x0]
  41e46c:	nop
  41e470:	ldp	x29, x30, [sp], #32
  41e474:	ret
  41e478:	stp	x29, x30, [sp, #-32]!
  41e47c:	mov	x29, sp
  41e480:	str	x0, [sp, #24]
  41e484:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e488:	add	x1, x0, #0x3d0
  41e48c:	ldr	x0, [sp, #24]
  41e490:	str	x1, [x0]
  41e494:	ldr	x0, [sp, #24]
  41e498:	bl	40ff20 <sqrt@plt+0xe0c0>
  41e49c:	nop
  41e4a0:	ldp	x29, x30, [sp], #32
  41e4a4:	ret
  41e4a8:	stp	x29, x30, [sp, #-32]!
  41e4ac:	mov	x29, sp
  41e4b0:	str	x0, [sp, #24]
  41e4b4:	ldr	x0, [sp, #24]
  41e4b8:	bl	41e478 <sqrt@plt+0x1c618>
  41e4bc:	mov	x1, #0x20                  	// #32
  41e4c0:	ldr	x0, [sp, #24]
  41e4c4:	bl	4229cc <_ZdlPvm@@Base>
  41e4c8:	ldp	x29, x30, [sp], #32
  41e4cc:	ret
  41e4d0:	stp	x29, x30, [sp, #-32]!
  41e4d4:	mov	x29, sp
  41e4d8:	str	x0, [sp, #24]
  41e4dc:	ldr	x0, [sp, #24]
  41e4e0:	bl	41e448 <sqrt@plt+0x1c5e8>
  41e4e4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e4e8:	add	x1, x0, #0x9f0
  41e4ec:	ldr	x0, [sp, #24]
  41e4f0:	str	x1, [x0]
  41e4f4:	nop
  41e4f8:	ldp	x29, x30, [sp], #32
  41e4fc:	ret
  41e500:	stp	x29, x30, [sp, #-32]!
  41e504:	mov	x29, sp
  41e508:	str	x0, [sp, #24]
  41e50c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e510:	add	x1, x0, #0x9f0
  41e514:	ldr	x0, [sp, #24]
  41e518:	str	x1, [x0]
  41e51c:	ldr	x0, [sp, #24]
  41e520:	bl	41e478 <sqrt@plt+0x1c618>
  41e524:	nop
  41e528:	ldp	x29, x30, [sp], #32
  41e52c:	ret
  41e530:	stp	x29, x30, [sp, #-32]!
  41e534:	mov	x29, sp
  41e538:	str	x0, [sp, #24]
  41e53c:	ldr	x0, [sp, #24]
  41e540:	bl	41e500 <sqrt@plt+0x1c6a0>
  41e544:	mov	x1, #0x20                  	// #32
  41e548:	ldr	x0, [sp, #24]
  41e54c:	bl	4229cc <_ZdlPvm@@Base>
  41e550:	ldp	x29, x30, [sp], #32
  41e554:	ret
  41e558:	stp	x29, x30, [sp, #-48]!
  41e55c:	mov	x29, sp
  41e560:	str	x0, [sp, #24]
  41e564:	str	x1, [sp, #16]
  41e568:	ldr	x0, [sp, #16]
  41e56c:	ldr	d1, [x0]
  41e570:	ldr	x0, [sp, #24]
  41e574:	ldr	d0, [x0, #40]
  41e578:	fsub	d1, d1, d0
  41e57c:	ldr	x0, [sp, #24]
  41e580:	ldr	d0, [x0, #64]
  41e584:	fdiv	d2, d1, d0
  41e588:	ldr	x0, [sp, #24]
  41e58c:	ldr	d1, [x0, #48]
  41e590:	ldr	x0, [sp, #16]
  41e594:	ldr	d0, [x0, #8]
  41e598:	fsub	d1, d1, d0
  41e59c:	ldr	x0, [sp, #24]
  41e5a0:	ldr	d0, [x0, #64]
  41e5a4:	fdiv	d0, d1, d0
  41e5a8:	add	x0, sp, #0x20
  41e5ac:	fmov	d1, d0
  41e5b0:	fmov	d0, d2
  41e5b4:	bl	410348 <sqrt@plt+0xe4e8>
  41e5b8:	ldp	x0, x1, [sp, #32]
  41e5bc:	mov	x2, x0
  41e5c0:	mov	x3, x1
  41e5c4:	fmov	d0, x2
  41e5c8:	fmov	d1, x1
  41e5cc:	ldp	x29, x30, [sp], #48
  41e5d0:	ret
  41e5d4:	stp	x29, x30, [sp, #-32]!
  41e5d8:	mov	x29, sp
  41e5dc:	stp	x19, x20, [sp, #16]
  41e5e0:	mov	x0, #0x50                  	// #80
  41e5e4:	bl	422910 <_Znwm@@Base>
  41e5e8:	mov	x19, x0
  41e5ec:	mov	x0, x19
  41e5f0:	bl	41e620 <sqrt@plt+0x1c7c0>
  41e5f4:	mov	x0, x19
  41e5f8:	b	41e614 <sqrt@plt+0x1c7b4>
  41e5fc:	mov	x20, x0
  41e600:	mov	x1, #0x50                  	// #80
  41e604:	mov	x0, x19
  41e608:	bl	4229cc <_ZdlPvm@@Base>
  41e60c:	mov	x0, x20
  41e610:	bl	401dd0 <_Unwind_Resume@plt>
  41e614:	ldp	x19, x20, [sp, #16]
  41e618:	ldp	x29, x30, [sp], #32
  41e61c:	ret
  41e620:	stp	x29, x30, [sp, #-48]!
  41e624:	mov	x29, sp
  41e628:	str	x19, [sp, #16]
  41e62c:	str	x0, [sp, #40]
  41e630:	ldr	x0, [sp, #40]
  41e634:	bl	41e448 <sqrt@plt+0x1c5e8>
  41e638:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  41e63c:	add	x1, x0, #0x58
  41e640:	ldr	x0, [sp, #40]
  41e644:	str	x1, [x0]
  41e648:	ldr	x0, [sp, #40]
  41e64c:	add	x0, x0, #0x20
  41e650:	bl	410324 <sqrt@plt+0xe4c4>
  41e654:	b	41e66c <sqrt@plt+0x1c80c>
  41e658:	mov	x19, x0
  41e65c:	ldr	x0, [sp, #40]
  41e660:	bl	41e478 <sqrt@plt+0x1c618>
  41e664:	mov	x0, x19
  41e668:	bl	401dd0 <_Unwind_Resume@plt>
  41e66c:	ldr	x19, [sp, #16]
  41e670:	ldp	x29, x30, [sp], #48
  41e674:	ret
  41e678:	stp	x29, x30, [sp, #-32]!
  41e67c:	mov	x29, sp
  41e680:	str	x0, [sp, #24]
  41e684:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  41e688:	add	x1, x0, #0x58
  41e68c:	ldr	x0, [sp, #24]
  41e690:	str	x1, [x0]
  41e694:	ldr	x0, [sp, #24]
  41e698:	bl	41e478 <sqrt@plt+0x1c618>
  41e69c:	nop
  41e6a0:	ldp	x29, x30, [sp], #32
  41e6a4:	ret
  41e6a8:	stp	x29, x30, [sp, #-32]!
  41e6ac:	mov	x29, sp
  41e6b0:	str	x0, [sp, #24]
  41e6b4:	ldr	x0, [sp, #24]
  41e6b8:	bl	41e678 <sqrt@plt+0x1c818>
  41e6bc:	mov	x1, #0x50                  	// #80
  41e6c0:	ldr	x0, [sp, #24]
  41e6c4:	bl	4229cc <_ZdlPvm@@Base>
  41e6c8:	ldp	x29, x30, [sp], #32
  41e6cc:	ret
  41e6d0:	stp	x29, x30, [sp, #-32]!
  41e6d4:	mov	x29, sp
  41e6d8:	str	x0, [sp, #24]
  41e6dc:	str	d0, [sp, #16]
  41e6e0:	ldr	d0, [sp, #16]
  41e6e4:	fcmpe	d0, #0.0
  41e6e8:	b.pl	41e6f4 <sqrt@plt+0x1c894>  // b.nfrst
  41e6ec:	fmov	d0, #-1.000000000000000000e+00
  41e6f0:	str	d0, [sp, #16]
  41e6f4:	ldr	x0, [sp, #24]
  41e6f8:	ldr	d0, [x0, #72]
  41e6fc:	ldr	d1, [sp, #16]
  41e700:	fcmp	d1, d0
  41e704:	b.eq	41e754 <sqrt@plt+0x1c8f4>  // b.none
  41e708:	ldr	x0, [sp, #24]
  41e70c:	ldr	d0, [sp, #16]
  41e710:	str	d0, [x0, #72]
  41e714:	ldr	d0, [sp, #16]
  41e718:	fcmpe	d0, #0.0
  41e71c:	b.pl	41e728 <sqrt@plt+0x1c8c8>  // b.nfrst
  41e720:	mov	w0, #0x8                   	// #8
  41e724:	b	41e744 <sqrt@plt+0x1c8e4>
  41e728:	ldr	d0, [sp, #16]
  41e72c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e730:	ldr	d1, [x0, #3936]
  41e734:	fmul	d1, d0, d1
  41e738:	fmov	d0, #5.000000000000000000e-01
  41e73c:	fadd	d0, d1, d0
  41e740:	fcvtzs	w0, d0
  41e744:	mov	w1, w0
  41e748:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e74c:	add	x0, x0, #0xb48
  41e750:	bl	401e50 <printf@plt>
  41e754:	nop
  41e758:	ldp	x29, x30, [sp], #32
  41e75c:	ret
  41e760:	stp	x29, x30, [sp, #-48]!
  41e764:	mov	x29, sp
  41e768:	str	x0, [sp, #40]
  41e76c:	str	d0, [sp, #32]
  41e770:	str	x1, [sp, #24]
  41e774:	str	x2, [sp, #16]
  41e778:	ldr	x0, [sp, #24]
  41e77c:	ldr	d0, [x0]
  41e780:	ldr	x0, [sp, #40]
  41e784:	str	d0, [x0, #32]
  41e788:	ldr	x0, [sp, #16]
  41e78c:	ldr	d0, [x0, #8]
  41e790:	ldr	x0, [sp, #40]
  41e794:	str	d0, [x0, #40]
  41e798:	ldr	x0, [sp, #40]
  41e79c:	ldr	x2, [sp, #16]
  41e7a0:	ldr	x1, [sp, #24]
  41e7a4:	ldr	d0, [sp, #32]
  41e7a8:	bl	41007c <sqrt@plt+0xe21c>
  41e7ac:	ldr	x0, [sp, #40]
  41e7b0:	str	d0, [x0, #64]
  41e7b4:	ldr	x0, [sp, #16]
  41e7b8:	ldr	d1, [x0, #8]
  41e7bc:	ldr	x0, [sp, #24]
  41e7c0:	ldr	d0, [x0, #8]
  41e7c4:	fsub	d1, d1, d0
  41e7c8:	ldr	x0, [sp, #40]
  41e7cc:	ldr	d0, [x0, #64]
  41e7d0:	fdiv	d0, d1, d0
  41e7d4:	ldr	x0, [sp, #40]
  41e7d8:	str	d0, [x0, #48]
  41e7dc:	ldr	x0, [sp, #16]
  41e7e0:	ldr	d1, [x0]
  41e7e4:	ldr	x0, [sp, #24]
  41e7e8:	ldr	d0, [x0]
  41e7ec:	fsub	d1, d1, d0
  41e7f0:	ldr	x0, [sp, #40]
  41e7f4:	ldr	d0, [x0, #64]
  41e7f8:	fdiv	d0, d1, d0
  41e7fc:	ldr	x0, [sp, #40]
  41e800:	str	d0, [x0, #56]
  41e804:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41e808:	add	x0, x0, #0xd8
  41e80c:	ldr	x1, [x0]
  41e810:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41e814:	add	x0, x0, #0xd8
  41e818:	ldr	x2, [x0]
  41e81c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41e820:	add	x0, x0, #0xd8
  41e824:	ldr	x0, [x0]
  41e828:	mov	x3, x0
  41e82c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e830:	add	x0, x0, #0xb60
  41e834:	bl	401e50 <printf@plt>
  41e838:	ldr	x0, [sp, #40]
  41e83c:	fmov	d0, #-2.000000000000000000e+00
  41e840:	str	d0, [x0, #72]
  41e844:	nop
  41e848:	ldp	x29, x30, [sp], #48
  41e84c:	ret
  41e850:	stp	x29, x30, [sp, #-32]!
  41e854:	mov	x29, sp
  41e858:	str	x0, [sp, #24]
  41e85c:	ldr	x0, [sp, #24]
  41e860:	ldr	d0, [x0, #48]
  41e864:	ldr	x0, [sp, #24]
  41e868:	ldr	d1, [x0, #56]
  41e86c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e870:	add	x0, x0, #0xc58
  41e874:	bl	401e50 <printf@plt>
  41e878:	nop
  41e87c:	ldp	x29, x30, [sp], #32
  41e880:	ret
  41e884:	stp	x29, x30, [sp, #-96]!
  41e888:	mov	x29, sp
  41e88c:	str	x0, [sp, #56]
  41e890:	str	x1, [sp, #48]
  41e894:	str	x2, [sp, #40]
  41e898:	str	w3, [sp, #36]
  41e89c:	str	d0, [sp, #24]
  41e8a0:	ldr	x1, [sp, #48]
  41e8a4:	ldr	x0, [sp, #56]
  41e8a8:	bl	41fb0c <sqrt@plt+0x1dcac>
  41e8ac:	fmov	d2, d0
  41e8b0:	fmov	d0, d1
  41e8b4:	str	d2, [sp, #72]
  41e8b8:	str	d0, [sp, #80]
  41e8bc:	str	wzr, [sp, #92]
  41e8c0:	ldr	w1, [sp, #92]
  41e8c4:	ldr	w0, [sp, #36]
  41e8c8:	cmp	w1, w0
  41e8cc:	b.ge	41eac0 <sqrt@plt+0x1cc60>  // b.tcont
  41e8d0:	ldrsw	x0, [sp, #92]
  41e8d4:	lsl	x0, x0, #5
  41e8d8:	ldr	x1, [sp, #40]
  41e8dc:	add	x0, x1, x0
  41e8e0:	ldr	x0, [x0]
  41e8e4:	cmp	x0, #0x0
  41e8e8:	b.eq	41eab0 <sqrt@plt+0x1cc50>  // b.none
  41e8ec:	ldrsw	x0, [sp, #92]
  41e8f0:	lsl	x0, x0, #5
  41e8f4:	ldr	x1, [sp, #40]
  41e8f8:	add	x0, x1, x0
  41e8fc:	ldr	x0, [x0]
  41e900:	ldrb	w0, [x0]
  41e904:	cmp	w0, #0x0
  41e908:	b.eq	41eab0 <sqrt@plt+0x1cc50>  // b.none
  41e90c:	ldr	w0, [sp, #92]
  41e910:	lsl	w1, w0, #1
  41e914:	ldr	w0, [sp, #36]
  41e918:	sub	w0, w1, w0
  41e91c:	add	w0, w0, #0x1
  41e920:	str	w0, [sp, #88]
  41e924:	ldrsw	x0, [sp, #92]
  41e928:	lsl	x0, x0, #5
  41e92c:	ldr	x1, [sp, #40]
  41e930:	add	x0, x1, x0
  41e934:	ldr	w0, [x0, #12]
  41e938:	cmp	w0, #0x1
  41e93c:	b.ne	41e950 <sqrt@plt+0x1caf0>  // b.any
  41e940:	ldr	w0, [sp, #88]
  41e944:	sub	w0, w0, #0x1
  41e948:	str	w0, [sp, #88]
  41e94c:	b	41e978 <sqrt@plt+0x1cb18>
  41e950:	ldrsw	x0, [sp, #92]
  41e954:	lsl	x0, x0, #5
  41e958:	ldr	x1, [sp, #40]
  41e95c:	add	x0, x1, x0
  41e960:	ldr	w0, [x0, #12]
  41e964:	cmp	w0, #0x2
  41e968:	b.ne	41e978 <sqrt@plt+0x1cb18>  // b.any
  41e96c:	ldr	w0, [sp, #88]
  41e970:	add	w0, w0, #0x1
  41e974:	str	w0, [sp, #88]
  41e978:	ldr	w0, [sp, #88]
  41e97c:	cmp	w0, #0x0
  41e980:	b.ne	41e998 <sqrt@plt+0x1cb38>  // b.any
  41e984:	ldr	d0, [sp, #80]
  41e988:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e98c:	add	x0, x0, #0xca8
  41e990:	bl	401e50 <printf@plt>
  41e994:	b	41e9ac <sqrt@plt+0x1cb4c>
  41e998:	ldr	d0, [sp, #80]
  41e99c:	ldr	w1, [sp, #88]
  41e9a0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e9a4:	add	x0, x0, #0xce0
  41e9a8:	bl	401e50 <printf@plt>
  41e9ac:	ldr	d0, [sp, #72]
  41e9b0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e9b4:	add	x0, x0, #0xd78
  41e9b8:	bl	401e50 <printf@plt>
  41e9bc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41e9c0:	add	x0, x0, #0xbe0
  41e9c4:	ldr	x0, [x0]
  41e9c8:	mov	x3, x0
  41e9cc:	mov	x2, #0xd                   	// #13
  41e9d0:	mov	x1, #0x1                   	// #1
  41e9d4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41e9d8:	add	x0, x0, #0xda0
  41e9dc:	bl	401dc0 <fwrite@plt>
  41e9e0:	ldrsw	x0, [sp, #92]
  41e9e4:	lsl	x0, x0, #5
  41e9e8:	ldr	x1, [sp, #40]
  41e9ec:	add	x0, x1, x0
  41e9f0:	ldr	w0, [x0, #8]
  41e9f4:	cmp	w0, #0x1
  41e9f8:	b.eq	41ea20 <sqrt@plt+0x1cbc0>  // b.none
  41e9fc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41ea00:	add	x0, x0, #0xbe0
  41ea04:	ldr	x0, [x0]
  41ea08:	mov	x3, x0
  41ea0c:	mov	x2, #0x5                   	// #5
  41ea10:	mov	x1, #0x1                   	// #1
  41ea14:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ea18:	add	x0, x0, #0xdb0
  41ea1c:	bl	401dc0 <fwrite@plt>
  41ea20:	ldrsw	x0, [sp, #92]
  41ea24:	lsl	x0, x0, #5
  41ea28:	ldr	x1, [sp, #40]
  41ea2c:	add	x0, x1, x0
  41ea30:	ldr	x2, [x0]
  41ea34:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41ea38:	add	x0, x0, #0xbe0
  41ea3c:	ldr	x0, [x0]
  41ea40:	mov	x1, x0
  41ea44:	mov	x0, x2
  41ea48:	bl	4019e0 <fputs@plt>
  41ea4c:	ldrsw	x0, [sp, #92]
  41ea50:	lsl	x0, x0, #5
  41ea54:	ldr	x1, [sp, #40]
  41ea58:	add	x0, x1, x0
  41ea5c:	ldr	w0, [x0, #8]
  41ea60:	cmp	w0, #0x2
  41ea64:	b.eq	41ea8c <sqrt@plt+0x1cc2c>  // b.none
  41ea68:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41ea6c:	add	x0, x0, #0xbe0
  41ea70:	ldr	x0, [x0]
  41ea74:	mov	x3, x0
  41ea78:	mov	x2, #0x4                   	// #4
  41ea7c:	mov	x1, #0x1                   	// #1
  41ea80:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ea84:	add	x0, x0, #0xdb8
  41ea88:	bl	401dc0 <fwrite@plt>
  41ea8c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41ea90:	add	x0, x0, #0xbe0
  41ea94:	ldr	x0, [x0]
  41ea98:	mov	x3, x0
  41ea9c:	mov	x2, #0x4                   	// #4
  41eaa0:	mov	x1, #0x1                   	// #1
  41eaa4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41eaa8:	add	x0, x0, #0xdc0
  41eaac:	bl	401dc0 <fwrite@plt>
  41eab0:	ldr	w0, [sp, #92]
  41eab4:	add	w0, w0, #0x1
  41eab8:	str	w0, [sp, #92]
  41eabc:	b	41e8c0 <sqrt@plt+0x1ca60>
  41eac0:	nop
  41eac4:	ldp	x29, x30, [sp], #96
  41eac8:	ret
  41eacc:	stp	x29, x30, [sp, #-64]!
  41ead0:	mov	x29, sp
  41ead4:	str	x19, [sp, #16]
  41ead8:	str	x0, [sp, #40]
  41eadc:	str	x1, [sp, #32]
  41eae0:	ldr	x1, [sp, #32]
  41eae4:	ldr	x0, [sp, #40]
  41eae8:	bl	41fb0c <sqrt@plt+0x1dcac>
  41eaec:	fmov	d2, d0
  41eaf0:	fmov	d0, d1
  41eaf4:	str	d2, [sp, #48]
  41eaf8:	str	d0, [sp, #56]
  41eafc:	ldr	d0, [sp, #48]
  41eb00:	bl	41fadc <sqrt@plt+0x1dc7c>
  41eb04:	mov	w19, w0
  41eb08:	ldr	d0, [sp, #56]
  41eb0c:	bl	41fadc <sqrt@plt+0x1dc7c>
  41eb10:	mov	w2, w0
  41eb14:	mov	w1, w19
  41eb18:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41eb1c:	add	x0, x0, #0xdc8
  41eb20:	bl	401e50 <printf@plt>
  41eb24:	nop
  41eb28:	ldr	x19, [sp, #16]
  41eb2c:	ldp	x29, x30, [sp], #64
  41eb30:	ret
  41eb34:	stp	x29, x30, [sp, #-80]!
  41eb38:	mov	x29, sp
  41eb3c:	str	x0, [sp, #56]
  41eb40:	str	x1, [sp, #48]
  41eb44:	str	x2, [sp, #40]
  41eb48:	str	w3, [sp, #36]
  41eb4c:	str	x4, [sp, #24]
  41eb50:	ldr	x0, [sp, #56]
  41eb54:	ldr	x0, [x0]
  41eb58:	add	x0, x0, #0xb8
  41eb5c:	ldr	x1, [x0]
  41eb60:	ldr	x0, [sp, #24]
  41eb64:	ldr	d0, [x0, #16]
  41eb68:	ldr	x0, [sp, #56]
  41eb6c:	blr	x1
  41eb70:	ldr	x1, [sp, #48]
  41eb74:	ldr	x0, [sp, #56]
  41eb78:	bl	41eacc <sqrt@plt+0x1cc6c>
  41eb7c:	str	wzr, [sp, #76]
  41eb80:	ldr	w1, [sp, #76]
  41eb84:	ldr	w0, [sp, #36]
  41eb88:	cmp	w1, w0
  41eb8c:	b.ge	41ebbc <sqrt@plt+0x1cd5c>  // b.tcont
  41eb90:	ldrsw	x0, [sp, #76]
  41eb94:	lsl	x0, x0, #4
  41eb98:	ldr	x1, [sp, #40]
  41eb9c:	add	x0, x1, x0
  41eba0:	mov	x1, x0
  41eba4:	ldr	x0, [sp, #56]
  41eba8:	bl	41eacc <sqrt@plt+0x1cc6c>
  41ebac:	ldr	w0, [sp, #76]
  41ebb0:	add	w0, w0, #0x1
  41ebb4:	str	w0, [sp, #76]
  41ebb8:	b	41eb80 <sqrt@plt+0x1cd20>
  41ebbc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41ebc0:	add	x0, x0, #0xbe0
  41ebc4:	ldr	x0, [x0]
  41ebc8:	mov	x3, x0
  41ebcc:	mov	x2, #0xd                   	// #13
  41ebd0:	mov	x1, #0x1                   	// #1
  41ebd4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ebd8:	add	x0, x0, #0xde8
  41ebdc:	bl	401dc0 <fwrite@plt>
  41ebe0:	ldr	x0, [sp, #24]
  41ebe4:	ldr	w0, [x0]
  41ebe8:	cmp	w0, #0x3
  41ebec:	b.eq	41ec90 <sqrt@plt+0x1ce30>  // b.none
  41ebf0:	cmp	w0, #0x3
  41ebf4:	b.gt	41ecb4 <sqrt@plt+0x1ce54>
  41ebf8:	cmp	w0, #0x2
  41ebfc:	b.eq	41ec6c <sqrt@plt+0x1ce0c>  // b.none
  41ec00:	cmp	w0, #0x2
  41ec04:	b.gt	41ecb4 <sqrt@plt+0x1ce54>
  41ec08:	cmp	w0, #0x0
  41ec0c:	b.eq	41ec1c <sqrt@plt+0x1cdbc>  // b.none
  41ec10:	cmp	w0, #0x1
  41ec14:	b.eq	41ec44 <sqrt@plt+0x1cde4>  // b.none
  41ec18:	b	41ecb4 <sqrt@plt+0x1ce54>
  41ec1c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41ec20:	add	x0, x0, #0xbe0
  41ec24:	ldr	x0, [x0]
  41ec28:	mov	x3, x0
  41ec2c:	mov	x2, #0x2                   	// #2
  41ec30:	mov	x1, #0x1                   	// #1
  41ec34:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ec38:	add	x0, x0, #0xdf8
  41ec3c:	bl	401dc0 <fwrite@plt>
  41ec40:	b	41ecb4 <sqrt@plt+0x1ce54>
  41ec44:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41ec48:	add	x0, x0, #0xbe0
  41ec4c:	ldr	x0, [x0]
  41ec50:	mov	x3, x0
  41ec54:	mov	x2, #0x2                   	// #2
  41ec58:	mov	x1, #0x1                   	// #1
  41ec5c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ec60:	add	x0, x0, #0xe00
  41ec64:	bl	401dc0 <fwrite@plt>
  41ec68:	b	41ecb4 <sqrt@plt+0x1ce54>
  41ec6c:	ldr	x0, [sp, #24]
  41ec70:	ldr	d1, [x0, #8]
  41ec74:	ldr	x0, [sp, #56]
  41ec78:	ldr	d0, [x0, #64]
  41ec7c:	fdiv	d0, d1, d0
  41ec80:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ec84:	add	x0, x0, #0xe08
  41ec88:	bl	401e50 <printf@plt>
  41ec8c:	b	41ecb4 <sqrt@plt+0x1ce54>
  41ec90:	ldr	x0, [sp, #24]
  41ec94:	ldr	d1, [x0, #8]
  41ec98:	ldr	x0, [sp, #56]
  41ec9c:	ldr	d0, [x0, #64]
  41eca0:	fdiv	d0, d1, d0
  41eca4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41eca8:	add	x0, x0, #0xe10
  41ecac:	bl	401e50 <printf@plt>
  41ecb0:	nop
  41ecb4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41ecb8:	add	x0, x0, #0xbe0
  41ecbc:	ldr	x0, [x0]
  41ecc0:	mov	x3, x0
  41ecc4:	mov	x2, #0x3                   	// #3
  41ecc8:	mov	x1, #0x1                   	// #1
  41eccc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ecd0:	add	x0, x0, #0xe18
  41ecd4:	bl	401dc0 <fwrite@plt>
  41ecd8:	nop
  41ecdc:	ldp	x29, x30, [sp], #80
  41ece0:	ret
  41ece4:	stp	x29, x30, [sp, #-64]!
  41ece8:	mov	x29, sp
  41ecec:	str	x0, [sp, #56]
  41ecf0:	str	x1, [sp, #48]
  41ecf4:	str	w2, [sp, #44]
  41ecf8:	str	x3, [sp, #32]
  41ecfc:	str	d0, [sp, #24]
  41ed00:	ldr	d0, [sp, #24]
  41ed04:	fcmpe	d0, #0.0
  41ed08:	b.lt	41ed34 <sqrt@plt+0x1ced4>  // b.tstop
  41ed0c:	ldr	d1, [sp, #24]
  41ed10:	fmov	d0, #1.000000000000000000e+00
  41ed14:	fcmpe	d1, d0
  41ed18:	b.le	41ed24 <sqrt@plt+0x1cec4>
  41ed1c:	fmov	d0, #1.000000000000000000e+00
  41ed20:	str	d0, [sp, #24]
  41ed24:	ldr	d0, [sp, #24]
  41ed28:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ed2c:	add	x0, x0, #0xe20
  41ed30:	bl	401e50 <printf@plt>
  41ed34:	ldr	x0, [sp, #56]
  41ed38:	ldr	x0, [x0]
  41ed3c:	add	x0, x0, #0x30
  41ed40:	ldr	x5, [x0]
  41ed44:	ldrsw	x0, [sp, #44]
  41ed48:	lsl	x0, x0, #4
  41ed4c:	sub	x0, x0, #0x10
  41ed50:	ldr	x1, [sp, #48]
  41ed54:	add	x0, x1, x0
  41ed58:	ldr	x4, [sp, #32]
  41ed5c:	ldr	w3, [sp, #44]
  41ed60:	ldr	x2, [sp, #48]
  41ed64:	mov	x1, x0
  41ed68:	ldr	x0, [sp, #56]
  41ed6c:	blr	x5
  41ed70:	nop
  41ed74:	ldp	x29, x30, [sp], #64
  41ed78:	ret
  41ed7c:	stp	x29, x30, [sp, #-80]!
  41ed80:	mov	x29, sp
  41ed84:	str	x0, [sp, #56]
  41ed88:	str	x1, [sp, #48]
  41ed8c:	str	x2, [sp, #40]
  41ed90:	str	w3, [sp, #36]
  41ed94:	str	x4, [sp, #24]
  41ed98:	ldr	x0, [sp, #24]
  41ed9c:	ldr	w0, [x0]
  41eda0:	cmp	w0, #0x0
  41eda4:	b.eq	41eef8 <sqrt@plt+0x1d098>  // b.none
  41eda8:	ldr	x0, [sp, #56]
  41edac:	ldr	x0, [x0]
  41edb0:	add	x0, x0, #0xb8
  41edb4:	ldr	x1, [x0]
  41edb8:	ldr	x0, [sp, #24]
  41edbc:	ldr	d0, [x0, #16]
  41edc0:	ldr	x0, [sp, #56]
  41edc4:	blr	x1
  41edc8:	ldr	x1, [sp, #48]
  41edcc:	ldr	x0, [sp, #56]
  41edd0:	bl	41eacc <sqrt@plt+0x1cc6c>
  41edd4:	str	wzr, [sp, #76]
  41edd8:	ldr	w1, [sp, #76]
  41eddc:	ldr	w0, [sp, #36]
  41ede0:	cmp	w1, w0
  41ede4:	b.ge	41ee14 <sqrt@plt+0x1cfb4>  // b.tcont
  41ede8:	ldrsw	x0, [sp, #76]
  41edec:	lsl	x0, x0, #4
  41edf0:	ldr	x1, [sp, #40]
  41edf4:	add	x0, x1, x0
  41edf8:	mov	x1, x0
  41edfc:	ldr	x0, [sp, #56]
  41ee00:	bl	41eacc <sqrt@plt+0x1cc6c>
  41ee04:	ldr	w0, [sp, #76]
  41ee08:	add	w0, w0, #0x1
  41ee0c:	str	w0, [sp, #76]
  41ee10:	b	41edd8 <sqrt@plt+0x1cf78>
  41ee14:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41ee18:	add	x0, x0, #0xbe0
  41ee1c:	ldr	x0, [x0]
  41ee20:	mov	x3, x0
  41ee24:	mov	x2, #0xf                   	// #15
  41ee28:	mov	x1, #0x1                   	// #1
  41ee2c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ee30:	add	x0, x0, #0xe40
  41ee34:	bl	401dc0 <fwrite@plt>
  41ee38:	ldr	x0, [sp, #24]
  41ee3c:	ldr	w0, [x0]
  41ee40:	cmp	w0, #0x3
  41ee44:	b.eq	41ee98 <sqrt@plt+0x1d038>  // b.none
  41ee48:	cmp	w0, #0x3
  41ee4c:	b.gt	41eed0 <sqrt@plt+0x1d070>
  41ee50:	cmp	w0, #0x2
  41ee54:	b.eq	41ee70 <sqrt@plt+0x1d010>  // b.none
  41ee58:	cmp	w0, #0x2
  41ee5c:	b.gt	41eed0 <sqrt@plt+0x1d070>
  41ee60:	cmp	w0, #0x0
  41ee64:	b.eq	41eebc <sqrt@plt+0x1d05c>  // b.none
  41ee68:	cmp	w0, #0x1
  41ee6c:	b	41eed0 <sqrt@plt+0x1d070>
  41ee70:	ldr	x0, [sp, #24]
  41ee74:	ldr	d0, [x0, #8]
  41ee78:	fneg	d1, d0
  41ee7c:	ldr	x0, [sp, #56]
  41ee80:	ldr	d0, [x0, #64]
  41ee84:	fdiv	d0, d1, d0
  41ee88:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41ee8c:	add	x0, x0, #0xe50
  41ee90:	bl	401e50 <printf@plt>
  41ee94:	b	41eed0 <sqrt@plt+0x1d070>
  41ee98:	ldr	x0, [sp, #24]
  41ee9c:	ldr	d1, [x0, #8]
  41eea0:	ldr	x0, [sp, #56]
  41eea4:	ldr	d0, [x0, #64]
  41eea8:	fdiv	d0, d1, d0
  41eeac:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41eeb0:	add	x0, x0, #0xe50
  41eeb4:	bl	401e50 <printf@plt>
  41eeb8:	b	41eed0 <sqrt@plt+0x1d070>
  41eebc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41eec0:	add	x2, x0, #0xe58
  41eec4:	mov	w1, #0xea                  	// #234
  41eec8:	mov	w0, #0x0                   	// #0
  41eecc:	bl	407ffc <sqrt@plt+0x619c>
  41eed0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41eed4:	add	x0, x0, #0xbe0
  41eed8:	ldr	x0, [x0]
  41eedc:	mov	x3, x0
  41eee0:	mov	x2, #0x3                   	// #3
  41eee4:	mov	x1, #0x1                   	// #1
  41eee8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41eeec:	add	x0, x0, #0xe18
  41eef0:	bl	401dc0 <fwrite@plt>
  41eef4:	b	41eefc <sqrt@plt+0x1d09c>
  41eef8:	nop
  41eefc:	ldp	x29, x30, [sp], #80
  41ef00:	ret
  41ef04:	stp	x29, x30, [sp, #-112]!
  41ef08:	mov	x29, sp
  41ef0c:	stp	x19, x20, [sp, #16]
  41ef10:	str	x21, [sp, #32]
  41ef14:	str	x0, [sp, #88]
  41ef18:	str	x1, [sp, #80]
  41ef1c:	str	d0, [sp, #72]
  41ef20:	str	d1, [sp, #64]
  41ef24:	str	d2, [sp, #56]
  41ef28:	str	x2, [sp, #48]
  41ef2c:	ldr	x0, [sp, #88]
  41ef30:	ldr	x0, [x0]
  41ef34:	add	x0, x0, #0xb8
  41ef38:	ldr	x1, [x0]
  41ef3c:	ldr	x0, [sp, #48]
  41ef40:	ldr	d0, [x0, #16]
  41ef44:	ldr	x0, [sp, #88]
  41ef48:	blr	x1
  41ef4c:	ldr	x1, [sp, #80]
  41ef50:	ldr	x0, [sp, #88]
  41ef54:	bl	41fb0c <sqrt@plt+0x1dcac>
  41ef58:	fmov	d2, d0
  41ef5c:	fmov	d0, d1
  41ef60:	str	d2, [sp, #96]
  41ef64:	str	d0, [sp, #104]
  41ef68:	ldr	d0, [sp, #96]
  41ef6c:	bl	41fadc <sqrt@plt+0x1dc7c>
  41ef70:	mov	w19, w0
  41ef74:	ldr	d0, [sp, #104]
  41ef78:	bl	41fadc <sqrt@plt+0x1dc7c>
  41ef7c:	mov	w20, w0
  41ef80:	ldr	x0, [sp, #88]
  41ef84:	ldr	d0, [x0, #64]
  41ef88:	ldr	d1, [sp, #72]
  41ef8c:	fdiv	d0, d1, d0
  41ef90:	bl	41fadc <sqrt@plt+0x1dc7c>
  41ef94:	mov	w21, w0
  41ef98:	ldr	x0, [sp, #88]
  41ef9c:	ldr	d0, [x0, #64]
  41efa0:	ldr	d1, [sp, #72]
  41efa4:	fdiv	d0, d1, d0
  41efa8:	bl	41fadc <sqrt@plt+0x1dc7c>
  41efac:	ldr	d0, [sp, #56]
  41efb0:	fneg	d2, d0
  41efb4:	ldr	d1, [sp, #56]
  41efb8:	ldr	d0, [sp, #64]
  41efbc:	fcmpe	d1, d0
  41efc0:	b.pl	41efd8 <sqrt@plt+0x1d178>  // b.nfrst
  41efc4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7634>
  41efc8:	ldr	d1, [x1, #3944]
  41efcc:	ldr	d0, [sp, #64]
  41efd0:	fsub	d0, d1, d0
  41efd4:	b	41efe0 <sqrt@plt+0x1d180>
  41efd8:	ldr	d0, [sp, #64]
  41efdc:	fneg	d0, d0
  41efe0:	fmov	d1, d0
  41efe4:	fmov	d0, d2
  41efe8:	mov	w4, w0
  41efec:	mov	w3, w21
  41eff0:	mov	w2, w20
  41eff4:	mov	w1, w19
  41eff8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41effc:	add	x0, x0, #0xe70
  41f000:	bl	401e50 <printf@plt>
  41f004:	nop
  41f008:	ldp	x19, x20, [sp, #16]
  41f00c:	ldr	x21, [sp, #32]
  41f010:	ldp	x29, x30, [sp], #112
  41f014:	ret
  41f018:	stp	x29, x30, [sp, #-128]!
  41f01c:	mov	x29, sp
  41f020:	str	x19, [sp, #16]
  41f024:	stp	d8, d9, [sp, #32]
  41f028:	str	x0, [sp, #88]
  41f02c:	str	x1, [sp, #80]
  41f030:	str	x2, [sp, #72]
  41f034:	str	x3, [sp, #64]
  41f038:	str	x4, [sp, #56]
  41f03c:	ldr	x0, [sp, #56]
  41f040:	ldr	w0, [x0]
  41f044:	cmp	w0, #0x3
  41f048:	b.eq	41f078 <sqrt@plt+0x1d218>  // b.none
  41f04c:	cmp	w0, #0x3
  41f050:	b.gt	41f1cc <sqrt@plt+0x1d36c>
  41f054:	cmp	w0, #0x2
  41f058:	b.eq	41f094 <sqrt@plt+0x1d234>  // b.none
  41f05c:	cmp	w0, #0x2
  41f060:	b.gt	41f1cc <sqrt@plt+0x1d36c>
  41f064:	cmp	w0, #0x0
  41f068:	b.eq	41f1c8 <sqrt@plt+0x1d368>  // b.none
  41f06c:	cmp	w0, #0x1
  41f070:	b.eq	41f0b0 <sqrt@plt+0x1d250>  // b.none
  41f074:	b	41f1cc <sqrt@plt+0x1d36c>
  41f078:	ldr	x0, [sp, #88]
  41f07c:	ldr	x4, [sp, #56]
  41f080:	ldr	x3, [sp, #64]
  41f084:	ldr	x2, [sp, #72]
  41f088:	ldr	x1, [sp, #80]
  41f08c:	bl	4196c8 <sqrt@plt+0x17868>
  41f090:	b	41f1cc <sqrt@plt+0x1d36c>
  41f094:	ldr	x0, [sp, #88]
  41f098:	ldr	x4, [sp, #56]
  41f09c:	ldr	x3, [sp, #64]
  41f0a0:	ldr	x2, [sp, #72]
  41f0a4:	ldr	x1, [sp, #80]
  41f0a8:	bl	419958 <sqrt@plt+0x17af8>
  41f0ac:	b	41f1cc <sqrt@plt+0x1d36c>
  41f0b0:	add	x0, sp, #0x60
  41f0b4:	bl	410324 <sqrt@plt+0xe4c4>
  41f0b8:	add	x0, sp, #0x60
  41f0bc:	mov	x3, x0
  41f0c0:	ldr	x2, [sp, #64]
  41f0c4:	ldr	x1, [sp, #72]
  41f0c8:	ldr	x0, [sp, #80]
  41f0cc:	bl	4195f0 <sqrt@plt+0x17790>
  41f0d0:	cmp	w0, #0x0
  41f0d4:	cset	w0, eq  // eq = none
  41f0d8:	and	w0, w0, #0xff
  41f0dc:	cmp	w0, #0x0
  41f0e0:	b.eq	41f110 <sqrt@plt+0x1d2b0>  // b.none
  41f0e4:	ldr	x0, [sp, #88]
  41f0e8:	ldr	x0, [x0]
  41f0ec:	add	x0, x0, #0x30
  41f0f0:	ldr	x5, [x0]
  41f0f4:	ldr	x4, [sp, #56]
  41f0f8:	mov	w3, #0x1                   	// #1
  41f0fc:	ldr	x2, [sp, #64]
  41f100:	ldr	x1, [sp, #80]
  41f104:	ldr	x0, [sp, #88]
  41f108:	blr	x5
  41f10c:	b	41f1cc <sqrt@plt+0x1d36c>
  41f110:	ldr	x0, [sp, #88]
  41f114:	ldr	x0, [x0]
  41f118:	add	x0, x0, #0xb0
  41f11c:	ldr	x19, [x0]
  41f120:	ldr	x1, [sp, #80]
  41f124:	ldr	x0, [sp, #72]
  41f128:	bl	410600 <sqrt@plt+0xe7a0>
  41f12c:	fmov	d2, d0
  41f130:	fmov	d0, d1
  41f134:	str	d2, [sp, #112]
  41f138:	str	d0, [sp, #120]
  41f13c:	add	x0, sp, #0x70
  41f140:	bl	41075c <sqrt@plt+0xe8fc>
  41f144:	fmov	d8, d0
  41f148:	ldr	x0, [sp, #80]
  41f14c:	ldr	d1, [x0, #8]
  41f150:	ldr	d0, [sp, #104]
  41f154:	fsub	d2, d1, d0
  41f158:	ldr	x0, [sp, #80]
  41f15c:	ldr	d1, [x0]
  41f160:	ldr	d0, [sp, #96]
  41f164:	fsub	d0, d1, d0
  41f168:	fmov	d1, d0
  41f16c:	fmov	d0, d2
  41f170:	bl	401bb0 <atan2@plt>
  41f174:	fmov	d9, d0
  41f178:	ldr	x0, [sp, #64]
  41f17c:	ldr	d1, [x0, #8]
  41f180:	ldr	d0, [sp, #104]
  41f184:	fsub	d2, d1, d0
  41f188:	ldr	x0, [sp, #64]
  41f18c:	ldr	d1, [x0]
  41f190:	ldr	d0, [sp, #96]
  41f194:	fsub	d0, d1, d0
  41f198:	fmov	d1, d0
  41f19c:	fmov	d0, d2
  41f1a0:	bl	401bb0 <atan2@plt>
  41f1a4:	add	x0, sp, #0x60
  41f1a8:	ldr	x2, [sp, #56]
  41f1ac:	fmov	d2, d0
  41f1b0:	fmov	d1, d9
  41f1b4:	fmov	d0, d8
  41f1b8:	mov	x1, x0
  41f1bc:	ldr	x0, [sp, #88]
  41f1c0:	blr	x19
  41f1c4:	b	41f1cc <sqrt@plt+0x1d36c>
  41f1c8:	nop
  41f1cc:	nop
  41f1d0:	ldr	x19, [sp, #16]
  41f1d4:	ldp	d8, d9, [sp, #32]
  41f1d8:	ldp	x29, x30, [sp], #128
  41f1dc:	ret
  41f1e0:	stp	x29, x30, [sp, #-144]!
  41f1e4:	mov	x29, sp
  41f1e8:	str	x19, [sp, #16]
  41f1ec:	str	x0, [sp, #72]
  41f1f0:	str	x1, [sp, #64]
  41f1f4:	str	d0, [sp, #56]
  41f1f8:	str	x2, [sp, #48]
  41f1fc:	str	d1, [sp, #40]
  41f200:	ldr	d0, [sp, #40]
  41f204:	fcmpe	d0, #0.0
  41f208:	b.lt	41f290 <sqrt@plt+0x1d430>  // b.tstop
  41f20c:	ldr	x0, [sp, #48]
  41f210:	ldr	w0, [x0]
  41f214:	cmp	w0, #0x1
  41f218:	b.eq	41f290 <sqrt@plt+0x1d430>  // b.none
  41f21c:	ldr	d1, [sp, #40]
  41f220:	fmov	d0, #1.000000000000000000e+00
  41f224:	fcmpe	d1, d0
  41f228:	b.le	41f234 <sqrt@plt+0x1d3d4>
  41f22c:	fmov	d0, #1.000000000000000000e+00
  41f230:	str	d0, [sp, #40]
  41f234:	add	x0, sp, #0x58
  41f238:	bl	40feb8 <sqrt@plt+0xe058>
  41f23c:	str	wzr, [sp, #88]
  41f240:	ldr	x0, [sp, #72]
  41f244:	ldr	x0, [x0]
  41f248:	add	x0, x0, #0x50
  41f24c:	ldr	x19, [x0]
  41f250:	ldr	d0, [sp, #56]
  41f254:	fadd	d2, d0, d0
  41f258:	ldr	d0, [sp, #56]
  41f25c:	fadd	d0, d0, d0
  41f260:	add	x0, sp, #0x70
  41f264:	fmov	d1, d0
  41f268:	fmov	d0, d2
  41f26c:	bl	410348 <sqrt@plt+0xe4e8>
  41f270:	add	x1, sp, #0x58
  41f274:	add	x0, sp, #0x70
  41f278:	ldr	d0, [sp, #40]
  41f27c:	mov	x3, x1
  41f280:	mov	x2, x0
  41f284:	ldr	x1, [sp, #64]
  41f288:	ldr	x0, [sp, #72]
  41f28c:	blr	x19
  41f290:	ldr	x0, [sp, #48]
  41f294:	ldr	w0, [x0]
  41f298:	cmp	w0, #0x3
  41f29c:	b.eq	41f2cc <sqrt@plt+0x1d46c>  // b.none
  41f2a0:	cmp	w0, #0x3
  41f2a4:	b.gt	41f34c <sqrt@plt+0x1d4ec>
  41f2a8:	cmp	w0, #0x2
  41f2ac:	b.eq	41f334 <sqrt@plt+0x1d4d4>  // b.none
  41f2b0:	cmp	w0, #0x2
  41f2b4:	b.gt	41f34c <sqrt@plt+0x1d4ec>
  41f2b8:	cmp	w0, #0x0
  41f2bc:	b.eq	41f364 <sqrt@plt+0x1d504>  // b.none
  41f2c0:	cmp	w0, #0x1
  41f2c4:	b.eq	41f2e4 <sqrt@plt+0x1d484>  // b.none
  41f2c8:	b	41f34c <sqrt@plt+0x1d4ec>
  41f2cc:	ldr	x0, [sp, #72]
  41f2d0:	ldr	x2, [sp, #48]
  41f2d4:	ldr	d0, [sp, #56]
  41f2d8:	ldr	x1, [sp, #64]
  41f2dc:	bl	4184cc <sqrt@plt+0x1666c>
  41f2e0:	b	41f368 <sqrt@plt+0x1d508>
  41f2e4:	ldr	x0, [sp, #72]
  41f2e8:	ldr	x0, [x0]
  41f2ec:	add	x0, x0, #0x50
  41f2f0:	ldr	x19, [x0]
  41f2f4:	ldr	d0, [sp, #56]
  41f2f8:	fadd	d2, d0, d0
  41f2fc:	ldr	d0, [sp, #56]
  41f300:	fadd	d0, d0, d0
  41f304:	add	x0, sp, #0x80
  41f308:	fmov	d1, d0
  41f30c:	fmov	d0, d2
  41f310:	bl	410348 <sqrt@plt+0xe4e8>
  41f314:	add	x0, sp, #0x80
  41f318:	ldr	d0, [sp, #40]
  41f31c:	ldr	x3, [sp, #48]
  41f320:	mov	x2, x0
  41f324:	ldr	x1, [sp, #64]
  41f328:	ldr	x0, [sp, #72]
  41f32c:	blr	x19
  41f330:	b	41f368 <sqrt@plt+0x1d508>
  41f334:	ldr	x0, [sp, #72]
  41f338:	ldr	x2, [sp, #48]
  41f33c:	ldr	d0, [sp, #56]
  41f340:	ldr	x1, [sp, #64]
  41f344:	bl	4186cc <sqrt@plt+0x1686c>
  41f348:	b	41f368 <sqrt@plt+0x1d508>
  41f34c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f350:	add	x2, x0, #0xe58
  41f354:	mov	w1, #0x133                 	// #307
  41f358:	mov	w0, #0x0                   	// #0
  41f35c:	bl	407ffc <sqrt@plt+0x619c>
  41f360:	b	41f368 <sqrt@plt+0x1d508>
  41f364:	nop
  41f368:	nop
  41f36c:	ldr	x19, [sp, #16]
  41f370:	ldp	x29, x30, [sp], #144
  41f374:	ret
  41f378:	stp	x29, x30, [sp, #-144]!
  41f37c:	mov	x29, sp
  41f380:	stp	x19, x20, [sp, #16]
  41f384:	stp	x21, x22, [sp, #32]
  41f388:	str	x0, [sp, #88]
  41f38c:	str	x1, [sp, #80]
  41f390:	str	x2, [sp, #72]
  41f394:	str	x3, [sp, #64]
  41f398:	str	d0, [sp, #56]
  41f39c:	ldr	x0, [sp, #64]
  41f3a0:	ldr	w0, [x0]
  41f3a4:	cmp	w0, #0x0
  41f3a8:	b.ne	41f3bc <sqrt@plt+0x1d55c>  // b.any
  41f3ac:	ldr	d0, [sp, #56]
  41f3b0:	fcmpe	d0, #0.0
  41f3b4:	b.mi	41f598 <sqrt@plt+0x1d738>  // b.first
  41f3b8:	b	41f3dc <sqrt@plt+0x1d57c>
  41f3bc:	ldr	x0, [sp, #88]
  41f3c0:	ldr	x0, [x0]
  41f3c4:	add	x0, x0, #0xb8
  41f3c8:	ldr	x1, [x0]
  41f3cc:	ldr	x0, [sp, #64]
  41f3d0:	ldr	d0, [x0, #16]
  41f3d4:	ldr	x0, [sp, #88]
  41f3d8:	blr	x1
  41f3dc:	ldr	d0, [sp, #56]
  41f3e0:	fcmpe	d0, #0.0
  41f3e4:	b.lt	41f410 <sqrt@plt+0x1d5b0>  // b.tstop
  41f3e8:	ldr	d1, [sp, #56]
  41f3ec:	fmov	d0, #1.000000000000000000e+00
  41f3f0:	fcmpe	d1, d0
  41f3f4:	b.le	41f400 <sqrt@plt+0x1d5a0>
  41f3f8:	fmov	d0, #1.000000000000000000e+00
  41f3fc:	str	d0, [sp, #56]
  41f400:	ldr	d0, [sp, #56]
  41f404:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f408:	add	x0, x0, #0xe20
  41f40c:	bl	401e50 <printf@plt>
  41f410:	ldr	x1, [sp, #80]
  41f414:	ldr	x0, [sp, #88]
  41f418:	bl	41fb0c <sqrt@plt+0x1dcac>
  41f41c:	fmov	d2, d0
  41f420:	fmov	d0, d1
  41f424:	str	d2, [sp, #96]
  41f428:	str	d0, [sp, #104]
  41f42c:	ldr	x0, [sp, #64]
  41f430:	ldr	w0, [x0]
  41f434:	cmp	w0, #0x3
  41f438:	b.eq	41f500 <sqrt@plt+0x1d6a0>  // b.none
  41f43c:	cmp	w0, #0x3
  41f440:	b.gt	41f580 <sqrt@plt+0x1d720>
  41f444:	cmp	w0, #0x1
  41f448:	b.gt	41f458 <sqrt@plt+0x1d5f8>
  41f44c:	cmp	w0, #0x0
  41f450:	b.ge	41f464 <sqrt@plt+0x1d604>  // b.tcont
  41f454:	b	41f580 <sqrt@plt+0x1d720>
  41f458:	cmp	w0, #0x2
  41f45c:	b.eq	41f540 <sqrt@plt+0x1d6e0>  // b.none
  41f460:	b	41f580 <sqrt@plt+0x1d720>
  41f464:	ldr	x0, [sp, #64]
  41f468:	ldr	w0, [x0]
  41f46c:	cmp	w0, #0x0
  41f470:	b.ne	41f480 <sqrt@plt+0x1d620>  // b.any
  41f474:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f478:	add	x19, x0, #0xe98
  41f47c:	b	41f488 <sqrt@plt+0x1d628>
  41f480:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f484:	add	x19, x0, #0xea0
  41f488:	ldr	d0, [sp, #96]
  41f48c:	bl	41fadc <sqrt@plt+0x1dc7c>
  41f490:	mov	w20, w0
  41f494:	ldr	d0, [sp, #104]
  41f498:	bl	41fadc <sqrt@plt+0x1dc7c>
  41f49c:	mov	w21, w0
  41f4a0:	ldr	x0, [sp, #72]
  41f4a4:	ldr	d1, [x0]
  41f4a8:	ldr	x0, [sp, #88]
  41f4ac:	ldr	d0, [x0, #64]
  41f4b0:	fadd	d0, d0, d0
  41f4b4:	fdiv	d0, d1, d0
  41f4b8:	bl	41fadc <sqrt@plt+0x1dc7c>
  41f4bc:	mov	w22, w0
  41f4c0:	ldr	x0, [sp, #72]
  41f4c4:	ldr	d1, [x0, #8]
  41f4c8:	ldr	x0, [sp, #88]
  41f4cc:	ldr	d0, [x0, #64]
  41f4d0:	fadd	d0, d0, d0
  41f4d4:	fdiv	d0, d1, d0
  41f4d8:	bl	41fadc <sqrt@plt+0x1dc7c>
  41f4dc:	mov	w5, w0
  41f4e0:	mov	w4, w22
  41f4e4:	mov	w3, w21
  41f4e8:	mov	w2, w20
  41f4ec:	mov	x1, x19
  41f4f0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f4f4:	add	x0, x0, #0xea8
  41f4f8:	bl	401e50 <printf@plt>
  41f4fc:	b	41f59c <sqrt@plt+0x1d73c>
  41f500:	ldr	x19, [sp, #88]
  41f504:	ldr	x0, [sp, #88]
  41f508:	ldr	d0, [x0, #64]
  41f50c:	ldr	x0, [sp, #72]
  41f510:	bl	410664 <sqrt@plt+0xe804>
  41f514:	fmov	d2, d0
  41f518:	fmov	d0, d1
  41f51c:	str	d2, [sp, #112]
  41f520:	str	d0, [sp, #120]
  41f524:	add	x0, sp, #0x70
  41f528:	ldr	x3, [sp, #64]
  41f52c:	mov	x2, x0
  41f530:	ldr	x1, [sp, #80]
  41f534:	mov	x0, x19
  41f538:	bl	418d2c <sqrt@plt+0x16ecc>
  41f53c:	b	41f59c <sqrt@plt+0x1d73c>
  41f540:	ldr	x19, [sp, #88]
  41f544:	ldr	x0, [sp, #88]
  41f548:	ldr	d0, [x0, #64]
  41f54c:	ldr	x0, [sp, #72]
  41f550:	bl	410664 <sqrt@plt+0xe804>
  41f554:	fmov	d2, d0
  41f558:	fmov	d0, d1
  41f55c:	str	d2, [sp, #128]
  41f560:	str	d0, [sp, #136]
  41f564:	add	x0, sp, #0x80
  41f568:	ldr	x3, [sp, #64]
  41f56c:	mov	x2, x0
  41f570:	ldr	x1, [sp, #80]
  41f574:	mov	x0, x19
  41f578:	bl	4191dc <sqrt@plt+0x1737c>
  41f57c:	b	41f59c <sqrt@plt+0x1d73c>
  41f580:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f584:	add	x2, x0, #0xe58
  41f588:	mov	w1, #0x157                 	// #343
  41f58c:	mov	w0, #0x0                   	// #0
  41f590:	bl	407ffc <sqrt@plt+0x619c>
  41f594:	b	41f59c <sqrt@plt+0x1d73c>
  41f598:	nop
  41f59c:	ldp	x19, x20, [sp, #16]
  41f5a0:	ldp	x21, x22, [sp, #32]
  41f5a4:	ldp	x29, x30, [sp], #144
  41f5a8:	ret
  41f5ac:	stp	x29, x30, [sp, #-48]!
  41f5b0:	mov	x29, sp
  41f5b4:	str	x0, [sp, #40]
  41f5b8:	str	x1, [sp, #32]
  41f5bc:	str	x2, [sp, #24]
  41f5c0:	str	w3, [sp, #20]
  41f5c4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41f5c8:	add	x0, x0, #0xbe0
  41f5cc:	ldr	x0, [x0]
  41f5d0:	mov	x1, x0
  41f5d4:	ldr	x0, [sp, #32]
  41f5d8:	bl	4019e0 <fputs@plt>
  41f5dc:	mov	w0, #0x25                  	// #37
  41f5e0:	bl	401ba0 <putchar@plt>
  41f5e4:	mov	w0, #0xa                   	// #10
  41f5e8:	bl	401ba0 <putchar@plt>
  41f5ec:	nop
  41f5f0:	ldp	x29, x30, [sp], #48
  41f5f4:	ret
  41f5f8:	sub	sp, sp, #0x10
  41f5fc:	str	x0, [sp, #8]
  41f600:	mov	w0, #0x1                   	// #1
  41f604:	add	sp, sp, #0x10
  41f608:	ret
  41f60c:	stp	x29, x30, [sp, #-112]!
  41f610:	mov	x29, sp
  41f614:	str	x19, [sp, #16]
  41f618:	str	x0, [sp, #56]
  41f61c:	str	x1, [sp, #48]
  41f620:	str	x2, [sp, #40]
  41f624:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x418>
  41f628:	add	x0, x0, #0xe4
  41f62c:	ldr	w0, [x0]
  41f630:	cmp	w0, #0x0
  41f634:	b.eq	41f68c <sqrt@plt+0x1d82c>  // b.none
  41f638:	ldr	x0, [sp, #40]
  41f63c:	add	x2, sp, #0x50
  41f640:	mov	x3, x0
  41f644:	ldp	x0, x1, [x3]
  41f648:	stp	x0, x1, [x2]
  41f64c:	ldr	x0, [x3, #16]
  41f650:	str	x0, [x2, #16]
  41f654:	mov	w0, #0x1                   	// #1
  41f658:	str	w0, [sp, #80]
  41f65c:	ldr	x0, [sp, #56]
  41f660:	ldr	x0, [x0]
  41f664:	add	x0, x0, #0x30
  41f668:	ldr	x5, [x0]
  41f66c:	add	x0, sp, #0x50
  41f670:	mov	x4, x0
  41f674:	mov	w3, #0x1                   	// #1
  41f678:	ldr	x2, [sp, #48]
  41f67c:	ldr	x1, [sp, #48]
  41f680:	ldr	x0, [sp, #56]
  41f684:	blr	x5
  41f688:	b	41f710 <sqrt@plt+0x1d8b0>
  41f68c:	ldr	x0, [sp, #40]
  41f690:	ldr	d0, [x0, #16]
  41f694:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f698:	ldr	d1, [x0, #3952]
  41f69c:	fmul	d1, d0, d1
  41f6a0:	fmov	d0, #5.000000000000000000e-01
  41f6a4:	fadd	d0, d1, d0
  41f6a8:	fcvtzs	w0, d0
  41f6ac:	str	w0, [sp, #108]
  41f6b0:	ldr	w0, [sp, #108]
  41f6b4:	cmp	w0, #0x0
  41f6b8:	b.ne	41f6c4 <sqrt@plt+0x1d864>  // b.any
  41f6bc:	mov	w0, #0x1                   	// #1
  41f6c0:	str	w0, [sp, #108]
  41f6c4:	ldr	x1, [sp, #48]
  41f6c8:	ldr	x0, [sp, #56]
  41f6cc:	bl	41fb0c <sqrt@plt+0x1dcac>
  41f6d0:	fmov	d2, d0
  41f6d4:	fmov	d0, d1
  41f6d8:	str	d2, [sp, #64]
  41f6dc:	str	d0, [sp, #72]
  41f6e0:	ldr	d0, [sp, #64]
  41f6e4:	bl	41fadc <sqrt@plt+0x1dc7c>
  41f6e8:	mov	w19, w0
  41f6ec:	ldr	d0, [sp, #72]
  41f6f0:	bl	41fadc <sqrt@plt+0x1dc7c>
  41f6f4:	ldr	w4, [sp, #108]
  41f6f8:	ldr	w3, [sp, #108]
  41f6fc:	mov	w2, w0
  41f700:	mov	w1, w19
  41f704:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f708:	add	x0, x0, #0xed8
  41f70c:	bl	401e50 <printf@plt>
  41f710:	nop
  41f714:	ldr	x19, [sp, #16]
  41f718:	ldp	x29, x30, [sp], #112
  41f71c:	ret
  41f720:	sub	sp, sp, #0x20
  41f724:	str	x0, [sp, #24]
  41f728:	str	x1, [sp, #16]
  41f72c:	str	x2, [sp, #8]
  41f730:	nop
  41f734:	add	sp, sp, #0x20
  41f738:	ret
  41f73c:	sub	sp, sp, #0x10
  41f740:	str	x0, [sp, #8]
  41f744:	nop
  41f748:	add	sp, sp, #0x10
  41f74c:	ret
  41f750:	sub	sp, sp, #0x10
  41f754:	str	x0, [sp, #8]
  41f758:	mov	x0, #0x0                   	// #0
  41f75c:	add	sp, sp, #0x10
  41f760:	ret
  41f764:	sub	sp, sp, #0x10
  41f768:	str	x0, [sp, #8]
  41f76c:	mov	x0, #0x0                   	// #0
  41f770:	add	sp, sp, #0x10
  41f774:	ret
  41f778:	stp	x29, x30, [sp, #-32]!
  41f77c:	mov	x29, sp
  41f780:	str	x0, [sp, #24]
  41f784:	ldr	x0, [sp, #24]
  41f788:	bl	41e620 <sqrt@plt+0x1c7c0>
  41f78c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f790:	add	x1, x0, #0xf88
  41f794:	ldr	x0, [sp, #24]
  41f798:	str	x1, [x0]
  41f79c:	ldr	x0, [sp, #24]
  41f7a0:	mov	w1, #0x8                   	// #8
  41f7a4:	str	w1, [x0, #80]
  41f7a8:	ldr	x0, [sp, #24]
  41f7ac:	mov	w1, #0x8                   	// #8
  41f7b0:	str	w1, [x0, #84]
  41f7b4:	nop
  41f7b8:	ldp	x29, x30, [sp], #32
  41f7bc:	ret
  41f7c0:	stp	x29, x30, [sp, #-80]!
  41f7c4:	mov	x29, sp
  41f7c8:	str	x0, [sp, #40]
  41f7cc:	str	x1, [sp, #32]
  41f7d0:	str	x2, [sp, #24]
  41f7d4:	str	w3, [sp, #20]
  41f7d8:	ldr	x0, [sp, #32]
  41f7dc:	ldrb	w0, [x0]
  41f7e0:	cmp	w0, #0x2e
  41f7e4:	cset	w0, eq  // eq = none
  41f7e8:	and	w0, w0, #0xff
  41f7ec:	mov	w3, w0
  41f7f0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f7f4:	add	x2, x0, #0xe58
  41f7f8:	mov	w1, #0x1a0                 	// #416
  41f7fc:	mov	w0, w3
  41f800:	bl	407ffc <sqrt@plt+0x619c>
  41f804:	ldr	x0, [sp, #32]
  41f808:	add	x0, x0, #0x1
  41f80c:	ldrb	w0, [x0]
  41f810:	cmp	w0, #0x70
  41f814:	b.ne	41f86c <sqrt@plt+0x1da0c>  // b.any
  41f818:	ldr	x0, [sp, #32]
  41f81c:	add	x0, x0, #0x2
  41f820:	ldrb	w0, [x0]
  41f824:	cmp	w0, #0x73
  41f828:	b.ne	41f86c <sqrt@plt+0x1da0c>  // b.any
  41f82c:	ldr	x0, [sp, #32]
  41f830:	add	x0, x0, #0x3
  41f834:	ldrb	w0, [x0]
  41f838:	cmp	w0, #0x0
  41f83c:	b.eq	41f864 <sqrt@plt+0x1da04>  // b.none
  41f840:	ldr	x0, [sp, #32]
  41f844:	add	x0, x0, #0x3
  41f848:	ldrb	w0, [x0]
  41f84c:	mov	w1, w0
  41f850:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41f854:	add	x0, x0, #0x1a0
  41f858:	bl	40e1e4 <sqrt@plt+0xc384>
  41f85c:	cmp	w0, #0x0
  41f860:	b.ne	41f86c <sqrt@plt+0x1da0c>  // b.any
  41f864:	mov	w0, #0x1                   	// #1
  41f868:	b	41f870 <sqrt@plt+0x1da10>
  41f86c:	mov	w0, #0x0                   	// #0
  41f870:	cmp	w0, #0x0
  41f874:	b.eq	41f9bc <sqrt@plt+0x1db5c>  // b.none
  41f878:	ldr	x0, [sp, #32]
  41f87c:	add	x0, x0, #0x3
  41f880:	str	x0, [sp, #72]
  41f884:	ldr	x0, [sp, #72]
  41f888:	ldrb	w0, [x0]
  41f88c:	mov	w1, w0
  41f890:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41f894:	add	x0, x0, #0x6a0
  41f898:	bl	40e1e4 <sqrt@plt+0xc384>
  41f89c:	cmp	w0, #0x0
  41f8a0:	cset	w0, ne  // ne = any
  41f8a4:	and	w0, w0, #0xff
  41f8a8:	cmp	w0, #0x0
  41f8ac:	b.eq	41f8c0 <sqrt@plt+0x1da60>  // b.none
  41f8b0:	ldr	x0, [sp, #72]
  41f8b4:	add	x0, x0, #0x1
  41f8b8:	str	x0, [sp, #72]
  41f8bc:	b	41f884 <sqrt@plt+0x1da24>
  41f8c0:	ldr	x0, [sp, #72]
  41f8c4:	ldrb	w0, [x0]
  41f8c8:	cmp	w0, #0x0
  41f8cc:	b.ne	41f8fc <sqrt@plt+0x1da9c>  // b.any
  41f8d0:	ldr	x0, [sp, #40]
  41f8d4:	ldr	w0, [x0, #80]
  41f8d8:	str	w0, [sp, #64]
  41f8dc:	ldr	x0, [sp, #40]
  41f8e0:	ldr	w1, [x0, #84]
  41f8e4:	ldr	x0, [sp, #40]
  41f8e8:	str	w1, [x0, #80]
  41f8ec:	ldr	x0, [sp, #40]
  41f8f0:	ldr	w1, [sp, #64]
  41f8f4:	str	w1, [x0, #84]
  41f8f8:	b	41f9d4 <sqrt@plt+0x1db74>
  41f8fc:	add	x0, sp, #0x38
  41f900:	mov	w2, #0xa                   	// #10
  41f904:	mov	x1, x0
  41f908:	ldr	x0, [sp, #72]
  41f90c:	bl	401ac0 <strtol@plt>
  41f910:	str	w0, [sp, #68]
  41f914:	ldr	w0, [sp, #68]
  41f918:	cmp	w0, #0x0
  41f91c:	b.ne	41f960 <sqrt@plt+0x1db00>  // b.any
  41f920:	ldr	x0, [sp, #56]
  41f924:	ldr	x1, [sp, #72]
  41f928:	cmp	x1, x0
  41f92c:	b.ne	41f960 <sqrt@plt+0x1db00>  // b.any
  41f930:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41f934:	add	x5, x0, #0xcb0
  41f938:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41f93c:	add	x4, x0, #0xcb0
  41f940:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41f944:	add	x3, x0, #0xcb0
  41f948:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f94c:	add	x2, x0, #0xf18
  41f950:	ldr	w1, [sp, #20]
  41f954:	ldr	x0, [sp, #24]
  41f958:	bl	420a74 <sqrt@plt+0x1ec14>
  41f95c:	b	41f9d4 <sqrt@plt+0x1db74>
  41f960:	ldr	w0, [sp, #68]
  41f964:	cmp	w0, #0x0
  41f968:	b.ge	41f99c <sqrt@plt+0x1db3c>  // b.tcont
  41f96c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41f970:	add	x5, x0, #0xcb0
  41f974:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41f978:	add	x4, x0, #0xcb0
  41f97c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41f980:	add	x3, x0, #0xcb0
  41f984:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f988:	add	x2, x0, #0xf40
  41f98c:	ldr	w1, [sp, #20]
  41f990:	ldr	x0, [sp, #24]
  41f994:	bl	420a74 <sqrt@plt+0x1ec14>
  41f998:	b	41f9d4 <sqrt@plt+0x1db74>
  41f99c:	ldr	x0, [sp, #40]
  41f9a0:	ldr	w1, [x0, #80]
  41f9a4:	ldr	x0, [sp, #40]
  41f9a8:	str	w1, [x0, #84]
  41f9ac:	ldr	x0, [sp, #40]
  41f9b0:	ldr	w1, [sp, #68]
  41f9b4:	str	w1, [x0, #80]
  41f9b8:	b	41f9d4 <sqrt@plt+0x1db74>
  41f9bc:	ldr	x0, [sp, #32]
  41f9c0:	add	x0, x0, #0x1
  41f9c4:	mov	x1, x0
  41f9c8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41f9cc:	add	x0, x0, #0xf58
  41f9d0:	bl	401e50 <printf@plt>
  41f9d4:	nop
  41f9d8:	ldp	x29, x30, [sp], #80
  41f9dc:	ret
  41f9e0:	stp	x29, x30, [sp, #-32]!
  41f9e4:	mov	x29, sp
  41f9e8:	str	x0, [sp, #24]
  41f9ec:	str	d0, [sp, #16]
  41f9f0:	ldr	d0, [sp, #16]
  41f9f4:	fcmpe	d0, #0.0
  41f9f8:	b.pl	41fa18 <sqrt@plt+0x1dbb8>  // b.nfrst
  41f9fc:	ldr	x0, [sp, #24]
  41fa00:	ldr	w0, [x0, #80]
  41fa04:	mov	w1, w0
  41fa08:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41fa0c:	add	x0, x0, #0xb48
  41fa10:	bl	401e50 <printf@plt>
  41fa14:	b	41fa24 <sqrt@plt+0x1dbc4>
  41fa18:	ldr	x0, [sp, #24]
  41fa1c:	ldr	d0, [sp, #16]
  41fa20:	bl	41e6d0 <sqrt@plt+0x1c870>
  41fa24:	nop
  41fa28:	ldp	x29, x30, [sp], #32
  41fa2c:	ret
  41fa30:	stp	x29, x30, [sp, #-32]!
  41fa34:	mov	x29, sp
  41fa38:	stp	x19, x20, [sp, #16]
  41fa3c:	mov	x0, #0x58                  	// #88
  41fa40:	bl	422910 <_Znwm@@Base>
  41fa44:	mov	x19, x0
  41fa48:	mov	x0, x19
  41fa4c:	bl	41f778 <sqrt@plt+0x1d918>
  41fa50:	mov	x0, x19
  41fa54:	b	41fa70 <sqrt@plt+0x1dc10>
  41fa58:	mov	x20, x0
  41fa5c:	mov	x1, #0x58                  	// #88
  41fa60:	mov	x0, x19
  41fa64:	bl	4229cc <_ZdlPvm@@Base>
  41fa68:	mov	x0, x20
  41fa6c:	bl	401dd0 <_Unwind_Resume@plt>
  41fa70:	ldp	x19, x20, [sp, #16]
  41fa74:	ldp	x29, x30, [sp], #32
  41fa78:	ret
  41fa7c:	stp	x29, x30, [sp, #-32]!
  41fa80:	mov	x29, sp
  41fa84:	str	w0, [sp, #28]
  41fa88:	str	w1, [sp, #24]
  41fa8c:	ldr	w0, [sp, #28]
  41fa90:	cmp	w0, #0x1
  41fa94:	b.ne	41fab4 <sqrt@plt+0x1dc54>  // b.any
  41fa98:	ldr	w1, [sp, #24]
  41fa9c:	mov	w0, #0xffff                	// #65535
  41faa0:	cmp	w1, w0
  41faa4:	b.ne	41fab4 <sqrt@plt+0x1dc54>  // b.any
  41faa8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41faac:	add	x0, x0, #0x198
  41fab0:	bl	41fdf8 <sqrt@plt+0x1df98>
  41fab4:	nop
  41fab8:	ldp	x29, x30, [sp], #32
  41fabc:	ret
  41fac0:	stp	x29, x30, [sp, #-16]!
  41fac4:	mov	x29, sp
  41fac8:	mov	w1, #0xffff                	// #65535
  41facc:	mov	w0, #0x1                   	// #1
  41fad0:	bl	41fa7c <sqrt@plt+0x1dc1c>
  41fad4:	ldp	x29, x30, [sp], #16
  41fad8:	ret
  41fadc:	sub	sp, sp, #0x10
  41fae0:	str	d0, [sp, #8]
  41fae4:	ldr	d0, [sp, #8]
  41fae8:	mov	x0, #0x400000000000        	// #70368744177664
  41faec:	movk	x0, #0x408f, lsl #48
  41faf0:	fmov	d1, x0
  41faf4:	fmul	d1, d0, d1
  41faf8:	fmov	d0, #5.000000000000000000e-01
  41fafc:	fadd	d0, d1, d0
  41fb00:	fcvtzs	w0, d0
  41fb04:	add	sp, sp, #0x10
  41fb08:	ret
  41fb0c:	stp	x29, x30, [sp, #-48]!
  41fb10:	mov	x29, sp
  41fb14:	str	x0, [sp, #24]
  41fb18:	str	x1, [sp, #16]
  41fb1c:	ldr	x0, [sp, #16]
  41fb20:	ldr	d1, [x0]
  41fb24:	ldr	x0, [sp, #24]
  41fb28:	ldr	d0, [x0, #32]
  41fb2c:	fsub	d1, d1, d0
  41fb30:	ldr	x0, [sp, #24]
  41fb34:	ldr	d0, [x0, #64]
  41fb38:	fdiv	d2, d1, d0
  41fb3c:	ldr	x0, [sp, #24]
  41fb40:	ldr	d1, [x0, #40]
  41fb44:	ldr	x0, [sp, #16]
  41fb48:	ldr	d0, [x0, #8]
  41fb4c:	fsub	d1, d1, d0
  41fb50:	ldr	x0, [sp, #24]
  41fb54:	ldr	d0, [x0, #64]
  41fb58:	fdiv	d0, d1, d0
  41fb5c:	add	x0, sp, #0x20
  41fb60:	fmov	d1, d0
  41fb64:	fmov	d0, d2
  41fb68:	bl	410348 <sqrt@plt+0xe4e8>
  41fb6c:	ldp	x0, x1, [sp, #32]
  41fb70:	mov	x2, x0
  41fb74:	mov	x3, x1
  41fb78:	fmov	d0, x2
  41fb7c:	fmov	d1, x1
  41fb80:	ldp	x29, x30, [sp], #48
  41fb84:	ret
  41fb88:	stp	x29, x30, [sp, #-32]!
  41fb8c:	mov	x29, sp
  41fb90:	str	x0, [sp, #24]
  41fb94:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7634>
  41fb98:	add	x1, x0, #0xf88
  41fb9c:	ldr	x0, [sp, #24]
  41fba0:	str	x1, [x0]
  41fba4:	ldr	x0, [sp, #24]
  41fba8:	bl	41e678 <sqrt@plt+0x1c818>
  41fbac:	nop
  41fbb0:	ldp	x29, x30, [sp], #32
  41fbb4:	ret
  41fbb8:	stp	x29, x30, [sp, #-32]!
  41fbbc:	mov	x29, sp
  41fbc0:	str	x0, [sp, #24]
  41fbc4:	ldr	x0, [sp, #24]
  41fbc8:	bl	41fb88 <sqrt@plt+0x1dd28>
  41fbcc:	mov	x1, #0x58                  	// #88
  41fbd0:	ldr	x0, [sp, #24]
  41fbd4:	bl	4229cc <_ZdlPvm@@Base>
  41fbd8:	ldp	x29, x30, [sp], #32
  41fbdc:	ret
  41fbe0:	stp	x29, x30, [sp, #-32]!
  41fbe4:	mov	x29, sp
  41fbe8:	str	w0, [sp, #28]
  41fbec:	str	x1, [sp, #16]
  41fbf0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41fbf4:	add	x0, x0, #0xd40
  41fbf8:	ldr	x0, [x0]
  41fbfc:	cmp	x0, #0x0
  41fc00:	b.eq	41fc30 <sqrt@plt+0x1ddd0>  // b.none
  41fc04:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41fc08:	add	x0, x0, #0xbe8
  41fc0c:	ldr	x3, [x0]
  41fc10:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41fc14:	add	x0, x0, #0xd40
  41fc18:	ldr	x0, [x0]
  41fc1c:	mov	x2, x0
  41fc20:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  41fc24:	add	x1, x0, #0x168
  41fc28:	mov	x0, x3
  41fc2c:	bl	401a60 <fprintf@plt>
  41fc30:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41fc34:	add	x0, x0, #0xbe8
  41fc38:	ldr	x4, [x0]
  41fc3c:	ldr	x3, [sp, #16]
  41fc40:	ldr	w2, [sp, #28]
  41fc44:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  41fc48:	add	x1, x0, #0x170
  41fc4c:	mov	x0, x4
  41fc50:	bl	401a60 <fprintf@plt>
  41fc54:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  41fc58:	add	x0, x0, #0xbe8
  41fc5c:	ldr	x0, [x0]
  41fc60:	bl	401c80 <fflush@plt>
  41fc64:	bl	401d70 <abort@plt>
  41fc68:	sub	sp, sp, #0x20
  41fc6c:	str	x0, [sp, #8]
  41fc70:	ldr	x0, [sp, #8]
  41fc74:	str	x0, [sp, #16]
  41fc78:	str	wzr, [sp, #28]
  41fc7c:	ldr	w0, [sp, #28]
  41fc80:	cmp	w0, #0xff
  41fc84:	b.gt	41fca8 <sqrt@plt+0x1de48>
  41fc88:	ldrsw	x0, [sp, #28]
  41fc8c:	ldr	x1, [sp, #16]
  41fc90:	add	x0, x1, x0
  41fc94:	strb	wzr, [x0]
  41fc98:	ldr	w0, [sp, #28]
  41fc9c:	add	w0, w0, #0x1
  41fca0:	str	w0, [sp, #28]
  41fca4:	b	41fc7c <sqrt@plt+0x1de1c>
  41fca8:	nop
  41fcac:	add	sp, sp, #0x20
  41fcb0:	ret
  41fcb4:	stp	x29, x30, [sp, #-32]!
  41fcb8:	mov	x29, sp
  41fcbc:	str	x0, [sp, #24]
  41fcc0:	ldr	x0, [sp, #24]
  41fcc4:	bl	41fc68 <sqrt@plt+0x1de08>
  41fcc8:	nop
  41fccc:	ldp	x29, x30, [sp], #32
  41fcd0:	ret
  41fcd4:	stp	x29, x30, [sp, #-32]!
  41fcd8:	mov	x29, sp
  41fcdc:	str	x0, [sp, #24]
  41fce0:	str	x1, [sp, #16]
  41fce4:	ldr	x0, [sp, #24]
  41fce8:	bl	41fc68 <sqrt@plt+0x1de08>
  41fcec:	ldr	x0, [sp, #16]
  41fcf0:	ldrb	w0, [x0]
  41fcf4:	cmp	w0, #0x0
  41fcf8:	b.eq	41fd20 <sqrt@plt+0x1dec0>  // b.none
  41fcfc:	ldr	x0, [sp, #16]
  41fd00:	add	x1, x0, #0x1
  41fd04:	str	x1, [sp, #16]
  41fd08:	ldrb	w0, [x0]
  41fd0c:	ldr	x1, [sp, #24]
  41fd10:	sxtw	x0, w0
  41fd14:	mov	w2, #0x1                   	// #1
  41fd18:	strb	w2, [x1, x0]
  41fd1c:	b	41fcec <sqrt@plt+0x1de8c>
  41fd20:	nop
  41fd24:	ldp	x29, x30, [sp], #32
  41fd28:	ret
  41fd2c:	stp	x29, x30, [sp, #-32]!
  41fd30:	mov	x29, sp
  41fd34:	str	x0, [sp, #24]
  41fd38:	str	x1, [sp, #16]
  41fd3c:	ldr	x0, [sp, #24]
  41fd40:	bl	41fc68 <sqrt@plt+0x1de08>
  41fd44:	ldr	x0, [sp, #16]
  41fd48:	ldrb	w0, [x0]
  41fd4c:	cmp	w0, #0x0
  41fd50:	b.eq	41fd78 <sqrt@plt+0x1df18>  // b.none
  41fd54:	ldr	x0, [sp, #16]
  41fd58:	add	x1, x0, #0x1
  41fd5c:	str	x1, [sp, #16]
  41fd60:	ldrb	w0, [x0]
  41fd64:	ldr	x1, [sp, #24]
  41fd68:	sxtw	x0, w0
  41fd6c:	mov	w2, #0x1                   	// #1
  41fd70:	strb	w2, [x1, x0]
  41fd74:	b	41fd44 <sqrt@plt+0x1dee4>
  41fd78:	nop
  41fd7c:	ldp	x29, x30, [sp], #32
  41fd80:	ret
  41fd84:	sub	sp, sp, #0x10
  41fd88:	str	x0, [sp, #8]
  41fd8c:	str	w1, [sp, #4]
  41fd90:	nop
  41fd94:	add	sp, sp, #0x10
  41fd98:	ret
  41fd9c:	sub	sp, sp, #0x20
  41fda0:	str	x0, [sp, #8]
  41fda4:	str	x1, [sp]
  41fda8:	str	wzr, [sp, #28]
  41fdac:	ldr	w0, [sp, #28]
  41fdb0:	cmp	w0, #0xff
  41fdb4:	b.gt	41fdec <sqrt@plt+0x1df8c>
  41fdb8:	ldr	x1, [sp]
  41fdbc:	ldrsw	x0, [sp, #28]
  41fdc0:	ldrb	w0, [x1, x0]
  41fdc4:	cmp	w0, #0x0
  41fdc8:	b.eq	41fddc <sqrt@plt+0x1df7c>  // b.none
  41fdcc:	ldr	x1, [sp, #8]
  41fdd0:	ldrsw	x0, [sp, #28]
  41fdd4:	mov	w2, #0x1                   	// #1
  41fdd8:	strb	w2, [x1, x0]
  41fddc:	ldr	w0, [sp, #28]
  41fde0:	add	w0, w0, #0x1
  41fde4:	str	w0, [sp, #28]
  41fde8:	b	41fdac <sqrt@plt+0x1df4c>
  41fdec:	ldr	x0, [sp, #8]
  41fdf0:	add	sp, sp, #0x20
  41fdf4:	ret
  41fdf8:	stp	x29, x30, [sp, #-48]!
  41fdfc:	mov	x29, sp
  41fe00:	str	x0, [sp, #24]
  41fe04:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41fe08:	add	x0, x0, #0xca0
  41fe0c:	ldr	w0, [x0]
  41fe10:	cmp	w0, #0x0
  41fe14:	b.ne	420114 <sqrt@plt+0x1e2b4>  // b.any
  41fe18:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41fe1c:	add	x0, x0, #0xca0
  41fe20:	mov	w1, #0x1                   	// #1
  41fe24:	str	w1, [x0]
  41fe28:	str	wzr, [sp, #44]
  41fe2c:	ldr	w0, [sp, #44]
  41fe30:	cmp	w0, #0xff
  41fe34:	b.gt	420118 <sqrt@plt+0x1e2b8>
  41fe38:	ldr	w0, [sp, #44]
  41fe3c:	and	w0, w0, #0xffffff80
  41fe40:	cmp	w0, #0x0
  41fe44:	b.ne	41fe60 <sqrt@plt+0x1e000>  // b.any
  41fe48:	ldr	w0, [sp, #44]
  41fe4c:	bl	401ca0 <isalpha@plt>
  41fe50:	cmp	w0, #0x0
  41fe54:	b.eq	41fe60 <sqrt@plt+0x1e000>  // b.none
  41fe58:	mov	w0, #0x1                   	// #1
  41fe5c:	b	41fe64 <sqrt@plt+0x1e004>
  41fe60:	mov	w0, #0x0                   	// #0
  41fe64:	mov	w2, w0
  41fe68:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41fe6c:	add	x1, x0, #0x1a0
  41fe70:	ldrsw	x0, [sp, #44]
  41fe74:	strb	w2, [x1, x0]
  41fe78:	ldr	w0, [sp, #44]
  41fe7c:	and	w0, w0, #0xffffff80
  41fe80:	cmp	w0, #0x0
  41fe84:	b.ne	41fea0 <sqrt@plt+0x1e040>  // b.any
  41fe88:	ldr	w0, [sp, #44]
  41fe8c:	bl	401c30 <isupper@plt>
  41fe90:	cmp	w0, #0x0
  41fe94:	b.eq	41fea0 <sqrt@plt+0x1e040>  // b.none
  41fe98:	mov	w0, #0x1                   	// #1
  41fe9c:	b	41fea4 <sqrt@plt+0x1e044>
  41fea0:	mov	w0, #0x0                   	// #0
  41fea4:	mov	w2, w0
  41fea8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41feac:	add	x1, x0, #0x2a0
  41feb0:	ldrsw	x0, [sp, #44]
  41feb4:	strb	w2, [x1, x0]
  41feb8:	ldr	w0, [sp, #44]
  41febc:	and	w0, w0, #0xffffff80
  41fec0:	cmp	w0, #0x0
  41fec4:	b.ne	41fee0 <sqrt@plt+0x1e080>  // b.any
  41fec8:	ldr	w0, [sp, #44]
  41fecc:	bl	401a80 <islower@plt>
  41fed0:	cmp	w0, #0x0
  41fed4:	b.eq	41fee0 <sqrt@plt+0x1e080>  // b.none
  41fed8:	mov	w0, #0x1                   	// #1
  41fedc:	b	41fee4 <sqrt@plt+0x1e084>
  41fee0:	mov	w0, #0x0                   	// #0
  41fee4:	mov	w2, w0
  41fee8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41feec:	add	x1, x0, #0x3a0
  41fef0:	ldrsw	x0, [sp, #44]
  41fef4:	strb	w2, [x1, x0]
  41fef8:	ldr	w0, [sp, #44]
  41fefc:	and	w0, w0, #0xffffff80
  41ff00:	cmp	w0, #0x0
  41ff04:	b.ne	41ff2c <sqrt@plt+0x1e0cc>  // b.any
  41ff08:	ldr	w0, [sp, #44]
  41ff0c:	sub	w0, w0, #0x30
  41ff10:	cmp	w0, #0x9
  41ff14:	cset	w0, ls  // ls = plast
  41ff18:	and	w0, w0, #0xff
  41ff1c:	cmp	w0, #0x0
  41ff20:	b.eq	41ff2c <sqrt@plt+0x1e0cc>  // b.none
  41ff24:	mov	w0, #0x1                   	// #1
  41ff28:	b	41ff30 <sqrt@plt+0x1e0d0>
  41ff2c:	mov	w0, #0x0                   	// #0
  41ff30:	mov	w2, w0
  41ff34:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41ff38:	add	x1, x0, #0x4a0
  41ff3c:	ldrsw	x0, [sp, #44]
  41ff40:	strb	w2, [x1, x0]
  41ff44:	ldr	w0, [sp, #44]
  41ff48:	and	w0, w0, #0xffffff80
  41ff4c:	cmp	w0, #0x0
  41ff50:	b.ne	41ff6c <sqrt@plt+0x1e10c>  // b.any
  41ff54:	ldr	w0, [sp, #44]
  41ff58:	bl	401b80 <isxdigit@plt>
  41ff5c:	cmp	w0, #0x0
  41ff60:	b.eq	41ff6c <sqrt@plt+0x1e10c>  // b.none
  41ff64:	mov	w0, #0x1                   	// #1
  41ff68:	b	41ff70 <sqrt@plt+0x1e110>
  41ff6c:	mov	w0, #0x0                   	// #0
  41ff70:	mov	w2, w0
  41ff74:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41ff78:	add	x1, x0, #0x5a0
  41ff7c:	ldrsw	x0, [sp, #44]
  41ff80:	strb	w2, [x1, x0]
  41ff84:	ldr	w0, [sp, #44]
  41ff88:	and	w0, w0, #0xffffff80
  41ff8c:	cmp	w0, #0x0
  41ff90:	b.ne	41ffac <sqrt@plt+0x1e14c>  // b.any
  41ff94:	ldr	w0, [sp, #44]
  41ff98:	bl	401aa0 <isspace@plt>
  41ff9c:	cmp	w0, #0x0
  41ffa0:	b.eq	41ffac <sqrt@plt+0x1e14c>  // b.none
  41ffa4:	mov	w0, #0x1                   	// #1
  41ffa8:	b	41ffb0 <sqrt@plt+0x1e150>
  41ffac:	mov	w0, #0x0                   	// #0
  41ffb0:	mov	w2, w0
  41ffb4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41ffb8:	add	x1, x0, #0x6a0
  41ffbc:	ldrsw	x0, [sp, #44]
  41ffc0:	strb	w2, [x1, x0]
  41ffc4:	ldr	w0, [sp, #44]
  41ffc8:	and	w0, w0, #0xffffff80
  41ffcc:	cmp	w0, #0x0
  41ffd0:	b.ne	41ffec <sqrt@plt+0x1e18c>  // b.any
  41ffd4:	ldr	w0, [sp, #44]
  41ffd8:	bl	401d40 <ispunct@plt>
  41ffdc:	cmp	w0, #0x0
  41ffe0:	b.eq	41ffec <sqrt@plt+0x1e18c>  // b.none
  41ffe4:	mov	w0, #0x1                   	// #1
  41ffe8:	b	41fff0 <sqrt@plt+0x1e190>
  41ffec:	mov	w0, #0x0                   	// #0
  41fff0:	mov	w2, w0
  41fff4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  41fff8:	add	x1, x0, #0x7a0
  41fffc:	ldrsw	x0, [sp, #44]
  420000:	strb	w2, [x1, x0]
  420004:	ldr	w0, [sp, #44]
  420008:	and	w0, w0, #0xffffff80
  42000c:	cmp	w0, #0x0
  420010:	b.ne	42002c <sqrt@plt+0x1e1cc>  // b.any
  420014:	ldr	w0, [sp, #44]
  420018:	bl	401a40 <isalnum@plt>
  42001c:	cmp	w0, #0x0
  420020:	b.eq	42002c <sqrt@plt+0x1e1cc>  // b.none
  420024:	mov	w0, #0x1                   	// #1
  420028:	b	420030 <sqrt@plt+0x1e1d0>
  42002c:	mov	w0, #0x0                   	// #0
  420030:	mov	w2, w0
  420034:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420038:	add	x1, x0, #0x8a0
  42003c:	ldrsw	x0, [sp, #44]
  420040:	strb	w2, [x1, x0]
  420044:	ldr	w0, [sp, #44]
  420048:	and	w0, w0, #0xffffff80
  42004c:	cmp	w0, #0x0
  420050:	b.ne	42006c <sqrt@plt+0x1e20c>  // b.any
  420054:	ldr	w0, [sp, #44]
  420058:	bl	401c20 <isprint@plt>
  42005c:	cmp	w0, #0x0
  420060:	b.eq	42006c <sqrt@plt+0x1e20c>  // b.none
  420064:	mov	w0, #0x1                   	// #1
  420068:	b	420070 <sqrt@plt+0x1e210>
  42006c:	mov	w0, #0x0                   	// #0
  420070:	mov	w2, w0
  420074:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420078:	add	x1, x0, #0x9a0
  42007c:	ldrsw	x0, [sp, #44]
  420080:	strb	w2, [x1, x0]
  420084:	ldr	w0, [sp, #44]
  420088:	and	w0, w0, #0xffffff80
  42008c:	cmp	w0, #0x0
  420090:	b.ne	4200ac <sqrt@plt+0x1e24c>  // b.any
  420094:	ldr	w0, [sp, #44]
  420098:	bl	401be0 <isgraph@plt>
  42009c:	cmp	w0, #0x0
  4200a0:	b.eq	4200ac <sqrt@plt+0x1e24c>  // b.none
  4200a4:	mov	w0, #0x1                   	// #1
  4200a8:	b	4200b0 <sqrt@plt+0x1e250>
  4200ac:	mov	w0, #0x0                   	// #0
  4200b0:	mov	w2, w0
  4200b4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4200b8:	add	x1, x0, #0xaa0
  4200bc:	ldrsw	x0, [sp, #44]
  4200c0:	strb	w2, [x1, x0]
  4200c4:	ldr	w0, [sp, #44]
  4200c8:	and	w0, w0, #0xffffff80
  4200cc:	cmp	w0, #0x0
  4200d0:	b.ne	4200ec <sqrt@plt+0x1e28c>  // b.any
  4200d4:	ldr	w0, [sp, #44]
  4200d8:	bl	401d50 <iscntrl@plt>
  4200dc:	cmp	w0, #0x0
  4200e0:	b.eq	4200ec <sqrt@plt+0x1e28c>  // b.none
  4200e4:	mov	w0, #0x1                   	// #1
  4200e8:	b	4200f0 <sqrt@plt+0x1e290>
  4200ec:	mov	w0, #0x0                   	// #0
  4200f0:	mov	w2, w0
  4200f4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4200f8:	add	x1, x0, #0xba0
  4200fc:	ldrsw	x0, [sp, #44]
  420100:	strb	w2, [x1, x0]
  420104:	ldr	w0, [sp, #44]
  420108:	add	w0, w0, #0x1
  42010c:	str	w0, [sp, #44]
  420110:	b	41fe2c <sqrt@plt+0x1dfcc>
  420114:	nop
  420118:	ldp	x29, x30, [sp], #48
  42011c:	ret
  420120:	stp	x29, x30, [sp, #-32]!
  420124:	mov	x29, sp
  420128:	str	w0, [sp, #28]
  42012c:	str	w1, [sp, #24]
  420130:	ldr	w0, [sp, #28]
  420134:	cmp	w0, #0x1
  420138:	b.ne	420208 <sqrt@plt+0x1e3a8>  // b.any
  42013c:	ldr	w1, [sp, #24]
  420140:	mov	w0, #0xffff                	// #65535
  420144:	cmp	w1, w0
  420148:	b.ne	420208 <sqrt@plt+0x1e3a8>  // b.any
  42014c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420150:	add	x0, x0, #0xca8
  420154:	bl	41fdf8 <sqrt@plt+0x1df98>
  420158:	mov	w1, #0x0                   	// #0
  42015c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420160:	add	x0, x0, #0x1a0
  420164:	bl	41fd84 <sqrt@plt+0x1df24>
  420168:	mov	w1, #0x0                   	// #0
  42016c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420170:	add	x0, x0, #0x2a0
  420174:	bl	41fd84 <sqrt@plt+0x1df24>
  420178:	mov	w1, #0x0                   	// #0
  42017c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420180:	add	x0, x0, #0x3a0
  420184:	bl	41fd84 <sqrt@plt+0x1df24>
  420188:	mov	w1, #0x0                   	// #0
  42018c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420190:	add	x0, x0, #0x4a0
  420194:	bl	41fd84 <sqrt@plt+0x1df24>
  420198:	mov	w1, #0x0                   	// #0
  42019c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4201a0:	add	x0, x0, #0x5a0
  4201a4:	bl	41fd84 <sqrt@plt+0x1df24>
  4201a8:	mov	w1, #0x0                   	// #0
  4201ac:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4201b0:	add	x0, x0, #0x6a0
  4201b4:	bl	41fd84 <sqrt@plt+0x1df24>
  4201b8:	mov	w1, #0x0                   	// #0
  4201bc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4201c0:	add	x0, x0, #0x7a0
  4201c4:	bl	41fd84 <sqrt@plt+0x1df24>
  4201c8:	mov	w1, #0x0                   	// #0
  4201cc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4201d0:	add	x0, x0, #0x8a0
  4201d4:	bl	41fd84 <sqrt@plt+0x1df24>
  4201d8:	mov	w1, #0x0                   	// #0
  4201dc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4201e0:	add	x0, x0, #0x9a0
  4201e4:	bl	41fd84 <sqrt@plt+0x1df24>
  4201e8:	mov	w1, #0x0                   	// #0
  4201ec:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4201f0:	add	x0, x0, #0xaa0
  4201f4:	bl	41fd84 <sqrt@plt+0x1df24>
  4201f8:	mov	w1, #0x0                   	// #0
  4201fc:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420200:	add	x0, x0, #0xba0
  420204:	bl	41fd84 <sqrt@plt+0x1df24>
  420208:	nop
  42020c:	ldp	x29, x30, [sp], #32
  420210:	ret
  420214:	stp	x29, x30, [sp, #-16]!
  420218:	mov	x29, sp
  42021c:	mov	w1, #0xffff                	// #65535
  420220:	mov	w0, #0x1                   	// #1
  420224:	bl	420120 <sqrt@plt+0x1e2c0>
  420228:	ldp	x29, x30, [sp], #16
  42022c:	ret
  420230:	sub	sp, sp, #0x10
  420234:	str	x0, [sp, #8]
  420238:	str	x1, [sp]
  42023c:	ldr	x0, [sp, #8]
  420240:	mov	w1, #0x1                   	// #1
  420244:	str	w1, [x0]
  420248:	ldr	x0, [sp]
  42024c:	cmp	x0, #0x0
  420250:	b.eq	42025c <sqrt@plt+0x1e3fc>  // b.none
  420254:	ldr	x0, [sp]
  420258:	b	420264 <sqrt@plt+0x1e404>
  42025c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  420260:	add	x0, x0, #0x1a8
  420264:	ldr	x1, [sp, #8]
  420268:	str	x0, [x1, #8]
  42026c:	nop
  420270:	add	sp, sp, #0x10
  420274:	ret
  420278:	sub	sp, sp, #0x10
  42027c:	str	x0, [sp, #8]
  420280:	ldr	x0, [sp, #8]
  420284:	str	wzr, [x0]
  420288:	nop
  42028c:	add	sp, sp, #0x10
  420290:	ret
  420294:	sub	sp, sp, #0x10
  420298:	str	x0, [sp, #8]
  42029c:	str	w1, [sp, #4]
  4202a0:	ldr	x0, [sp, #8]
  4202a4:	mov	w1, #0x3                   	// #3
  4202a8:	str	w1, [x0]
  4202ac:	ldr	x0, [sp, #8]
  4202b0:	ldr	w1, [sp, #4]
  4202b4:	str	w1, [x0, #8]
  4202b8:	nop
  4202bc:	add	sp, sp, #0x10
  4202c0:	ret
  4202c4:	sub	sp, sp, #0x10
  4202c8:	str	x0, [sp, #8]
  4202cc:	str	w1, [sp, #4]
  4202d0:	ldr	x0, [sp, #8]
  4202d4:	mov	w1, #0x4                   	// #4
  4202d8:	str	w1, [x0]
  4202dc:	ldr	x0, [sp, #8]
  4202e0:	ldr	w1, [sp, #4]
  4202e4:	str	w1, [x0, #8]
  4202e8:	nop
  4202ec:	add	sp, sp, #0x10
  4202f0:	ret
  4202f4:	sub	sp, sp, #0x10
  4202f8:	str	x0, [sp, #8]
  4202fc:	strb	w1, [sp, #7]
  420300:	ldr	x0, [sp, #8]
  420304:	mov	w1, #0x2                   	// #2
  420308:	str	w1, [x0]
  42030c:	ldr	x0, [sp, #8]
  420310:	ldrb	w1, [sp, #7]
  420314:	strb	w1, [x0, #8]
  420318:	nop
  42031c:	add	sp, sp, #0x10
  420320:	ret
  420324:	sub	sp, sp, #0x10
  420328:	str	x0, [sp, #8]
  42032c:	strb	w1, [sp, #7]
  420330:	ldr	x0, [sp, #8]
  420334:	mov	w1, #0x2                   	// #2
  420338:	str	w1, [x0]
  42033c:	ldr	x0, [sp, #8]
  420340:	ldrb	w1, [sp, #7]
  420344:	strb	w1, [x0, #8]
  420348:	nop
  42034c:	add	sp, sp, #0x10
  420350:	ret
  420354:	sub	sp, sp, #0x10
  420358:	str	x0, [sp, #8]
  42035c:	str	d0, [sp]
  420360:	ldr	x0, [sp, #8]
  420364:	mov	w1, #0x5                   	// #5
  420368:	str	w1, [x0]
  42036c:	ldr	x0, [sp, #8]
  420370:	ldr	d0, [sp]
  420374:	str	d0, [x0, #8]
  420378:	nop
  42037c:	add	sp, sp, #0x10
  420380:	ret
  420384:	sub	sp, sp, #0x10
  420388:	str	x0, [sp, #8]
  42038c:	ldr	x0, [sp, #8]
  420390:	ldr	w0, [x0]
  420394:	cmp	w0, #0x0
  420398:	cset	w0, eq  // eq = none
  42039c:	and	w0, w0, #0xff
  4203a0:	add	sp, sp, #0x10
  4203a4:	ret
  4203a8:	stp	x29, x30, [sp, #-32]!
  4203ac:	mov	x29, sp
  4203b0:	str	x0, [sp, #24]
  4203b4:	ldr	x0, [sp, #24]
  4203b8:	ldr	w0, [x0]
  4203bc:	cmp	w0, #0x5
  4203c0:	b.eq	4204b4 <sqrt@plt+0x1e654>  // b.none
  4203c4:	cmp	w0, #0x5
  4203c8:	b.gt	4204e0 <sqrt@plt+0x1e680>
  4203cc:	cmp	w0, #0x4
  4203d0:	b.eq	42043c <sqrt@plt+0x1e5dc>  // b.none
  4203d4:	cmp	w0, #0x4
  4203d8:	b.gt	4204e0 <sqrt@plt+0x1e680>
  4203dc:	cmp	w0, #0x3
  4203e0:	b.eq	420410 <sqrt@plt+0x1e5b0>  // b.none
  4203e4:	cmp	w0, #0x3
  4203e8:	b.gt	4204e0 <sqrt@plt+0x1e680>
  4203ec:	cmp	w0, #0x2
  4203f0:	b.eq	420468 <sqrt@plt+0x1e608>  // b.none
  4203f4:	cmp	w0, #0x2
  4203f8:	b.gt	4204e0 <sqrt@plt+0x1e680>
  4203fc:	cmp	w0, #0x0
  420400:	b.eq	4204dc <sqrt@plt+0x1e67c>  // b.none
  420404:	cmp	w0, #0x1
  420408:	b.eq	420490 <sqrt@plt+0x1e630>  // b.none
  42040c:	b	4204e0 <sqrt@plt+0x1e680>
  420410:	ldr	x0, [sp, #24]
  420414:	ldr	w0, [x0, #8]
  420418:	bl	422414 <sqrt@plt+0x205b4>
  42041c:	mov	x2, x0
  420420:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  420424:	add	x0, x0, #0xbe8
  420428:	ldr	x0, [x0]
  42042c:	mov	x1, x0
  420430:	mov	x0, x2
  420434:	bl	4019e0 <fputs@plt>
  420438:	b	4204e0 <sqrt@plt+0x1e680>
  42043c:	ldr	x0, [sp, #24]
  420440:	ldr	w0, [x0, #8]
  420444:	bl	42256c <sqrt@plt+0x2070c>
  420448:	mov	x2, x0
  42044c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  420450:	add	x0, x0, #0xbe8
  420454:	ldr	x0, [x0]
  420458:	mov	x1, x0
  42045c:	mov	x0, x2
  420460:	bl	4019e0 <fputs@plt>
  420464:	b	4204e0 <sqrt@plt+0x1e680>
  420468:	ldr	x0, [sp, #24]
  42046c:	ldrb	w0, [x0, #8]
  420470:	mov	w2, w0
  420474:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  420478:	add	x0, x0, #0xbe8
  42047c:	ldr	x0, [x0]
  420480:	mov	x1, x0
  420484:	mov	w0, w2
  420488:	bl	401a70 <putc@plt>
  42048c:	b	4204e0 <sqrt@plt+0x1e680>
  420490:	ldr	x0, [sp, #24]
  420494:	ldr	x2, [x0, #8]
  420498:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  42049c:	add	x0, x0, #0xbe8
  4204a0:	ldr	x0, [x0]
  4204a4:	mov	x1, x0
  4204a8:	mov	x0, x2
  4204ac:	bl	4019e0 <fputs@plt>
  4204b0:	b	4204e0 <sqrt@plt+0x1e680>
  4204b4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4204b8:	add	x0, x0, #0xbe8
  4204bc:	ldr	x2, [x0]
  4204c0:	ldr	x0, [sp, #24]
  4204c4:	ldr	d0, [x0, #8]
  4204c8:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  4204cc:	add	x1, x0, #0x1b0
  4204d0:	mov	x0, x2
  4204d4:	bl	401a60 <fprintf@plt>
  4204d8:	b	4204e0 <sqrt@plt+0x1e680>
  4204dc:	nop
  4204e0:	nop
  4204e4:	ldp	x29, x30, [sp], #32
  4204e8:	ret
  4204ec:	stp	x29, x30, [sp, #-64]!
  4204f0:	mov	x29, sp
  4204f4:	str	x0, [sp, #40]
  4204f8:	str	x1, [sp, #32]
  4204fc:	str	x2, [sp, #24]
  420500:	str	x3, [sp, #16]
  420504:	ldr	x0, [sp, #40]
  420508:	cmp	x0, #0x0
  42050c:	cset	w0, ne  // ne = any
  420510:	and	w0, w0, #0xff
  420514:	mov	w3, w0
  420518:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  42051c:	add	x2, x0, #0x1b8
  420520:	mov	w1, #0x62                  	// #98
  420524:	mov	w0, w3
  420528:	bl	407ffc <sqrt@plt+0x619c>
  42052c:	ldr	x0, [sp, #40]
  420530:	add	x1, x0, #0x1
  420534:	str	x1, [sp, #40]
  420538:	ldrb	w0, [x0]
  42053c:	strb	w0, [sp, #63]
  420540:	ldrb	w0, [sp, #63]
  420544:	cmp	w0, #0x0
  420548:	cset	w0, ne  // ne = any
  42054c:	and	w0, w0, #0xff
  420550:	cmp	w0, #0x0
  420554:	b.eq	4206ac <sqrt@plt+0x1e84c>  // b.none
  420558:	ldrb	w0, [sp, #63]
  42055c:	cmp	w0, #0x25
  420560:	b.ne	42068c <sqrt@plt+0x1e82c>  // b.any
  420564:	ldr	x0, [sp, #40]
  420568:	add	x1, x0, #0x1
  42056c:	str	x1, [sp, #40]
  420570:	ldrb	w0, [x0]
  420574:	strb	w0, [sp, #63]
  420578:	ldrb	w0, [sp, #63]
  42057c:	cmp	w0, #0x33
  420580:	b.eq	42063c <sqrt@plt+0x1e7dc>  // b.none
  420584:	cmp	w0, #0x33
  420588:	b.gt	420674 <sqrt@plt+0x1e814>
  42058c:	cmp	w0, #0x32
  420590:	b.eq	420604 <sqrt@plt+0x1e7a4>  // b.none
  420594:	cmp	w0, #0x32
  420598:	b.gt	420674 <sqrt@plt+0x1e814>
  42059c:	cmp	w0, #0x25
  4205a0:	b.eq	4205b0 <sqrt@plt+0x1e750>  // b.none
  4205a4:	cmp	w0, #0x31
  4205a8:	b.eq	4205cc <sqrt@plt+0x1e76c>  // b.none
  4205ac:	b	420674 <sqrt@plt+0x1e814>
  4205b0:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4205b4:	add	x0, x0, #0xbe8
  4205b8:	ldr	x0, [x0]
  4205bc:	mov	x1, x0
  4205c0:	mov	w0, #0x25                  	// #37
  4205c4:	bl	401c40 <fputc@plt>
  4205c8:	b	4206a8 <sqrt@plt+0x1e848>
  4205cc:	ldr	x0, [sp, #32]
  4205d0:	bl	420384 <sqrt@plt+0x1e524>
  4205d4:	cmp	w0, #0x0
  4205d8:	cset	w0, eq  // eq = none
  4205dc:	and	w0, w0, #0xff
  4205e0:	mov	w3, w0
  4205e4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  4205e8:	add	x2, x0, #0x1b8
  4205ec:	mov	w1, #0x6c                  	// #108
  4205f0:	mov	w0, w3
  4205f4:	bl	407ffc <sqrt@plt+0x619c>
  4205f8:	ldr	x0, [sp, #32]
  4205fc:	bl	4203a8 <sqrt@plt+0x1e548>
  420600:	b	4206a8 <sqrt@plt+0x1e848>
  420604:	ldr	x0, [sp, #24]
  420608:	bl	420384 <sqrt@plt+0x1e524>
  42060c:	cmp	w0, #0x0
  420610:	cset	w0, eq  // eq = none
  420614:	and	w0, w0, #0xff
  420618:	mov	w3, w0
  42061c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  420620:	add	x2, x0, #0x1b8
  420624:	mov	w1, #0x70                  	// #112
  420628:	mov	w0, w3
  42062c:	bl	407ffc <sqrt@plt+0x619c>
  420630:	ldr	x0, [sp, #24]
  420634:	bl	4203a8 <sqrt@plt+0x1e548>
  420638:	b	4206a8 <sqrt@plt+0x1e848>
  42063c:	ldr	x0, [sp, #16]
  420640:	bl	420384 <sqrt@plt+0x1e524>
  420644:	cmp	w0, #0x0
  420648:	cset	w0, eq  // eq = none
  42064c:	and	w0, w0, #0xff
  420650:	mov	w3, w0
  420654:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  420658:	add	x2, x0, #0x1b8
  42065c:	mov	w1, #0x74                  	// #116
  420660:	mov	w0, w3
  420664:	bl	407ffc <sqrt@plt+0x619c>
  420668:	ldr	x0, [sp, #16]
  42066c:	bl	4203a8 <sqrt@plt+0x1e548>
  420670:	b	4206a8 <sqrt@plt+0x1e848>
  420674:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  420678:	add	x2, x0, #0x1b8
  42067c:	mov	w1, #0x78                  	// #120
  420680:	mov	w0, #0x0                   	// #0
  420684:	bl	407ffc <sqrt@plt+0x619c>
  420688:	b	42052c <sqrt@plt+0x1e6cc>
  42068c:	ldrb	w2, [sp, #63]
  420690:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  420694:	add	x0, x0, #0xbe8
  420698:	ldr	x0, [x0]
  42069c:	mov	x1, x0
  4206a0:	mov	w0, w2
  4206a4:	bl	401a70 <putc@plt>
  4206a8:	b	42052c <sqrt@plt+0x1e6cc>
  4206ac:	nop
  4206b0:	ldp	x29, x30, [sp], #64
  4206b4:	ret
  4206b8:	stp	x29, x30, [sp, #-32]!
  4206bc:	mov	x29, sp
  4206c0:	str	w0, [sp, #28]
  4206c4:	str	w1, [sp, #24]
  4206c8:	ldr	w0, [sp, #28]
  4206cc:	cmp	w0, #0x1
  4206d0:	b.ne	4206f0 <sqrt@plt+0x1e890>  // b.any
  4206d4:	ldr	w1, [sp, #24]
  4206d8:	mov	w0, #0xffff                	// #65535
  4206dc:	cmp	w1, w0
  4206e0:	b.ne	4206f0 <sqrt@plt+0x1e890>  // b.any
  4206e4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4206e8:	add	x0, x0, #0xcb0
  4206ec:	bl	420278 <sqrt@plt+0x1e418>
  4206f0:	nop
  4206f4:	ldp	x29, x30, [sp], #32
  4206f8:	ret
  4206fc:	stp	x29, x30, [sp, #-16]!
  420700:	mov	x29, sp
  420704:	mov	w1, #0xffff                	// #65535
  420708:	mov	w0, #0x1                   	// #1
  42070c:	bl	4206b8 <sqrt@plt+0x1e858>
  420710:	ldp	x29, x30, [sp], #16
  420714:	ret
  420718:	stp	x29, x30, [sp, #-96]!
  42071c:	mov	x29, sp
  420720:	str	x0, [sp, #72]
  420724:	str	x1, [sp, #64]
  420728:	str	w2, [sp, #60]
  42072c:	str	w3, [sp, #56]
  420730:	str	x4, [sp, #48]
  420734:	str	x5, [sp, #40]
  420738:	str	x6, [sp, #32]
  42073c:	str	x7, [sp, #24]
  420740:	str	wzr, [sp, #92]
  420744:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420748:	add	x0, x0, #0xd40
  42074c:	ldr	x0, [x0]
  420750:	cmp	x0, #0x0
  420754:	b.eq	42078c <sqrt@plt+0x1e92c>  // b.none
  420758:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  42075c:	add	x0, x0, #0xbe8
  420760:	ldr	x3, [x0]
  420764:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420768:	add	x0, x0, #0xd40
  42076c:	ldr	x0, [x0]
  420770:	mov	x2, x0
  420774:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  420778:	add	x1, x0, #0x1d8
  42077c:	mov	x0, x3
  420780:	bl	401a60 <fprintf@plt>
  420784:	mov	w0, #0x1                   	// #1
  420788:	str	w0, [sp, #92]
  42078c:	ldr	w0, [sp, #60]
  420790:	cmp	w0, #0x0
  420794:	b.lt	42082c <sqrt@plt+0x1e9cc>  // b.tstop
  420798:	ldr	x0, [sp, #72]
  42079c:	cmp	x0, #0x0
  4207a0:	b.eq	42082c <sqrt@plt+0x1e9cc>  // b.none
  4207a4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  4207a8:	add	x1, x0, #0x1e0
  4207ac:	ldr	x0, [sp, #72]
  4207b0:	bl	401d10 <strcmp@plt>
  4207b4:	cmp	w0, #0x0
  4207b8:	b.ne	4207c8 <sqrt@plt+0x1e968>  // b.any
  4207bc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  4207c0:	add	x0, x0, #0x1e8
  4207c4:	str	x0, [sp, #72]
  4207c8:	ldr	x0, [sp, #64]
  4207cc:	cmp	x0, #0x0
  4207d0:	b.eq	420800 <sqrt@plt+0x1e9a0>  // b.none
  4207d4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4207d8:	add	x0, x0, #0xbe8
  4207dc:	ldr	x5, [x0]
  4207e0:	ldr	w4, [sp, #60]
  4207e4:	ldr	x3, [sp, #64]
  4207e8:	ldr	x2, [sp, #72]
  4207ec:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  4207f0:	add	x1, x0, #0x200
  4207f4:	mov	x0, x5
  4207f8:	bl	401a60 <fprintf@plt>
  4207fc:	b	420824 <sqrt@plt+0x1e9c4>
  420800:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  420804:	add	x0, x0, #0xbe8
  420808:	ldr	x4, [x0]
  42080c:	ldr	w3, [sp, #60]
  420810:	ldr	x2, [sp, #72]
  420814:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  420818:	add	x1, x0, #0x210
  42081c:	mov	x0, x4
  420820:	bl	401a60 <fprintf@plt>
  420824:	mov	w0, #0x1                   	// #1
  420828:	str	w0, [sp, #92]
  42082c:	ldr	w0, [sp, #92]
  420830:	cmp	w0, #0x0
  420834:	b.eq	420854 <sqrt@plt+0x1e9f4>  // b.none
  420838:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  42083c:	add	x0, x0, #0xbe8
  420840:	ldr	x0, [x0]
  420844:	mov	x1, x0
  420848:	mov	w0, #0x20                  	// #32
  42084c:	bl	401c40 <fputc@plt>
  420850:	str	wzr, [sp, #92]
  420854:	ldr	w0, [sp, #56]
  420858:	cmp	w0, #0x2
  42085c:	b.eq	420878 <sqrt@plt+0x1ea18>  // b.none
  420860:	cmp	w0, #0x2
  420864:	b.gt	4208d8 <sqrt@plt+0x1ea78>
  420868:	cmp	w0, #0x0
  42086c:	b.eq	4208a8 <sqrt@plt+0x1ea48>  // b.none
  420870:	cmp	w0, #0x1
  420874:	b	4208d8 <sqrt@plt+0x1ea78>
  420878:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  42087c:	add	x0, x0, #0xbe8
  420880:	ldr	x0, [x0]
  420884:	mov	x3, x0
  420888:	mov	x2, #0xc                   	// #12
  42088c:	mov	x1, #0x1                   	// #1
  420890:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  420894:	add	x0, x0, #0x218
  420898:	bl	401dc0 <fwrite@plt>
  42089c:	mov	w0, #0x1                   	// #1
  4208a0:	str	w0, [sp, #92]
  4208a4:	b	4208d8 <sqrt@plt+0x1ea78>
  4208a8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4208ac:	add	x0, x0, #0xbe8
  4208b0:	ldr	x0, [x0]
  4208b4:	mov	x3, x0
  4208b8:	mov	x2, #0x8                   	// #8
  4208bc:	mov	x1, #0x1                   	// #1
  4208c0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  4208c4:	add	x0, x0, #0x228
  4208c8:	bl	401dc0 <fwrite@plt>
  4208cc:	mov	w0, #0x1                   	// #1
  4208d0:	str	w0, [sp, #92]
  4208d4:	nop
  4208d8:	ldr	w0, [sp, #92]
  4208dc:	cmp	w0, #0x0
  4208e0:	b.eq	4208fc <sqrt@plt+0x1ea9c>  // b.none
  4208e4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4208e8:	add	x0, x0, #0xbe8
  4208ec:	ldr	x0, [x0]
  4208f0:	mov	x1, x0
  4208f4:	mov	w0, #0x20                  	// #32
  4208f8:	bl	401c40 <fputc@plt>
  4208fc:	ldr	x3, [sp, #24]
  420900:	ldr	x2, [sp, #32]
  420904:	ldr	x1, [sp, #40]
  420908:	ldr	x0, [sp, #48]
  42090c:	bl	4204ec <sqrt@plt+0x1e68c>
  420910:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  420914:	add	x0, x0, #0xbe8
  420918:	ldr	x0, [x0]
  42091c:	mov	x1, x0
  420920:	mov	w0, #0xa                   	// #10
  420924:	bl	401c40 <fputc@plt>
  420928:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  42092c:	add	x0, x0, #0xbe8
  420930:	ldr	x0, [x0]
  420934:	bl	401c80 <fflush@plt>
  420938:	ldr	w0, [sp, #56]
  42093c:	cmp	w0, #0x2
  420940:	b.ne	420948 <sqrt@plt+0x1eae8>  // b.any
  420944:	bl	420b64 <sqrt@plt+0x1ed04>
  420948:	nop
  42094c:	ldp	x29, x30, [sp], #96
  420950:	ret
  420954:	stp	x29, x30, [sp, #-64]!
  420958:	mov	x29, sp
  42095c:	str	w0, [sp, #60]
  420960:	str	x1, [sp, #48]
  420964:	str	x2, [sp, #40]
  420968:	str	x3, [sp, #32]
  42096c:	str	x4, [sp, #24]
  420970:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420974:	add	x0, x0, #0xcc0
  420978:	ldr	x8, [x0]
  42097c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  420980:	add	x0, x0, #0xcc8
  420984:	ldr	x1, [x0]
  420988:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  42098c:	add	x0, x0, #0xd3c
  420990:	ldr	w0, [x0]
  420994:	ldr	x7, [sp, #24]
  420998:	ldr	x6, [sp, #32]
  42099c:	ldr	x5, [sp, #40]
  4209a0:	ldr	x4, [sp, #48]
  4209a4:	ldr	w3, [sp, #60]
  4209a8:	mov	w2, w0
  4209ac:	mov	x0, x8
  4209b0:	bl	420718 <sqrt@plt+0x1e8b8>
  4209b4:	nop
  4209b8:	ldp	x29, x30, [sp], #64
  4209bc:	ret
  4209c0:	stp	x29, x30, [sp, #-48]!
  4209c4:	mov	x29, sp
  4209c8:	str	x0, [sp, #40]
  4209cc:	str	x1, [sp, #32]
  4209d0:	str	x2, [sp, #24]
  4209d4:	str	x3, [sp, #16]
  4209d8:	ldr	x4, [sp, #16]
  4209dc:	ldr	x3, [sp, #24]
  4209e0:	ldr	x2, [sp, #32]
  4209e4:	ldr	x1, [sp, #40]
  4209e8:	mov	w0, #0x1                   	// #1
  4209ec:	bl	420954 <sqrt@plt+0x1eaf4>
  4209f0:	nop
  4209f4:	ldp	x29, x30, [sp], #48
  4209f8:	ret
  4209fc:	stp	x29, x30, [sp, #-48]!
  420a00:	mov	x29, sp
  420a04:	str	x0, [sp, #40]
  420a08:	str	x1, [sp, #32]
  420a0c:	str	x2, [sp, #24]
  420a10:	str	x3, [sp, #16]
  420a14:	ldr	x4, [sp, #16]
  420a18:	ldr	x3, [sp, #24]
  420a1c:	ldr	x2, [sp, #32]
  420a20:	ldr	x1, [sp, #40]
  420a24:	mov	w0, #0x0                   	// #0
  420a28:	bl	420954 <sqrt@plt+0x1eaf4>
  420a2c:	nop
  420a30:	ldp	x29, x30, [sp], #48
  420a34:	ret
  420a38:	stp	x29, x30, [sp, #-48]!
  420a3c:	mov	x29, sp
  420a40:	str	x0, [sp, #40]
  420a44:	str	x1, [sp, #32]
  420a48:	str	x2, [sp, #24]
  420a4c:	str	x3, [sp, #16]
  420a50:	ldr	x4, [sp, #16]
  420a54:	ldr	x3, [sp, #24]
  420a58:	ldr	x2, [sp, #32]
  420a5c:	ldr	x1, [sp, #40]
  420a60:	mov	w0, #0x2                   	// #2
  420a64:	bl	420954 <sqrt@plt+0x1eaf4>
  420a68:	nop
  420a6c:	ldp	x29, x30, [sp], #48
  420a70:	ret
  420a74:	stp	x29, x30, [sp, #-64]!
  420a78:	mov	x29, sp
  420a7c:	str	x0, [sp, #56]
  420a80:	str	w1, [sp, #52]
  420a84:	str	x2, [sp, #40]
  420a88:	str	x3, [sp, #32]
  420a8c:	str	x4, [sp, #24]
  420a90:	str	x5, [sp, #16]
  420a94:	ldr	x7, [sp, #16]
  420a98:	ldr	x6, [sp, #24]
  420a9c:	ldr	x5, [sp, #32]
  420aa0:	ldr	x4, [sp, #40]
  420aa4:	mov	w3, #0x1                   	// #1
  420aa8:	ldr	w2, [sp, #52]
  420aac:	mov	x1, #0x0                   	// #0
  420ab0:	ldr	x0, [sp, #56]
  420ab4:	bl	420718 <sqrt@plt+0x1e8b8>
  420ab8:	nop
  420abc:	ldp	x29, x30, [sp], #64
  420ac0:	ret
  420ac4:	stp	x29, x30, [sp, #-64]!
  420ac8:	mov	x29, sp
  420acc:	str	x0, [sp, #56]
  420ad0:	str	w1, [sp, #52]
  420ad4:	str	x2, [sp, #40]
  420ad8:	str	x3, [sp, #32]
  420adc:	str	x4, [sp, #24]
  420ae0:	str	x5, [sp, #16]
  420ae4:	ldr	x7, [sp, #16]
  420ae8:	ldr	x6, [sp, #24]
  420aec:	ldr	x5, [sp, #32]
  420af0:	ldr	x4, [sp, #40]
  420af4:	mov	w3, #0x0                   	// #0
  420af8:	ldr	w2, [sp, #52]
  420afc:	mov	x1, #0x0                   	// #0
  420b00:	ldr	x0, [sp, #56]
  420b04:	bl	420718 <sqrt@plt+0x1e8b8>
  420b08:	nop
  420b0c:	ldp	x29, x30, [sp], #64
  420b10:	ret
  420b14:	stp	x29, x30, [sp, #-64]!
  420b18:	mov	x29, sp
  420b1c:	str	x0, [sp, #56]
  420b20:	str	w1, [sp, #52]
  420b24:	str	x2, [sp, #40]
  420b28:	str	x3, [sp, #32]
  420b2c:	str	x4, [sp, #24]
  420b30:	str	x5, [sp, #16]
  420b34:	ldr	x7, [sp, #16]
  420b38:	ldr	x6, [sp, #24]
  420b3c:	ldr	x5, [sp, #32]
  420b40:	ldr	x4, [sp, #40]
  420b44:	mov	w3, #0x2                   	// #2
  420b48:	ldr	w2, [sp, #52]
  420b4c:	mov	x1, #0x0                   	// #0
  420b50:	ldr	x0, [sp, #56]
  420b54:	bl	420718 <sqrt@plt+0x1e8b8>
  420b58:	nop
  420b5c:	ldp	x29, x30, [sp], #64
  420b60:	ret
  420b64:	stp	x29, x30, [sp, #-16]!
  420b68:	mov	x29, sp
  420b6c:	mov	w0, #0x3                   	// #3
  420b70:	bl	401da0 <exit@plt>
  420b74:	str	x19, [sp, #-64]!
  420b78:	str	x0, [sp, #24]
  420b7c:	str	x1, [sp, #16]
  420b80:	ldr	x0, [sp, #16]
  420b84:	ldr	w0, [x0, #48]
  420b88:	str	w0, [sp, #60]
  420b8c:	ldr	x0, [sp, #16]
  420b90:	ldr	w0, [x0, #52]
  420b94:	str	w0, [sp, #52]
  420b98:	ldr	x0, [sp, #16]
  420b9c:	ldr	w0, [x0]
  420ba0:	str	w0, [sp, #56]
  420ba4:	b	420d4c <sqrt@plt+0x1eeec>
  420ba8:	ldr	w1, [sp, #56]
  420bac:	ldr	w0, [sp, #52]
  420bb0:	sub	w1, w1, w0
  420bb4:	ldr	w2, [sp, #52]
  420bb8:	ldr	w0, [sp, #60]
  420bbc:	sub	w0, w2, w0
  420bc0:	cmp	w1, w0
  420bc4:	b.le	420c9c <sqrt@plt+0x1ee3c>
  420bc8:	ldr	w1, [sp, #52]
  420bcc:	ldr	w0, [sp, #60]
  420bd0:	sub	w0, w1, w0
  420bd4:	str	w0, [sp, #36]
  420bd8:	mov	w19, #0x0                   	// #0
  420bdc:	b	420c7c <sqrt@plt+0x1ee1c>
  420be0:	ldr	w0, [sp, #60]
  420be4:	add	w0, w19, w0
  420be8:	sxtw	x0, w0
  420bec:	lsl	x0, x0, #3
  420bf0:	ldr	x1, [sp, #24]
  420bf4:	add	x0, x1, x0
  420bf8:	ldr	x0, [x0]
  420bfc:	str	x0, [sp, #40]
  420c00:	ldr	w1, [sp, #52]
  420c04:	ldr	w0, [sp, #60]
  420c08:	sub	w0, w1, w0
  420c0c:	ldr	w1, [sp, #56]
  420c10:	sub	w0, w1, w0
  420c14:	add	w0, w19, w0
  420c18:	sxtw	x0, w0
  420c1c:	lsl	x0, x0, #3
  420c20:	ldr	x1, [sp, #24]
  420c24:	add	x1, x1, x0
  420c28:	ldr	w0, [sp, #60]
  420c2c:	add	w0, w19, w0
  420c30:	sxtw	x0, w0
  420c34:	lsl	x0, x0, #3
  420c38:	ldr	x2, [sp, #24]
  420c3c:	add	x0, x2, x0
  420c40:	ldr	x1, [x1]
  420c44:	str	x1, [x0]
  420c48:	ldr	w1, [sp, #52]
  420c4c:	ldr	w0, [sp, #60]
  420c50:	sub	w0, w1, w0
  420c54:	ldr	w1, [sp, #56]
  420c58:	sub	w0, w1, w0
  420c5c:	add	w0, w19, w0
  420c60:	sxtw	x0, w0
  420c64:	lsl	x0, x0, #3
  420c68:	ldr	x1, [sp, #24]
  420c6c:	add	x0, x1, x0
  420c70:	ldr	x1, [sp, #40]
  420c74:	str	x1, [x0]
  420c78:	add	w19, w19, #0x1
  420c7c:	ldr	w0, [sp, #36]
  420c80:	cmp	w19, w0
  420c84:	b.lt	420be0 <sqrt@plt+0x1ed80>  // b.tstop
  420c88:	ldr	w1, [sp, #56]
  420c8c:	ldr	w0, [sp, #36]
  420c90:	sub	w0, w1, w0
  420c94:	str	w0, [sp, #56]
  420c98:	b	420d4c <sqrt@plt+0x1eeec>
  420c9c:	ldr	w1, [sp, #56]
  420ca0:	ldr	w0, [sp, #52]
  420ca4:	sub	w0, w1, w0
  420ca8:	str	w0, [sp, #48]
  420cac:	mov	w19, #0x0                   	// #0
  420cb0:	b	420d30 <sqrt@plt+0x1eed0>
  420cb4:	ldr	w0, [sp, #60]
  420cb8:	add	w0, w19, w0
  420cbc:	sxtw	x0, w0
  420cc0:	lsl	x0, x0, #3
  420cc4:	ldr	x1, [sp, #24]
  420cc8:	add	x0, x1, x0
  420ccc:	ldr	x0, [x0]
  420cd0:	str	x0, [sp, #40]
  420cd4:	ldr	w0, [sp, #52]
  420cd8:	add	w0, w19, w0
  420cdc:	sxtw	x0, w0
  420ce0:	lsl	x0, x0, #3
  420ce4:	ldr	x1, [sp, #24]
  420ce8:	add	x1, x1, x0
  420cec:	ldr	w0, [sp, #60]
  420cf0:	add	w0, w19, w0
  420cf4:	sxtw	x0, w0
  420cf8:	lsl	x0, x0, #3
  420cfc:	ldr	x2, [sp, #24]
  420d00:	add	x0, x2, x0
  420d04:	ldr	x1, [x1]
  420d08:	str	x1, [x0]
  420d0c:	ldr	w0, [sp, #52]
  420d10:	add	w0, w19, w0
  420d14:	sxtw	x0, w0
  420d18:	lsl	x0, x0, #3
  420d1c:	ldr	x1, [sp, #24]
  420d20:	add	x0, x1, x0
  420d24:	ldr	x1, [sp, #40]
  420d28:	str	x1, [x0]
  420d2c:	add	w19, w19, #0x1
  420d30:	ldr	w0, [sp, #48]
  420d34:	cmp	w19, w0
  420d38:	b.lt	420cb4 <sqrt@plt+0x1ee54>  // b.tstop
  420d3c:	ldr	w1, [sp, #60]
  420d40:	ldr	w0, [sp, #48]
  420d44:	add	w0, w1, w0
  420d48:	str	w0, [sp, #60]
  420d4c:	ldr	w1, [sp, #56]
  420d50:	ldr	w0, [sp, #52]
  420d54:	cmp	w1, w0
  420d58:	b.le	420d6c <sqrt@plt+0x1ef0c>
  420d5c:	ldr	w1, [sp, #52]
  420d60:	ldr	w0, [sp, #60]
  420d64:	cmp	w1, w0
  420d68:	b.gt	420ba8 <sqrt@plt+0x1ed48>
  420d6c:	ldr	x0, [sp, #16]
  420d70:	ldr	w1, [x0, #48]
  420d74:	ldr	x0, [sp, #16]
  420d78:	ldr	w2, [x0]
  420d7c:	ldr	x0, [sp, #16]
  420d80:	ldr	w0, [x0, #52]
  420d84:	sub	w0, w2, w0
  420d88:	add	w1, w1, w0
  420d8c:	ldr	x0, [sp, #16]
  420d90:	str	w1, [x0, #48]
  420d94:	ldr	x0, [sp, #16]
  420d98:	ldr	w1, [x0]
  420d9c:	ldr	x0, [sp, #16]
  420da0:	str	w1, [x0, #52]
  420da4:	nop
  420da8:	ldr	x19, [sp], #64
  420dac:	ret
  420db0:	stp	x29, x30, [sp, #-48]!
  420db4:	mov	x29, sp
  420db8:	str	w0, [sp, #44]
  420dbc:	str	x1, [sp, #32]
  420dc0:	str	x2, [sp, #24]
  420dc4:	str	w3, [sp, #40]
  420dc8:	str	x4, [sp, #16]
  420dcc:	ldr	x0, [sp, #16]
  420dd0:	ldr	w1, [x0]
  420dd4:	ldr	x0, [sp, #16]
  420dd8:	str	w1, [x0, #52]
  420ddc:	ldr	x0, [sp, #16]
  420de0:	ldr	w1, [x0, #52]
  420de4:	ldr	x0, [sp, #16]
  420de8:	str	w1, [x0, #48]
  420dec:	ldr	x0, [sp, #16]
  420df0:	str	xzr, [x0, #32]
  420df4:	ldr	w0, [sp, #40]
  420df8:	cmp	w0, #0x0
  420dfc:	b.ne	420e14 <sqrt@plt+0x1efb4>  // b.any
  420e00:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  420e04:	add	x0, x0, #0x238
  420e08:	bl	401d80 <getenv@plt>
  420e0c:	cmp	x0, #0x0
  420e10:	b.eq	420e1c <sqrt@plt+0x1efbc>  // b.none
  420e14:	mov	w0, #0x1                   	// #1
  420e18:	b	420e20 <sqrt@plt+0x1efc0>
  420e1c:	mov	w0, #0x0                   	// #0
  420e20:	ldr	x1, [sp, #16]
  420e24:	str	w0, [x1, #44]
  420e28:	ldr	x0, [sp, #24]
  420e2c:	ldrb	w0, [x0]
  420e30:	cmp	w0, #0x2d
  420e34:	b.ne	420e54 <sqrt@plt+0x1eff4>  // b.any
  420e38:	ldr	x0, [sp, #16]
  420e3c:	mov	w1, #0x2                   	// #2
  420e40:	str	w1, [x0, #40]
  420e44:	ldr	x0, [sp, #24]
  420e48:	add	x0, x0, #0x1
  420e4c:	str	x0, [sp, #24]
  420e50:	b	420ea4 <sqrt@plt+0x1f044>
  420e54:	ldr	x0, [sp, #24]
  420e58:	ldrb	w0, [x0]
  420e5c:	cmp	w0, #0x2b
  420e60:	b.ne	420e7c <sqrt@plt+0x1f01c>  // b.any
  420e64:	ldr	x0, [sp, #16]
  420e68:	str	wzr, [x0, #40]
  420e6c:	ldr	x0, [sp, #24]
  420e70:	add	x0, x0, #0x1
  420e74:	str	x0, [sp, #24]
  420e78:	b	420ea4 <sqrt@plt+0x1f044>
  420e7c:	ldr	x0, [sp, #16]
  420e80:	ldr	w0, [x0, #44]
  420e84:	cmp	w0, #0x0
  420e88:	b.eq	420e98 <sqrt@plt+0x1f038>  // b.none
  420e8c:	ldr	x0, [sp, #16]
  420e90:	str	wzr, [x0, #40]
  420e94:	b	420ea4 <sqrt@plt+0x1f044>
  420e98:	ldr	x0, [sp, #16]
  420e9c:	mov	w1, #0x1                   	// #1
  420ea0:	str	w1, [x0, #40]
  420ea4:	ldr	x0, [sp, #24]
  420ea8:	ldp	x29, x30, [sp], #48
  420eac:	ret
  420eb0:	stp	x29, x30, [sp, #-208]!
  420eb4:	mov	x29, sp
  420eb8:	str	x19, [sp, #16]
  420ebc:	str	w0, [sp, #92]
  420ec0:	str	x1, [sp, #80]
  420ec4:	str	x2, [sp, #72]
  420ec8:	str	x3, [sp, #64]
  420ecc:	str	x4, [sp, #56]
  420ed0:	str	w5, [sp, #88]
  420ed4:	str	w6, [sp, #52]
  420ed8:	str	x7, [sp, #40]
  420edc:	ldr	x0, [sp, #40]
  420ee0:	ldr	w0, [x0, #4]
  420ee4:	str	w0, [sp, #204]
  420ee8:	ldr	x0, [sp, #72]
  420eec:	ldrb	w0, [x0]
  420ef0:	cmp	w0, #0x3a
  420ef4:	b.ne	420efc <sqrt@plt+0x1f09c>  // b.any
  420ef8:	str	wzr, [sp, #204]
  420efc:	ldr	w0, [sp, #92]
  420f00:	cmp	w0, #0x0
  420f04:	b.gt	420f10 <sqrt@plt+0x1f0b0>
  420f08:	mov	w0, #0xffffffff            	// #-1
  420f0c:	b	4221ac <sqrt@plt+0x2034c>
  420f10:	ldr	x0, [sp, #40]
  420f14:	str	xzr, [x0, #16]
  420f18:	ldr	x0, [sp, #40]
  420f1c:	ldr	w0, [x0]
  420f20:	cmp	w0, #0x0
  420f24:	b.eq	420f38 <sqrt@plt+0x1f0d8>  // b.none
  420f28:	ldr	x0, [sp, #40]
  420f2c:	ldr	w0, [x0, #24]
  420f30:	cmp	w0, #0x0
  420f34:	b.ne	420f7c <sqrt@plt+0x1f11c>  // b.any
  420f38:	ldr	x0, [sp, #40]
  420f3c:	ldr	w0, [x0]
  420f40:	cmp	w0, #0x0
  420f44:	b.ne	420f54 <sqrt@plt+0x1f0f4>  // b.any
  420f48:	ldr	x0, [sp, #40]
  420f4c:	mov	w1, #0x1                   	// #1
  420f50:	str	w1, [x0]
  420f54:	ldr	x4, [sp, #40]
  420f58:	ldr	w3, [sp, #52]
  420f5c:	ldr	x2, [sp, #72]
  420f60:	ldr	x1, [sp, #80]
  420f64:	ldr	w0, [sp, #92]
  420f68:	bl	420db0 <sqrt@plt+0x1ef50>
  420f6c:	str	x0, [sp, #72]
  420f70:	ldr	x0, [sp, #40]
  420f74:	mov	w1, #0x1                   	// #1
  420f78:	str	w1, [x0, #24]
  420f7c:	ldr	x0, [sp, #40]
  420f80:	ldr	x0, [x0, #32]
  420f84:	cmp	x0, #0x0
  420f88:	b.eq	420fa0 <sqrt@plt+0x1f140>  // b.none
  420f8c:	ldr	x0, [sp, #40]
  420f90:	ldr	x0, [x0, #32]
  420f94:	ldrb	w0, [x0]
  420f98:	cmp	w0, #0x0
  420f9c:	b.ne	421330 <sqrt@plt+0x1f4d0>  // b.any
  420fa0:	ldr	x0, [sp, #40]
  420fa4:	ldr	w1, [x0, #52]
  420fa8:	ldr	x0, [sp, #40]
  420fac:	ldr	w0, [x0]
  420fb0:	cmp	w1, w0
  420fb4:	b.le	420fc8 <sqrt@plt+0x1f168>
  420fb8:	ldr	x0, [sp, #40]
  420fbc:	ldr	w1, [x0]
  420fc0:	ldr	x0, [sp, #40]
  420fc4:	str	w1, [x0, #52]
  420fc8:	ldr	x0, [sp, #40]
  420fcc:	ldr	w1, [x0, #48]
  420fd0:	ldr	x0, [sp, #40]
  420fd4:	ldr	w0, [x0]
  420fd8:	cmp	w1, w0
  420fdc:	b.le	420ff0 <sqrt@plt+0x1f190>
  420fe0:	ldr	x0, [sp, #40]
  420fe4:	ldr	w1, [x0]
  420fe8:	ldr	x0, [sp, #40]
  420fec:	str	w1, [x0, #48]
  420ff0:	ldr	x0, [sp, #40]
  420ff4:	ldr	w0, [x0, #40]
  420ff8:	cmp	w0, #0x1
  420ffc:	b.ne	4210f8 <sqrt@plt+0x1f298>  // b.any
  421000:	ldr	x0, [sp, #40]
  421004:	ldr	w1, [x0, #48]
  421008:	ldr	x0, [sp, #40]
  42100c:	ldr	w0, [x0, #52]
  421010:	cmp	w1, w0
  421014:	b.eq	421040 <sqrt@plt+0x1f1e0>  // b.none
  421018:	ldr	x0, [sp, #40]
  42101c:	ldr	w1, [x0, #52]
  421020:	ldr	x0, [sp, #40]
  421024:	ldr	w0, [x0]
  421028:	cmp	w1, w0
  42102c:	b.eq	421040 <sqrt@plt+0x1f1e0>  // b.none
  421030:	ldr	x1, [sp, #40]
  421034:	ldr	x0, [sp, #80]
  421038:	bl	420b74 <sqrt@plt+0x1ed14>
  42103c:	b	421068 <sqrt@plt+0x1f208>
  421040:	ldr	x0, [sp, #40]
  421044:	ldr	w1, [x0, #52]
  421048:	ldr	x0, [sp, #40]
  42104c:	ldr	w0, [x0]
  421050:	cmp	w1, w0
  421054:	b.eq	421080 <sqrt@plt+0x1f220>  // b.none
  421058:	ldr	x0, [sp, #40]
  42105c:	ldr	w1, [x0]
  421060:	ldr	x0, [sp, #40]
  421064:	str	w1, [x0, #48]
  421068:	b	421080 <sqrt@plt+0x1f220>
  42106c:	ldr	x0, [sp, #40]
  421070:	ldr	w0, [x0]
  421074:	add	w1, w0, #0x1
  421078:	ldr	x0, [sp, #40]
  42107c:	str	w1, [x0]
  421080:	ldr	x0, [sp, #40]
  421084:	ldr	w0, [x0]
  421088:	ldr	w1, [sp, #92]
  42108c:	cmp	w1, w0
  421090:	b.le	4210e8 <sqrt@plt+0x1f288>
  421094:	ldr	x0, [sp, #40]
  421098:	ldr	w0, [x0]
  42109c:	sxtw	x0, w0
  4210a0:	lsl	x0, x0, #3
  4210a4:	ldr	x1, [sp, #80]
  4210a8:	add	x0, x1, x0
  4210ac:	ldr	x0, [x0]
  4210b0:	ldrb	w0, [x0]
  4210b4:	cmp	w0, #0x2d
  4210b8:	b.ne	42106c <sqrt@plt+0x1f20c>  // b.any
  4210bc:	ldr	x0, [sp, #40]
  4210c0:	ldr	w0, [x0]
  4210c4:	sxtw	x0, w0
  4210c8:	lsl	x0, x0, #3
  4210cc:	ldr	x1, [sp, #80]
  4210d0:	add	x0, x1, x0
  4210d4:	ldr	x0, [x0]
  4210d8:	add	x0, x0, #0x1
  4210dc:	ldrb	w0, [x0]
  4210e0:	cmp	w0, #0x0
  4210e4:	b.eq	42106c <sqrt@plt+0x1f20c>  // b.none
  4210e8:	ldr	x0, [sp, #40]
  4210ec:	ldr	w1, [x0]
  4210f0:	ldr	x0, [sp, #40]
  4210f4:	str	w1, [x0, #52]
  4210f8:	ldr	x0, [sp, #40]
  4210fc:	ldr	w0, [x0]
  421100:	ldr	w1, [sp, #92]
  421104:	cmp	w1, w0
  421108:	b.eq	4211d4 <sqrt@plt+0x1f374>  // b.none
  42110c:	ldr	x0, [sp, #40]
  421110:	ldr	w0, [x0]
  421114:	sxtw	x0, w0
  421118:	lsl	x0, x0, #3
  42111c:	ldr	x1, [sp, #80]
  421120:	add	x0, x1, x0
  421124:	ldr	x2, [x0]
  421128:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  42112c:	add	x1, x0, #0x248
  421130:	mov	x0, x2
  421134:	bl	401d10 <strcmp@plt>
  421138:	cmp	w0, #0x0
  42113c:	b.ne	4211d4 <sqrt@plt+0x1f374>  // b.any
  421140:	ldr	x0, [sp, #40]
  421144:	ldr	w0, [x0]
  421148:	add	w1, w0, #0x1
  42114c:	ldr	x0, [sp, #40]
  421150:	str	w1, [x0]
  421154:	ldr	x0, [sp, #40]
  421158:	ldr	w1, [x0, #48]
  42115c:	ldr	x0, [sp, #40]
  421160:	ldr	w0, [x0, #52]
  421164:	cmp	w1, w0
  421168:	b.eq	421194 <sqrt@plt+0x1f334>  // b.none
  42116c:	ldr	x0, [sp, #40]
  421170:	ldr	w1, [x0, #52]
  421174:	ldr	x0, [sp, #40]
  421178:	ldr	w0, [x0]
  42117c:	cmp	w1, w0
  421180:	b.eq	421194 <sqrt@plt+0x1f334>  // b.none
  421184:	ldr	x1, [sp, #40]
  421188:	ldr	x0, [sp, #80]
  42118c:	bl	420b74 <sqrt@plt+0x1ed14>
  421190:	b	4211bc <sqrt@plt+0x1f35c>
  421194:	ldr	x0, [sp, #40]
  421198:	ldr	w1, [x0, #48]
  42119c:	ldr	x0, [sp, #40]
  4211a0:	ldr	w0, [x0, #52]
  4211a4:	cmp	w1, w0
  4211a8:	b.ne	4211bc <sqrt@plt+0x1f35c>  // b.any
  4211ac:	ldr	x0, [sp, #40]
  4211b0:	ldr	w1, [x0]
  4211b4:	ldr	x0, [sp, #40]
  4211b8:	str	w1, [x0, #48]
  4211bc:	ldr	x0, [sp, #40]
  4211c0:	ldr	w1, [sp, #92]
  4211c4:	str	w1, [x0, #52]
  4211c8:	ldr	x0, [sp, #40]
  4211cc:	ldr	w1, [sp, #92]
  4211d0:	str	w1, [x0]
  4211d4:	ldr	x0, [sp, #40]
  4211d8:	ldr	w0, [x0]
  4211dc:	ldr	w1, [sp, #92]
  4211e0:	cmp	w1, w0
  4211e4:	b.ne	421218 <sqrt@plt+0x1f3b8>  // b.any
  4211e8:	ldr	x0, [sp, #40]
  4211ec:	ldr	w1, [x0, #48]
  4211f0:	ldr	x0, [sp, #40]
  4211f4:	ldr	w0, [x0, #52]
  4211f8:	cmp	w1, w0
  4211fc:	b.eq	421210 <sqrt@plt+0x1f3b0>  // b.none
  421200:	ldr	x0, [sp, #40]
  421204:	ldr	w1, [x0, #48]
  421208:	ldr	x0, [sp, #40]
  42120c:	str	w1, [x0]
  421210:	mov	w0, #0xffffffff            	// #-1
  421214:	b	4221ac <sqrt@plt+0x2034c>
  421218:	ldr	x0, [sp, #40]
  42121c:	ldr	w0, [x0]
  421220:	sxtw	x0, w0
  421224:	lsl	x0, x0, #3
  421228:	ldr	x1, [sp, #80]
  42122c:	add	x0, x1, x0
  421230:	ldr	x0, [x0]
  421234:	ldrb	w0, [x0]
  421238:	cmp	w0, #0x2d
  42123c:	b.ne	42126c <sqrt@plt+0x1f40c>  // b.any
  421240:	ldr	x0, [sp, #40]
  421244:	ldr	w0, [x0]
  421248:	sxtw	x0, w0
  42124c:	lsl	x0, x0, #3
  421250:	ldr	x1, [sp, #80]
  421254:	add	x0, x1, x0
  421258:	ldr	x0, [x0]
  42125c:	add	x0, x0, #0x1
  421260:	ldrb	w0, [x0]
  421264:	cmp	w0, #0x0
  421268:	b.ne	4212bc <sqrt@plt+0x1f45c>  // b.any
  42126c:	ldr	x0, [sp, #40]
  421270:	ldr	w0, [x0, #40]
  421274:	cmp	w0, #0x0
  421278:	b.ne	421284 <sqrt@plt+0x1f424>  // b.any
  42127c:	mov	w0, #0xffffffff            	// #-1
  421280:	b	4221ac <sqrt@plt+0x2034c>
  421284:	ldr	x0, [sp, #40]
  421288:	ldr	w0, [x0]
  42128c:	add	w2, w0, #0x1
  421290:	ldr	x1, [sp, #40]
  421294:	str	w2, [x1]
  421298:	sxtw	x0, w0
  42129c:	lsl	x0, x0, #3
  4212a0:	ldr	x1, [sp, #80]
  4212a4:	add	x0, x1, x0
  4212a8:	ldr	x1, [x0]
  4212ac:	ldr	x0, [sp, #40]
  4212b0:	str	x1, [x0, #16]
  4212b4:	mov	w0, #0x1                   	// #1
  4212b8:	b	4221ac <sqrt@plt+0x2034c>
  4212bc:	ldr	x0, [sp, #40]
  4212c0:	ldr	w0, [x0]
  4212c4:	sxtw	x0, w0
  4212c8:	lsl	x0, x0, #3
  4212cc:	ldr	x1, [sp, #80]
  4212d0:	add	x0, x1, x0
  4212d4:	ldr	x1, [x0]
  4212d8:	ldr	x0, [sp, #64]
  4212dc:	cmp	x0, #0x0
  4212e0:	b.eq	421318 <sqrt@plt+0x1f4b8>  // b.none
  4212e4:	ldr	x0, [sp, #40]
  4212e8:	ldr	w0, [x0]
  4212ec:	sxtw	x0, w0
  4212f0:	lsl	x0, x0, #3
  4212f4:	ldr	x2, [sp, #80]
  4212f8:	add	x0, x2, x0
  4212fc:	ldr	x0, [x0]
  421300:	add	x0, x0, #0x1
  421304:	ldrb	w0, [x0]
  421308:	cmp	w0, #0x2d
  42130c:	b.ne	421318 <sqrt@plt+0x1f4b8>  // b.any
  421310:	mov	w0, #0x1                   	// #1
  421314:	b	42131c <sqrt@plt+0x1f4bc>
  421318:	mov	w0, #0x0                   	// #0
  42131c:	sxtw	x0, w0
  421320:	add	x0, x0, #0x1
  421324:	add	x1, x1, x0
  421328:	ldr	x0, [sp, #40]
  42132c:	str	x1, [x0, #32]
  421330:	ldr	x0, [sp, #64]
  421334:	cmp	x0, #0x0
  421338:	b.eq	421a28 <sqrt@plt+0x1fbc8>  // b.none
  42133c:	ldr	x0, [sp, #40]
  421340:	ldr	w0, [x0]
  421344:	sxtw	x0, w0
  421348:	lsl	x0, x0, #3
  42134c:	ldr	x1, [sp, #80]
  421350:	add	x0, x1, x0
  421354:	ldr	x0, [x0]
  421358:	add	x0, x0, #0x1
  42135c:	ldrb	w0, [x0]
  421360:	cmp	w0, #0x2d
  421364:	b.eq	4213d8 <sqrt@plt+0x1f578>  // b.none
  421368:	ldr	w0, [sp, #88]
  42136c:	cmp	w0, #0x0
  421370:	b.eq	421a28 <sqrt@plt+0x1fbc8>  // b.none
  421374:	ldr	x0, [sp, #40]
  421378:	ldr	w0, [x0]
  42137c:	sxtw	x0, w0
  421380:	lsl	x0, x0, #3
  421384:	ldr	x1, [sp, #80]
  421388:	add	x0, x1, x0
  42138c:	ldr	x0, [x0]
  421390:	add	x0, x0, #0x2
  421394:	ldrb	w0, [x0]
  421398:	cmp	w0, #0x0
  42139c:	b.ne	4213d8 <sqrt@plt+0x1f578>  // b.any
  4213a0:	ldr	x0, [sp, #40]
  4213a4:	ldr	w0, [x0]
  4213a8:	sxtw	x0, w0
  4213ac:	lsl	x0, x0, #3
  4213b0:	ldr	x1, [sp, #80]
  4213b4:	add	x0, x1, x0
  4213b8:	ldr	x0, [x0]
  4213bc:	add	x0, x0, #0x1
  4213c0:	ldrb	w0, [x0]
  4213c4:	mov	w1, w0
  4213c8:	ldr	x0, [sp, #72]
  4213cc:	bl	401b00 <strchr@plt>
  4213d0:	cmp	x0, #0x0
  4213d4:	b.ne	421a28 <sqrt@plt+0x1fbc8>  // b.any
  4213d8:	str	xzr, [sp, #176]
  4213dc:	str	wzr, [sp, #172]
  4213e0:	str	wzr, [sp, #168]
  4213e4:	mov	w0, #0xffffffff            	// #-1
  4213e8:	str	w0, [sp, #164]
  4213ec:	ldr	x0, [sp, #40]
  4213f0:	ldr	x0, [x0, #32]
  4213f4:	str	x0, [sp, #192]
  4213f8:	b	421408 <sqrt@plt+0x1f5a8>
  4213fc:	ldr	x0, [sp, #192]
  421400:	add	x0, x0, #0x1
  421404:	str	x0, [sp, #192]
  421408:	ldr	x0, [sp, #192]
  42140c:	ldrb	w0, [x0]
  421410:	cmp	w0, #0x0
  421414:	b.eq	421428 <sqrt@plt+0x1f5c8>  // b.none
  421418:	ldr	x0, [sp, #192]
  42141c:	ldrb	w0, [x0]
  421420:	cmp	w0, #0x3d
  421424:	b.ne	4213fc <sqrt@plt+0x1f59c>  // b.any
  421428:	ldr	x0, [sp, #64]
  42142c:	str	x0, [sp, #184]
  421430:	str	wzr, [sp, #160]
  421434:	b	421548 <sqrt@plt+0x1f6e8>
  421438:	ldr	x0, [sp, #184]
  42143c:	ldr	x3, [x0]
  421440:	ldr	x0, [sp, #40]
  421444:	ldr	x4, [x0, #32]
  421448:	ldr	x0, [sp, #40]
  42144c:	ldr	x0, [x0, #32]
  421450:	ldr	x1, [sp, #192]
  421454:	sub	x0, x1, x0
  421458:	mov	x2, x0
  42145c:	mov	x1, x4
  421460:	mov	x0, x3
  421464:	bl	401c10 <strncmp@plt>
  421468:	cmp	w0, #0x0
  42146c:	b.ne	421530 <sqrt@plt+0x1f6d0>  // b.any
  421470:	ldr	x0, [sp, #40]
  421474:	ldr	x0, [x0, #32]
  421478:	ldr	x1, [sp, #192]
  42147c:	sub	x0, x1, x0
  421480:	mov	w19, w0
  421484:	ldr	x0, [sp, #184]
  421488:	ldr	x0, [x0]
  42148c:	bl	401a50 <strlen@plt>
  421490:	cmp	w19, w0
  421494:	b.ne	4214b4 <sqrt@plt+0x1f654>  // b.any
  421498:	ldr	x0, [sp, #184]
  42149c:	str	x0, [sp, #176]
  4214a0:	ldr	w0, [sp, #160]
  4214a4:	str	w0, [sp, #164]
  4214a8:	mov	w0, #0x1                   	// #1
  4214ac:	str	w0, [sp, #172]
  4214b0:	b	421558 <sqrt@plt+0x1f6f8>
  4214b4:	ldr	x0, [sp, #176]
  4214b8:	cmp	x0, #0x0
  4214bc:	b.ne	4214d4 <sqrt@plt+0x1f674>  // b.any
  4214c0:	ldr	x0, [sp, #184]
  4214c4:	str	x0, [sp, #176]
  4214c8:	ldr	w0, [sp, #160]
  4214cc:	str	w0, [sp, #164]
  4214d0:	b	421530 <sqrt@plt+0x1f6d0>
  4214d4:	ldr	w0, [sp, #88]
  4214d8:	cmp	w0, #0x0
  4214dc:	b.ne	421528 <sqrt@plt+0x1f6c8>  // b.any
  4214e0:	ldr	x0, [sp, #176]
  4214e4:	ldr	w1, [x0, #8]
  4214e8:	ldr	x0, [sp, #184]
  4214ec:	ldr	w0, [x0, #8]
  4214f0:	cmp	w1, w0
  4214f4:	b.ne	421528 <sqrt@plt+0x1f6c8>  // b.any
  4214f8:	ldr	x0, [sp, #176]
  4214fc:	ldr	x1, [x0, #16]
  421500:	ldr	x0, [sp, #184]
  421504:	ldr	x0, [x0, #16]
  421508:	cmp	x1, x0
  42150c:	b.ne	421528 <sqrt@plt+0x1f6c8>  // b.any
  421510:	ldr	x0, [sp, #176]
  421514:	ldr	w1, [x0, #24]
  421518:	ldr	x0, [sp, #184]
  42151c:	ldr	w0, [x0, #24]
  421520:	cmp	w1, w0
  421524:	b.eq	421530 <sqrt@plt+0x1f6d0>  // b.none
  421528:	mov	w0, #0x1                   	// #1
  42152c:	str	w0, [sp, #168]
  421530:	ldr	x0, [sp, #184]
  421534:	add	x0, x0, #0x20
  421538:	str	x0, [sp, #184]
  42153c:	ldr	w0, [sp, #160]
  421540:	add	w0, w0, #0x1
  421544:	str	w0, [sp, #160]
  421548:	ldr	x0, [sp, #184]
  42154c:	ldr	x0, [x0]
  421550:	cmp	x0, #0x0
  421554:	b.ne	421438 <sqrt@plt+0x1f5d8>  // b.any
  421558:	ldr	w0, [sp, #168]
  42155c:	cmp	w0, #0x0
  421560:	b.eq	421604 <sqrt@plt+0x1f7a4>  // b.none
  421564:	ldr	w0, [sp, #172]
  421568:	cmp	w0, #0x0
  42156c:	b.ne	421604 <sqrt@plt+0x1f7a4>  // b.any
  421570:	ldr	w0, [sp, #204]
  421574:	cmp	w0, #0x0
  421578:	b.eq	4215c0 <sqrt@plt+0x1f760>  // b.none
  42157c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  421580:	add	x0, x0, #0xbe8
  421584:	ldr	x4, [x0]
  421588:	ldr	x0, [sp, #80]
  42158c:	ldr	x2, [x0]
  421590:	ldr	x0, [sp, #40]
  421594:	ldr	w0, [x0]
  421598:	sxtw	x0, w0
  42159c:	lsl	x0, x0, #3
  4215a0:	ldr	x1, [sp, #80]
  4215a4:	add	x0, x1, x0
  4215a8:	ldr	x0, [x0]
  4215ac:	mov	x3, x0
  4215b0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  4215b4:	add	x1, x0, #0x250
  4215b8:	mov	x0, x4
  4215bc:	bl	401a60 <fprintf@plt>
  4215c0:	ldr	x0, [sp, #40]
  4215c4:	ldr	x19, [x0, #32]
  4215c8:	ldr	x0, [sp, #40]
  4215cc:	ldr	x0, [x0, #32]
  4215d0:	bl	401a50 <strlen@plt>
  4215d4:	add	x1, x19, x0
  4215d8:	ldr	x0, [sp, #40]
  4215dc:	str	x1, [x0, #32]
  4215e0:	ldr	x0, [sp, #40]
  4215e4:	ldr	w0, [x0]
  4215e8:	add	w1, w0, #0x1
  4215ec:	ldr	x0, [sp, #40]
  4215f0:	str	w1, [x0]
  4215f4:	ldr	x0, [sp, #40]
  4215f8:	str	wzr, [x0, #8]
  4215fc:	mov	w0, #0x3f                  	// #63
  421600:	b	4221ac <sqrt@plt+0x2034c>
  421604:	ldr	x0, [sp, #176]
  421608:	cmp	x0, #0x0
  42160c:	b.eq	4218d4 <sqrt@plt+0x1fa74>  // b.none
  421610:	ldr	w0, [sp, #164]
  421614:	str	w0, [sp, #160]
  421618:	ldr	x0, [sp, #40]
  42161c:	ldr	w0, [x0]
  421620:	add	w1, w0, #0x1
  421624:	ldr	x0, [sp, #40]
  421628:	str	w1, [x0]
  42162c:	ldr	x0, [sp, #192]
  421630:	ldrb	w0, [x0]
  421634:	cmp	w0, #0x0
  421638:	b.eq	421768 <sqrt@plt+0x1f908>  // b.none
  42163c:	ldr	x0, [sp, #176]
  421640:	ldr	w0, [x0, #8]
  421644:	cmp	w0, #0x0
  421648:	b.eq	421660 <sqrt@plt+0x1f800>  // b.none
  42164c:	ldr	x0, [sp, #192]
  421650:	add	x1, x0, #0x1
  421654:	ldr	x0, [sp, #40]
  421658:	str	x1, [x0, #16]
  42165c:	b	421864 <sqrt@plt+0x1fa04>
  421660:	ldr	w0, [sp, #204]
  421664:	cmp	w0, #0x0
  421668:	b.eq	421730 <sqrt@plt+0x1f8d0>  // b.none
  42166c:	ldr	x0, [sp, #40]
  421670:	ldr	w0, [x0]
  421674:	sxtw	x0, w0
  421678:	lsl	x0, x0, #3
  42167c:	sub	x0, x0, #0x8
  421680:	ldr	x1, [sp, #80]
  421684:	add	x0, x1, x0
  421688:	ldr	x0, [x0]
  42168c:	add	x0, x0, #0x1
  421690:	ldrb	w0, [x0]
  421694:	cmp	w0, #0x2d
  421698:	b.ne	4216d4 <sqrt@plt+0x1f874>  // b.any
  42169c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4216a0:	add	x0, x0, #0xbe8
  4216a4:	ldr	x4, [x0]
  4216a8:	ldr	x0, [sp, #80]
  4216ac:	ldr	x1, [x0]
  4216b0:	ldr	x0, [sp, #176]
  4216b4:	ldr	x0, [x0]
  4216b8:	mov	x3, x0
  4216bc:	mov	x2, x1
  4216c0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  4216c4:	add	x1, x0, #0x270
  4216c8:	mov	x0, x4
  4216cc:	bl	401a60 <fprintf@plt>
  4216d0:	b	421730 <sqrt@plt+0x1f8d0>
  4216d4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4216d8:	add	x0, x0, #0xbe8
  4216dc:	ldr	x5, [x0]
  4216e0:	ldr	x0, [sp, #80]
  4216e4:	ldr	x2, [x0]
  4216e8:	ldr	x0, [sp, #40]
  4216ec:	ldr	w0, [x0]
  4216f0:	sxtw	x0, w0
  4216f4:	lsl	x0, x0, #3
  4216f8:	sub	x0, x0, #0x8
  4216fc:	ldr	x1, [sp, #80]
  421700:	add	x0, x1, x0
  421704:	ldr	x0, [x0]
  421708:	ldrb	w0, [x0]
  42170c:	mov	w1, w0
  421710:	ldr	x0, [sp, #176]
  421714:	ldr	x0, [x0]
  421718:	mov	x4, x0
  42171c:	mov	w3, w1
  421720:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  421724:	add	x1, x0, #0x2a0
  421728:	mov	x0, x5
  42172c:	bl	401a60 <fprintf@plt>
  421730:	ldr	x0, [sp, #40]
  421734:	ldr	x19, [x0, #32]
  421738:	ldr	x0, [sp, #40]
  42173c:	ldr	x0, [x0, #32]
  421740:	bl	401a50 <strlen@plt>
  421744:	add	x1, x19, x0
  421748:	ldr	x0, [sp, #40]
  42174c:	str	x1, [x0, #32]
  421750:	ldr	x0, [sp, #176]
  421754:	ldr	w1, [x0, #24]
  421758:	ldr	x0, [sp, #40]
  42175c:	str	w1, [x0, #8]
  421760:	mov	w0, #0x3f                  	// #63
  421764:	b	4221ac <sqrt@plt+0x2034c>
  421768:	ldr	x0, [sp, #176]
  42176c:	ldr	w0, [x0, #8]
  421770:	cmp	w0, #0x1
  421774:	b.ne	421864 <sqrt@plt+0x1fa04>  // b.any
  421778:	ldr	x0, [sp, #40]
  42177c:	ldr	w0, [x0]
  421780:	ldr	w1, [sp, #92]
  421784:	cmp	w1, w0
  421788:	b.le	4217c0 <sqrt@plt+0x1f960>
  42178c:	ldr	x0, [sp, #40]
  421790:	ldr	w0, [x0]
  421794:	add	w2, w0, #0x1
  421798:	ldr	x1, [sp, #40]
  42179c:	str	w2, [x1]
  4217a0:	sxtw	x0, w0
  4217a4:	lsl	x0, x0, #3
  4217a8:	ldr	x1, [sp, #80]
  4217ac:	add	x0, x1, x0
  4217b0:	ldr	x1, [x0]
  4217b4:	ldr	x0, [sp, #40]
  4217b8:	str	x1, [x0, #16]
  4217bc:	b	421864 <sqrt@plt+0x1fa04>
  4217c0:	ldr	w0, [sp, #204]
  4217c4:	cmp	w0, #0x0
  4217c8:	b.eq	421814 <sqrt@plt+0x1f9b4>  // b.none
  4217cc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4217d0:	add	x0, x0, #0xbe8
  4217d4:	ldr	x4, [x0]
  4217d8:	ldr	x0, [sp, #80]
  4217dc:	ldr	x2, [x0]
  4217e0:	ldr	x0, [sp, #40]
  4217e4:	ldr	w0, [x0]
  4217e8:	sxtw	x0, w0
  4217ec:	lsl	x0, x0, #3
  4217f0:	sub	x0, x0, #0x8
  4217f4:	ldr	x1, [sp, #80]
  4217f8:	add	x0, x1, x0
  4217fc:	ldr	x0, [x0]
  421800:	mov	x3, x0
  421804:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  421808:	add	x1, x0, #0x2d0
  42180c:	mov	x0, x4
  421810:	bl	401a60 <fprintf@plt>
  421814:	ldr	x0, [sp, #40]
  421818:	ldr	x19, [x0, #32]
  42181c:	ldr	x0, [sp, #40]
  421820:	ldr	x0, [x0, #32]
  421824:	bl	401a50 <strlen@plt>
  421828:	add	x1, x19, x0
  42182c:	ldr	x0, [sp, #40]
  421830:	str	x1, [x0, #32]
  421834:	ldr	x0, [sp, #176]
  421838:	ldr	w1, [x0, #24]
  42183c:	ldr	x0, [sp, #40]
  421840:	str	w1, [x0, #8]
  421844:	ldr	x0, [sp, #72]
  421848:	ldrb	w0, [x0]
  42184c:	cmp	w0, #0x3a
  421850:	b.ne	42185c <sqrt@plt+0x1f9fc>  // b.any
  421854:	mov	w0, #0x3a                  	// #58
  421858:	b	4221ac <sqrt@plt+0x2034c>
  42185c:	mov	w0, #0x3f                  	// #63
  421860:	b	4221ac <sqrt@plt+0x2034c>
  421864:	ldr	x0, [sp, #40]
  421868:	ldr	x19, [x0, #32]
  42186c:	ldr	x0, [sp, #40]
  421870:	ldr	x0, [x0, #32]
  421874:	bl	401a50 <strlen@plt>
  421878:	add	x1, x19, x0
  42187c:	ldr	x0, [sp, #40]
  421880:	str	x1, [x0, #32]
  421884:	ldr	x0, [sp, #56]
  421888:	cmp	x0, #0x0
  42188c:	b.eq	42189c <sqrt@plt+0x1fa3c>  // b.none
  421890:	ldr	x0, [sp, #56]
  421894:	ldr	w1, [sp, #160]
  421898:	str	w1, [x0]
  42189c:	ldr	x0, [sp, #176]
  4218a0:	ldr	x0, [x0, #16]
  4218a4:	cmp	x0, #0x0
  4218a8:	b.eq	4218c8 <sqrt@plt+0x1fa68>  // b.none
  4218ac:	ldr	x0, [sp, #176]
  4218b0:	ldr	x0, [x0, #16]
  4218b4:	ldr	x1, [sp, #176]
  4218b8:	ldr	w1, [x1, #24]
  4218bc:	str	w1, [x0]
  4218c0:	mov	w0, #0x0                   	// #0
  4218c4:	b	4221ac <sqrt@plt+0x2034c>
  4218c8:	ldr	x0, [sp, #176]
  4218cc:	ldr	w0, [x0, #24]
  4218d0:	b	4221ac <sqrt@plt+0x2034c>
  4218d4:	ldr	w0, [sp, #88]
  4218d8:	cmp	w0, #0x0
  4218dc:	b.eq	42192c <sqrt@plt+0x1facc>  // b.none
  4218e0:	ldr	x0, [sp, #40]
  4218e4:	ldr	w0, [x0]
  4218e8:	sxtw	x0, w0
  4218ec:	lsl	x0, x0, #3
  4218f0:	ldr	x1, [sp, #80]
  4218f4:	add	x0, x1, x0
  4218f8:	ldr	x0, [x0]
  4218fc:	add	x0, x0, #0x1
  421900:	ldrb	w0, [x0]
  421904:	cmp	w0, #0x2d
  421908:	b.eq	42192c <sqrt@plt+0x1facc>  // b.none
  42190c:	ldr	x0, [sp, #40]
  421910:	ldr	x0, [x0, #32]
  421914:	ldrb	w0, [x0]
  421918:	mov	w1, w0
  42191c:	ldr	x0, [sp, #72]
  421920:	bl	401b00 <strchr@plt>
  421924:	cmp	x0, #0x0
  421928:	b.ne	421a28 <sqrt@plt+0x1fbc8>  // b.any
  42192c:	ldr	w0, [sp, #204]
  421930:	cmp	w0, #0x0
  421934:	b.eq	4219f4 <sqrt@plt+0x1fb94>  // b.none
  421938:	ldr	x0, [sp, #40]
  42193c:	ldr	w0, [x0]
  421940:	sxtw	x0, w0
  421944:	lsl	x0, x0, #3
  421948:	ldr	x1, [sp, #80]
  42194c:	add	x0, x1, x0
  421950:	ldr	x0, [x0]
  421954:	add	x0, x0, #0x1
  421958:	ldrb	w0, [x0]
  42195c:	cmp	w0, #0x2d
  421960:	b.ne	42199c <sqrt@plt+0x1fb3c>  // b.any
  421964:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  421968:	add	x0, x0, #0xbe8
  42196c:	ldr	x4, [x0]
  421970:	ldr	x0, [sp, #80]
  421974:	ldr	x1, [x0]
  421978:	ldr	x0, [sp, #40]
  42197c:	ldr	x0, [x0, #32]
  421980:	mov	x3, x0
  421984:	mov	x2, x1
  421988:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  42198c:	add	x1, x0, #0x2f8
  421990:	mov	x0, x4
  421994:	bl	401a60 <fprintf@plt>
  421998:	b	4219f4 <sqrt@plt+0x1fb94>
  42199c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4219a0:	add	x0, x0, #0xbe8
  4219a4:	ldr	x5, [x0]
  4219a8:	ldr	x0, [sp, #80]
  4219ac:	ldr	x2, [x0]
  4219b0:	ldr	x0, [sp, #40]
  4219b4:	ldr	w0, [x0]
  4219b8:	sxtw	x0, w0
  4219bc:	lsl	x0, x0, #3
  4219c0:	ldr	x1, [sp, #80]
  4219c4:	add	x0, x1, x0
  4219c8:	ldr	x0, [x0]
  4219cc:	ldrb	w0, [x0]
  4219d0:	mov	w1, w0
  4219d4:	ldr	x0, [sp, #40]
  4219d8:	ldr	x0, [x0, #32]
  4219dc:	mov	x4, x0
  4219e0:	mov	w3, w1
  4219e4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  4219e8:	add	x1, x0, #0x318
  4219ec:	mov	x0, x5
  4219f0:	bl	401a60 <fprintf@plt>
  4219f4:	ldr	x0, [sp, #40]
  4219f8:	adrp	x1, 42b000 <_ZdlPvm@@Base+0x8634>
  4219fc:	add	x1, x1, #0x338
  421a00:	str	x1, [x0, #32]
  421a04:	ldr	x0, [sp, #40]
  421a08:	ldr	w0, [x0]
  421a0c:	add	w1, w0, #0x1
  421a10:	ldr	x0, [sp, #40]
  421a14:	str	w1, [x0]
  421a18:	ldr	x0, [sp, #40]
  421a1c:	str	wzr, [x0, #8]
  421a20:	mov	w0, #0x3f                  	// #63
  421a24:	b	4221ac <sqrt@plt+0x2034c>
  421a28:	ldr	x0, [sp, #40]
  421a2c:	ldr	x0, [x0, #32]
  421a30:	add	x2, x0, #0x1
  421a34:	ldr	x1, [sp, #40]
  421a38:	str	x2, [x1, #32]
  421a3c:	ldrb	w0, [x0]
  421a40:	strb	w0, [sp, #159]
  421a44:	ldrb	w0, [sp, #159]
  421a48:	mov	w1, w0
  421a4c:	ldr	x0, [sp, #72]
  421a50:	bl	401b00 <strchr@plt>
  421a54:	str	x0, [sp, #104]
  421a58:	ldr	x0, [sp, #40]
  421a5c:	ldr	x0, [x0, #32]
  421a60:	ldrb	w0, [x0]
  421a64:	cmp	w0, #0x0
  421a68:	b.ne	421a80 <sqrt@plt+0x1fc20>  // b.any
  421a6c:	ldr	x0, [sp, #40]
  421a70:	ldr	w0, [x0]
  421a74:	add	w1, w0, #0x1
  421a78:	ldr	x0, [sp, #40]
  421a7c:	str	w1, [x0]
  421a80:	ldr	x0, [sp, #104]
  421a84:	cmp	x0, #0x0
  421a88:	b.eq	421a98 <sqrt@plt+0x1fc38>  // b.none
  421a8c:	ldrb	w0, [sp, #159]
  421a90:	cmp	w0, #0x3a
  421a94:	b.ne	421b2c <sqrt@plt+0x1fccc>  // b.any
  421a98:	ldr	w0, [sp, #204]
  421a9c:	cmp	w0, #0x0
  421aa0:	b.eq	421b18 <sqrt@plt+0x1fcb8>  // b.none
  421aa4:	ldr	x0, [sp, #40]
  421aa8:	ldr	w0, [x0, #44]
  421aac:	cmp	w0, #0x0
  421ab0:	b.eq	421ae8 <sqrt@plt+0x1fc88>  // b.none
  421ab4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  421ab8:	add	x0, x0, #0xbe8
  421abc:	ldr	x4, [x0]
  421ac0:	ldr	x0, [sp, #80]
  421ac4:	ldr	x0, [x0]
  421ac8:	ldrb	w1, [sp, #159]
  421acc:	mov	w3, w1
  421ad0:	mov	x2, x0
  421ad4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  421ad8:	add	x1, x0, #0x340
  421adc:	mov	x0, x4
  421ae0:	bl	401a60 <fprintf@plt>
  421ae4:	b	421b18 <sqrt@plt+0x1fcb8>
  421ae8:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  421aec:	add	x0, x0, #0xbe8
  421af0:	ldr	x4, [x0]
  421af4:	ldr	x0, [sp, #80]
  421af8:	ldr	x0, [x0]
  421afc:	ldrb	w1, [sp, #159]
  421b00:	mov	w3, w1
  421b04:	mov	x2, x0
  421b08:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  421b0c:	add	x1, x0, #0x360
  421b10:	mov	x0, x4
  421b14:	bl	401a60 <fprintf@plt>
  421b18:	ldrb	w1, [sp, #159]
  421b1c:	ldr	x0, [sp, #40]
  421b20:	str	w1, [x0, #8]
  421b24:	mov	w0, #0x3f                  	// #63
  421b28:	b	4221ac <sqrt@plt+0x2034c>
  421b2c:	ldr	x0, [sp, #104]
  421b30:	ldrb	w0, [x0]
  421b34:	cmp	w0, #0x57
  421b38:	b.ne	422038 <sqrt@plt+0x201d8>  // b.any
  421b3c:	ldr	x0, [sp, #104]
  421b40:	add	x0, x0, #0x1
  421b44:	ldrb	w0, [x0]
  421b48:	cmp	w0, #0x3b
  421b4c:	b.ne	422038 <sqrt@plt+0x201d8>  // b.any
  421b50:	str	xzr, [sp, #128]
  421b54:	str	wzr, [sp, #124]
  421b58:	str	wzr, [sp, #120]
  421b5c:	str	wzr, [sp, #116]
  421b60:	ldr	x0, [sp, #40]
  421b64:	ldr	x0, [x0, #32]
  421b68:	ldrb	w0, [x0]
  421b6c:	cmp	w0, #0x0
  421b70:	b.eq	421b9c <sqrt@plt+0x1fd3c>  // b.none
  421b74:	ldr	x0, [sp, #40]
  421b78:	ldr	x1, [x0, #32]
  421b7c:	ldr	x0, [sp, #40]
  421b80:	str	x1, [x0, #16]
  421b84:	ldr	x0, [sp, #40]
  421b88:	ldr	w0, [x0]
  421b8c:	add	w1, w0, #0x1
  421b90:	ldr	x0, [sp, #40]
  421b94:	str	w1, [x0]
  421b98:	b	421c54 <sqrt@plt+0x1fdf4>
  421b9c:	ldr	x0, [sp, #40]
  421ba0:	ldr	w0, [x0]
  421ba4:	ldr	w1, [sp, #92]
  421ba8:	cmp	w1, w0
  421bac:	b.ne	421c24 <sqrt@plt+0x1fdc4>  // b.any
  421bb0:	ldr	w0, [sp, #204]
  421bb4:	cmp	w0, #0x0
  421bb8:	b.eq	421bec <sqrt@plt+0x1fd8c>  // b.none
  421bbc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  421bc0:	add	x0, x0, #0xbe8
  421bc4:	ldr	x4, [x0]
  421bc8:	ldr	x0, [sp, #80]
  421bcc:	ldr	x0, [x0]
  421bd0:	ldrb	w1, [sp, #159]
  421bd4:	mov	w3, w1
  421bd8:	mov	x2, x0
  421bdc:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  421be0:	add	x1, x0, #0x380
  421be4:	mov	x0, x4
  421be8:	bl	401a60 <fprintf@plt>
  421bec:	ldrb	w1, [sp, #159]
  421bf0:	ldr	x0, [sp, #40]
  421bf4:	str	w1, [x0, #8]
  421bf8:	ldr	x0, [sp, #72]
  421bfc:	ldrb	w0, [x0]
  421c00:	cmp	w0, #0x3a
  421c04:	b.ne	421c14 <sqrt@plt+0x1fdb4>  // b.any
  421c08:	mov	w0, #0x3a                  	// #58
  421c0c:	strb	w0, [sp, #159]
  421c10:	b	421c1c <sqrt@plt+0x1fdbc>
  421c14:	mov	w0, #0x3f                  	// #63
  421c18:	strb	w0, [sp, #159]
  421c1c:	ldrb	w0, [sp, #159]
  421c20:	b	4221ac <sqrt@plt+0x2034c>
  421c24:	ldr	x0, [sp, #40]
  421c28:	ldr	w0, [x0]
  421c2c:	add	w2, w0, #0x1
  421c30:	ldr	x1, [sp, #40]
  421c34:	str	w2, [x1]
  421c38:	sxtw	x0, w0
  421c3c:	lsl	x0, x0, #3
  421c40:	ldr	x1, [sp, #80]
  421c44:	add	x0, x1, x0
  421c48:	ldr	x1, [x0]
  421c4c:	ldr	x0, [sp, #40]
  421c50:	str	x1, [x0, #16]
  421c54:	ldr	x0, [sp, #40]
  421c58:	ldr	x0, [x0, #16]
  421c5c:	str	x0, [sp, #144]
  421c60:	ldr	x0, [sp, #40]
  421c64:	ldr	x1, [sp, #144]
  421c68:	str	x1, [x0, #32]
  421c6c:	b	421c7c <sqrt@plt+0x1fe1c>
  421c70:	ldr	x0, [sp, #144]
  421c74:	add	x0, x0, #0x1
  421c78:	str	x0, [sp, #144]
  421c7c:	ldr	x0, [sp, #144]
  421c80:	ldrb	w0, [x0]
  421c84:	cmp	w0, #0x0
  421c88:	b.eq	421c9c <sqrt@plt+0x1fe3c>  // b.none
  421c8c:	ldr	x0, [sp, #144]
  421c90:	ldrb	w0, [x0]
  421c94:	cmp	w0, #0x3d
  421c98:	b.ne	421c70 <sqrt@plt+0x1fe10>  // b.any
  421c9c:	ldr	x0, [sp, #64]
  421ca0:	str	x0, [sp, #136]
  421ca4:	str	wzr, [sp, #112]
  421ca8:	b	421d68 <sqrt@plt+0x1ff08>
  421cac:	ldr	x0, [sp, #136]
  421cb0:	ldr	x3, [x0]
  421cb4:	ldr	x0, [sp, #40]
  421cb8:	ldr	x4, [x0, #32]
  421cbc:	ldr	x0, [sp, #40]
  421cc0:	ldr	x0, [x0, #32]
  421cc4:	ldr	x1, [sp, #144]
  421cc8:	sub	x0, x1, x0
  421ccc:	mov	x2, x0
  421cd0:	mov	x1, x4
  421cd4:	mov	x0, x3
  421cd8:	bl	401c10 <strncmp@plt>
  421cdc:	cmp	w0, #0x0
  421ce0:	b.ne	421d50 <sqrt@plt+0x1fef0>  // b.any
  421ce4:	ldr	x0, [sp, #40]
  421ce8:	ldr	x0, [x0, #32]
  421cec:	ldr	x1, [sp, #144]
  421cf0:	sub	x0, x1, x0
  421cf4:	mov	w19, w0
  421cf8:	ldr	x0, [sp, #136]
  421cfc:	ldr	x0, [x0]
  421d00:	bl	401a50 <strlen@plt>
  421d04:	cmp	x19, x0
  421d08:	b.ne	421d28 <sqrt@plt+0x1fec8>  // b.any
  421d0c:	ldr	x0, [sp, #136]
  421d10:	str	x0, [sp, #128]
  421d14:	ldr	w0, [sp, #112]
  421d18:	str	w0, [sp, #116]
  421d1c:	mov	w0, #0x1                   	// #1
  421d20:	str	w0, [sp, #124]
  421d24:	b	421d78 <sqrt@plt+0x1ff18>
  421d28:	ldr	x0, [sp, #128]
  421d2c:	cmp	x0, #0x0
  421d30:	b.ne	421d48 <sqrt@plt+0x1fee8>  // b.any
  421d34:	ldr	x0, [sp, #136]
  421d38:	str	x0, [sp, #128]
  421d3c:	ldr	w0, [sp, #112]
  421d40:	str	w0, [sp, #116]
  421d44:	b	421d50 <sqrt@plt+0x1fef0>
  421d48:	mov	w0, #0x1                   	// #1
  421d4c:	str	w0, [sp, #120]
  421d50:	ldr	x0, [sp, #136]
  421d54:	add	x0, x0, #0x20
  421d58:	str	x0, [sp, #136]
  421d5c:	ldr	w0, [sp, #112]
  421d60:	add	w0, w0, #0x1
  421d64:	str	w0, [sp, #112]
  421d68:	ldr	x0, [sp, #136]
  421d6c:	ldr	x0, [x0]
  421d70:	cmp	x0, #0x0
  421d74:	b.ne	421cac <sqrt@plt+0x1fe4c>  // b.any
  421d78:	ldr	w0, [sp, #120]
  421d7c:	cmp	w0, #0x0
  421d80:	b.eq	421e1c <sqrt@plt+0x1ffbc>  // b.none
  421d84:	ldr	w0, [sp, #124]
  421d88:	cmp	w0, #0x0
  421d8c:	b.ne	421e1c <sqrt@plt+0x1ffbc>  // b.any
  421d90:	ldr	w0, [sp, #204]
  421d94:	cmp	w0, #0x0
  421d98:	b.eq	421de0 <sqrt@plt+0x1ff80>  // b.none
  421d9c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  421da0:	add	x0, x0, #0xbe8
  421da4:	ldr	x4, [x0]
  421da8:	ldr	x0, [sp, #80]
  421dac:	ldr	x2, [x0]
  421db0:	ldr	x0, [sp, #40]
  421db4:	ldr	w0, [x0]
  421db8:	sxtw	x0, w0
  421dbc:	lsl	x0, x0, #3
  421dc0:	ldr	x1, [sp, #80]
  421dc4:	add	x0, x1, x0
  421dc8:	ldr	x0, [x0]
  421dcc:	mov	x3, x0
  421dd0:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  421dd4:	add	x1, x0, #0x3a8
  421dd8:	mov	x0, x4
  421ddc:	bl	401a60 <fprintf@plt>
  421de0:	ldr	x0, [sp, #40]
  421de4:	ldr	x19, [x0, #32]
  421de8:	ldr	x0, [sp, #40]
  421dec:	ldr	x0, [x0, #32]
  421df0:	bl	401a50 <strlen@plt>
  421df4:	add	x1, x19, x0
  421df8:	ldr	x0, [sp, #40]
  421dfc:	str	x1, [x0, #32]
  421e00:	ldr	x0, [sp, #40]
  421e04:	ldr	w0, [x0]
  421e08:	add	w1, w0, #0x1
  421e0c:	ldr	x0, [sp, #40]
  421e10:	str	w1, [x0]
  421e14:	mov	w0, #0x3f                  	// #63
  421e18:	b	4221ac <sqrt@plt+0x2034c>
  421e1c:	ldr	x0, [sp, #128]
  421e20:	cmp	x0, #0x0
  421e24:	b.eq	422028 <sqrt@plt+0x201c8>  // b.none
  421e28:	ldr	w0, [sp, #116]
  421e2c:	str	w0, [sp, #112]
  421e30:	ldr	x0, [sp, #144]
  421e34:	ldrb	w0, [x0]
  421e38:	cmp	w0, #0x0
  421e3c:	b.eq	421ecc <sqrt@plt+0x2006c>  // b.none
  421e40:	ldr	x0, [sp, #128]
  421e44:	ldr	w0, [x0, #8]
  421e48:	cmp	w0, #0x0
  421e4c:	b.eq	421e64 <sqrt@plt+0x20004>  // b.none
  421e50:	ldr	x0, [sp, #144]
  421e54:	add	x1, x0, #0x1
  421e58:	ldr	x0, [sp, #40]
  421e5c:	str	x1, [x0, #16]
  421e60:	b	421fb8 <sqrt@plt+0x20158>
  421e64:	ldr	w0, [sp, #204]
  421e68:	cmp	w0, #0x0
  421e6c:	b.eq	421ea4 <sqrt@plt+0x20044>  // b.none
  421e70:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  421e74:	add	x0, x0, #0xbe8
  421e78:	ldr	x4, [x0]
  421e7c:	ldr	x0, [sp, #80]
  421e80:	ldr	x1, [x0]
  421e84:	ldr	x0, [sp, #128]
  421e88:	ldr	x0, [x0]
  421e8c:	mov	x3, x0
  421e90:	mov	x2, x1
  421e94:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  421e98:	add	x1, x0, #0x3d0
  421e9c:	mov	x0, x4
  421ea0:	bl	401a60 <fprintf@plt>
  421ea4:	ldr	x0, [sp, #40]
  421ea8:	ldr	x19, [x0, #32]
  421eac:	ldr	x0, [sp, #40]
  421eb0:	ldr	x0, [x0, #32]
  421eb4:	bl	401a50 <strlen@plt>
  421eb8:	add	x1, x19, x0
  421ebc:	ldr	x0, [sp, #40]
  421ec0:	str	x1, [x0, #32]
  421ec4:	mov	w0, #0x3f                  	// #63
  421ec8:	b	4221ac <sqrt@plt+0x2034c>
  421ecc:	ldr	x0, [sp, #128]
  421ed0:	ldr	w0, [x0, #8]
  421ed4:	cmp	w0, #0x1
  421ed8:	b.ne	421fb8 <sqrt@plt+0x20158>  // b.any
  421edc:	ldr	x0, [sp, #40]
  421ee0:	ldr	w0, [x0]
  421ee4:	ldr	w1, [sp, #92]
  421ee8:	cmp	w1, w0
  421eec:	b.le	421f24 <sqrt@plt+0x200c4>
  421ef0:	ldr	x0, [sp, #40]
  421ef4:	ldr	w0, [x0]
  421ef8:	add	w2, w0, #0x1
  421efc:	ldr	x1, [sp, #40]
  421f00:	str	w2, [x1]
  421f04:	sxtw	x0, w0
  421f08:	lsl	x0, x0, #3
  421f0c:	ldr	x1, [sp, #80]
  421f10:	add	x0, x1, x0
  421f14:	ldr	x1, [x0]
  421f18:	ldr	x0, [sp, #40]
  421f1c:	str	x1, [x0, #16]
  421f20:	b	421fb8 <sqrt@plt+0x20158>
  421f24:	ldr	w0, [sp, #204]
  421f28:	cmp	w0, #0x0
  421f2c:	b.eq	421f78 <sqrt@plt+0x20118>  // b.none
  421f30:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  421f34:	add	x0, x0, #0xbe8
  421f38:	ldr	x4, [x0]
  421f3c:	ldr	x0, [sp, #80]
  421f40:	ldr	x2, [x0]
  421f44:	ldr	x0, [sp, #40]
  421f48:	ldr	w0, [x0]
  421f4c:	sxtw	x0, w0
  421f50:	lsl	x0, x0, #3
  421f54:	sub	x0, x0, #0x8
  421f58:	ldr	x1, [sp, #80]
  421f5c:	add	x0, x1, x0
  421f60:	ldr	x0, [x0]
  421f64:	mov	x3, x0
  421f68:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  421f6c:	add	x1, x0, #0x2d0
  421f70:	mov	x0, x4
  421f74:	bl	401a60 <fprintf@plt>
  421f78:	ldr	x0, [sp, #40]
  421f7c:	ldr	x19, [x0, #32]
  421f80:	ldr	x0, [sp, #40]
  421f84:	ldr	x0, [x0, #32]
  421f88:	bl	401a50 <strlen@plt>
  421f8c:	add	x1, x19, x0
  421f90:	ldr	x0, [sp, #40]
  421f94:	str	x1, [x0, #32]
  421f98:	ldr	x0, [sp, #72]
  421f9c:	ldrb	w0, [x0]
  421fa0:	cmp	w0, #0x3a
  421fa4:	b.ne	421fb0 <sqrt@plt+0x20150>  // b.any
  421fa8:	mov	w0, #0x3a                  	// #58
  421fac:	b	4221ac <sqrt@plt+0x2034c>
  421fb0:	mov	w0, #0x3f                  	// #63
  421fb4:	b	4221ac <sqrt@plt+0x2034c>
  421fb8:	ldr	x0, [sp, #40]
  421fbc:	ldr	x19, [x0, #32]
  421fc0:	ldr	x0, [sp, #40]
  421fc4:	ldr	x0, [x0, #32]
  421fc8:	bl	401a50 <strlen@plt>
  421fcc:	add	x1, x19, x0
  421fd0:	ldr	x0, [sp, #40]
  421fd4:	str	x1, [x0, #32]
  421fd8:	ldr	x0, [sp, #56]
  421fdc:	cmp	x0, #0x0
  421fe0:	b.eq	421ff0 <sqrt@plt+0x20190>  // b.none
  421fe4:	ldr	x0, [sp, #56]
  421fe8:	ldr	w1, [sp, #112]
  421fec:	str	w1, [x0]
  421ff0:	ldr	x0, [sp, #128]
  421ff4:	ldr	x0, [x0, #16]
  421ff8:	cmp	x0, #0x0
  421ffc:	b.eq	42201c <sqrt@plt+0x201bc>  // b.none
  422000:	ldr	x0, [sp, #128]
  422004:	ldr	x0, [x0, #16]
  422008:	ldr	x1, [sp, #128]
  42200c:	ldr	w1, [x1, #24]
  422010:	str	w1, [x0]
  422014:	mov	w0, #0x0                   	// #0
  422018:	b	4221ac <sqrt@plt+0x2034c>
  42201c:	ldr	x0, [sp, #128]
  422020:	ldr	w0, [x0, #24]
  422024:	b	4221ac <sqrt@plt+0x2034c>
  422028:	ldr	x0, [sp, #40]
  42202c:	str	xzr, [x0, #32]
  422030:	mov	w0, #0x57                  	// #87
  422034:	b	4221ac <sqrt@plt+0x2034c>
  422038:	ldr	x0, [sp, #104]
  42203c:	add	x0, x0, #0x1
  422040:	ldrb	w0, [x0]
  422044:	cmp	w0, #0x3a
  422048:	b.ne	4221a8 <sqrt@plt+0x20348>  // b.any
  42204c:	ldr	x0, [sp, #104]
  422050:	add	x0, x0, #0x2
  422054:	ldrb	w0, [x0]
  422058:	cmp	w0, #0x3a
  42205c:	b.ne	4220b0 <sqrt@plt+0x20250>  // b.any
  422060:	ldr	x0, [sp, #40]
  422064:	ldr	x0, [x0, #32]
  422068:	ldrb	w0, [x0]
  42206c:	cmp	w0, #0x0
  422070:	b.eq	42209c <sqrt@plt+0x2023c>  // b.none
  422074:	ldr	x0, [sp, #40]
  422078:	ldr	x1, [x0, #32]
  42207c:	ldr	x0, [sp, #40]
  422080:	str	x1, [x0, #16]
  422084:	ldr	x0, [sp, #40]
  422088:	ldr	w0, [x0]
  42208c:	add	w1, w0, #0x1
  422090:	ldr	x0, [sp, #40]
  422094:	str	w1, [x0]
  422098:	b	4220a4 <sqrt@plt+0x20244>
  42209c:	ldr	x0, [sp, #40]
  4220a0:	str	xzr, [x0, #16]
  4220a4:	ldr	x0, [sp, #40]
  4220a8:	str	xzr, [x0, #32]
  4220ac:	b	4221a8 <sqrt@plt+0x20348>
  4220b0:	ldr	x0, [sp, #40]
  4220b4:	ldr	x0, [x0, #32]
  4220b8:	ldrb	w0, [x0]
  4220bc:	cmp	w0, #0x0
  4220c0:	b.eq	4220ec <sqrt@plt+0x2028c>  // b.none
  4220c4:	ldr	x0, [sp, #40]
  4220c8:	ldr	x1, [x0, #32]
  4220cc:	ldr	x0, [sp, #40]
  4220d0:	str	x1, [x0, #16]
  4220d4:	ldr	x0, [sp, #40]
  4220d8:	ldr	w0, [x0]
  4220dc:	add	w1, w0, #0x1
  4220e0:	ldr	x0, [sp, #40]
  4220e4:	str	w1, [x0]
  4220e8:	b	4221a0 <sqrt@plt+0x20340>
  4220ec:	ldr	x0, [sp, #40]
  4220f0:	ldr	w0, [x0]
  4220f4:	ldr	w1, [sp, #92]
  4220f8:	cmp	w1, w0
  4220fc:	b.ne	422170 <sqrt@plt+0x20310>  // b.any
  422100:	ldr	w0, [sp, #204]
  422104:	cmp	w0, #0x0
  422108:	b.eq	42213c <sqrt@plt+0x202dc>  // b.none
  42210c:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  422110:	add	x0, x0, #0xbe8
  422114:	ldr	x4, [x0]
  422118:	ldr	x0, [sp, #80]
  42211c:	ldr	x0, [x0]
  422120:	ldrb	w1, [sp, #159]
  422124:	mov	w3, w1
  422128:	mov	x2, x0
  42212c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  422130:	add	x1, x0, #0x380
  422134:	mov	x0, x4
  422138:	bl	401a60 <fprintf@plt>
  42213c:	ldrb	w1, [sp, #159]
  422140:	ldr	x0, [sp, #40]
  422144:	str	w1, [x0, #8]
  422148:	ldr	x0, [sp, #72]
  42214c:	ldrb	w0, [x0]
  422150:	cmp	w0, #0x3a
  422154:	b.ne	422164 <sqrt@plt+0x20304>  // b.any
  422158:	mov	w0, #0x3a                  	// #58
  42215c:	strb	w0, [sp, #159]
  422160:	b	4221a0 <sqrt@plt+0x20340>
  422164:	mov	w0, #0x3f                  	// #63
  422168:	strb	w0, [sp, #159]
  42216c:	b	4221a0 <sqrt@plt+0x20340>
  422170:	ldr	x0, [sp, #40]
  422174:	ldr	w0, [x0]
  422178:	add	w2, w0, #0x1
  42217c:	ldr	x1, [sp, #40]
  422180:	str	w2, [x1]
  422184:	sxtw	x0, w0
  422188:	lsl	x0, x0, #3
  42218c:	ldr	x1, [sp, #80]
  422190:	add	x0, x1, x0
  422194:	ldr	x1, [x0]
  422198:	ldr	x0, [sp, #40]
  42219c:	str	x1, [x0, #16]
  4221a0:	ldr	x0, [sp, #40]
  4221a4:	str	xzr, [x0, #32]
  4221a8:	ldrb	w0, [sp, #159]
  4221ac:	ldr	x19, [sp, #16]
  4221b0:	ldp	x29, x30, [sp], #208
  4221b4:	ret
  4221b8:	stp	x29, x30, [sp, #-80]!
  4221bc:	mov	x29, sp
  4221c0:	str	w0, [sp, #60]
  4221c4:	str	x1, [sp, #48]
  4221c8:	str	x2, [sp, #40]
  4221cc:	str	x3, [sp, #32]
  4221d0:	str	x4, [sp, #24]
  4221d4:	str	w5, [sp, #56]
  4221d8:	str	w6, [sp, #20]
  4221dc:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4221e0:	add	x0, x0, #0xab4
  4221e4:	ldr	w1, [x0]
  4221e8:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4221ec:	add	x0, x0, #0xcd0
  4221f0:	str	w1, [x0]
  4221f4:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  4221f8:	add	x0, x0, #0xab8
  4221fc:	ldr	w1, [x0]
  422200:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422204:	add	x0, x0, #0xcd0
  422208:	str	w1, [x0, #4]
  42220c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422210:	add	x7, x0, #0xcd0
  422214:	ldr	w6, [sp, #20]
  422218:	ldr	w5, [sp, #56]
  42221c:	ldr	x4, [sp, #24]
  422220:	ldr	x3, [sp, #32]
  422224:	ldr	x2, [sp, #40]
  422228:	ldr	x1, [sp, #48]
  42222c:	ldr	w0, [sp, #60]
  422230:	bl	420eb0 <sqrt@plt+0x1f050>
  422234:	str	w0, [sp, #76]
  422238:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  42223c:	add	x0, x0, #0xcd0
  422240:	ldr	w1, [x0]
  422244:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  422248:	add	x0, x0, #0xab4
  42224c:	str	w1, [x0]
  422250:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422254:	add	x0, x0, #0xcd0
  422258:	ldr	x1, [x0, #16]
  42225c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422260:	add	x0, x0, #0xd58
  422264:	str	x1, [x0]
  422268:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  42226c:	add	x0, x0, #0xcd0
  422270:	ldr	w1, [x0, #8]
  422274:	adrp	x0, 441000 <_Znam@GLIBCXX_3.4>
  422278:	add	x0, x0, #0xabc
  42227c:	str	w1, [x0]
  422280:	ldr	w0, [sp, #76]
  422284:	ldp	x29, x30, [sp], #80
  422288:	ret
  42228c:	stp	x29, x30, [sp, #-48]!
  422290:	mov	x29, sp
  422294:	str	w0, [sp, #44]
  422298:	str	x1, [sp, #32]
  42229c:	str	x2, [sp, #24]
  4222a0:	mov	w6, #0x1                   	// #1
  4222a4:	mov	w5, #0x0                   	// #0
  4222a8:	mov	x4, #0x0                   	// #0
  4222ac:	mov	x3, #0x0                   	// #0
  4222b0:	ldr	x2, [sp, #24]
  4222b4:	ldr	x1, [sp, #32]
  4222b8:	ldr	w0, [sp, #44]
  4222bc:	bl	4221b8 <sqrt@plt+0x20358>
  4222c0:	ldp	x29, x30, [sp], #48
  4222c4:	ret
  4222c8:	stp	x29, x30, [sp, #-64]!
  4222cc:	mov	x29, sp
  4222d0:	str	w0, [sp, #60]
  4222d4:	str	x1, [sp, #48]
  4222d8:	str	x2, [sp, #40]
  4222dc:	str	x3, [sp, #32]
  4222e0:	str	x4, [sp, #24]
  4222e4:	mov	w6, #0x0                   	// #0
  4222e8:	mov	w5, #0x0                   	// #0
  4222ec:	ldr	x4, [sp, #24]
  4222f0:	ldr	x3, [sp, #32]
  4222f4:	ldr	x2, [sp, #40]
  4222f8:	ldr	x1, [sp, #48]
  4222fc:	ldr	w0, [sp, #60]
  422300:	bl	4221b8 <sqrt@plt+0x20358>
  422304:	ldp	x29, x30, [sp], #64
  422308:	ret
  42230c:	stp	x29, x30, [sp, #-64]!
  422310:	mov	x29, sp
  422314:	str	w0, [sp, #60]
  422318:	str	x1, [sp, #48]
  42231c:	str	x2, [sp, #40]
  422320:	str	x3, [sp, #32]
  422324:	str	x4, [sp, #24]
  422328:	str	x5, [sp, #16]
  42232c:	ldr	x7, [sp, #16]
  422330:	mov	w6, #0x0                   	// #0
  422334:	mov	w5, #0x0                   	// #0
  422338:	ldr	x4, [sp, #24]
  42233c:	ldr	x3, [sp, #32]
  422340:	ldr	x2, [sp, #40]
  422344:	ldr	x1, [sp, #48]
  422348:	ldr	w0, [sp, #60]
  42234c:	bl	420eb0 <sqrt@plt+0x1f050>
  422350:	ldp	x29, x30, [sp], #64
  422354:	ret
  422358:	stp	x29, x30, [sp, #-64]!
  42235c:	mov	x29, sp
  422360:	str	w0, [sp, #60]
  422364:	str	x1, [sp, #48]
  422368:	str	x2, [sp, #40]
  42236c:	str	x3, [sp, #32]
  422370:	str	x4, [sp, #24]
  422374:	mov	w6, #0x0                   	// #0
  422378:	mov	w5, #0x1                   	// #1
  42237c:	ldr	x4, [sp, #24]
  422380:	ldr	x3, [sp, #32]
  422384:	ldr	x2, [sp, #40]
  422388:	ldr	x1, [sp, #48]
  42238c:	ldr	w0, [sp, #60]
  422390:	bl	4221b8 <sqrt@plt+0x20358>
  422394:	ldp	x29, x30, [sp], #64
  422398:	ret
  42239c:	stp	x29, x30, [sp, #-64]!
  4223a0:	mov	x29, sp
  4223a4:	str	w0, [sp, #60]
  4223a8:	str	x1, [sp, #48]
  4223ac:	str	x2, [sp, #40]
  4223b0:	str	x3, [sp, #32]
  4223b4:	str	x4, [sp, #24]
  4223b8:	str	x5, [sp, #16]
  4223bc:	ldr	x7, [sp, #16]
  4223c0:	mov	w6, #0x0                   	// #0
  4223c4:	mov	w5, #0x1                   	// #1
  4223c8:	ldr	x4, [sp, #24]
  4223cc:	ldr	x3, [sp, #32]
  4223d0:	ldr	x2, [sp, #40]
  4223d4:	ldr	x1, [sp, #48]
  4223d8:	ldr	w0, [sp, #60]
  4223dc:	bl	420eb0 <sqrt@plt+0x1f050>
  4223e0:	ldp	x29, x30, [sp], #64
  4223e4:	ret
  4223e8:	stp	x29, x30, [sp, #-48]!
  4223ec:	mov	x29, sp
  4223f0:	str	d0, [sp, #24]
  4223f4:	str	d1, [sp, #16]
  4223f8:	ldr	d1, [sp, #16]
  4223fc:	ldr	d0, [sp, #24]
  422400:	bl	401a00 <hypot@plt>
  422404:	str	d0, [sp, #40]
  422408:	ldr	d0, [sp, #40]
  42240c:	ldp	x29, x30, [sp], #48
  422410:	ret
  422414:	sub	sp, sp, #0x20
  422418:	str	w0, [sp, #12]
  42241c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422420:	add	x0, x0, #0xd1c
  422424:	str	x0, [sp, #24]
  422428:	ldr	w0, [sp, #12]
  42242c:	cmp	w0, #0x0
  422430:	b.lt	4224c0 <sqrt@plt+0x20660>  // b.tstop
  422434:	ldr	w1, [sp, #12]
  422438:	mov	w0, #0x6667                	// #26215
  42243c:	movk	w0, #0x6666, lsl #16
  422440:	smull	x0, w1, w0
  422444:	lsr	x0, x0, #32
  422448:	asr	w2, w0, #2
  42244c:	asr	w0, w1, #31
  422450:	sub	w2, w2, w0
  422454:	mov	w0, w2
  422458:	lsl	w0, w0, #2
  42245c:	add	w0, w0, w2
  422460:	lsl	w0, w0, #1
  422464:	sub	w2, w1, w0
  422468:	and	w0, w2, #0xff
  42246c:	ldr	x1, [sp, #24]
  422470:	sub	x1, x1, #0x1
  422474:	str	x1, [sp, #24]
  422478:	add	w0, w0, #0x30
  42247c:	and	w1, w0, #0xff
  422480:	ldr	x0, [sp, #24]
  422484:	strb	w1, [x0]
  422488:	ldr	w0, [sp, #12]
  42248c:	mov	w1, #0x6667                	// #26215
  422490:	movk	w1, #0x6666, lsl #16
  422494:	smull	x1, w0, w1
  422498:	lsr	x1, x1, #32
  42249c:	asr	w1, w1, #2
  4224a0:	asr	w0, w0, #31
  4224a4:	sub	w0, w1, w0
  4224a8:	str	w0, [sp, #12]
  4224ac:	ldr	w0, [sp, #12]
  4224b0:	cmp	w0, #0x0
  4224b4:	b.ne	422434 <sqrt@plt+0x205d4>  // b.any
  4224b8:	ldr	x0, [sp, #24]
  4224bc:	b	422564 <sqrt@plt+0x20704>
  4224c0:	ldr	w1, [sp, #12]
  4224c4:	mov	w0, #0x6667                	// #26215
  4224c8:	movk	w0, #0x6666, lsl #16
  4224cc:	smull	x0, w1, w0
  4224d0:	lsr	x0, x0, #32
  4224d4:	asr	w2, w0, #2
  4224d8:	asr	w0, w1, #31
  4224dc:	sub	w2, w2, w0
  4224e0:	mov	w0, w2
  4224e4:	lsl	w0, w0, #2
  4224e8:	add	w0, w0, w2
  4224ec:	lsl	w0, w0, #1
  4224f0:	sub	w2, w1, w0
  4224f4:	and	w0, w2, #0xff
  4224f8:	ldr	x1, [sp, #24]
  4224fc:	sub	x1, x1, #0x1
  422500:	str	x1, [sp, #24]
  422504:	mov	w1, #0x30                  	// #48
  422508:	sub	w0, w1, w0
  42250c:	and	w1, w0, #0xff
  422510:	ldr	x0, [sp, #24]
  422514:	strb	w1, [x0]
  422518:	ldr	w0, [sp, #12]
  42251c:	mov	w1, #0x6667                	// #26215
  422520:	movk	w1, #0x6666, lsl #16
  422524:	smull	x1, w0, w1
  422528:	lsr	x1, x1, #32
  42252c:	asr	w1, w1, #2
  422530:	asr	w0, w0, #31
  422534:	sub	w0, w1, w0
  422538:	str	w0, [sp, #12]
  42253c:	ldr	w0, [sp, #12]
  422540:	cmp	w0, #0x0
  422544:	b.ne	4224c0 <sqrt@plt+0x20660>  // b.any
  422548:	ldr	x0, [sp, #24]
  42254c:	sub	x0, x0, #0x1
  422550:	str	x0, [sp, #24]
  422554:	ldr	x0, [sp, #24]
  422558:	mov	w1, #0x2d                  	// #45
  42255c:	strb	w1, [x0]
  422560:	ldr	x0, [sp, #24]
  422564:	add	sp, sp, #0x20
  422568:	ret
  42256c:	sub	sp, sp, #0x20
  422570:	str	w0, [sp, #12]
  422574:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422578:	add	x0, x0, #0xd34
  42257c:	str	x0, [sp, #24]
  422580:	ldr	w2, [sp, #12]
  422584:	mov	w0, #0xcccd                	// #52429
  422588:	movk	w0, #0xcccc, lsl #16
  42258c:	umull	x0, w2, w0
  422590:	lsr	x0, x0, #32
  422594:	lsr	w1, w0, #3
  422598:	mov	w0, w1
  42259c:	lsl	w0, w0, #2
  4225a0:	add	w0, w0, w1
  4225a4:	lsl	w0, w0, #1
  4225a8:	sub	w1, w2, w0
  4225ac:	and	w0, w1, #0xff
  4225b0:	ldr	x1, [sp, #24]
  4225b4:	sub	x1, x1, #0x1
  4225b8:	str	x1, [sp, #24]
  4225bc:	add	w0, w0, #0x30
  4225c0:	and	w1, w0, #0xff
  4225c4:	ldr	x0, [sp, #24]
  4225c8:	strb	w1, [x0]
  4225cc:	ldr	w1, [sp, #12]
  4225d0:	mov	w0, #0xcccd                	// #52429
  4225d4:	movk	w0, #0xcccc, lsl #16
  4225d8:	umull	x0, w1, w0
  4225dc:	lsr	x0, x0, #32
  4225e0:	lsr	w0, w0, #3
  4225e4:	str	w0, [sp, #12]
  4225e8:	ldr	w0, [sp, #12]
  4225ec:	cmp	w0, #0x0
  4225f0:	b.ne	422580 <sqrt@plt+0x20720>  // b.any
  4225f4:	ldr	x0, [sp, #24]
  4225f8:	add	sp, sp, #0x20
  4225fc:	ret
  422600:	stp	x29, x30, [sp, #-80]!
  422604:	mov	x29, sp
  422608:	str	x19, [sp, #16]
  42260c:	str	x0, [sp, #40]
  422610:	ldr	x0, [sp, #40]
  422614:	ldrb	w0, [x0]
  422618:	cmp	w0, #0x20
  42261c:	b.ne	422630 <sqrt@plt+0x207d0>  // b.any
  422620:	ldr	x0, [sp, #40]
  422624:	add	x0, x0, #0x1
  422628:	str	x0, [sp, #40]
  42262c:	b	422610 <sqrt@plt+0x207b0>
  422630:	ldr	x0, [sp, #40]
  422634:	ldrb	w0, [x0]
  422638:	mov	w1, w0
  42263c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422640:	add	x0, x0, #0x4a0
  422644:	bl	40e1e4 <sqrt@plt+0xc384>
  422648:	cmp	w0, #0x0
  42264c:	cset	w0, eq  // eq = none
  422650:	and	w0, w0, #0xff
  422654:	cmp	w0, #0x0
  422658:	b.eq	422664 <sqrt@plt+0x20804>  // b.none
  42265c:	mov	w19, #0x0                   	// #0
  422660:	b	422844 <sqrt@plt+0x209e4>
  422664:	str	wzr, [sp, #76]
  422668:	ldr	w1, [sp, #76]
  42266c:	mov	w0, w1
  422670:	lsl	w0, w0, #2
  422674:	add	w0, w0, w1
  422678:	lsl	w0, w0, #1
  42267c:	str	w0, [sp, #76]
  422680:	ldr	x0, [sp, #40]
  422684:	add	x1, x0, #0x1
  422688:	str	x1, [sp, #40]
  42268c:	ldrb	w0, [x0]
  422690:	sub	w0, w0, #0x30
  422694:	ldr	w1, [sp, #76]
  422698:	add	w0, w1, w0
  42269c:	str	w0, [sp, #76]
  4226a0:	ldr	x0, [sp, #40]
  4226a4:	ldrb	w0, [x0]
  4226a8:	mov	w1, w0
  4226ac:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4226b0:	add	x0, x0, #0x4a0
  4226b4:	bl	40e1e4 <sqrt@plt+0xc384>
  4226b8:	cmp	w0, #0x0
  4226bc:	cset	w0, ne  // ne = any
  4226c0:	and	w0, w0, #0xff
  4226c4:	cmp	w0, #0x0
  4226c8:	b.eq	4226d0 <sqrt@plt+0x20870>  // b.none
  4226cc:	b	422668 <sqrt@plt+0x20808>
  4226d0:	ldr	x0, [sp, #40]
  4226d4:	ldrb	w0, [x0]
  4226d8:	cmp	w0, #0x20
  4226dc:	b.eq	422708 <sqrt@plt+0x208a8>  // b.none
  4226e0:	ldr	x0, [sp, #40]
  4226e4:	ldrb	w0, [x0]
  4226e8:	cmp	w0, #0xa
  4226ec:	b.eq	422708 <sqrt@plt+0x208a8>  // b.none
  4226f0:	ldr	x0, [sp, #40]
  4226f4:	ldrb	w0, [x0]
  4226f8:	cmp	w0, #0x0
  4226fc:	b.eq	422708 <sqrt@plt+0x208a8>  // b.none
  422700:	mov	w19, #0x0                   	// #0
  422704:	b	422844 <sqrt@plt+0x209e4>
  422708:	ldr	x0, [sp, #40]
  42270c:	ldrb	w0, [x0]
  422710:	cmp	w0, #0x20
  422714:	b.ne	422728 <sqrt@plt+0x208c8>  // b.any
  422718:	ldr	x0, [sp, #40]
  42271c:	add	x0, x0, #0x1
  422720:	str	x0, [sp, #40]
  422724:	b	422708 <sqrt@plt+0x208a8>
  422728:	ldr	x0, [sp, #40]
  42272c:	ldrb	w0, [x0]
  422730:	cmp	w0, #0x0
  422734:	b.eq	422748 <sqrt@plt+0x208e8>  // b.none
  422738:	ldr	x0, [sp, #40]
  42273c:	ldrb	w0, [x0]
  422740:	cmp	w0, #0xa
  422744:	b.ne	422758 <sqrt@plt+0x208f8>  // b.any
  422748:	ldr	w0, [sp, #76]
  42274c:	bl	423e80 <_ZdlPvm@@Base+0x14b4>
  422750:	mov	w19, #0x1                   	// #1
  422754:	b	422844 <sqrt@plt+0x209e4>
  422758:	ldr	x0, [sp, #40]
  42275c:	str	x0, [sp, #64]
  422760:	ldr	x0, [sp, #64]
  422764:	ldrb	w0, [x0]
  422768:	cmp	w0, #0x0
  42276c:	b.eq	4227b0 <sqrt@plt+0x20950>  // b.none
  422770:	ldr	x0, [sp, #64]
  422774:	ldrb	w0, [x0]
  422778:	cmp	w0, #0x20
  42277c:	b.eq	4227b0 <sqrt@plt+0x20950>  // b.none
  422780:	ldr	x0, [sp, #64]
  422784:	ldrb	w0, [x0]
  422788:	cmp	w0, #0xa
  42278c:	b.eq	4227b0 <sqrt@plt+0x20950>  // b.none
  422790:	ldr	x0, [sp, #64]
  422794:	ldrb	w0, [x0]
  422798:	cmp	w0, #0x5c
  42279c:	b.eq	4227b0 <sqrt@plt+0x20950>  // b.none
  4227a0:	ldr	x0, [sp, #64]
  4227a4:	add	x0, x0, #0x1
  4227a8:	str	x0, [sp, #64]
  4227ac:	b	422760 <sqrt@plt+0x20900>
  4227b0:	ldr	x1, [sp, #64]
  4227b4:	ldr	x0, [sp, #40]
  4227b8:	sub	x0, x1, x0
  4227bc:	mov	w1, w0
  4227c0:	add	x0, sp, #0x30
  4227c4:	mov	w2, w1
  4227c8:	ldr	x1, [sp, #40]
  4227cc:	bl	422d70 <_ZdlPvm@@Base+0x3a4>
  4227d0:	ldr	x0, [sp, #64]
  4227d4:	ldrb	w0, [x0]
  4227d8:	cmp	w0, #0x20
  4227dc:	b.ne	4227f0 <sqrt@plt+0x20990>  // b.any
  4227e0:	ldr	x0, [sp, #64]
  4227e4:	add	x0, x0, #0x1
  4227e8:	str	x0, [sp, #64]
  4227ec:	b	4227d0 <sqrt@plt+0x20970>
  4227f0:	ldr	x0, [sp, #64]
  4227f4:	ldrb	w0, [x0]
  4227f8:	cmp	w0, #0xa
  4227fc:	b.eq	422818 <sqrt@plt+0x209b8>  // b.none
  422800:	ldr	x0, [sp, #64]
  422804:	ldrb	w0, [x0]
  422808:	cmp	w0, #0x0
  42280c:	b.eq	422818 <sqrt@plt+0x209b8>  // b.none
  422810:	mov	w19, #0x0                   	// #0
  422814:	b	42283c <sqrt@plt+0x209dc>
  422818:	add	x0, sp, #0x30
  42281c:	mov	w1, #0x0                   	// #0
  422820:	bl	40804c <sqrt@plt+0x61ec>
  422824:	add	x0, sp, #0x30
  422828:	bl	408034 <sqrt@plt+0x61d4>
  42282c:	bl	423e1c <_ZdlPvm@@Base+0x1450>
  422830:	ldr	w0, [sp, #76]
  422834:	bl	423e80 <_ZdlPvm@@Base+0x14b4>
  422838:	mov	w19, #0x1                   	// #1
  42283c:	add	x0, sp, #0x30
  422840:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  422844:	mov	w0, w19
  422848:	b	422860 <sqrt@plt+0x20a00>
  42284c:	mov	x19, x0
  422850:	add	x0, sp, #0x30
  422854:	bl	422fa0 <_ZdlPvm@@Base+0x5d4>
  422858:	mov	x0, x19
  42285c:	bl	401dd0 <_Unwind_Resume@plt>
  422860:	ldr	x19, [sp, #16]
  422864:	ldp	x29, x30, [sp], #80
  422868:	ret
  42286c:	sub	sp, sp, #0x10
  422870:	str	x0, [sp, #8]
  422874:	nop
  422878:	add	sp, sp, #0x10
  42287c:	ret
  422880:	stp	x29, x30, [sp, #-32]!
  422884:	mov	x29, sp
  422888:	str	w0, [sp, #28]
  42288c:	str	w1, [sp, #24]
  422890:	ldr	w0, [sp, #28]
  422894:	cmp	w0, #0x1
  422898:	b.ne	4228b8 <sqrt@plt+0x20a58>  // b.any
  42289c:	ldr	w1, [sp, #24]
  4228a0:	mov	w0, #0xffff                	// #65535
  4228a4:	cmp	w1, w0
  4228a8:	b.ne	4228b8 <sqrt@plt+0x20a58>  // b.any
  4228ac:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  4228b0:	add	x0, x0, #0xd38
  4228b4:	bl	41fdf8 <sqrt@plt+0x1df98>
  4228b8:	nop
  4228bc:	ldp	x29, x30, [sp], #32
  4228c0:	ret
  4228c4:	stp	x29, x30, [sp, #-16]!
  4228c8:	mov	x29, sp
  4228cc:	mov	w1, #0xffff                	// #65535
  4228d0:	mov	w0, #0x1                   	// #1
  4228d4:	bl	422880 <sqrt@plt+0x20a20>
  4228d8:	ldp	x29, x30, [sp], #16
  4228dc:	ret
  4228e0:	stp	x29, x30, [sp, #-32]!
  4228e4:	mov	x29, sp
  4228e8:	str	x0, [sp, #24]
  4228ec:	ldr	x0, [sp, #24]
  4228f0:	bl	401a50 <strlen@plt>
  4228f4:	mov	x2, x0
  4228f8:	ldr	x1, [sp, #24]
  4228fc:	mov	w0, #0x2                   	// #2
  422900:	bl	401d20 <write@plt>
  422904:	nop
  422908:	ldp	x29, x30, [sp], #32
  42290c:	ret

0000000000422910 <_Znwm@@Base>:
  422910:	stp	x29, x30, [sp, #-48]!
  422914:	mov	x29, sp
  422918:	str	x0, [sp, #24]
  42291c:	ldr	x0, [sp, #24]
  422920:	cmp	x0, #0x0
  422924:	b.ne	422934 <_Znwm@@Base+0x24>  // b.any
  422928:	ldr	x0, [sp, #24]
  42292c:	add	x0, x0, #0x1
  422930:	str	x0, [sp, #24]
  422934:	ldr	x0, [sp, #24]
  422938:	mov	w0, w0
  42293c:	bl	401d30 <malloc@plt>
  422940:	str	x0, [sp, #40]
  422944:	ldr	x0, [sp, #40]
  422948:	cmp	x0, #0x0
  42294c:	b.ne	422994 <_Znwm@@Base+0x84>  // b.any
  422950:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422954:	add	x0, x0, #0xd40
  422958:	ldr	x0, [x0]
  42295c:	cmp	x0, #0x0
  422960:	b.eq	422980 <_Znwm@@Base+0x70>  // b.none
  422964:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422968:	add	x0, x0, #0xd40
  42296c:	ldr	x0, [x0]
  422970:	bl	4228e0 <sqrt@plt+0x20a80>
  422974:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  422978:	add	x0, x0, #0x418
  42297c:	bl	4228e0 <sqrt@plt+0x20a80>
  422980:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  422984:	add	x0, x0, #0x420
  422988:	bl	4228e0 <sqrt@plt+0x20a80>
  42298c:	mov	w0, #0xffffffff            	// #-1
  422990:	bl	401b30 <_exit@plt>
  422994:	ldr	x0, [sp, #40]
  422998:	ldp	x29, x30, [sp], #48
  42299c:	ret

00000000004229a0 <_ZdlPv@@Base>:
  4229a0:	stp	x29, x30, [sp, #-32]!
  4229a4:	mov	x29, sp
  4229a8:	str	x0, [sp, #24]
  4229ac:	ldr	x0, [sp, #24]
  4229b0:	cmp	x0, #0x0
  4229b4:	b.eq	4229c0 <_ZdlPv@@Base+0x20>  // b.none
  4229b8:	ldr	x0, [sp, #24]
  4229bc:	bl	401ad0 <free@plt>
  4229c0:	nop
  4229c4:	ldp	x29, x30, [sp], #32
  4229c8:	ret

00000000004229cc <_ZdlPvm@@Base>:
  4229cc:	stp	x29, x30, [sp, #-32]!
  4229d0:	mov	x29, sp
  4229d4:	str	x0, [sp, #24]
  4229d8:	str	x1, [sp, #16]
  4229dc:	ldr	x0, [sp, #24]
  4229e0:	cmp	x0, #0x0
  4229e4:	b.eq	4229f0 <_ZdlPvm@@Base+0x24>  // b.none
  4229e8:	ldr	x0, [sp, #24]
  4229ec:	bl	401ad0 <free@plt>
  4229f0:	nop
  4229f4:	ldp	x29, x30, [sp], #32
  4229f8:	ret
  4229fc:	stp	x29, x30, [sp, #-48]!
  422a00:	mov	x29, sp
  422a04:	str	x0, [sp, #24]
  422a08:	ldr	x0, [sp, #24]
  422a0c:	cmp	x0, #0x0
  422a10:	cset	w0, ne  // ne = any
  422a14:	and	w0, w0, #0xff
  422a18:	mov	w3, w0
  422a1c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  422a20:	add	x2, x0, #0x430
  422a24:	mov	w1, #0x1b                  	// #27
  422a28:	mov	w0, w3
  422a2c:	bl	407ffc <sqrt@plt+0x619c>
  422a30:	str	xzr, [sp, #40]
  422a34:	ldr	x0, [sp, #24]
  422a38:	ldrb	w0, [x0]
  422a3c:	cmp	w0, #0x0
  422a40:	b.eq	422abc <_ZdlPvm@@Base+0xf0>  // b.none
  422a44:	ldr	x0, [sp, #40]
  422a48:	lsl	x0, x0, #4
  422a4c:	str	x0, [sp, #40]
  422a50:	ldr	x0, [sp, #24]
  422a54:	add	x1, x0, #0x1
  422a58:	str	x1, [sp, #24]
  422a5c:	ldrb	w0, [x0]
  422a60:	and	x0, x0, #0xff
  422a64:	ldr	x1, [sp, #40]
  422a68:	add	x0, x1, x0
  422a6c:	str	x0, [sp, #40]
  422a70:	ldr	x0, [sp, #40]
  422a74:	and	x0, x0, #0xf0000000
  422a78:	str	x0, [sp, #32]
  422a7c:	ldr	x0, [sp, #32]
  422a80:	cmp	x0, #0x0
  422a84:	cset	w0, ne  // ne = any
  422a88:	and	w0, w0, #0xff
  422a8c:	cmp	w0, #0x0
  422a90:	b.eq	422a34 <_ZdlPvm@@Base+0x68>  // b.none
  422a94:	ldr	x0, [sp, #32]
  422a98:	lsr	x0, x0, #24
  422a9c:	ldr	x1, [sp, #40]
  422aa0:	eor	x0, x1, x0
  422aa4:	str	x0, [sp, #40]
  422aa8:	ldr	x1, [sp, #40]
  422aac:	ldr	x0, [sp, #32]
  422ab0:	eor	x0, x1, x0
  422ab4:	str	x0, [sp, #40]
  422ab8:	b	422a34 <_ZdlPvm@@Base+0x68>
  422abc:	ldr	x0, [sp, #40]
  422ac0:	ldp	x29, x30, [sp], #48
  422ac4:	ret
  422ac8:	stp	x29, x30, [sp, #-48]!
  422acc:	mov	x29, sp
  422ad0:	str	w0, [sp, #28]
  422ad4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  422ad8:	add	x0, x0, #0x450
  422adc:	str	x0, [sp, #40]
  422ae0:	ldr	x0, [sp, #40]
  422ae4:	ldr	w0, [x0]
  422ae8:	ldr	w1, [sp, #28]
  422aec:	cmp	w1, w0
  422af0:	b.cc	422b38 <_ZdlPvm@@Base+0x16c>  // b.lo, b.ul, b.last
  422af4:	ldr	x0, [sp, #40]
  422af8:	ldr	w0, [x0]
  422afc:	cmp	w0, #0x0
  422b00:	b.ne	422b28 <_ZdlPvm@@Base+0x15c>  // b.any
  422b04:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422b08:	add	x3, x0, #0xcb0
  422b0c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422b10:	add	x2, x0, #0xcb0
  422b14:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  422b18:	add	x1, x0, #0xcb0
  422b1c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  422b20:	add	x0, x0, #0x4a8
  422b24:	bl	420a38 <sqrt@plt+0x1ebd8>
  422b28:	ldr	x0, [sp, #40]
  422b2c:	add	x0, x0, #0x4
  422b30:	str	x0, [sp, #40]
  422b34:	b	422ae0 <_ZdlPvm@@Base+0x114>
  422b38:	ldr	x0, [sp, #40]
  422b3c:	ldr	w0, [x0]
  422b40:	ldp	x29, x30, [sp], #48
  422b44:	ret
  422b48:	stp	x29, x30, [sp, #-32]!
  422b4c:	mov	x29, sp
  422b50:	str	w0, [sp, #28]
  422b54:	str	x1, [sp, #16]
  422b58:	ldr	w0, [sp, #28]
  422b5c:	cmp	w0, #0x0
  422b60:	b.ne	422b74 <_ZdlPvm@@Base+0x1a8>  // b.any
  422b64:	ldr	x0, [sp, #16]
  422b68:	str	wzr, [x0]
  422b6c:	mov	x0, #0x0                   	// #0
  422b70:	b	422b94 <_ZdlPvm@@Base+0x1c8>
  422b74:	ldr	w0, [sp, #28]
  422b78:	lsl	w1, w0, #1
  422b7c:	ldr	x0, [sp, #16]
  422b80:	str	w1, [x0]
  422b84:	ldr	x0, [sp, #16]
  422b88:	ldr	w0, [x0]
  422b8c:	sxtw	x0, w0
  422b90:	bl	4019d0 <_Znam@plt>
  422b94:	ldp	x29, x30, [sp], #32
  422b98:	ret
  422b9c:	stp	x29, x30, [sp, #-32]!
  422ba0:	mov	x29, sp
  422ba4:	str	x0, [sp, #24]
  422ba8:	str	w1, [sp, #20]
  422bac:	ldr	x0, [sp, #24]
  422bb0:	cmp	x0, #0x0
  422bb4:	b.eq	422bc0 <_ZdlPvm@@Base+0x1f4>  // b.none
  422bb8:	ldr	x0, [sp, #24]
  422bbc:	bl	401cb0 <_ZdaPv@plt>
  422bc0:	nop
  422bc4:	ldp	x29, x30, [sp], #32
  422bc8:	ret
  422bcc:	stp	x29, x30, [sp, #-48]!
  422bd0:	mov	x29, sp
  422bd4:	str	x0, [sp, #40]
  422bd8:	str	w1, [sp, #36]
  422bdc:	str	w2, [sp, #32]
  422be0:	str	x3, [sp, #24]
  422be4:	ldr	w1, [sp, #36]
  422be8:	ldr	w0, [sp, #32]
  422bec:	cmp	w1, w0
  422bf0:	b.lt	422c08 <_ZdlPvm@@Base+0x23c>  // b.tstop
  422bf4:	ldr	x0, [sp, #24]
  422bf8:	ldr	w1, [sp, #36]
  422bfc:	str	w1, [x0]
  422c00:	ldr	x0, [sp, #40]
  422c04:	b	422c58 <_ZdlPvm@@Base+0x28c>
  422c08:	ldr	x0, [sp, #40]
  422c0c:	cmp	x0, #0x0
  422c10:	b.eq	422c1c <_ZdlPvm@@Base+0x250>  // b.none
  422c14:	ldr	x0, [sp, #40]
  422c18:	bl	401cb0 <_ZdaPv@plt>
  422c1c:	ldr	w0, [sp, #32]
  422c20:	cmp	w0, #0x0
  422c24:	b.ne	422c38 <_ZdlPvm@@Base+0x26c>  // b.any
  422c28:	ldr	x0, [sp, #24]
  422c2c:	str	wzr, [x0]
  422c30:	mov	x0, #0x0                   	// #0
  422c34:	b	422c58 <_ZdlPvm@@Base+0x28c>
  422c38:	ldr	w0, [sp, #32]
  422c3c:	lsl	w1, w0, #1
  422c40:	ldr	x0, [sp, #24]
  422c44:	str	w1, [x0]
  422c48:	ldr	x0, [sp, #24]
  422c4c:	ldr	w0, [x0]
  422c50:	sxtw	x0, w0
  422c54:	bl	4019d0 <_Znam@plt>
  422c58:	ldp	x29, x30, [sp], #48
  422c5c:	ret
  422c60:	stp	x29, x30, [sp, #-64]!
  422c64:	mov	x29, sp
  422c68:	str	x0, [sp, #40]
  422c6c:	str	w1, [sp, #36]
  422c70:	str	w2, [sp, #32]
  422c74:	str	w3, [sp, #28]
  422c78:	str	x4, [sp, #16]
  422c7c:	ldr	w1, [sp, #36]
  422c80:	ldr	w0, [sp, #28]
  422c84:	cmp	w1, w0
  422c88:	b.lt	422ca0 <_ZdlPvm@@Base+0x2d4>  // b.tstop
  422c8c:	ldr	x0, [sp, #16]
  422c90:	ldr	w1, [sp, #36]
  422c94:	str	w1, [x0]
  422c98:	ldr	x0, [sp, #40]
  422c9c:	b	422d3c <_ZdlPvm@@Base+0x370>
  422ca0:	ldr	w0, [sp, #28]
  422ca4:	cmp	w0, #0x0
  422ca8:	b.ne	422cd0 <_ZdlPvm@@Base+0x304>  // b.any
  422cac:	ldr	x0, [sp, #40]
  422cb0:	cmp	x0, #0x0
  422cb4:	b.eq	422cc0 <_ZdlPvm@@Base+0x2f4>  // b.none
  422cb8:	ldr	x0, [sp, #40]
  422cbc:	bl	401cb0 <_ZdaPv@plt>
  422cc0:	ldr	x0, [sp, #16]
  422cc4:	str	wzr, [x0]
  422cc8:	mov	x0, #0x0                   	// #0
  422ccc:	b	422d3c <_ZdlPvm@@Base+0x370>
  422cd0:	ldr	w0, [sp, #28]
  422cd4:	lsl	w1, w0, #1
  422cd8:	ldr	x0, [sp, #16]
  422cdc:	str	w1, [x0]
  422ce0:	ldr	x0, [sp, #16]
  422ce4:	ldr	w0, [x0]
  422ce8:	sxtw	x0, w0
  422cec:	bl	4019d0 <_Znam@plt>
  422cf0:	str	x0, [sp, #56]
  422cf4:	ldr	w1, [sp, #32]
  422cf8:	ldr	w0, [sp, #28]
  422cfc:	cmp	w1, w0
  422d00:	b.ge	422d24 <_ZdlPvm@@Base+0x358>  // b.tcont
  422d04:	ldr	w0, [sp, #32]
  422d08:	cmp	w0, #0x0
  422d0c:	b.eq	422d24 <_ZdlPvm@@Base+0x358>  // b.none
  422d10:	ldrsw	x0, [sp, #32]
  422d14:	mov	x2, x0
  422d18:	ldr	x1, [sp, #40]
  422d1c:	ldr	x0, [sp, #56]
  422d20:	bl	4019f0 <memcpy@plt>
  422d24:	ldr	x0, [sp, #40]
  422d28:	cmp	x0, #0x0
  422d2c:	b.eq	422d38 <_ZdlPvm@@Base+0x36c>  // b.none
  422d30:	ldr	x0, [sp, #40]
  422d34:	bl	401cb0 <_ZdaPv@plt>
  422d38:	ldr	x0, [sp, #56]
  422d3c:	ldp	x29, x30, [sp], #64
  422d40:	ret
  422d44:	sub	sp, sp, #0x10
  422d48:	str	x0, [sp, #8]
  422d4c:	ldr	x0, [sp, #8]
  422d50:	str	xzr, [x0]
  422d54:	ldr	x0, [sp, #8]
  422d58:	str	wzr, [x0, #8]
  422d5c:	ldr	x0, [sp, #8]
  422d60:	str	wzr, [x0, #12]
  422d64:	nop
  422d68:	add	sp, sp, #0x10
  422d6c:	ret
  422d70:	stp	x29, x30, [sp, #-48]!
  422d74:	mov	x29, sp
  422d78:	str	x0, [sp, #40]
  422d7c:	str	x1, [sp, #32]
  422d80:	str	w2, [sp, #28]
  422d84:	ldr	x0, [sp, #40]
  422d88:	ldr	w1, [sp, #28]
  422d8c:	str	w1, [x0, #8]
  422d90:	ldr	w0, [sp, #28]
  422d94:	mvn	w0, w0
  422d98:	lsr	w0, w0, #31
  422d9c:	and	w0, w0, #0xff
  422da0:	mov	w3, w0
  422da4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  422da8:	add	x2, x0, #0x4c8
  422dac:	mov	w1, #0x57                  	// #87
  422db0:	mov	w0, w3
  422db4:	bl	407ffc <sqrt@plt+0x619c>
  422db8:	ldr	x0, [sp, #40]
  422dbc:	add	x0, x0, #0xc
  422dc0:	mov	x1, x0
  422dc4:	ldr	w0, [sp, #28]
  422dc8:	bl	422b48 <_ZdlPvm@@Base+0x17c>
  422dcc:	mov	x1, x0
  422dd0:	ldr	x0, [sp, #40]
  422dd4:	str	x1, [x0]
  422dd8:	ldr	w0, [sp, #28]
  422ddc:	cmp	w0, #0x0
  422de0:	b.eq	422dfc <_ZdlPvm@@Base+0x430>  // b.none
  422de4:	ldr	x0, [sp, #40]
  422de8:	ldr	x0, [x0]
  422dec:	ldrsw	x1, [sp, #28]
  422df0:	mov	x2, x1
  422df4:	ldr	x1, [sp, #32]
  422df8:	bl	4019f0 <memcpy@plt>
  422dfc:	nop
  422e00:	ldp	x29, x30, [sp], #48
  422e04:	ret
  422e08:	stp	x29, x30, [sp, #-32]!
  422e0c:	mov	x29, sp
  422e10:	str	x0, [sp, #24]
  422e14:	str	x1, [sp, #16]
  422e18:	ldr	x0, [sp, #16]
  422e1c:	cmp	x0, #0x0
  422e20:	b.ne	422e40 <_ZdlPvm@@Base+0x474>  // b.any
  422e24:	ldr	x0, [sp, #24]
  422e28:	str	wzr, [x0, #8]
  422e2c:	ldr	x0, [sp, #24]
  422e30:	str	xzr, [x0]
  422e34:	ldr	x0, [sp, #24]
  422e38:	str	wzr, [x0, #12]
  422e3c:	b	422eb0 <_ZdlPvm@@Base+0x4e4>
  422e40:	ldr	x0, [sp, #16]
  422e44:	bl	401a50 <strlen@plt>
  422e48:	mov	w1, w0
  422e4c:	ldr	x0, [sp, #24]
  422e50:	str	w1, [x0, #8]
  422e54:	ldr	x0, [sp, #24]
  422e58:	ldr	w2, [x0, #8]
  422e5c:	ldr	x0, [sp, #24]
  422e60:	add	x0, x0, #0xc
  422e64:	mov	x1, x0
  422e68:	mov	w0, w2
  422e6c:	bl	422b48 <_ZdlPvm@@Base+0x17c>
  422e70:	mov	x1, x0
  422e74:	ldr	x0, [sp, #24]
  422e78:	str	x1, [x0]
  422e7c:	ldr	x0, [sp, #24]
  422e80:	ldr	w0, [x0, #8]
  422e84:	cmp	w0, #0x0
  422e88:	b.eq	422eb0 <_ZdlPvm@@Base+0x4e4>  // b.none
  422e8c:	ldr	x0, [sp, #24]
  422e90:	ldr	x3, [x0]
  422e94:	ldr	x0, [sp, #24]
  422e98:	ldr	w0, [x0, #8]
  422e9c:	sxtw	x0, w0
  422ea0:	mov	x2, x0
  422ea4:	ldr	x1, [sp, #16]
  422ea8:	mov	x0, x3
  422eac:	bl	4019f0 <memcpy@plt>
  422eb0:	nop
  422eb4:	ldp	x29, x30, [sp], #32
  422eb8:	ret
  422ebc:	stp	x29, x30, [sp, #-32]!
  422ec0:	mov	x29, sp
  422ec4:	str	x0, [sp, #24]
  422ec8:	strb	w1, [sp, #23]
  422ecc:	ldr	x0, [sp, #24]
  422ed0:	mov	w1, #0x1                   	// #1
  422ed4:	str	w1, [x0, #8]
  422ed8:	ldr	x0, [sp, #24]
  422edc:	add	x0, x0, #0xc
  422ee0:	mov	x1, x0
  422ee4:	mov	w0, #0x1                   	// #1
  422ee8:	bl	422b48 <_ZdlPvm@@Base+0x17c>
  422eec:	mov	x1, x0
  422ef0:	ldr	x0, [sp, #24]
  422ef4:	str	x1, [x0]
  422ef8:	ldr	x0, [sp, #24]
  422efc:	ldr	x0, [x0]
  422f00:	ldrb	w1, [sp, #23]
  422f04:	strb	w1, [x0]
  422f08:	nop
  422f0c:	ldp	x29, x30, [sp], #32
  422f10:	ret
  422f14:	stp	x29, x30, [sp, #-32]!
  422f18:	mov	x29, sp
  422f1c:	str	x0, [sp, #24]
  422f20:	str	x1, [sp, #16]
  422f24:	ldr	x0, [sp, #16]
  422f28:	ldr	w1, [x0, #8]
  422f2c:	ldr	x0, [sp, #24]
  422f30:	str	w1, [x0, #8]
  422f34:	ldr	x0, [sp, #24]
  422f38:	ldr	w2, [x0, #8]
  422f3c:	ldr	x0, [sp, #24]
  422f40:	add	x0, x0, #0xc
  422f44:	mov	x1, x0
  422f48:	mov	w0, w2
  422f4c:	bl	422b48 <_ZdlPvm@@Base+0x17c>
  422f50:	mov	x1, x0
  422f54:	ldr	x0, [sp, #24]
  422f58:	str	x1, [x0]
  422f5c:	ldr	x0, [sp, #24]
  422f60:	ldr	w0, [x0, #8]
  422f64:	cmp	w0, #0x0
  422f68:	b.eq	422f94 <_ZdlPvm@@Base+0x5c8>  // b.none
  422f6c:	ldr	x0, [sp, #24]
  422f70:	ldr	x3, [x0]
  422f74:	ldr	x0, [sp, #16]
  422f78:	ldr	x1, [x0]
  422f7c:	ldr	x0, [sp, #24]
  422f80:	ldr	w0, [x0, #8]
  422f84:	sxtw	x0, w0
  422f88:	mov	x2, x0
  422f8c:	mov	x0, x3
  422f90:	bl	4019f0 <memcpy@plt>
  422f94:	nop
  422f98:	ldp	x29, x30, [sp], #32
  422f9c:	ret
  422fa0:	stp	x29, x30, [sp, #-32]!
  422fa4:	mov	x29, sp
  422fa8:	str	x0, [sp, #24]
  422fac:	ldr	x0, [sp, #24]
  422fb0:	ldr	x2, [x0]
  422fb4:	ldr	x0, [sp, #24]
  422fb8:	ldr	w0, [x0, #12]
  422fbc:	mov	w1, w0
  422fc0:	mov	x0, x2
  422fc4:	bl	422b9c <_ZdlPvm@@Base+0x1d0>
  422fc8:	nop
  422fcc:	ldp	x29, x30, [sp], #32
  422fd0:	ret
  422fd4:	stp	x29, x30, [sp, #-32]!
  422fd8:	mov	x29, sp
  422fdc:	str	x0, [sp, #24]
  422fe0:	str	x1, [sp, #16]
  422fe4:	ldr	x0, [sp, #24]
  422fe8:	ldr	x4, [x0]
  422fec:	ldr	x0, [sp, #24]
  422ff0:	ldr	w1, [x0, #12]
  422ff4:	ldr	x0, [sp, #16]
  422ff8:	ldr	w2, [x0, #8]
  422ffc:	ldr	x0, [sp, #24]
  423000:	add	x0, x0, #0xc
  423004:	mov	x3, x0
  423008:	mov	x0, x4
  42300c:	bl	422bcc <_ZdlPvm@@Base+0x200>
  423010:	mov	x1, x0
  423014:	ldr	x0, [sp, #24]
  423018:	str	x1, [x0]
  42301c:	ldr	x0, [sp, #16]
  423020:	ldr	w1, [x0, #8]
  423024:	ldr	x0, [sp, #24]
  423028:	str	w1, [x0, #8]
  42302c:	ldr	x0, [sp, #24]
  423030:	ldr	w0, [x0, #8]
  423034:	cmp	w0, #0x0
  423038:	b.eq	423064 <_ZdlPvm@@Base+0x698>  // b.none
  42303c:	ldr	x0, [sp, #24]
  423040:	ldr	x3, [x0]
  423044:	ldr	x0, [sp, #16]
  423048:	ldr	x1, [x0]
  42304c:	ldr	x0, [sp, #24]
  423050:	ldr	w0, [x0, #8]
  423054:	sxtw	x0, w0
  423058:	mov	x2, x0
  42305c:	mov	x0, x3
  423060:	bl	4019f0 <memcpy@plt>
  423064:	ldr	x0, [sp, #24]
  423068:	ldp	x29, x30, [sp], #32
  42306c:	ret
  423070:	stp	x29, x30, [sp, #-48]!
  423074:	mov	x29, sp
  423078:	str	x0, [sp, #24]
  42307c:	str	x1, [sp, #16]
  423080:	ldr	x0, [sp, #16]
  423084:	cmp	x0, #0x0
  423088:	b.ne	4230c4 <_ZdlPvm@@Base+0x6f8>  // b.any
  42308c:	ldr	x0, [sp, #24]
  423090:	ldr	x2, [x0]
  423094:	ldr	x0, [sp, #24]
  423098:	ldr	w0, [x0, #8]
  42309c:	mov	w1, w0
  4230a0:	mov	x0, x2
  4230a4:	bl	422b9c <_ZdlPvm@@Base+0x1d0>
  4230a8:	ldr	x0, [sp, #24]
  4230ac:	str	wzr, [x0, #8]
  4230b0:	ldr	x0, [sp, #24]
  4230b4:	str	xzr, [x0]
  4230b8:	ldr	x0, [sp, #24]
  4230bc:	str	wzr, [x0, #12]
  4230c0:	b	423144 <_ZdlPvm@@Base+0x778>
  4230c4:	ldr	x0, [sp, #16]
  4230c8:	bl	401a50 <strlen@plt>
  4230cc:	str	w0, [sp, #44]
  4230d0:	ldr	x0, [sp, #24]
  4230d4:	ldr	x4, [x0]
  4230d8:	ldr	x0, [sp, #24]
  4230dc:	ldr	w1, [x0, #12]
  4230e0:	ldr	x0, [sp, #24]
  4230e4:	add	x0, x0, #0xc
  4230e8:	mov	x3, x0
  4230ec:	ldr	w2, [sp, #44]
  4230f0:	mov	x0, x4
  4230f4:	bl	422bcc <_ZdlPvm@@Base+0x200>
  4230f8:	mov	x1, x0
  4230fc:	ldr	x0, [sp, #24]
  423100:	str	x1, [x0]
  423104:	ldr	x0, [sp, #24]
  423108:	ldr	w1, [sp, #44]
  42310c:	str	w1, [x0, #8]
  423110:	ldr	x0, [sp, #24]
  423114:	ldr	w0, [x0, #8]
  423118:	cmp	w0, #0x0
  42311c:	b.eq	423144 <_ZdlPvm@@Base+0x778>  // b.none
  423120:	ldr	x0, [sp, #24]
  423124:	ldr	x3, [x0]
  423128:	ldr	x0, [sp, #24]
  42312c:	ldr	w0, [x0, #8]
  423130:	sxtw	x0, w0
  423134:	mov	x2, x0
  423138:	ldr	x1, [sp, #16]
  42313c:	mov	x0, x3
  423140:	bl	4019f0 <memcpy@plt>
  423144:	ldr	x0, [sp, #24]
  423148:	ldp	x29, x30, [sp], #48
  42314c:	ret
  423150:	stp	x29, x30, [sp, #-32]!
  423154:	mov	x29, sp
  423158:	str	x0, [sp, #24]
  42315c:	strb	w1, [sp, #23]
  423160:	ldr	x0, [sp, #24]
  423164:	ldr	x4, [x0]
  423168:	ldr	x0, [sp, #24]
  42316c:	ldr	w1, [x0, #12]
  423170:	ldr	x0, [sp, #24]
  423174:	add	x0, x0, #0xc
  423178:	mov	x3, x0
  42317c:	mov	w2, #0x1                   	// #1
  423180:	mov	x0, x4
  423184:	bl	422bcc <_ZdlPvm@@Base+0x200>
  423188:	mov	x1, x0
  42318c:	ldr	x0, [sp, #24]
  423190:	str	x1, [x0]
  423194:	ldr	x0, [sp, #24]
  423198:	mov	w1, #0x1                   	// #1
  42319c:	str	w1, [x0, #8]
  4231a0:	ldr	x0, [sp, #24]
  4231a4:	ldr	x0, [x0]
  4231a8:	ldrb	w1, [sp, #23]
  4231ac:	strb	w1, [x0]
  4231b0:	ldr	x0, [sp, #24]
  4231b4:	ldp	x29, x30, [sp], #32
  4231b8:	ret
  4231bc:	stp	x29, x30, [sp, #-32]!
  4231c0:	mov	x29, sp
  4231c4:	str	x0, [sp, #24]
  4231c8:	str	x1, [sp, #16]
  4231cc:	ldr	x0, [sp, #24]
  4231d0:	ldr	x2, [x0]
  4231d4:	ldr	x0, [sp, #24]
  4231d8:	ldr	w0, [x0, #12]
  4231dc:	mov	w1, w0
  4231e0:	mov	x0, x2
  4231e4:	bl	422b9c <_ZdlPvm@@Base+0x1d0>
  4231e8:	ldr	x0, [sp, #16]
  4231ec:	ldr	x1, [x0]
  4231f0:	ldr	x0, [sp, #24]
  4231f4:	str	x1, [x0]
  4231f8:	ldr	x0, [sp, #16]
  4231fc:	ldr	w1, [x0, #8]
  423200:	ldr	x0, [sp, #24]
  423204:	str	w1, [x0, #8]
  423208:	ldr	x0, [sp, #16]
  42320c:	ldr	w1, [x0, #12]
  423210:	ldr	x0, [sp, #24]
  423214:	str	w1, [x0, #12]
  423218:	ldr	x0, [sp, #16]
  42321c:	str	xzr, [x0]
  423220:	ldr	x0, [sp, #16]
  423224:	str	wzr, [x0, #8]
  423228:	ldr	x0, [sp, #16]
  42322c:	str	wzr, [x0, #12]
  423230:	nop
  423234:	ldp	x29, x30, [sp], #32
  423238:	ret
  42323c:	stp	x29, x30, [sp, #-32]!
  423240:	mov	x29, sp
  423244:	str	x0, [sp, #24]
  423248:	ldr	x0, [sp, #24]
  42324c:	ldr	x5, [x0]
  423250:	ldr	x0, [sp, #24]
  423254:	ldr	w1, [x0, #12]
  423258:	ldr	x0, [sp, #24]
  42325c:	ldr	w2, [x0, #8]
  423260:	ldr	x0, [sp, #24]
  423264:	ldr	w0, [x0, #8]
  423268:	add	w3, w0, #0x1
  42326c:	ldr	x0, [sp, #24]
  423270:	add	x0, x0, #0xc
  423274:	mov	x4, x0
  423278:	mov	x0, x5
  42327c:	bl	422c60 <_ZdlPvm@@Base+0x294>
  423280:	mov	x1, x0
  423284:	ldr	x0, [sp, #24]
  423288:	str	x1, [x0]
  42328c:	nop
  423290:	ldp	x29, x30, [sp], #32
  423294:	ret
  423298:	stp	x29, x30, [sp, #-48]!
  42329c:	mov	x29, sp
  4232a0:	str	x0, [sp, #24]
  4232a4:	str	x1, [sp, #16]
  4232a8:	ldr	x0, [sp, #16]
  4232ac:	cmp	x0, #0x0
  4232b0:	b.eq	423358 <_ZdlPvm@@Base+0x98c>  // b.none
  4232b4:	ldr	x0, [sp, #16]
  4232b8:	bl	401a50 <strlen@plt>
  4232bc:	str	w0, [sp, #44]
  4232c0:	ldr	x0, [sp, #24]
  4232c4:	ldr	w0, [x0, #8]
  4232c8:	ldr	w1, [sp, #44]
  4232cc:	add	w0, w1, w0
  4232d0:	str	w0, [sp, #40]
  4232d4:	ldr	x0, [sp, #24]
  4232d8:	ldr	w0, [x0, #12]
  4232dc:	ldr	w1, [sp, #40]
  4232e0:	cmp	w1, w0
  4232e4:	b.le	423324 <_ZdlPvm@@Base+0x958>
  4232e8:	ldr	x0, [sp, #24]
  4232ec:	ldr	x5, [x0]
  4232f0:	ldr	x0, [sp, #24]
  4232f4:	ldr	w1, [x0, #12]
  4232f8:	ldr	x0, [sp, #24]
  4232fc:	ldr	w2, [x0, #8]
  423300:	ldr	x0, [sp, #24]
  423304:	add	x0, x0, #0xc
  423308:	mov	x4, x0
  42330c:	ldr	w3, [sp, #40]
  423310:	mov	x0, x5
  423314:	bl	422c60 <_ZdlPvm@@Base+0x294>
  423318:	mov	x1, x0
  42331c:	ldr	x0, [sp, #24]
  423320:	str	x1, [x0]
  423324:	ldr	x0, [sp, #24]
  423328:	ldr	x1, [x0]
  42332c:	ldr	x0, [sp, #24]
  423330:	ldr	w0, [x0, #8]
  423334:	sxtw	x0, w0
  423338:	add	x0, x1, x0
  42333c:	ldrsw	x1, [sp, #44]
  423340:	mov	x2, x1
  423344:	ldr	x1, [sp, #16]
  423348:	bl	4019f0 <memcpy@plt>
  42334c:	ldr	x0, [sp, #24]
  423350:	ldr	w1, [sp, #40]
  423354:	str	w1, [x0, #8]
  423358:	ldr	x0, [sp, #24]
  42335c:	ldp	x29, x30, [sp], #48
  423360:	ret
  423364:	stp	x29, x30, [sp, #-48]!
  423368:	mov	x29, sp
  42336c:	str	x0, [sp, #24]
  423370:	str	x1, [sp, #16]
  423374:	ldr	x0, [sp, #16]
  423378:	ldr	w0, [x0, #8]
  42337c:	cmp	w0, #0x0
  423380:	b.eq	423430 <_ZdlPvm@@Base+0xa64>  // b.none
  423384:	ldr	x0, [sp, #24]
  423388:	ldr	w1, [x0, #8]
  42338c:	ldr	x0, [sp, #16]
  423390:	ldr	w0, [x0, #8]
  423394:	add	w0, w1, w0
  423398:	str	w0, [sp, #44]
  42339c:	ldr	x0, [sp, #24]
  4233a0:	ldr	w0, [x0, #12]
  4233a4:	ldr	w1, [sp, #44]
  4233a8:	cmp	w1, w0
  4233ac:	b.le	4233ec <_ZdlPvm@@Base+0xa20>
  4233b0:	ldr	x0, [sp, #24]
  4233b4:	ldr	x5, [x0]
  4233b8:	ldr	x0, [sp, #24]
  4233bc:	ldr	w1, [x0, #12]
  4233c0:	ldr	x0, [sp, #24]
  4233c4:	ldr	w2, [x0, #8]
  4233c8:	ldr	x0, [sp, #24]
  4233cc:	add	x0, x0, #0xc
  4233d0:	mov	x4, x0
  4233d4:	ldr	w3, [sp, #44]
  4233d8:	mov	x0, x5
  4233dc:	bl	422c60 <_ZdlPvm@@Base+0x294>
  4233e0:	mov	x1, x0
  4233e4:	ldr	x0, [sp, #24]
  4233e8:	str	x1, [x0]
  4233ec:	ldr	x0, [sp, #24]
  4233f0:	ldr	x1, [x0]
  4233f4:	ldr	x0, [sp, #24]
  4233f8:	ldr	w0, [x0, #8]
  4233fc:	sxtw	x0, w0
  423400:	add	x3, x1, x0
  423404:	ldr	x0, [sp, #16]
  423408:	ldr	x1, [x0]
  42340c:	ldr	x0, [sp, #16]
  423410:	ldr	w0, [x0, #8]
  423414:	sxtw	x0, w0
  423418:	mov	x2, x0
  42341c:	mov	x0, x3
  423420:	bl	4019f0 <memcpy@plt>
  423424:	ldr	x0, [sp, #24]
  423428:	ldr	w1, [sp, #44]
  42342c:	str	w1, [x0, #8]
  423430:	ldr	x0, [sp, #24]
  423434:	ldp	x29, x30, [sp], #48
  423438:	ret
  42343c:	stp	x29, x30, [sp, #-64]!
  423440:	mov	x29, sp
  423444:	str	x0, [sp, #40]
  423448:	str	x1, [sp, #32]
  42344c:	str	w2, [sp, #28]
  423450:	ldr	w0, [sp, #28]
  423454:	cmp	w0, #0x0
  423458:	b.le	4234f4 <_ZdlPvm@@Base+0xb28>
  42345c:	ldr	x0, [sp, #40]
  423460:	ldr	w0, [x0, #8]
  423464:	ldr	w1, [sp, #28]
  423468:	add	w0, w1, w0
  42346c:	str	w0, [sp, #60]
  423470:	ldr	x0, [sp, #40]
  423474:	ldr	w0, [x0, #12]
  423478:	ldr	w1, [sp, #60]
  42347c:	cmp	w1, w0
  423480:	b.le	4234c0 <_ZdlPvm@@Base+0xaf4>
  423484:	ldr	x0, [sp, #40]
  423488:	ldr	x5, [x0]
  42348c:	ldr	x0, [sp, #40]
  423490:	ldr	w1, [x0, #12]
  423494:	ldr	x0, [sp, #40]
  423498:	ldr	w2, [x0, #8]
  42349c:	ldr	x0, [sp, #40]
  4234a0:	add	x0, x0, #0xc
  4234a4:	mov	x4, x0
  4234a8:	ldr	w3, [sp, #60]
  4234ac:	mov	x0, x5
  4234b0:	bl	422c60 <_ZdlPvm@@Base+0x294>
  4234b4:	mov	x1, x0
  4234b8:	ldr	x0, [sp, #40]
  4234bc:	str	x1, [x0]
  4234c0:	ldr	x0, [sp, #40]
  4234c4:	ldr	x1, [x0]
  4234c8:	ldr	x0, [sp, #40]
  4234cc:	ldr	w0, [x0, #8]
  4234d0:	sxtw	x0, w0
  4234d4:	add	x0, x1, x0
  4234d8:	ldrsw	x1, [sp, #28]
  4234dc:	mov	x2, x1
  4234e0:	ldr	x1, [sp, #32]
  4234e4:	bl	4019f0 <memcpy@plt>
  4234e8:	ldr	x0, [sp, #40]
  4234ec:	ldr	w1, [sp, #60]
  4234f0:	str	w1, [x0, #8]
  4234f4:	nop
  4234f8:	ldp	x29, x30, [sp], #64
  4234fc:	ret
  423500:	stp	x29, x30, [sp, #-48]!
  423504:	mov	x29, sp
  423508:	str	x0, [sp, #40]
  42350c:	str	x1, [sp, #32]
  423510:	str	w2, [sp, #28]
  423514:	str	x3, [sp, #16]
  423518:	str	w4, [sp, #24]
  42351c:	ldr	w0, [sp, #28]
  423520:	cmp	w0, #0x0
  423524:	b.lt	42353c <_ZdlPvm@@Base+0xb70>  // b.tstop
  423528:	ldr	w0, [sp, #24]
  42352c:	cmp	w0, #0x0
  423530:	b.lt	42353c <_ZdlPvm@@Base+0xb70>  // b.tstop
  423534:	mov	w0, #0x1                   	// #1
  423538:	b	423540 <_ZdlPvm@@Base+0xb74>
  42353c:	mov	w0, #0x0                   	// #0
  423540:	mov	w3, w0
  423544:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  423548:	add	x2, x0, #0x4c8
  42354c:	mov	w1, #0xd7                  	// #215
  423550:	mov	w0, w3
  423554:	bl	407ffc <sqrt@plt+0x619c>
  423558:	ldr	w1, [sp, #28]
  42355c:	ldr	w0, [sp, #24]
  423560:	add	w1, w1, w0
  423564:	ldr	x0, [sp, #40]
  423568:	str	w1, [x0, #8]
  42356c:	ldr	x0, [sp, #40]
  423570:	ldr	w0, [x0, #8]
  423574:	cmp	w0, #0x0
  423578:	b.ne	423590 <_ZdlPvm@@Base+0xbc4>  // b.any
  42357c:	ldr	x0, [sp, #40]
  423580:	str	wzr, [x0, #12]
  423584:	ldr	x0, [sp, #40]
  423588:	str	xzr, [x0]
  42358c:	b	423624 <_ZdlPvm@@Base+0xc58>
  423590:	ldr	x0, [sp, #40]
  423594:	ldr	w2, [x0, #8]
  423598:	ldr	x0, [sp, #40]
  42359c:	add	x0, x0, #0xc
  4235a0:	mov	x1, x0
  4235a4:	mov	w0, w2
  4235a8:	bl	422b48 <_ZdlPvm@@Base+0x17c>
  4235ac:	mov	x1, x0
  4235b0:	ldr	x0, [sp, #40]
  4235b4:	str	x1, [x0]
  4235b8:	ldr	w0, [sp, #28]
  4235bc:	cmp	w0, #0x0
  4235c0:	b.ne	4235e0 <_ZdlPvm@@Base+0xc14>  // b.any
  4235c4:	ldr	x0, [sp, #40]
  4235c8:	ldr	x0, [x0]
  4235cc:	ldrsw	x1, [sp, #24]
  4235d0:	mov	x2, x1
  4235d4:	ldr	x1, [sp, #16]
  4235d8:	bl	4019f0 <memcpy@plt>
  4235dc:	b	423624 <_ZdlPvm@@Base+0xc58>
  4235e0:	ldr	x0, [sp, #40]
  4235e4:	ldr	x0, [x0]
  4235e8:	ldrsw	x1, [sp, #28]
  4235ec:	mov	x2, x1
  4235f0:	ldr	x1, [sp, #32]
  4235f4:	bl	4019f0 <memcpy@plt>
  4235f8:	ldr	w0, [sp, #24]
  4235fc:	cmp	w0, #0x0
  423600:	b.eq	423624 <_ZdlPvm@@Base+0xc58>  // b.none
  423604:	ldr	x0, [sp, #40]
  423608:	ldr	x1, [x0]
  42360c:	ldrsw	x0, [sp, #28]
  423610:	add	x0, x1, x0
  423614:	ldrsw	x1, [sp, #24]
  423618:	mov	x2, x1
  42361c:	ldr	x1, [sp, #16]
  423620:	bl	4019f0 <memcpy@plt>
  423624:	nop
  423628:	ldp	x29, x30, [sp], #48
  42362c:	ret
  423630:	stp	x29, x30, [sp, #-32]!
  423634:	mov	x29, sp
  423638:	str	x0, [sp, #24]
  42363c:	str	x1, [sp, #16]
  423640:	ldr	x0, [sp, #24]
  423644:	ldr	w1, [x0, #8]
  423648:	ldr	x0, [sp, #16]
  42364c:	ldr	w0, [x0, #8]
  423650:	cmp	w1, w0
  423654:	b.gt	4236a8 <_ZdlPvm@@Base+0xcdc>
  423658:	ldr	x0, [sp, #24]
  42365c:	ldr	w0, [x0, #8]
  423660:	cmp	w0, #0x0
  423664:	b.eq	423698 <_ZdlPvm@@Base+0xccc>  // b.none
  423668:	ldr	x0, [sp, #24]
  42366c:	ldr	x3, [x0]
  423670:	ldr	x0, [sp, #16]
  423674:	ldr	x1, [x0]
  423678:	ldr	x0, [sp, #24]
  42367c:	ldr	w0, [x0, #8]
  423680:	sxtw	x0, w0
  423684:	mov	x2, x0
  423688:	mov	x0, x3
  42368c:	bl	401ab0 <memcmp@plt>
  423690:	cmp	w0, #0x0
  423694:	b.gt	4236a0 <_ZdlPvm@@Base+0xcd4>
  423698:	mov	w0, #0x1                   	// #1
  42369c:	b	4236a4 <_ZdlPvm@@Base+0xcd8>
  4236a0:	mov	w0, #0x0                   	// #0
  4236a4:	b	4236f4 <_ZdlPvm@@Base+0xd28>
  4236a8:	ldr	x0, [sp, #16]
  4236ac:	ldr	w0, [x0, #8]
  4236b0:	cmp	w0, #0x0
  4236b4:	b.eq	4236f0 <_ZdlPvm@@Base+0xd24>  // b.none
  4236b8:	ldr	x0, [sp, #24]
  4236bc:	ldr	x3, [x0]
  4236c0:	ldr	x0, [sp, #16]
  4236c4:	ldr	x1, [x0]
  4236c8:	ldr	x0, [sp, #16]
  4236cc:	ldr	w0, [x0, #8]
  4236d0:	sxtw	x0, w0
  4236d4:	mov	x2, x0
  4236d8:	mov	x0, x3
  4236dc:	bl	401ab0 <memcmp@plt>
  4236e0:	cmp	w0, #0x0
  4236e4:	b.ge	4236f0 <_ZdlPvm@@Base+0xd24>  // b.tcont
  4236e8:	mov	w0, #0x1                   	// #1
  4236ec:	b	4236f4 <_ZdlPvm@@Base+0xd28>
  4236f0:	mov	w0, #0x0                   	// #0
  4236f4:	ldp	x29, x30, [sp], #32
  4236f8:	ret
  4236fc:	stp	x29, x30, [sp, #-32]!
  423700:	mov	x29, sp
  423704:	str	x0, [sp, #24]
  423708:	str	x1, [sp, #16]
  42370c:	ldr	x0, [sp, #24]
  423710:	ldr	w1, [x0, #8]
  423714:	ldr	x0, [sp, #16]
  423718:	ldr	w0, [x0, #8]
  42371c:	cmp	w1, w0
  423720:	b.ge	423774 <_ZdlPvm@@Base+0xda8>  // b.tcont
  423724:	ldr	x0, [sp, #24]
  423728:	ldr	w0, [x0, #8]
  42372c:	cmp	w0, #0x0
  423730:	b.eq	423764 <_ZdlPvm@@Base+0xd98>  // b.none
  423734:	ldr	x0, [sp, #24]
  423738:	ldr	x3, [x0]
  42373c:	ldr	x0, [sp, #16]
  423740:	ldr	x1, [x0]
  423744:	ldr	x0, [sp, #24]
  423748:	ldr	w0, [x0, #8]
  42374c:	sxtw	x0, w0
  423750:	mov	x2, x0
  423754:	mov	x0, x3
  423758:	bl	401ab0 <memcmp@plt>
  42375c:	cmp	w0, #0x0
  423760:	b.gt	42376c <_ZdlPvm@@Base+0xda0>
  423764:	mov	w0, #0x1                   	// #1
  423768:	b	423770 <_ZdlPvm@@Base+0xda4>
  42376c:	mov	w0, #0x0                   	// #0
  423770:	b	4237c0 <_ZdlPvm@@Base+0xdf4>
  423774:	ldr	x0, [sp, #16]
  423778:	ldr	w0, [x0, #8]
  42377c:	cmp	w0, #0x0
  423780:	b.eq	4237bc <_ZdlPvm@@Base+0xdf0>  // b.none
  423784:	ldr	x0, [sp, #24]
  423788:	ldr	x3, [x0]
  42378c:	ldr	x0, [sp, #16]
  423790:	ldr	x1, [x0]
  423794:	ldr	x0, [sp, #16]
  423798:	ldr	w0, [x0, #8]
  42379c:	sxtw	x0, w0
  4237a0:	mov	x2, x0
  4237a4:	mov	x0, x3
  4237a8:	bl	401ab0 <memcmp@plt>
  4237ac:	cmp	w0, #0x0
  4237b0:	b.ge	4237bc <_ZdlPvm@@Base+0xdf0>  // b.tcont
  4237b4:	mov	w0, #0x1                   	// #1
  4237b8:	b	4237c0 <_ZdlPvm@@Base+0xdf4>
  4237bc:	mov	w0, #0x0                   	// #0
  4237c0:	ldp	x29, x30, [sp], #32
  4237c4:	ret
  4237c8:	stp	x29, x30, [sp, #-32]!
  4237cc:	mov	x29, sp
  4237d0:	str	x0, [sp, #24]
  4237d4:	str	x1, [sp, #16]
  4237d8:	ldr	x0, [sp, #24]
  4237dc:	ldr	w1, [x0, #8]
  4237e0:	ldr	x0, [sp, #16]
  4237e4:	ldr	w0, [x0, #8]
  4237e8:	cmp	w1, w0
  4237ec:	b.lt	423840 <_ZdlPvm@@Base+0xe74>  // b.tstop
  4237f0:	ldr	x0, [sp, #16]
  4237f4:	ldr	w0, [x0, #8]
  4237f8:	cmp	w0, #0x0
  4237fc:	b.eq	423830 <_ZdlPvm@@Base+0xe64>  // b.none
  423800:	ldr	x0, [sp, #24]
  423804:	ldr	x3, [x0]
  423808:	ldr	x0, [sp, #16]
  42380c:	ldr	x1, [x0]
  423810:	ldr	x0, [sp, #16]
  423814:	ldr	w0, [x0, #8]
  423818:	sxtw	x0, w0
  42381c:	mov	x2, x0
  423820:	mov	x0, x3
  423824:	bl	401ab0 <memcmp@plt>
  423828:	cmp	w0, #0x0
  42382c:	b.lt	423838 <_ZdlPvm@@Base+0xe6c>  // b.tstop
  423830:	mov	w0, #0x1                   	// #1
  423834:	b	42383c <_ZdlPvm@@Base+0xe70>
  423838:	mov	w0, #0x0                   	// #0
  42383c:	b	42388c <_ZdlPvm@@Base+0xec0>
  423840:	ldr	x0, [sp, #24]
  423844:	ldr	w0, [x0, #8]
  423848:	cmp	w0, #0x0
  42384c:	b.eq	423888 <_ZdlPvm@@Base+0xebc>  // b.none
  423850:	ldr	x0, [sp, #24]
  423854:	ldr	x3, [x0]
  423858:	ldr	x0, [sp, #16]
  42385c:	ldr	x1, [x0]
  423860:	ldr	x0, [sp, #24]
  423864:	ldr	w0, [x0, #8]
  423868:	sxtw	x0, w0
  42386c:	mov	x2, x0
  423870:	mov	x0, x3
  423874:	bl	401ab0 <memcmp@plt>
  423878:	cmp	w0, #0x0
  42387c:	b.le	423888 <_ZdlPvm@@Base+0xebc>
  423880:	mov	w0, #0x1                   	// #1
  423884:	b	42388c <_ZdlPvm@@Base+0xec0>
  423888:	mov	w0, #0x0                   	// #0
  42388c:	ldp	x29, x30, [sp], #32
  423890:	ret
  423894:	stp	x29, x30, [sp, #-32]!
  423898:	mov	x29, sp
  42389c:	str	x0, [sp, #24]
  4238a0:	str	x1, [sp, #16]
  4238a4:	ldr	x0, [sp, #24]
  4238a8:	ldr	w1, [x0, #8]
  4238ac:	ldr	x0, [sp, #16]
  4238b0:	ldr	w0, [x0, #8]
  4238b4:	cmp	w1, w0
  4238b8:	b.le	42390c <_ZdlPvm@@Base+0xf40>
  4238bc:	ldr	x0, [sp, #16]
  4238c0:	ldr	w0, [x0, #8]
  4238c4:	cmp	w0, #0x0
  4238c8:	b.eq	4238fc <_ZdlPvm@@Base+0xf30>  // b.none
  4238cc:	ldr	x0, [sp, #24]
  4238d0:	ldr	x3, [x0]
  4238d4:	ldr	x0, [sp, #16]
  4238d8:	ldr	x1, [x0]
  4238dc:	ldr	x0, [sp, #16]
  4238e0:	ldr	w0, [x0, #8]
  4238e4:	sxtw	x0, w0
  4238e8:	mov	x2, x0
  4238ec:	mov	x0, x3
  4238f0:	bl	401ab0 <memcmp@plt>
  4238f4:	cmp	w0, #0x0
  4238f8:	b.lt	423904 <_ZdlPvm@@Base+0xf38>  // b.tstop
  4238fc:	mov	w0, #0x1                   	// #1
  423900:	b	423908 <_ZdlPvm@@Base+0xf3c>
  423904:	mov	w0, #0x0                   	// #0
  423908:	b	423958 <_ZdlPvm@@Base+0xf8c>
  42390c:	ldr	x0, [sp, #24]
  423910:	ldr	w0, [x0, #8]
  423914:	cmp	w0, #0x0
  423918:	b.eq	423954 <_ZdlPvm@@Base+0xf88>  // b.none
  42391c:	ldr	x0, [sp, #24]
  423920:	ldr	x3, [x0]
  423924:	ldr	x0, [sp, #16]
  423928:	ldr	x1, [x0]
  42392c:	ldr	x0, [sp, #24]
  423930:	ldr	w0, [x0, #8]
  423934:	sxtw	x0, w0
  423938:	mov	x2, x0
  42393c:	mov	x0, x3
  423940:	bl	401ab0 <memcmp@plt>
  423944:	cmp	w0, #0x0
  423948:	b.le	423954 <_ZdlPvm@@Base+0xf88>
  42394c:	mov	w0, #0x1                   	// #1
  423950:	b	423958 <_ZdlPvm@@Base+0xf8c>
  423954:	mov	w0, #0x0                   	// #0
  423958:	ldp	x29, x30, [sp], #32
  42395c:	ret
  423960:	stp	x29, x30, [sp, #-32]!
  423964:	mov	x29, sp
  423968:	str	x0, [sp, #24]
  42396c:	str	w1, [sp, #20]
  423970:	ldr	w0, [sp, #20]
  423974:	mvn	w0, w0
  423978:	lsr	w0, w0, #31
  42397c:	and	w0, w0, #0xff
  423980:	mov	w3, w0
  423984:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  423988:	add	x2, x0, #0x4c8
  42398c:	mov	w1, #0x107                 	// #263
  423990:	mov	w0, w3
  423994:	bl	407ffc <sqrt@plt+0x619c>
  423998:	ldr	x0, [sp, #24]
  42399c:	ldr	w0, [x0, #12]
  4239a0:	ldr	w1, [sp, #20]
  4239a4:	cmp	w1, w0
  4239a8:	b.le	4239e8 <_ZdlPvm@@Base+0x101c>
  4239ac:	ldr	x0, [sp, #24]
  4239b0:	ldr	x5, [x0]
  4239b4:	ldr	x0, [sp, #24]
  4239b8:	ldr	w1, [x0, #12]
  4239bc:	ldr	x0, [sp, #24]
  4239c0:	ldr	w2, [x0, #8]
  4239c4:	ldr	x0, [sp, #24]
  4239c8:	add	x0, x0, #0xc
  4239cc:	mov	x4, x0
  4239d0:	ldr	w3, [sp, #20]
  4239d4:	mov	x0, x5
  4239d8:	bl	422c60 <_ZdlPvm@@Base+0x294>
  4239dc:	mov	x1, x0
  4239e0:	ldr	x0, [sp, #24]
  4239e4:	str	x1, [x0]
  4239e8:	ldr	x0, [sp, #24]
  4239ec:	ldr	w1, [sp, #20]
  4239f0:	str	w1, [x0, #8]
  4239f4:	nop
  4239f8:	ldp	x29, x30, [sp], #32
  4239fc:	ret
  423a00:	sub	sp, sp, #0x10
  423a04:	str	x0, [sp, #8]
  423a08:	ldr	x0, [sp, #8]
  423a0c:	str	wzr, [x0, #8]
  423a10:	nop
  423a14:	add	sp, sp, #0x10
  423a18:	ret
  423a1c:	stp	x29, x30, [sp, #-48]!
  423a20:	mov	x29, sp
  423a24:	str	x0, [sp, #24]
  423a28:	strb	w1, [sp, #23]
  423a2c:	ldr	x0, [sp, #24]
  423a30:	ldr	x0, [x0]
  423a34:	cmp	x0, #0x0
  423a38:	b.eq	423a64 <_ZdlPvm@@Base+0x1098>  // b.none
  423a3c:	ldr	x0, [sp, #24]
  423a40:	ldr	x3, [x0]
  423a44:	ldrb	w1, [sp, #23]
  423a48:	ldr	x0, [sp, #24]
  423a4c:	ldr	w0, [x0, #8]
  423a50:	sxtw	x0, w0
  423a54:	mov	x2, x0
  423a58:	mov	x0, x3
  423a5c:	bl	401bd0 <memchr@plt>
  423a60:	b	423a68 <_ZdlPvm@@Base+0x109c>
  423a64:	mov	x0, #0x0                   	// #0
  423a68:	str	x0, [sp, #40]
  423a6c:	ldr	x0, [sp, #40]
  423a70:	cmp	x0, #0x0
  423a74:	b.eq	423a8c <_ZdlPvm@@Base+0x10c0>  // b.none
  423a78:	ldr	x0, [sp, #24]
  423a7c:	ldr	x0, [x0]
  423a80:	ldr	x1, [sp, #40]
  423a84:	sub	x0, x1, x0
  423a88:	b	423a90 <_ZdlPvm@@Base+0x10c4>
  423a8c:	mov	w0, #0xffffffff            	// #-1
  423a90:	ldp	x29, x30, [sp], #48
  423a94:	ret
  423a98:	stp	x29, x30, [sp, #-80]!
  423a9c:	mov	x29, sp
  423aa0:	str	x0, [sp, #24]
  423aa4:	ldr	x0, [sp, #24]
  423aa8:	ldr	x0, [x0]
  423aac:	str	x0, [sp, #56]
  423ab0:	ldr	x0, [sp, #24]
  423ab4:	ldr	w0, [x0, #8]
  423ab8:	str	w0, [sp, #52]
  423abc:	str	wzr, [sp, #76]
  423ac0:	str	wzr, [sp, #72]
  423ac4:	ldr	w1, [sp, #72]
  423ac8:	ldr	w0, [sp, #52]
  423acc:	cmp	w1, w0
  423ad0:	b.ge	423b08 <_ZdlPvm@@Base+0x113c>  // b.tcont
  423ad4:	ldrsw	x0, [sp, #72]
  423ad8:	ldr	x1, [sp, #56]
  423adc:	add	x0, x1, x0
  423ae0:	ldrb	w0, [x0]
  423ae4:	cmp	w0, #0x0
  423ae8:	b.ne	423af8 <_ZdlPvm@@Base+0x112c>  // b.any
  423aec:	ldr	w0, [sp, #76]
  423af0:	add	w0, w0, #0x1
  423af4:	str	w0, [sp, #76]
  423af8:	ldr	w0, [sp, #72]
  423afc:	add	w0, w0, #0x1
  423b00:	str	w0, [sp, #72]
  423b04:	b	423ac4 <_ZdlPvm@@Base+0x10f8>
  423b08:	ldr	w0, [sp, #52]
  423b0c:	add	w1, w0, #0x1
  423b10:	ldr	w0, [sp, #76]
  423b14:	sub	w0, w1, w0
  423b18:	sxtw	x0, w0
  423b1c:	bl	401d30 <malloc@plt>
  423b20:	str	x0, [sp, #40]
  423b24:	ldr	x0, [sp, #40]
  423b28:	str	x0, [sp, #64]
  423b2c:	str	wzr, [sp, #72]
  423b30:	ldr	w1, [sp, #72]
  423b34:	ldr	w0, [sp, #52]
  423b38:	cmp	w1, w0
  423b3c:	b.ge	423b88 <_ZdlPvm@@Base+0x11bc>  // b.tcont
  423b40:	ldrsw	x0, [sp, #72]
  423b44:	ldr	x1, [sp, #56]
  423b48:	add	x0, x1, x0
  423b4c:	ldrb	w0, [x0]
  423b50:	cmp	w0, #0x0
  423b54:	b.eq	423b78 <_ZdlPvm@@Base+0x11ac>  // b.none
  423b58:	ldrsw	x0, [sp, #72]
  423b5c:	ldr	x1, [sp, #56]
  423b60:	add	x1, x1, x0
  423b64:	ldr	x0, [sp, #64]
  423b68:	add	x2, x0, #0x1
  423b6c:	str	x2, [sp, #64]
  423b70:	ldrb	w1, [x1]
  423b74:	strb	w1, [x0]
  423b78:	ldr	w0, [sp, #72]
  423b7c:	add	w0, w0, #0x1
  423b80:	str	w0, [sp, #72]
  423b84:	b	423b30 <_ZdlPvm@@Base+0x1164>
  423b88:	ldr	x0, [sp, #64]
  423b8c:	strb	wzr, [x0]
  423b90:	ldr	x0, [sp, #40]
  423b94:	ldp	x29, x30, [sp], #80
  423b98:	ret
  423b9c:	stp	x29, x30, [sp, #-64]!
  423ba0:	mov	x29, sp
  423ba4:	str	x0, [sp, #24]
  423ba8:	ldr	x0, [sp, #24]
  423bac:	ldr	w0, [x0, #8]
  423bb0:	sub	w0, w0, #0x1
  423bb4:	str	w0, [sp, #60]
  423bb8:	ldr	w0, [sp, #60]
  423bbc:	cmp	w0, #0x0
  423bc0:	b.lt	423bf0 <_ZdlPvm@@Base+0x1224>  // b.tstop
  423bc4:	ldr	x0, [sp, #24]
  423bc8:	ldr	x1, [x0]
  423bcc:	ldrsw	x0, [sp, #60]
  423bd0:	add	x0, x1, x0
  423bd4:	ldrb	w0, [x0]
  423bd8:	cmp	w0, #0x20
  423bdc:	b.ne	423bf0 <_ZdlPvm@@Base+0x1224>  // b.any
  423be0:	ldr	w0, [sp, #60]
  423be4:	sub	w0, w0, #0x1
  423be8:	str	w0, [sp, #60]
  423bec:	b	423bb8 <_ZdlPvm@@Base+0x11ec>
  423bf0:	ldr	x0, [sp, #24]
  423bf4:	ldr	x0, [x0]
  423bf8:	str	x0, [sp, #48]
  423bfc:	ldr	w0, [sp, #60]
  423c00:	cmp	w0, #0x0
  423c04:	b.le	423c34 <_ZdlPvm@@Base+0x1268>
  423c08:	ldr	x0, [sp, #48]
  423c0c:	ldrb	w0, [x0]
  423c10:	cmp	w0, #0x20
  423c14:	b.ne	423c34 <_ZdlPvm@@Base+0x1268>  // b.any
  423c18:	ldr	x0, [sp, #48]
  423c1c:	add	x0, x0, #0x1
  423c20:	str	x0, [sp, #48]
  423c24:	ldr	w0, [sp, #60]
  423c28:	sub	w0, w0, #0x1
  423c2c:	str	w0, [sp, #60]
  423c30:	b	423c08 <_ZdlPvm@@Base+0x123c>
  423c34:	ldr	x0, [sp, #24]
  423c38:	ldr	w0, [x0, #8]
  423c3c:	sub	w0, w0, #0x1
  423c40:	ldr	w1, [sp, #60]
  423c44:	cmp	w1, w0
  423c48:	b.eq	423d08 <_ZdlPvm@@Base+0x133c>  // b.none
  423c4c:	ldr	w0, [sp, #60]
  423c50:	cmp	w0, #0x0
  423c54:	b.lt	423cc4 <_ZdlPvm@@Base+0x12f8>  // b.tstop
  423c58:	ldr	w0, [sp, #60]
  423c5c:	add	w1, w0, #0x1
  423c60:	ldr	x0, [sp, #24]
  423c64:	str	w1, [x0, #8]
  423c68:	ldr	x0, [sp, #24]
  423c6c:	ldr	w0, [x0, #12]
  423c70:	sxtw	x0, w0
  423c74:	bl	4019d0 <_Znam@plt>
  423c78:	str	x0, [sp, #40]
  423c7c:	ldr	x0, [sp, #24]
  423c80:	ldr	w0, [x0, #8]
  423c84:	sxtw	x0, w0
  423c88:	mov	x2, x0
  423c8c:	ldr	x1, [sp, #48]
  423c90:	ldr	x0, [sp, #40]
  423c94:	bl	4019f0 <memcpy@plt>
  423c98:	ldr	x0, [sp, #24]
  423c9c:	ldr	x0, [x0]
  423ca0:	cmp	x0, #0x0
  423ca4:	b.eq	423cb4 <_ZdlPvm@@Base+0x12e8>  // b.none
  423ca8:	ldr	x0, [sp, #24]
  423cac:	ldr	x0, [x0]
  423cb0:	bl	401cb0 <_ZdaPv@plt>
  423cb4:	ldr	x0, [sp, #24]
  423cb8:	ldr	x1, [sp, #40]
  423cbc:	str	x1, [x0]
  423cc0:	b	423d08 <_ZdlPvm@@Base+0x133c>
  423cc4:	ldr	x0, [sp, #24]
  423cc8:	str	wzr, [x0, #8]
  423ccc:	ldr	x0, [sp, #24]
  423cd0:	ldr	x0, [x0]
  423cd4:	cmp	x0, #0x0
  423cd8:	b.eq	423d08 <_ZdlPvm@@Base+0x133c>  // b.none
  423cdc:	ldr	x0, [sp, #24]
  423ce0:	ldr	x0, [x0]
  423ce4:	cmp	x0, #0x0
  423ce8:	b.eq	423cf8 <_ZdlPvm@@Base+0x132c>  // b.none
  423cec:	ldr	x0, [sp, #24]
  423cf0:	ldr	x0, [x0]
  423cf4:	bl	401cb0 <_ZdaPv@plt>
  423cf8:	ldr	x0, [sp, #24]
  423cfc:	str	xzr, [x0]
  423d00:	ldr	x0, [sp, #24]
  423d04:	str	wzr, [x0, #12]
  423d08:	nop
  423d0c:	ldp	x29, x30, [sp], #64
  423d10:	ret
  423d14:	stp	x29, x30, [sp, #-48]!
  423d18:	mov	x29, sp
  423d1c:	str	x0, [sp, #24]
  423d20:	str	x1, [sp, #16]
  423d24:	ldr	x0, [sp, #24]
  423d28:	bl	40e274 <sqrt@plt+0xc414>
  423d2c:	str	w0, [sp, #40]
  423d30:	ldr	x0, [sp, #24]
  423d34:	bl	408034 <sqrt@plt+0x61d4>
  423d38:	str	x0, [sp, #32]
  423d3c:	str	wzr, [sp, #44]
  423d40:	ldr	w1, [sp, #44]
  423d44:	ldr	w0, [sp, #40]
  423d48:	cmp	w1, w0
  423d4c:	b.ge	423d78 <_ZdlPvm@@Base+0x13ac>  // b.tcont
  423d50:	ldrsw	x0, [sp, #44]
  423d54:	ldr	x1, [sp, #32]
  423d58:	add	x0, x1, x0
  423d5c:	ldrb	w0, [x0]
  423d60:	ldr	x1, [sp, #16]
  423d64:	bl	401a70 <putc@plt>
  423d68:	ldr	w0, [sp, #44]
  423d6c:	add	w0, w0, #0x1
  423d70:	str	w0, [sp, #44]
  423d74:	b	423d40 <_ZdlPvm@@Base+0x1374>
  423d78:	nop
  423d7c:	ldp	x29, x30, [sp], #48
  423d80:	ret
  423d84:	stp	x29, x30, [sp, #-48]!
  423d88:	mov	x29, sp
  423d8c:	str	x19, [sp, #16]
  423d90:	mov	x19, x8
  423d94:	str	w0, [sp, #44]
  423d98:	ldr	w2, [sp, #44]
  423d9c:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x8634>
  423da0:	add	x1, x0, #0x4e8
  423da4:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  423da8:	add	x0, x0, #0xd48
  423dac:	bl	401b70 <sprintf@plt>
  423db0:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  423db4:	add	x1, x0, #0xd48
  423db8:	mov	x0, x19
  423dbc:	bl	422e08 <_ZdlPvm@@Base+0x43c>
  423dc0:	mov	x0, x19
  423dc4:	ldr	x19, [sp, #16]
  423dc8:	ldp	x29, x30, [sp], #48
  423dcc:	ret
  423dd0:	stp	x29, x30, [sp, #-48]!
  423dd4:	mov	x29, sp
  423dd8:	str	x0, [sp, #24]
  423ddc:	ldr	x0, [sp, #24]
  423de0:	cmp	x0, #0x0
  423de4:	b.ne	423df0 <_ZdlPvm@@Base+0x1424>  // b.any
  423de8:	mov	x0, #0x0                   	// #0
  423dec:	b	423e14 <_ZdlPvm@@Base+0x1448>
  423df0:	ldr	x0, [sp, #24]
  423df4:	bl	401a50 <strlen@plt>
  423df8:	add	x0, x0, #0x1
  423dfc:	bl	401d30 <malloc@plt>
  423e00:	str	x0, [sp, #40]
  423e04:	ldr	x1, [sp, #24]
  423e08:	ldr	x0, [sp, #40]
  423e0c:	bl	401b60 <strcpy@plt>
  423e10:	ldr	x0, [sp, #40]
  423e14:	ldp	x29, x30, [sp], #48
  423e18:	ret
  423e1c:	stp	x29, x30, [sp, #-32]!
  423e20:	mov	x29, sp
  423e24:	str	x0, [sp, #24]
  423e28:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  423e2c:	add	x0, x0, #0xcc0
  423e30:	ldr	x0, [x0]
  423e34:	cmp	x0, #0x0
  423e38:	b.eq	423e58 <_ZdlPvm@@Base+0x148c>  // b.none
  423e3c:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  423e40:	add	x0, x0, #0xcc0
  423e44:	ldr	x0, [x0]
  423e48:	ldr	x1, [sp, #24]
  423e4c:	bl	401d10 <strcmp@plt>
  423e50:	cmp	w0, #0x0
  423e54:	b.eq	423e74 <_ZdlPvm@@Base+0x14a8>  // b.none
  423e58:	ldr	x0, [sp, #24]
  423e5c:	bl	423dd0 <_ZdlPvm@@Base+0x1404>
  423e60:	mov	x1, x0
  423e64:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  423e68:	add	x0, x0, #0xcc0
  423e6c:	str	x1, [x0]
  423e70:	b	423e78 <_ZdlPvm@@Base+0x14ac>
  423e74:	nop
  423e78:	ldp	x29, x30, [sp], #32
  423e7c:	ret
  423e80:	sub	sp, sp, #0x10
  423e84:	str	w0, [sp, #12]
  423e88:	adrp	x0, 444000 <stderr@@GLIBC_2.17+0x2418>
  423e8c:	add	x0, x0, #0xd3c
  423e90:	ldr	w1, [sp, #12]
  423e94:	str	w1, [x0]
  423e98:	nop
  423e9c:	add	sp, sp, #0x10
  423ea0:	ret
  423ea4:	nop
  423ea8:	stp	x29, x30, [sp, #-64]!
  423eac:	mov	x29, sp
  423eb0:	stp	x19, x20, [sp, #16]
  423eb4:	adrp	x20, 440000 <_ZdlPvm@@Base+0x1d634>
  423eb8:	add	x20, x20, #0xd10
  423ebc:	stp	x21, x22, [sp, #32]
  423ec0:	adrp	x21, 440000 <_ZdlPvm@@Base+0x1d634>
  423ec4:	add	x21, x21, #0xcb8
  423ec8:	sub	x20, x20, x21
  423ecc:	mov	w22, w0
  423ed0:	stp	x23, x24, [sp, #48]
  423ed4:	mov	x23, x1
  423ed8:	mov	x24, x2
  423edc:	bl	401990 <_Znam@plt-0x40>
  423ee0:	cmp	xzr, x20, asr #3
  423ee4:	b.eq	423f10 <_ZdlPvm@@Base+0x1544>  // b.none
  423ee8:	asr	x20, x20, #3
  423eec:	mov	x19, #0x0                   	// #0
  423ef0:	ldr	x3, [x21, x19, lsl #3]
  423ef4:	mov	x2, x24
  423ef8:	add	x19, x19, #0x1
  423efc:	mov	x1, x23
  423f00:	mov	w0, w22
  423f04:	blr	x3
  423f08:	cmp	x20, x19
  423f0c:	b.ne	423ef0 <_ZdlPvm@@Base+0x1524>  // b.any
  423f10:	ldp	x19, x20, [sp, #16]
  423f14:	ldp	x21, x22, [sp, #32]
  423f18:	ldp	x23, x24, [sp, #48]
  423f1c:	ldp	x29, x30, [sp], #64
  423f20:	ret
  423f24:	nop
  423f28:	ret

Disassembly of section .fini:

0000000000423f2c <.fini>:
  423f2c:	stp	x29, x30, [sp, #-16]!
  423f30:	mov	x29, sp
  423f34:	ldp	x29, x30, [sp], #16
  423f38:	ret
