#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_012D8558 .scope module, "testb" "testb" 2 4;
 .timescale -9 -12;
v009A0E28_0 .var "clk", 0 0;
v009A0E80_0 .var "inst_read_reg_addr1", 4 0;
v009A0ED8_0 .var "inst_read_reg_addr2", 4 0;
v009A0F30_0 .net "reg_file_rd_data1", 31 0, v012DD238_0; 1 drivers
v009A0F88_0 .net "reg_file_rd_data2", 31 0, v012D2AD8_0; 1 drivers
v009A11C0_0 .var "reg_wr", 0 0;
v009A1218_0 .var "reg_wr_addr", 4 0;
v009A1110_0 .var "reg_wr_data", 31 0;
v009A1008_0 .var "reset", 0 0;
S_012D85E0 .scope module, "tb" "RegisterFile" 2 26, 3 1, S_012D8558;
 .timescale -9 -12;
v012DAF58_0 .net "clk", 0 0, v009A0E28_0; 1 drivers
v012DD188_0 .net "inst_read_reg_addr1", 4 0, v009A0E80_0; 1 drivers
v012DD1E0_0 .net "inst_read_reg_addr2", 4 0, v009A0ED8_0; 1 drivers
v012DD238_0 .var "reg_file_rd_data1", 31 0;
v012D2AD8_0 .var "reg_file_rd_data2", 31 0;
v012D2B30_0 .net "reg_wr", 0 0, v009A11C0_0; 1 drivers
v012D2B88_0 .net "reg_wr_addr", 4 0, v009A1218_0; 1 drivers
v009A0D20_0 .net "reg_wr_data", 31 0, v009A1110_0; 1 drivers
v009A0D78 .array "registers", 31 0, 31 0;
v009A0DD0_0 .net "reset", 0 0, v009A1008_0; 1 drivers
E_009932C0 .event negedge, v012DAF58_0;
E_00993300/0 .event edge, v012DD1E0_0, v012DD188_0;
E_00993300/1 .event posedge, v012DAF58_0;
E_00993300 .event/or E_00993300/0, E_00993300/1;
E_00993620 .event posedge, v009A0DD0_0;
    .scope S_012D85E0;
T_0 ;
    %wait E_00993620;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_0 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_1 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_2 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_3 ;
    %movi 8, 4, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 8;
t_4 ;
    %movi 8, 5, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 8;
t_5 ;
    %movi 8, 6, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 8;
t_6 ;
    %movi 8, 7, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 8;
t_7 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_8 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_9 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_10 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_11 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_12 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_13 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_14 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_15 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_16 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_17 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_18 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_19 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_20 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_21 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_22 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_23 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_24 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_25 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_26 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_27 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_28 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_29 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_30 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 0;
t_31 ;
    %jmp T_0;
    .thread T_0;
    .scope S_012D85E0;
T_1 ;
    %wait E_00993300;
    %ix/getv 3, v012DD188_0;
    %load/av 8, v009A0D78, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012DD238_0, 0, 8;
    %ix/getv 3, v012DD1E0_0;
    %load/av 8, v009A0D78, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012D2AD8_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_012D85E0;
T_2 ;
    %wait E_009932C0;
    %delay 8000, 0;
    %load/v 8, v012D2B30_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_2.0, 4;
    %load/v 8, v009A0D20_0, 32;
    %ix/getv 3, v012D2B88_0;
    %jmp/1 t_32, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009A0D78, 0, 8;
t_32 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_012D8558;
T_3 ;
    %set/v v009A0E28_0, 0, 1;
T_3.0 ;
    %delay 1000, 0;
    %load/v 8, v009A0E28_0, 1;
    %inv 8, 1;
    %set/v v009A0E28_0, 8, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_012D8558;
T_4 ;
    %set/v v009A1008_0, 1, 1;
    %delay 500000, 0;
    %set/v v009A1008_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_012D8558;
T_5 ;
    %delay 20000, 0;
    %movi 8, 5, 5;
    %set/v v009A0E80_0, 8, 5;
    %movi 8, 6, 5;
    %set/v v009A0ED8_0, 8, 5;
    %movi 8, 7, 5;
    %set/v v009A1218_0, 8, 5;
    %movi 8, 20, 32;
    %set/v v009A1110_0, 8, 32;
    %set/v v009A11C0_0, 1, 1;
    %delay 40000, 0;
    %vpi_call 2 67 "$display", "time=%3d, reg_file_rd_data1=%b ,reg_file_rd_data2=%b \012", $time, v009A0F30_0, v009A0F88_0;
    %delay 10000, 0;
    %movi 8, 4, 5;
    %set/v v009A0E80_0, 8, 5;
    %movi 8, 7, 5;
    %set/v v009A0ED8_0, 8, 5;
    %movi 8, 7, 5;
    %set/v v009A1218_0, 8, 5;
    %movi 8, 32, 32;
    %set/v v009A1110_0, 8, 32;
    %set/v v009A11C0_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 2 76 "$display", "time=%3d, reg_file_rd_data1=%b ,reg_file_rd_data2=%b \012", $time, v009A0F30_0, v009A0F88_0;
    %movi 8, 4, 5;
    %set/v v009A0E80_0, 8, 5;
    %movi 8, 7, 5;
    %set/v v009A0ED8_0, 8, 5;
    %movi 8, 7, 5;
    %set/v v009A1218_0, 8, 5;
    %movi 8, 20, 32;
    %set/v v009A1110_0, 8, 32;
    %set/v v009A11C0_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 2 84 "$display", "time=%3d, reg_file_rd_data1=%b ,reg_file_rd_data2=%b \012", $time, v009A0F30_0, v009A0F88_0;
    %vpi_call 2 85 "$finish";
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_file_tb.v";
    "./RegisterFile.v";
