Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6d14b457181f42608dfba18440b97c40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_testbench_behav xil_defaultlib.main_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port sel_a [C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv:57]
WARNING: [VRFC 10-597] element index 3 into branch_cond_set is out of bounds [C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv:272]
WARNING: [VRFC 10-597] element index 4 into branch_cond_set is out of bounds [C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv:273]
WARNING: [VRFC 10-597] element index 5 into branch_cond_set is out of bounds [C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv:274]
WARNING: [VRFC 10-1783] select index 4 into branch_cond_set is out of bounds [C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv:274]
WARNING: [VRFC 10-597] element index 6 into branch_cond_set is out of bounds [C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv:275]
WARNING: [VRFC 10-597] element index 7 into branch_cond_set is out of bounds [C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv:276]
WARNING: [VRFC 10-1783] select index 6 into branch_cond_set is out of bounds [C:/Users/kyle/Desktop/dev/main/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv:276]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.main_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_testbench_behav
