                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divulong
                                      6 	.optsdcc -mds390 --model-flat24
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; CPU specific extensions
                                     10 ;--------------------------------------------------------
                                     11 	.DS80C390
                                     12 	.amode	2	; 24 bit flat addressing
                           000082    13 dpl	=	0x82
                           000083    14 dph	=	0x83
                           000084    15 dpl1	=	0x84
                           000085    16 dph1	=	0x85
                           000086    17 dps	=	0x86
                           000093    18 dpx	=	0x93
                           000095    19 dpx1	=	0x95
                           00009B    20 esp	=	0x9B
                           00009C    21 ap	=	0x9C
                           00009C    22 acc1	=	0x9C
                           0000D1    23 mcnt0	=	0xD1
                           0000D2    24 mcnt1	=	0xD2
                           0000D3    25 ma	=	0xD3
                           0000D4    26 mb	=	0xD4
                           0000D5    27 mc	=	0xD5
                           00009D    28 acon	=	0x9D
                           0000C6    29 mcon	=	0xC6
                           0000D1    30 F1	=	0xD1	; user flag
                                     31 ;--------------------------------------------------------
                                     32 ; Public variables in this module
                                     33 ;--------------------------------------------------------
                                     34 	.globl __divulong_PARM_2
                                     35 	.globl __divulong
                                     36 ;--------------------------------------------------------
                                     37 ; special function registers
                                     38 ;--------------------------------------------------------
                                     39 ;--------------------------------------------------------
                                     40 ; special function bits
                                     41 ;--------------------------------------------------------
                                     42 ;--------------------------------------------------------
                                     43 ; overlayable register banks
                                     44 ;--------------------------------------------------------
                                     45 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         46 	.ds 8
                                     47 ;--------------------------------------------------------
                                     48 ; internal ram data
                                     49 ;--------------------------------------------------------
                                     50 	.area DSEG    (DATA)
                                     51 ;--------------------------------------------------------
                                     52 ; overlayable items in internal ram
                                     53 ;--------------------------------------------------------
                                     54 ;--------------------------------------------------------
                                     55 ; indirectly addressable internal ram data
                                     56 ;--------------------------------------------------------
                                     57 	.area ISEG    (DATA)
                                     58 ;--------------------------------------------------------
                                     59 ; absolute internal ram data
                                     60 ;--------------------------------------------------------
                                     61 	.area IABS    (ABS,DATA)
                                     62 	.area IABS    (ABS,DATA)
                                     63 ;--------------------------------------------------------
                                     64 ; bit data
                                     65 ;--------------------------------------------------------
                                     66 	.area BSEG    (BIT)
                                     67 ;--------------------------------------------------------
                                     68 ; paged external ram data
                                     69 ;--------------------------------------------------------
                                     70 	.area PSEG    (PAG,XDATA)
                                     71 ;--------------------------------------------------------
                                     72 ; uninitialized external ram data
                                     73 ;--------------------------------------------------------
                                     74 	.area XSEG    (XDATA)
      000000                         75 __divulong_PARM_2:
      000000                         76 	.ds 4
      000004                         77 __divulong_reste_65536_2:
      000004                         78 	.ds 4
      000008                         79 __divulong_c_65536_2:
      000008                         80 	.ds 1
                                     81 ;--------------------------------------------------------
                                     82 ; absolute external ram data
                                     83 ;--------------------------------------------------------
                                     84 	.area XABS    (ABS,XDATA)
                                     85 ;--------------------------------------------------------
                                     86 ; initialized external ram data
                                     87 ;--------------------------------------------------------
                                     88 	.area XISEG   (XDATA)
                                     89 ;--------------------------------------------------------
                                     90 ; global & static initialisations
                                     91 ;--------------------------------------------------------
                                     92 	.area HOME    (CODE)
                                     93 	.area GSINIT  (CODE)
                                     94 	.area GSFINAL (CODE)
                                     95 	.area GSINIT  (CODE)
                                     96 ;--------------------------------------------------------
                                     97 ; Home
                                     98 ;--------------------------------------------------------
                                     99 	.area HOME    (CODE)
                                    100 	.area HOME    (CODE)
                                    101 ;--------------------------------------------------------
                                    102 ; code
                                    103 ;--------------------------------------------------------
                                    104 	.area CSEG    (CODE)
                                    105 ;------------------------------------------------------------
                                    106 ;Allocation info for local variables in function '_divulong'
                                    107 ;------------------------------------------------------------
                                    108 ;y                         Allocated with name '__divulong_PARM_2'
                                    109 ;x                         Allocated to registers r2 r3 r4 r5 
                                    110 ;reste                     Allocated with name '__divulong_reste_65536_2'
                                    111 ;count                     Allocated to registers 
                                    112 ;c                         Allocated with name '__divulong_c_65536_2'
                                    113 ;------------------------------------------------------------
                                    114 ;	_divulong.c:337: _divulong (unsigned long x, unsigned long y) __SDCC_NONBANKED
                                    115 ;	-----------------------------------------
                                    116 ;	 function _divulong
                                    117 ;	-----------------------------------------
      000000                        118 __divulong:
                           000002   119 	ar2 = 0x02
                           000003   120 	ar3 = 0x03
                           000004   121 	ar4 = 0x04
                           000005   122 	ar5 = 0x05
                           000006   123 	ar6 = 0x06
                           000007   124 	ar7 = 0x07
                           000000   125 	ar0 = 0x00
                           000001   126 	ar1 = 0x01
      000000 AA 82            [ 8]  127 	mov	r2,dpl
      000002 AB 83            [ 8]  128 	mov	r3,dph
      000004 AC 93            [ 8]  129 	mov	r4,dpx
      000006 AD F0            [ 8]  130 	mov	r5,b
                                    131 ;	_divulong.c:339: unsigned long reste = 0L;
                                    132 ;	genAssign: resultIsFar = TRUE
      000008 90s00r00r04      [12]  133 	mov	dptr,#__divulong_reste_65536_2
      00000C E4               [ 4]  134 	clr	a
      00000D F0               [ 8]  135 	movx	@dptr,a
      00000E A3               [12]  136 	inc	dptr
      00000F F0               [ 8]  137 	movx	@dptr,a
      000010 A3               [12]  138 	inc	dptr
      000011 F0               [ 8]  139 	movx	@dptr,a
      000012 A3               [12]  140 	inc	dptr
      000013 F0               [ 8]  141 	movx	@dptr,a
                                    142 ;	_divulong.c:343: do
                                    143 ;	genAssign: resultIsFar = FALSE
      000014 7E 20            [ 8]  144 	mov	r6,#0x20
      000016                        145 00105$:
                                    146 ;	_divulong.c:346: c = MSB_SET(x);
      000016 C0 06            [ 8]  147 	push	ar6
      000018 90s00r00r08      [12]  148 	mov	dptr,#__divulong_c_65536_2
      00001C ED               [ 4]  149 	mov	a,r5
      00001D 23               [ 4]  150 	rl	a
      00001E 54 01            [ 8]  151 	anl	a,#0x01
      000020 F0               [ 8]  152 	movx	@dptr,a
                                    153 ;	_divulong.c:347: x <<= 1;
      000021 EA               [ 4]  154 	mov	a,r2
      000022 25 E0            [ 8]  155 	add	a,acc
      000024 F8               [ 4]  156 	mov	r0,a
      000025 EB               [ 4]  157 	mov	a,r3
      000026 33               [ 4]  158 	rlc	a
      000027 F9               [ 4]  159 	mov	r1,a
      000028 EC               [ 4]  160 	mov	a,r4
      000029 33               [ 4]  161 	rlc	a
      00002A FE               [ 4]  162 	mov	r6,a
      00002B ED               [ 4]  163 	mov	a,r5
      00002C 33               [ 4]  164 	rlc	a
      00002D FF               [ 4]  165 	mov	r7,a
                                    166 ;	genAssign: resultIsFar = TRUE
      00002E 88 02            [ 8]  167 	mov	ar2,r0
      000030 89 03            [ 8]  168 	mov	ar3,r1
      000032 8E 04            [ 8]  169 	mov	ar4,r6
      000034 8F 05            [ 8]  170 	mov	ar5,r7
                                    171 ;	_divulong.c:348: reste <<= 1;
      000036 90s00r00r04      [12]  172 	mov	dptr,#__divulong_reste_65536_2
      00003A E0               [ 8]  173 	movx	a,@dptr
      00003B 25 E0            [ 8]  174 	add	a,acc
      00003D FE               [ 4]  175 	mov	r6,a
      00003E A3               [12]  176 	inc	dptr
      00003F E0               [ 8]  177 	movx	a,@dptr
      000040 33               [ 4]  178 	rlc	a
      000041 FF               [ 4]  179 	mov	r7,a
      000042 A3               [12]  180 	inc	dptr
      000043 E0               [ 8]  181 	movx	a,@dptr
      000044 33               [ 4]  182 	rlc	a
      000045 F8               [ 4]  183 	mov	r0,a
      000046 A3               [12]  184 	inc	dptr
      000047 E0               [ 8]  185 	movx	a,@dptr
      000048 33               [ 4]  186 	rlc	a
      000049 F9               [ 4]  187 	mov	r1,a
                                    188 ;	genAssign: resultIsFar = TRUE
      00004A 90s00r00r04      [12]  189 	mov	dptr,#__divulong_reste_65536_2
      00004E EE               [ 4]  190 	mov	a,r6
      00004F F0               [ 8]  191 	movx	@dptr,a
      000050 A3               [12]  192 	inc	dptr
      000051 EF               [ 4]  193 	mov	a,r7
      000052 F0               [ 8]  194 	movx	@dptr,a
      000053 A3               [12]  195 	inc	dptr
      000054 E8               [ 4]  196 	mov	a,r0
      000055 F0               [ 8]  197 	movx	@dptr,a
      000056 A3               [12]  198 	inc	dptr
      000057 E9               [ 4]  199 	mov	a,r1
      000058 F0               [ 8]  200 	movx	@dptr,a
                                    201 ;	_divulong.c:349: if (c)
      000059 D0 06            [ 8]  202 	pop	ar6
      00005B 90s00r00r08      [12]  203 	mov	dptr,#__divulong_c_65536_2
      00005F E0               [ 8]  204 	movx	a,@dptr
      000060 60 11            [12]  205 	jz  00102$
      000062                        206 00127$:
                                    207 ;	_divulong.c:350: reste |= 1L;
      000062 90s00r00r04      [12]  208 	mov	dptr,#__divulong_reste_65536_2
      000066 E0               [ 8]  209 	movx	a,@dptr
      000067 44 01            [ 8]  210 	orl	a,#0x01
      000069 F0               [ 8]  211 	movx	@dptr,a
      00006A A3               [12]  212 	inc	dptr
      00006B E0               [ 8]  213 	movx	a,@dptr
      00006C F0               [ 8]  214 	movx	@dptr,a
      00006D A3               [12]  215 	inc	dptr
      00006E E0               [ 8]  216 	movx	a,@dptr
      00006F F0               [ 8]  217 	movx	@dptr,a
      000070 A3               [12]  218 	inc	dptr
      000071 E0               [ 8]  219 	movx	a,@dptr
      000072 F0               [ 8]  220 	movx	@dptr,a
      000073                        221 00102$:
                                    222 ;	_divulong.c:352: if (reste >= y)
      000073 90s00r00r00      [12]  223 	mov	dptr,#__divulong_PARM_2
      000077 75 86 01         [12]  224 	mov	dps, #1
      00007A 90s00r00r04      [12]  225 	mov	dptr, #__divulong_reste_65536_2
      00007E 15 86            [ 8]  226 	dec	dps
      000080 C3               [ 4]  227 	clr	c
      000081 75 86 01         [12]  228 	mov	dps,#1
      000084 E0               [ 8]  229 	movx	a,@dptr
      000085 75 86 00         [12]  230 	mov	dps,#0
      000088 C5 F0            [ 8]  231 	xch	a, b
      00008A E0               [ 8]  232 	movx	a,@dptr
      00008B C5 F0            [ 8]  233 	xch	a, b
      00008D 95 F0            [ 8]  234 	subb	a,b
      00008F 75 86 01         [12]  235 	mov	dps,#1
      000092 A3               [12]  236 	inc	dptr
      000093 E0               [ 8]  237 	movx	a,@dptr
      000094 75 86 00         [12]  238 	mov	dps,#0
      000097 C5 F0            [ 8]  239 	xch	a, b
      000099 A3               [12]  240 	inc	dptr
      00009A E0               [ 8]  241 	movx	a,@dptr
      00009B C5 F0            [ 8]  242 	xch	a, b
      00009D 95 F0            [ 8]  243 	subb	a,b
      00009F 75 86 01         [12]  244 	mov	dps,#1
      0000A2 A3               [12]  245 	inc	dptr
      0000A3 E0               [ 8]  246 	movx	a,@dptr
      0000A4 75 86 00         [12]  247 	mov	dps,#0
      0000A7 C5 F0            [ 8]  248 	xch	a, b
      0000A9 A3               [12]  249 	inc	dptr
      0000AA E0               [ 8]  250 	movx	a,@dptr
      0000AB C5 F0            [ 8]  251 	xch	a, b
      0000AD 95 F0            [ 8]  252 	subb	a,b
      0000AF 75 86 01         [12]  253 	mov	dps,#1
      0000B2 A3               [12]  254 	inc	dptr
      0000B3 E0               [ 8]  255 	movx	a,@dptr
      0000B4 75 86 00         [12]  256 	mov	dps,#0
      0000B7 C5 F0            [ 8]  257 	xch	a, b
      0000B9 A3               [12]  258 	inc	dptr
      0000BA E0               [ 8]  259 	movx	a,@dptr
      0000BB C5 F0            [ 8]  260 	xch	a, b
      0000BD 95 F0            [ 8]  261 	subb	a,b
      0000BF 40 57            [12]  262 	jc   00106$
      0000C1                        263 00128$:
                                    264 ;	_divulong.c:354: reste -= y;
      0000C1 C0 06            [ 8]  265 	push	ar6
      0000C3 90s00r00r00      [12]  266 	mov	dptr,#__divulong_PARM_2
      0000C7 75 86 01         [12]  267 	mov	dps, #1
      0000CA 90s00r00r04      [12]  268 	mov	dptr, #__divulong_reste_65536_2
      0000CE 15 86            [ 8]  269 	dec	dps
      0000D0 C3               [ 4]  270 	clr	c
      0000D1 E0               [ 8]  271 	movx	a,@dptr
      0000D2 F5 F0            [ 8]  272 	mov	b,a
      0000D4 05 86            [ 8]  273 	inc	dps
      0000D6 E0               [ 8]  274 	movx	a,@dptr
      0000D7 95 F0            [ 8]  275 	subb	a,b
      0000D9 FF               [ 4]  276 	mov	r7,a
      0000DA 15 86            [ 8]  277 	dec	dps
      0000DC A3               [12]  278 	inc	dptr
      0000DD E0               [ 8]  279 	movx	a,@dptr
      0000DE F5 F0            [ 8]  280 	mov	b,a
      0000E0 05 86            [ 8]  281 	inc	dps
      0000E2 A3               [12]  282 	inc	dptr
      0000E3 E0               [ 8]  283 	movx	a,@dptr
      0000E4 95 F0            [ 8]  284 	subb	a,b
      0000E6 F8               [ 4]  285 	mov	r0,a
      0000E7 15 86            [ 8]  286 	dec	dps
      0000E9 A3               [12]  287 	inc	dptr
      0000EA E0               [ 8]  288 	movx	a,@dptr
      0000EB F5 F0            [ 8]  289 	mov	b,a
      0000ED 05 86            [ 8]  290 	inc	dps
      0000EF A3               [12]  291 	inc	dptr
      0000F0 E0               [ 8]  292 	movx	a,@dptr
      0000F1 95 F0            [ 8]  293 	subb	a,b
      0000F3 F9               [ 4]  294 	mov	r1,a
      0000F4 15 86            [ 8]  295 	dec	dps
      0000F6 A3               [12]  296 	inc	dptr
      0000F7 E0               [ 8]  297 	movx	a,@dptr
      0000F8 F5 F0            [ 8]  298 	mov	b,a
      0000FA 05 86            [ 8]  299 	inc	dps
      0000FC A3               [12]  300 	inc	dptr
      0000FD E0               [ 8]  301 	movx	a,@dptr
      0000FE 95 F0            [ 8]  302 	subb	a,b
      000100 FE               [ 4]  303 	mov	r6,a
      000101 75 86 00         [12]  304 	mov	dps,#0
                                    305 ;	genAssign: resultIsFar = TRUE
      000104 90s00r00r04      [12]  306 	mov	dptr,#__divulong_reste_65536_2
      000108 EF               [ 4]  307 	mov	a,r7
      000109 F0               [ 8]  308 	movx	@dptr,a
      00010A A3               [12]  309 	inc	dptr
      00010B E8               [ 4]  310 	mov	a,r0
      00010C F0               [ 8]  311 	movx	@dptr,a
      00010D A3               [12]  312 	inc	dptr
      00010E E9               [ 4]  313 	mov	a,r1
      00010F F0               [ 8]  314 	movx	@dptr,a
      000110 A3               [12]  315 	inc	dptr
      000111 EE               [ 4]  316 	mov	a,r6
      000112 F0               [ 8]  317 	movx	@dptr,a
                                    318 ;	_divulong.c:356: x |= 1L;
      000113 43 02 01         [12]  319 	orl	ar2,#0x01
                                    320 ;	_divulong.c:360: return x;
      000116 D0 06            [ 8]  321 	pop	ar6
                                    322 ;	_divulong.c:356: x |= 1L;
      000118                        323 00106$:
                                    324 ;	_divulong.c:359: while (--count);
      000118 1E               [ 4]  325 	dec	r6
      000119 EE               [ 4]  326 	mov	a,r6
      00011A 60 04            [12]  327 	jz	00129$
      00011C 02s00r00r16      [16]  328 	ljmp	00105$
      000120                        329 00129$:
                                    330 ;	_divulong.c:360: return x;
      000120 8A 82            [ 8]  331 	mov	dpl,r2
      000122 8B 83            [ 8]  332 	mov	dph,r3
      000124 8C 93            [ 8]  333 	mov	dpx,r4
      000126 8D F0            [ 8]  334 	mov	b,r5
      000128                        335 00108$:
                                    336 ;	_divulong.c:361: }
      000128 22               [16]  337 	ret
                                    338 	.area CSEG    (CODE)
                                    339 	.area CONST   (CODE)
                                    340 	.area XINIT   (CODE)
                                    341 	.area CABS    (ABS,CODE)
