

================================================================
== Vitis HLS Report for 'round_float32_to_bf16_ieee'
================================================================
* Date:           Thu Oct 30 14:45:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.905 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     205|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|     205|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |rounded_fu_200_p2      |         +|   0|  0|  23|          16|          16|
    |and_ln36_fu_138_p2     |       and|   0|  0|   2|           1|           1|
    |round_up_1_fu_184_p2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_110_p2    |      icmp|   0|  0|  38|          31|          25|
    |icmp_ln36_1_fu_132_p2  |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln36_fu_126_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln48_fu_170_p2    |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln63_fu_224_p2    |      icmp|   0|  0|  22|          15|           9|
    |empty_fu_190_p2        |        or|   0|  0|   2|           1|           1|
    |ap_return              |    select|   0|  0|  16|           1|          16|
    |ret_2_fu_162_p3        |    select|   0|  0|  16|           1|          16|
    |select_ln63_fu_246_p3  |    select|   0|  0|  16|           1|          16|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 205|         114|         120|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------+-----+-----+------------+----------------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  round_float32_to_bf16_ieee|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  round_float32_to_bf16_ieee|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  round_float32_to_bf16_ieee|  return value|
|x_in       |   in|   32|     ap_none|                        x_in|        scalar|
+-----------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.90>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_in" [activation_accelerator.cpp:17]   --->   Operation 2 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%fbits = bitcast i32 %x_in_read" [activation_accelerator.cpp:19]   --->   Operation 3 'bitcast' 'fbits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%full_mant = trunc i32 %fbits" [activation_accelerator.cpp:19]   --->   Operation 4 'trunc' 'full_mant' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lower = trunc i32 %fbits" [activation_accelerator.cpp:19]   --->   Operation 5 'trunc' 'lower' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %fbits, i32 16, i32 31" [activation_accelerator.cpp:25]   --->   Operation 6 'partselect' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node rounded)   --->   "%round_up = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fbits, i32 16" [activation_accelerator.cpp:25]   --->   Operation 7 'bitselect' 'round_up' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %fbits, i32 23, i32 30" [activation_accelerator.cpp:28]   --->   Operation 8 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%exp_field = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i8.i23, i8 %tmp, i23 0" [activation_accelerator.cpp:28]   --->   Operation 9 'bitconcatenate' 'exp_field' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%icmp_ln31 = icmp_eq  i31 %exp_field, i31 2139095040" [activation_accelerator.cpp:31]   --->   Operation 10 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %fbits, i32 16, i32 22" [activation_accelerator.cpp:32]   --->   Operation 11 'partselect' 'trunc_ln32_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.92ns)   --->   "%icmp_ln36 = icmp_ne  i23 %full_mant, i23 0" [activation_accelerator.cpp:36]   --->   Operation 12 'icmp' 'icmp_ln36' <Predicate = (icmp_ln31)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%icmp_ln36_1 = icmp_eq  i7 %trunc_ln32_1, i7 0" [activation_accelerator.cpp:36]   --->   Operation 13 'icmp' 'icmp_ln36_1' <Predicate = (icmp_ln31)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node ret_2)   --->   "%and_ln36 = and i1 %icmp_ln36, i1 %icmp_ln36_1" [activation_accelerator.cpp:36]   --->   Operation 14 'and' 'and_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node ret_2)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %fbits, i32 17, i32 31" [activation_accelerator.cpp:37]   --->   Operation 15 'partselect' 'tmp_1' <Predicate = (and_ln36 & icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node ret_2)   --->   "%ret_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_1, i1 1" [activation_accelerator.cpp:37]   --->   Operation 16 'bitconcatenate' 'ret_1' <Predicate = (and_ln36 & icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.35ns) (out node of the LUT)   --->   "%ret_2 = select i1 %and_ln36, i16 %ret_1, i16 %ret" [activation_accelerator.cpp:36]   --->   Operation 17 'select' 'ret_2' <Predicate = (icmp_ln31)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln48 = icmp_ugt  i16 %lower, i16 32768" [activation_accelerator.cpp:48]   --->   Operation 18 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln31)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node rounded)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %fbits, i32 15" [activation_accelerator.cpp:50]   --->   Operation 19 'bitselect' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node rounded)   --->   "%round_up_1 = and i1 %round_up, i1 %tmp_4" [activation_accelerator.cpp:50]   --->   Operation 20 'and' 'round_up_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node rounded)   --->   "%empty = or i1 %icmp_ln48, i1 %round_up_1" [activation_accelerator.cpp:48]   --->   Operation 21 'or' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node rounded)   --->   "%zext_ln58 = zext i1 %empty" [activation_accelerator.cpp:58]   --->   Operation 22 'zext' 'zext_ln58' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns) (out node of the LUT)   --->   "%rounded = add i16 %zext_ln58, i16 %ret" [activation_accelerator.cpp:64]   --->   Operation 23 'add' 'rounded' <Predicate = (!icmp_ln31)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %rounded, i32 7, i32 14" [activation_accelerator.cpp:61]   --->   Operation 24 'partselect' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%new_exp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_2, i7 0" [activation_accelerator.cpp:61]   --->   Operation 25 'bitconcatenate' 'new_exp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%icmp_ln63 = icmp_eq  i15 %new_exp, i15 32640" [activation_accelerator.cpp:63]   --->   Operation 26 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln31)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node retval_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %rounded, i32 15" [activation_accelerator.cpp:64]   --->   Operation 27 'bitselect' 'tmp_5' <Predicate = (icmp_ln63 & !icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node retval_1)   --->   "%res = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %tmp_5, i15 32640" [activation_accelerator.cpp:64]   --->   Operation 28 'bitconcatenate' 'res' <Predicate = (icmp_ln63 & !icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node retval_1)   --->   "%select_ln63 = select i1 %icmp_ln63, i16 %res, i16 %rounded" [activation_accelerator.cpp:63]   --->   Operation 29 'select' 'select_ln63' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.35ns) (out node of the LUT)   --->   "%retval_1 = select i1 %icmp_ln31, i16 %ret_2, i16 %select_ln63" [activation_accelerator.cpp:31]   --->   Operation 30 'select' 'retval_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln69 = ret i16 %retval_1" [activation_accelerator.cpp:69]   --->   Operation 31 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_in_read    (read          ) [ 00]
fbits        (bitcast       ) [ 00]
full_mant    (trunc         ) [ 00]
lower        (trunc         ) [ 00]
ret          (partselect    ) [ 00]
round_up     (bitselect     ) [ 00]
tmp          (partselect    ) [ 00]
exp_field    (bitconcatenate) [ 00]
icmp_ln31    (icmp          ) [ 01]
trunc_ln32_1 (partselect    ) [ 00]
icmp_ln36    (icmp          ) [ 00]
icmp_ln36_1  (icmp          ) [ 00]
and_ln36     (and           ) [ 01]
tmp_1        (partselect    ) [ 00]
ret_1        (bitconcatenate) [ 00]
ret_2        (select        ) [ 00]
icmp_ln48    (icmp          ) [ 00]
tmp_4        (bitselect     ) [ 00]
round_up_1   (and           ) [ 00]
empty        (or            ) [ 00]
zext_ln58    (zext          ) [ 00]
rounded      (add           ) [ 00]
tmp_2        (partselect    ) [ 00]
new_exp      (bitconcatenate) [ 00]
icmp_ln63    (icmp          ) [ 01]
tmp_5        (bitselect     ) [ 00]
res          (bitconcatenate) [ 00]
select_ln63  (select        ) [ 00]
retval_1     (select        ) [ 00]
ret_ln69     (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="x_in_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="fbits_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="fbits/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="full_mant_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="full_mant/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="lower_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lower/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ret_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="0" index="3" bw="6" slack="0"/>
<pin id="79" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="round_up_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="round_up/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="exp_field_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_field/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln31_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="0" index="1" bw="31" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln32_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="0" index="3" bw="6" slack="0"/>
<pin id="121" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln36_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="23" slack="0"/>
<pin id="128" dir="0" index="1" bw="23" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln36_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="7" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="and_ln36_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="15" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="0" index="3" bw="6" slack="0"/>
<pin id="149" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ret_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="15" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ret_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln48_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="round_up_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="round_up_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="empty_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln58_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="rounded_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rounded/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="0" index="3" bw="5" slack="0"/>
<pin id="211" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="new_exp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="15" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_exp/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln63_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="0"/>
<pin id="226" dir="0" index="1" bw="15" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="res_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln63_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="retval_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="16" slack="0"/>
<pin id="258" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="retval_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="62" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="62" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="62" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="62" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="92" pin="4"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="62" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="130"><net_src comp="66" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="116" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="126" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="62" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="144" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="138" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="154" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="74" pin="4"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="70" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="62" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="84" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="176" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="170" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="74" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="206" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="200" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="230" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="224" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="238" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="200" pin="2"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="110" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="162" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="246" pin="3"/><net_sink comp="254" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: round_float32_to_bf16_ieee : x_in | {1 }
  - Chain level:
	State 1
		full_mant : 1
		lower : 1
		ret : 1
		round_up : 1
		tmp : 1
		exp_field : 2
		icmp_ln31 : 3
		trunc_ln32_1 : 1
		icmp_ln36 : 2
		icmp_ln36_1 : 2
		and_ln36 : 3
		tmp_1 : 1
		ret_1 : 2
		ret_2 : 3
		icmp_ln48 : 2
		tmp_4 : 1
		round_up_1 : 2
		empty : 2
		zext_ln58 : 2
		rounded : 3
		tmp_2 : 4
		new_exp : 5
		icmp_ln63 : 6
		tmp_5 : 4
		res : 5
		select_ln63 : 7
		retval_1 : 8
		ret_ln69 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln31_fu_110   |    0    |    38   |
|          |   icmp_ln36_fu_126   |    0    |    30   |
|   icmp   |  icmp_ln36_1_fu_132  |    0    |    14   |
|          |   icmp_ln48_fu_170   |    0    |    23   |
|          |   icmp_ln63_fu_224   |    0    |    22   |
|----------|----------------------|---------|---------|
|          |     ret_2_fu_162     |    0    |    16   |
|  select  |  select_ln63_fu_246  |    0    |    16   |
|          |    retval_1_fu_254   |    0    |    16   |
|----------|----------------------|---------|---------|
|    add   |    rounded_fu_200    |    0    |    23   |
|----------|----------------------|---------|---------|
|    and   |    and_ln36_fu_138   |    0    |    2    |
|          |   round_up_1_fu_184  |    0    |    2    |
|----------|----------------------|---------|---------|
|    or    |     empty_fu_190     |    0    |    2    |
|----------|----------------------|---------|---------|
|   read   | x_in_read_read_fu_56 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |    full_mant_fu_66   |    0    |    0    |
|          |      lower_fu_70     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |       ret_fu_74      |    0    |    0    |
|          |       tmp_fu_92      |    0    |    0    |
|partselect|  trunc_ln32_1_fu_116 |    0    |    0    |
|          |     tmp_1_fu_144     |    0    |    0    |
|          |     tmp_2_fu_206     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    round_up_fu_84    |    0    |    0    |
| bitselect|     tmp_4_fu_176     |    0    |    0    |
|          |     tmp_5_fu_230     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   exp_field_fu_102   |    0    |    0    |
|bitconcatenate|     ret_1_fu_154     |    0    |    0    |
|          |    new_exp_fu_216    |    0    |    0    |
|          |      res_fu_238      |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln58_fu_196   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   204   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   204  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   204  |
+-----------+--------+--------+
