module wideexpr_00950(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'sb00;
  assign y1 = (ctrl[6]?$signed(((((1'sb0)<<<(s5))>=((ctrl[3]?s6:6'sb000011)))==(u3))>>>(s7)):-($signed((ctrl[6]?{2{5'sb11110}}:{4{$signed(s2)}}))));
  assign y2 = (ctrl[4]?($signed(s6))<<({4{((ctrl[0]?4'sb0001:(ctrl[2]?(ctrl[3]?6'sb100100:s6):s5)))>>>(^(((2'sb01)>>(s0))|((ctrl[2]?s1:s7))))}}):-((ctrl[2]?{(ctrl[7]?({4{4'sb1110}})<=(s1):($signed(5'b00000))!=((ctrl[0]?s6:s3))),3'sb010,(($signed(u0))>>>((s2)>>(3'sb110)))<<(-((s7)>>>(3'sb010))),({1{6'sb000000}})<<<(((6'sb101100)>>(3'sb000))&({s1}))}:((((s7)<=(s4))+((s6)>>(s6)))<<(+($signed(1'b1))))>>>((ctrl[1]?$signed((u3)!=(4'b0111)):{1{(2'sb10)<(s3)}})))));
  assign y3 = {($unsigned(u3))>=(s7),($signed(+({u1})))>>>(+(-(s5))),({2{($signed(s1))^~((s6)<<<(s4))}})&({2{(ctrl[0]?(ctrl[7]?s0:u6):(s7)>>(1'sb0))}})};
  assign y4 = {(s0)>>({4{(ctrl[1]?(ctrl[3]?1'sb0:(6'sb100110)>=((ctrl[1]?$signed(2'sb10):$signed((u5)>>(2'sb01))))):(~^((ctrl[1]?(ctrl[3]?{s0,u7,2'sb11,6'sb000010}:{4'sb1101,s3}):&(+(2'sb01)))))+((ctrl[1]?{4{((2'b11)^(2'sb10))>>((s2)<<<(3'sb100))}}:{5'sb10001,-((1'sb1)^~(6'sb011100)),+(u2),{5'sb11011,-(5'sb01100),{3'sb100,s7}}})))}})};
  assign y5 = 6'sb110101;
  assign y6 = ((($signed(({2{+((ctrl[1]?{6'sb100001}:$signed(1'b1)))}})>(((u2)<<((6'sb011001)&($signed(s7))))|({2{!($signed(s1))}}))))^((ctrl[3]?(4'sb1101)>(3'sb110):s5)))^({2{(5'sb01010)>>({1{{2'b11,(ctrl[0]?s5:2'sb10),4'sb1110}}})}}))^~(((s1)+(~^((s2)|(((s7)<<(u0))<<(^($unsigned((s2)&(s1))))))))>>(u6));
  assign y7 = +({4{(-(5'sb00111))!=(+((((s5)^~(-(4'sb1011)))&(($signed((s1)>=(s1)))<<($unsigned($signed(s2)))))+(s3)))}});
endmodule
