// Seed: 1243717110
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri   id_4,
    output tri0  id_5
);
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input logic id_2,
    output wand id_3,
    output logic id_4,
    output supply1 id_5,
    input tri0 id_6
);
  initial begin : LABEL_0
    id_4 <= id_2;
  end
  assign id_3 = 1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_0,
      id_6,
      id_0
  );
  assign modCall_1.type_8 = 0;
  wire id_8;
endmodule
