{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698725387113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698725387131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 22:09:46 2023 " "Processing started: Mon Oct 30 22:09:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698725387131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725387131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725387131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698725388178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698725388178 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tbird_fsm.v(32) " "Verilog HDL information at tbird_fsm.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698725405448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h tbird_fsm.v(17) " "Verilog HDL Declaration information at tbird_fsm.v(17): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698725405450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbird_fsm.v 2 2 " "Found 2 design units, including 2 entities, in source file tbird_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbird_fsm " "Found entity 1: tbird_fsm" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725405459 ""} { "Info" "ISGN_ENTITY_NAME" "2 flip_flop " "Found entity 2: flip_flop" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725405459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725405466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725405466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen " "Found entity 1: bit_gen" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725405482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725405482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen2 " "Found entity 1: bit_gen2" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725405497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_2 " "Found entity 1: vga_2" {  } { { "vga_2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725405504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_25MHz vga_tb.v(14) " "Verilog HDL Implicit Net warning at vga_tb.v(14): created implicit net for \"clk_25MHz\"" {  } { { "vga_tb.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_tb.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725405504 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(9) " "Verilog HDL Parameter Declaration warning at vga_control.v(9): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(10) " "Verilog HDL Parameter Declaration warning at vga_control.v(10): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(11) " "Verilog HDL Parameter Declaration warning at vga_control.v(11): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(12) " "Verilog HDL Parameter Declaration warning at vga_control.v(12): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(13) " "Verilog HDL Parameter Declaration warning at vga_control.v(13): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(16) " "Verilog HDL Parameter Declaration warning at vga_control.v(16): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(17) " "Verilog HDL Parameter Declaration warning at vga_control.v(17): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(18) " "Verilog HDL Parameter Declaration warning at vga_control.v(18): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(19) " "Verilog HDL Parameter Declaration warning at vga_control.v(19): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(20) " "Verilog HDL Parameter Declaration warning at vga_control.v(20): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen bit_gen.v(7) " "Verilog HDL Parameter Declaration warning at bit_gen.v(7): Parameter Declaration in module \"bit_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen bit_gen.v(8) " "Verilog HDL Parameter Declaration warning at bit_gen.v(8): Parameter Declaration in module \"bit_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(8) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(8): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(9) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(9): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(12) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(12): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(13) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(13): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(14) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(14): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(15) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(15): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405515 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(16) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(16): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405515 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(17) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(17): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405515 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(18) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(18): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405515 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(19) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(19): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405515 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(20) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(20): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405515 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(21) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(21): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405515 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(22) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(22): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405515 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(23) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(23): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725405515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_2 " "Elaborating entity \"vga_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698725405607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:controller " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:controller\"" {  } { { "vga_2.v" "controller" { Text "C:/intelFPGA_lite/18.1/VGA/vga_2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725405619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_control.v(40) " "Verilog HDL assignment warning at vga_control.v(40): truncated value with size 32 to match size of target (10)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698725405624 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_control.v(42) " "Verilog HDL assignment warning at vga_control.v(42): truncated value with size 32 to match size of target (10)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698725405624 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_bright vga_control.v(47) " "Verilog HDL Always Construct warning at vga_control.v(47): inferring latch(es) for variable \"h_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725405624 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync vga_control.v(47) " "Verilog HDL Always Construct warning at vga_control.v(47): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725405624 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_bright vga_control.v(59) " "Verilog HDL Always Construct warning at vga_control.v(59): inferring latch(es) for variable \"v_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725405624 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync vga_control.v(59) " "Verilog HDL Always Construct warning at vga_control.v(59): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725405625 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync vga_control.v(66) " "Inferred latch for \"v_sync\" at vga_control.v(66)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405625 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_bright vga_control.v(66) " "Inferred latch for \"v_bright\" at vga_control.v(66)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405625 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync vga_control.v(54) " "Inferred latch for \"h_sync\" at vga_control.v(54)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405625 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_bright vga_control.v(54) " "Inferred latch for \"h_bright\" at vga_control.v(54)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405625 "|vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_gen2 bit_gen2:bits " "Elaborating entity \"bit_gen2\" for hierarchy \"bit_gen2:bits\"" {  } { { "vga_2.v" "bits" { Text "C:/intelFPGA_lite/18.1/VGA/vga_2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725405629 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bit_gen2.v(37) " "Verilog HDL Case Statement warning at bit_gen2.v(37): incomplete case statement has no default case item" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698725405644 "|vga_2|bit_gen2:bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_out bit_gen2.v(28) " "Verilog HDL Always Construct warning at bit_gen2.v(28): inferring latch(es) for variable \"red_out\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725405644 "|vga_2|bit_gen2:bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_out bit_gen2.v(28) " "Verilog HDL Always Construct warning at bit_gen2.v(28): inferring latch(es) for variable \"green_out\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725405644 "|vga_2|bit_gen2:bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_out bit_gen2.v(28) " "Verilog HDL Always Construct warning at bit_gen2.v(28): inferring latch(es) for variable \"blue_out\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[0\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[0\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[1\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[1\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[2\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[2\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[3\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[3\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[4\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[4\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[5\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[5\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[6\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[6\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[7\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[7\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[0\] bit_gen2.v(37) " "Inferred latch for \"green_out\[0\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[1\] bit_gen2.v(37) " "Inferred latch for \"green_out\[1\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[2\] bit_gen2.v(37) " "Inferred latch for \"green_out\[2\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[3\] bit_gen2.v(37) " "Inferred latch for \"green_out\[3\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[4\] bit_gen2.v(37) " "Inferred latch for \"green_out\[4\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[5\] bit_gen2.v(37) " "Inferred latch for \"green_out\[5\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[6\] bit_gen2.v(37) " "Inferred latch for \"green_out\[6\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[7\] bit_gen2.v(37) " "Inferred latch for \"green_out\[7\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[0\] bit_gen2.v(37) " "Inferred latch for \"red_out\[0\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[1\] bit_gen2.v(37) " "Inferred latch for \"red_out\[1\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[2\] bit_gen2.v(37) " "Inferred latch for \"red_out\[2\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[3\] bit_gen2.v(37) " "Inferred latch for \"red_out\[3\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[4\] bit_gen2.v(37) " "Inferred latch for \"red_out\[4\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[5\] bit_gen2.v(37) " "Inferred latch for \"red_out\[5\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[6\] bit_gen2.v(37) " "Inferred latch for \"red_out\[6\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[7\] bit_gen2.v(37) " "Inferred latch for \"red_out\[7\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725405648 "|vga_2|bit_gen2:bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbird_fsm tbird_fsm:tb " "Elaborating entity \"tbird_fsm\" for hierarchy \"tbird_fsm:tb\"" {  } { { "vga_2.v" "tb" { Text "C:/intelFPGA_lite/18.1/VGA/vga_2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725405697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 tbird_fsm.v(42) " "Verilog HDL assignment warning at tbird_fsm.v(42): truncated value with size 32 to match size of target (25)" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698725405706 "|vga_2|tbird_fsm:tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop tbird_fsm:tb\|flip_flop:ff " "Elaborating entity \"flip_flop\" for hierarchy \"tbird_fsm:tb\|flip_flop:ff\"" {  } { { "tbird_fsm.v" "ff" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725405706 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[7\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[7\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[6\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[6\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[5\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[5\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[4\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[4\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[3\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[3\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[2\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[2\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[1\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[1\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[7\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[7\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[6\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[6\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[5\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[5\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[4\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[4\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[3\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[3\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[2\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[2\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[1\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[1\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[7\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[7\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[6\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[6\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[5\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[5\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[4\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[4\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[3\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[3\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[2\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[2\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[1\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[1\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725406652 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1698725406652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_control:controller\|h_sync " "Latch vga_control:controller\|h_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_control:controller\|h_count\[7\] " "Ports D and ENA on the latch are fed by the same signal vga_control:controller\|h_count\[7\]" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725406656 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE vga_control:controller\|h_count\[7\] " "Ports ENA and PRE on the latch are fed by the same signal vga_control:controller\|h_count\[7\]" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725406656 ""}  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698725406656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_control:controller\|v_sync " "Latch vga_control:controller\|v_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_control:controller\|v_count\[4\] " "Ports D and ENA on the latch are fed by the same signal vga_control:controller\|v_count\[4\]" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725406656 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE vga_control:controller\|v_count\[4\] " "Ports ENA and PRE on the latch are fed by the same signal vga_control:controller\|v_count\[4\]" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725406656 ""}  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698725406656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit_gen2:bits\|red_out\[0\] " "Latch bit_gen2:bits\|red_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tbird_fsm:tb\|flip_flop:ff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal tbird_fsm:tb\|flip_flop:ff\|q\[0\]" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725406656 ""}  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698725406656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit_gen2:bits\|green_out\[0\] " "Latch bit_gen2:bits\|green_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tbird_fsm:tb\|flip_flop:ff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal tbird_fsm:tb\|flip_flop:ff\|q\[0\]" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725406656 ""}  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698725406656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit_gen2:bits\|blue_out\[0\] " "Latch bit_gen2:bits\|blue_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tbird_fsm:tb\|flip_flop:ff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal tbird_fsm:tb\|flip_flop:ff\|q\[0\]" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725406656 ""}  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698725406656 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698725406842 "|vga_2|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698725406842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698725407008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/VGA/output_files/vga.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/VGA/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725407607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698725407840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725407840 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698725407966 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698725407966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698725407966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698725407966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698725407997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 22:10:07 2023 " "Processing ended: Mon Oct 30 22:10:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698725407997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698725407997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698725407997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725407997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698725409979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698725409993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 22:10:09 2023 " "Processing started: Mon Oct 30 22:10:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698725409993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698725409993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698725409993 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698725410244 ""}
{ "Info" "0" "" "Project  = vga" {  } {  } 0 0 "Project  = vga" 0 0 "Fitter" 0 0 1698725410244 ""}
{ "Info" "0" "" "Revision = vga" {  } {  } 0 0 "Revision = vga" 0 0 "Fitter" 0 0 1698725410244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698725410484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698725410484 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698725410507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698725410586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698725410586 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698725411383 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698725411500 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698725411962 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1698725436021 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50MHz~inputCLKENA0 56 global CLKCTRL_G6 " "clk_50MHz~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698725436250 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698725436250 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698725436250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698725436284 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698725436287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698725436287 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698725436287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698725436287 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698725436287 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1698725438242 ""}
{ "Info" "ISTA_SDC_FOUND" "tbird_fsm.sdc " "Reading SDC File: 'tbird_fsm.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698725438242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tbird_fsm.sdc 1 clk port " "Ignored filter at tbird_fsm.sdc(1): clk could not be matched with a port" {  } { { "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.sdc" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698725438253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tbird_fsm.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at tbird_fsm.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk\" -period 20.000ns \[get_ports \{clk\}\] " "create_clock -name \"clk\" -period 20.000ns \[get_ports \{clk\}\]" {  } { { "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.sdc" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698725438253 ""}  } { { "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.sdc" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698725438253 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1698725438253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698725438258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698725438269 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698725438269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698725438355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698725438355 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698725438355 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue_switch " "Node \"blue_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blue_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698725438651 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green_switch " "Node \"green_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "green_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698725438651 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red_switch " "Node \"red_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698725438651 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698725438651 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698725438651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698725448202 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1698725449054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698725469660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698725492491 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698725499293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698725499293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698725502185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y58 X44_Y69 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y58 to location X44_Y69" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y58 to location X44_Y69"} { { 12 { 0 ""} 33 58 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698725512452 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698725512452 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1698725538074 ""}
