Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\HalfAdder.vf" into library work
Parsing module <HalfAdder>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\FullAdder.vf" into library work
Parsing module <HalfAdder_MUSER_FullAdder>.
Parsing module <FullAdder>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\FullAdder4Bit.vf" into library work
Parsing module <HalfAdder_MUSER_FullAdder4Bit>.
Parsing module <FullAdder_MUSER_FullAdder4Bit>.
Parsing module <FullAdder4Bit>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\FullAdder8Bit.vf" into library work
Parsing module <HalfAdder_MUSER_FullAdder8Bit>.
Parsing module <FullAdder_MUSER_FullAdder8Bit>.
Parsing module <FullAdder4Bit_MUSER_FullAdder8Bit>.
Parsing module <FullAdder8Bit>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\RegPIPO_8.vf" into library work
Parsing module <RegPIPO_8>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\FullSub8Bit.vf" into library work
Parsing module <HalfAdder_MUSER_FullSub8Bit>.
Parsing module <FullAdder_MUSER_FullSub8Bit>.
Parsing module <FullAdder4Bit_MUSER_FullSub8Bit>.
Parsing module <FullAdder8Bit_MUSER_FullSub8Bit>.
Parsing module <FullSub8Bit>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\NUMCF.vf" into library work
Parsing module <NUMCF>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\NUM8B.vf" into library work
Parsing module <NUM8B>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\NUM47.vf" into library work
Parsing module <NUM47>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\NUM03.vf" into library work
Parsing module <NUM03>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\DIV_500k.vf" into library work
Parsing module <CD4CE_HXILINX_DIV_500k>.
Parsing module <DIV_500k>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\DIV_200.vf" into library work
Parsing module <FTC_HXILINX_DIV_200>.
Parsing module <CD4CE_HXILINX_DIV_200>.
Parsing module <DIV_200>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\Counter_FB_8Bits.vf" into library work
Parsing module <M2_1_HXILINX_Counter_FB_8Bits>.
Parsing module <HalfAdder_MUSER_Counter_FB_8Bits>.
Parsing module <FullAdder_MUSER_Counter_FB_8Bits>.
Parsing module <FullAdder4Bit_MUSER_Counter_FB_8Bits>.
Parsing module <RegPIPO_8_MUSER_Counter_FB_8Bits>.
Parsing module <FullAdder8Bit_MUSER_Counter_FB_8Bits>.
Parsing module <FullSub8Bit_MUSER_Counter_FB_8Bits>.
Parsing module <Counter_FB_8Bits>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\count09.vf" into library work
Parsing module <FJKC_HXILINX_count09>.
Parsing module <count09>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\RegSIPO_16.vf" into library work
Parsing module <RegSIPO_16>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\RegPIPO_16.vf" into library work
Parsing module <RegPIPO_16>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\PWM_Gen.vf" into library work
Parsing module <CC16CE_HXILINX_PWM_Gen>.
Parsing module <FTC_HXILINX_PWM_Gen>.
Parsing module <COMPM16_HXILINX_PWM_Gen>.
Parsing module <CD4CE_HXILINX_PWM_Gen>.
Parsing module <COMP16_HXILINX_PWM_Gen>.
Parsing module <DIV_200_MUSER_PWM_Gen>.
Parsing module <PWM_Gen>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\ManualControl.vf" into library work
Parsing module <COMPM8_HXILINX_ManualControl>.
Parsing module <CD4CE_HXILINX_ManualControl>.
Parsing module <M2_1_HXILINX_ManualControl>.
Parsing module <DIV_500k_MUSER_ManualControl>.
Parsing module <HalfAdder_MUSER_ManualControl>.
Parsing module <FullAdder_MUSER_ManualControl>.
Parsing module <FullAdder4Bit_MUSER_ManualControl>.
Parsing module <FullAdder8Bit_MUSER_ManualControl>.
Parsing module <RegPIPO_8_MUSER_ManualControl>.
Parsing module <FullSub8Bit_MUSER_ManualControl>.
Parsing module <Counter_FB_8Bits_MUSER_ManualControl>.
Parsing module <ManualControl>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\HEX2SEG.vf" into library work
Parsing module <D4_16E_HXILINX_HEX2SEG>.
Parsing module <OR6_HXILINX_HEX2SEG>.
Parsing module <HEX2SEG>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\div100k.vf" into library work
Parsing module <FJKC_HXILINX_div100k>.
Parsing module <count09_MUSER_div100k>.
Parsing module <div100k>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\Counter16_TC.vf" into library work
Parsing module <CB4CE_HXILINX_Counter16_TC>.
Parsing module <Counter16_TC>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\Compare_x8.vf" into library work
Parsing module <COMPMC16_HXILINX_Compare_x8>.
Parsing module <Compare_x8>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_87.vf" into library work
Parsing module <NUM47_MUSER_BIN_87>.
Parsing module <NUM03_MUSER_BIN_87>.
Parsing module <BIN_87>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_86.vf" into library work
Parsing module <NUM47_MUSER_BIN_86>.
Parsing module <NUM03_MUSER_BIN_86>.
Parsing module <BIN_86>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_76.vf" into library work
Parsing module <NUM8B_MUSER_BIN_76>.
Parsing module <NUM47_MUSER_BIN_76>.
Parsing module <NUM03_MUSER_BIN_76>.
Parsing module <BIN_76>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_65.vf" into library work
Parsing module <NUM03_MUSER_BIN_65>.
Parsing module <NUM47_MUSER_BIN_65>.
Parsing module <BIN_65>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_246.vf" into library work
Parsing module <NUM8B_MUSER_BIN_246>.
Parsing module <NUMCF_MUSER_BIN_246>.
Parsing module <NUM03_MUSER_BIN_246>.
Parsing module <BIN_246>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_233.vf" into library work
Parsing module <NUM8B_MUSER_BIN_233>.
Parsing module <NUMCF_MUSER_BIN_233>.
Parsing module <NUM03_MUSER_BIN_233>.
Parsing module <BIN_233>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_220.vf" into library work
Parsing module <NUMCF_MUSER_BIN_220>.
Parsing module <NUM03_MUSER_BIN_220>.
Parsing module <BIN_220>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_207.vf" into library work
Parsing module <NUMCF_MUSER_BIN_207>.
Parsing module <NUM03_MUSER_BIN_207>.
Parsing module <BIN_207>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_194.vf" into library work
Parsing module <NUM03_MUSER_BIN_194>.
Parsing module <NUMCF_MUSER_BIN_194>.
Parsing module <BIN_194>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_191.vf" into library work
Parsing module <NUMCF_MUSER_BIN_191>.
Parsing module <NUM8B_MUSER_BIN_191>.
Parsing module <NUM03_MUSER_BIN_191>.
Parsing module <BIN_191>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_181.vf" into library work
Parsing module <NUM47_MUSER_BIN_181>.
Parsing module <NUM8B_MUSER_BIN_181>.
Parsing module <NUM03_MUSER_BIN_181>.
Parsing module <BIN_181>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_170.vf" into library work
Parsing module <NUM8B_MUSER_BIN_170>.
Parsing module <NUM03_MUSER_BIN_170>.
Parsing module <BIN_170>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_168.vf" into library work
Parsing module <NUM8B_MUSER_BIN_168>.
Parsing module <NUM03_MUSER_BIN_168>.
Parsing module <BIN_168>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_155.vf" into library work
Parsing module <NUM8B_MUSER_BIN_155>.
Parsing module <NUM03_MUSER_BIN_155>.
Parsing module <BIN_155>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_149.vf" into library work
Parsing module <NUM47_MUSER_BIN_149>.
Parsing module <NUM8B_MUSER_BIN_149>.
Parsing module <NUM03_MUSER_BIN_149>.
Parsing module <BIN_149>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_142.vf" into library work
Parsing module <NUMCF_MUSER_BIN_142>.
Parsing module <NUM8B_MUSER_BIN_142>.
Parsing module <NUM03_MUSER_BIN_142>.
Parsing module <BIN_142>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_131.vf" into library work
Parsing module <NUM8B_MUSER_BIN_131>.
Parsing module <NUM03_MUSER_BIN_131>.
Parsing module <BIN_131>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_128.vf" into library work
Parsing module <NUM03_MUSER_BIN_128>.
Parsing module <NUM8B_MUSER_BIN_128>.
Parsing module <BIN_128>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_120.vf" into library work
Parsing module <NUM8B_MUSER_BIN_120>.
Parsing module <NUM47_MUSER_BIN_120>.
Parsing module <NUM03_MUSER_BIN_120>.
Parsing module <BIN_120>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_109.vf" into library work
Parsing module <NUMCF_MUSER_BIN_109>.
Parsing module <NUM47_MUSER_BIN_109>.
Parsing module <NUM03_MUSER_BIN_109>.
Parsing module <BIN_109>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_107.vf" into library work
Parsing module <NUM8B_MUSER_BIN_107>.
Parsing module <NUM03_MUSER_BIN_107>.
Parsing module <NUM47_MUSER_BIN_107>.
Parsing module <BIN_107>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN98.vf" into library work
Parsing module <NUM03_MUSER_BIN98>.
Parsing module <NUM47_MUSER_BIN98>.
Parsing module <BIN98>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN212.vf" into library work
Parsing module <NUM47_MUSER_BIN212>.
Parsing module <NUMCF_MUSER_BIN212>.
Parsing module <NUM03_MUSER_BIN212>.
Parsing module <BIN212>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\ServoControl.vf" into library work
Parsing module <COMPM8_HXILINX_ServoControl>.
Parsing module <CB4CE_HXILINX_ServoControl>.
Parsing module <CC16CE_HXILINX_ServoControl>.
Parsing module <FTC_HXILINX_ServoControl>.
Parsing module <COMPM16_HXILINX_ServoControl>.
Parsing module <CD4CE_HXILINX_ServoControl>.
Parsing module <M2_1_HXILINX_ServoControl>.
Parsing module <COMP16_HXILINX_ServoControl>.
Parsing module <DIV_500k_MUSER_ServoControl>.
Parsing module <HalfAdder_MUSER_ServoControl>.
Parsing module <FullAdder_MUSER_ServoControl>.
Parsing module <FullAdder4Bit_MUSER_ServoControl>.
Parsing module <FullAdder8Bit_MUSER_ServoControl>.
Parsing module <RegPIPO_8_MUSER_ServoControl>.
Parsing module <FullSub8Bit_MUSER_ServoControl>.
Parsing module <Counter_FB_8Bits_MUSER_ServoControl>.
Parsing module <ManualControl_MUSER_ServoControl>.
Parsing module <RegPIPO_16_MUSER_ServoControl>.
Parsing module <DIV_200_MUSER_ServoControl>.
Parsing module <PWM_Gen_MUSER_ServoControl>.
Parsing module <Counter16_TC_MUSER_ServoControl>.
Parsing module <RegSIPO_16_MUSER_ServoControl>.
Parsing module <ServoControl>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\segment_upgrade.vf" into library work
Parsing module <D4_16E_HXILINX_segment_upgrade>.
Parsing module <OR6_HXILINX_segment_upgrade>.
Parsing module <M4_1E_HXILINX_segment_upgrade>.
Parsing module <FJKC_HXILINX_segment_upgrade>.
Parsing module <D2_4E_HXILINX_segment_upgrade>.
Parsing module <CB2CE_HXILINX_segment_upgrade>.
Parsing module <HEX2SEG_MUSER_segment_upgrade>.
Parsing module <count09_MUSER_segment_upgrade>.
Parsing module <div100k_MUSER_segment_upgrade>.
Parsing module <segment_upgrade>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\ScaleThreshold_x8.vf" into library work
Parsing module <M8_1E_HXILINX_ScaleThreshold_x8>.
Parsing module <NUM8B_MUSER_ScaleThreshold_x8>.
Parsing module <NUMCF_MUSER_ScaleThreshold_x8>.
Parsing module <NUM03_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_246_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_233_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_220_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_207_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_194_MUSER_ScaleThreshold_x8>.
Parsing module <NUM47_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_181_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_168_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_155_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_142_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_131_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_120_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_109_MUSER_ScaleThreshold_x8>.
Parsing module <BIN98_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_87_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_76_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_65_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_149_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_170_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_191_MUSER_ScaleThreshold_x8>.
Parsing module <BIN212_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_128_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_107_MUSER_ScaleThreshold_x8>.
Parsing module <BIN_86_MUSER_ScaleThreshold_x8>.
Parsing module <ScaleThreshold_x8>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\LED_ProgressBar.vf" into library work
Parsing module <COMPMC16_HXILINX_LED_ProgressBar>.
Parsing module <OR6_HXILINX_LED_ProgressBar>.
Parsing module <OR7_HXILINX_LED_ProgressBar>.
Parsing module <OR8_HXILINX_LED_ProgressBar>.
Parsing module <Compare_x8_MUSER_LED_ProgressBar>.
Parsing module <LED_ProgressBar>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_250.vf" into library work
Parsing module <NUM8B_MUSER_BIN_250>.
Parsing module <NUMCF_MUSER_BIN_250>.
Parsing module <NUM03_MUSER_BIN_250>.
Parsing module <BIN_250>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_215.vf" into library work
Parsing module <NUMCF_MUSER_BIN_215>.
Parsing module <NUM47_MUSER_BIN_215>.
Parsing module <NUM03_MUSER_BIN_215>.
Parsing module <BIN_215>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\BIN_145.vf" into library work
Parsing module <NUM03_MUSER_BIN_145>.
Parsing module <NUM8B_MUSER_BIN_145>.
Parsing module <BIN_145>.
Analyzing Verilog file "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" into library work
Parsing module <CD4RE_HXILINX_main>.
Parsing module <COMPM8_HXILINX_main>.
Parsing module <CB4CE_HXILINX_main>.
Parsing module <CC16CE_HXILINX_main>.
Parsing module <D4_16E_HXILINX_main>.
Parsing module <FTC_HXILINX_main>.
Parsing module <COMPM16_HXILINX_main>.
Parsing module <COMPMC16_HXILINX_main>.
Parsing module <M8_1E_HXILINX_main>.
Parsing module <OR6_HXILINX_main>.
Parsing module <OR7_HXILINX_main>.
Parsing module <OR8_HXILINX_main>.
Parsing module <CD4CE_HXILINX_main>.
Parsing module <D3_8E_HXILINX_main>.
Parsing module <M4_1E_HXILINX_main>.
Parsing module <FJKC_HXILINX_main>.
Parsing module <D2_4E_HXILINX_main>.
Parsing module <M2_1_HXILINX_main>.
Parsing module <COMP16_HXILINX_main>.
Parsing module <CB2CE_HXILINX_main>.
Parsing module <DIV_500k_MUSER_main>.
Parsing module <HalfAdder_MUSER_main>.
Parsing module <FullAdder_MUSER_main>.
Parsing module <FullAdder4Bit_MUSER_main>.
Parsing module <FullAdder8Bit_MUSER_main>.
Parsing module <RegPIPO_8_MUSER_main>.
Parsing module <FullSub8Bit_MUSER_main>.
Parsing module <Counter_FB_8Bits_MUSER_main>.
Parsing module <ManualControl_MUSER_main>.
Parsing module <RegPIPO_16_MUSER_main>.
Parsing module <DIV_200_MUSER_main>.
Parsing module <PWM_Gen_MUSER_main>.
Parsing module <Counter16_TC_MUSER_main>.
Parsing module <RegSIPO_16_MUSER_main>.
Parsing module <ServoControl_MUSER_main>.
Parsing module <HEX2SEG_MUSER_main>.
Parsing module <count09_MUSER_main>.
Parsing module <div100k_MUSER_main>.
Parsing module <segment_upgrade_MUSER_main>.
Parsing module <NUM03_MUSER_main>.
Parsing module <NUM47_MUSER_main>.
Parsing module <BIN_65_MUSER_main>.
Parsing module <NUMCF_MUSER_main>.
Parsing module <BIN_215_MUSER_main>.
Parsing module <NUM8B_MUSER_main>.
Parsing module <BIN_145_MUSER_main>.
Parsing module <BIN_155_MUSER_main>.
Parsing module <BIN_250_MUSER_main>.
Parsing module <BIN_246_MUSER_main>.
Parsing module <BIN_233_MUSER_main>.
Parsing module <BIN_220_MUSER_main>.
Parsing module <BIN_207_MUSER_main>.
Parsing module <BIN_194_MUSER_main>.
Parsing module <BIN_181_MUSER_main>.
Parsing module <BIN_168_MUSER_main>.
Parsing module <BIN_142_MUSER_main>.
Parsing module <BIN_131_MUSER_main>.
Parsing module <BIN_120_MUSER_main>.
Parsing module <BIN_109_MUSER_main>.
Parsing module <BIN98_MUSER_main>.
Parsing module <BIN_87_MUSER_main>.
Parsing module <BIN_76_MUSER_main>.
Parsing module <BIN_149_MUSER_main>.
Parsing module <BIN_170_MUSER_main>.
Parsing module <BIN_191_MUSER_main>.
Parsing module <BIN212_MUSER_main>.
Parsing module <BIN_128_MUSER_main>.
Parsing module <BIN_107_MUSER_main>.
Parsing module <BIN_86_MUSER_main>.
Parsing module <ScaleThreshold_x8_MUSER_main>.
Parsing module <Compare_x8_MUSER_main>.
Parsing module <LED_ProgressBar_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <M8_1E_HXILINX_main>.

Elaborating module <VCC>.

Elaborating module <BUF>.

Elaborating module <INV>.

Elaborating module <AND4>.

Elaborating module <CD4RE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <LED_ProgressBar_MUSER_main>.

Elaborating module <OR8_HXILINX_main>.

Elaborating module <OR7_HXILINX_main>.

Elaborating module <OR6_HXILINX_main>.

Elaborating module <OR5>.

Elaborating module <OR4>.

Elaborating module <OR3>.

Elaborating module <OR2>.

Elaborating module <Compare_x8_MUSER_main>.

Elaborating module <COMPMC16_HXILINX_main>.

Elaborating module <segment_upgrade_MUSER_main>.

Elaborating module <CB2CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 627: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <D2_4E_HXILINX_main>.

Elaborating module <div100k_MUSER_main>.

Elaborating module <count09_MUSER_main>.

Elaborating module <FJKC_HXILINX_main>.

Elaborating module <M4_1E_HXILINX_main>.

Elaborating module <HEX2SEG_MUSER_main>.

Elaborating module <D4_16E_HXILINX_main>.
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 1848: Input port CLR is not connected on this instance

Elaborating module <ScaleThreshold_x8_MUSER_main>.

Elaborating module <BIN_65_MUSER_main>.

Elaborating module <NUM03_MUSER_main>.

Elaborating module <GND>.

Elaborating module <AND2>.

Elaborating module <XOR2>.

Elaborating module <NUM47_MUSER_main>.

Elaborating module <BIN_86_MUSER_main>.

Elaborating module <BIN_107_MUSER_main>.

Elaborating module <NUM8B_MUSER_main>.

Elaborating module <BIN_128_MUSER_main>.

Elaborating module <BIN_149_MUSER_main>.

Elaborating module <BIN_170_MUSER_main>.

Elaborating module <BIN_191_MUSER_main>.

Elaborating module <NUMCF_MUSER_main>.

Elaborating module <BIN212_MUSER_main>.

Elaborating module <BIN_76_MUSER_main>.

Elaborating module <BIN_87_MUSER_main>.

Elaborating module <BIN98_MUSER_main>.

Elaborating module <BIN_109_MUSER_main>.

Elaborating module <BIN_120_MUSER_main>.

Elaborating module <BIN_131_MUSER_main>.

Elaborating module <BIN_142_MUSER_main>.

Elaborating module <BIN_155_MUSER_main>.

Elaborating module <BIN_168_MUSER_main>.

Elaborating module <BIN_181_MUSER_main>.

Elaborating module <BIN_194_MUSER_main>.

Elaborating module <BIN_207_MUSER_main>.

Elaborating module <BIN_220_MUSER_main>.

Elaborating module <BIN_233_MUSER_main>.

Elaborating module <BIN_246_MUSER_main>.
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3012: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3026: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3040: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3054: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3068: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3082: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3096: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3110: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3124: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3138: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3152: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3166: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3180: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3194: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3208: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3222: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3236: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3250: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3264: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3278: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3292: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3306: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3320: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3334: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3348: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3362: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3376: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3390: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3404: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3418: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3432: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3446: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3460: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3474: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3488: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3502: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3516: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3530: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3544: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3558: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3572: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3586: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3600: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3614: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3628: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3642: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3656: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3670: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3684: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3698: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3712: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3726: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3740: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3754: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3768: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3782: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3796: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3810: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3824: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3838: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3852: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3866: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3880: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3894: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3908: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3922: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3936: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3950: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3964: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3978: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 3992: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4006: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4020: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4034: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4048: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4062: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4076: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4090: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4104: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4118: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4132: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4146: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4160: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4174: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4188: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4202: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4216: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4230: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4244: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4258: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4272: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4286: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4300: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4314: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4328: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4342: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4356: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4370: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4384: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4398: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4412: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4426: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4440: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4454: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4468: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4482: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4496: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4510: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4524: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4538: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4552: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4566: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4580: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4594: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4608: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4622: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4636: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4650: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4664: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4678: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4692: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4706: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4720: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4734: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4748: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4762: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4776: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 4790: Input port D5 is not connected on this instance

Elaborating module <BIN_215_MUSER_main>.

Elaborating module <BIN_145_MUSER_main>.

Elaborating module <BIN_250_MUSER_main>.

Elaborating module <D3_8E_HXILINX_main>.

Elaborating module <FullAdder4Bit_MUSER_main>.

Elaborating module <FullAdder_MUSER_main>.

Elaborating module <HalfAdder_MUSER_main>.

Elaborating module <ServoControl_MUSER_main>.

Elaborating module <PWM_Gen_MUSER_main>.

Elaborating module <CC16CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 139: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <COMPM16_HXILINX_main>.

Elaborating module <COMP16_HXILINX_main>.

Elaborating module <DIV_200_MUSER_main>.

Elaborating module <FTC_HXILINX_main>.

Elaborating module <CD4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 408: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <RegSIPO_16_MUSER_main>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <RegPIPO_16_MUSER_main>.

Elaborating module <Counter16_TC_MUSER_main>.

Elaborating module <CB4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 111: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <AND4B4>.

Elaborating module <M2_1_HXILINX_main>.

Elaborating module <ManualControl_MUSER_main>.

Elaborating module <Counter_FB_8Bits_MUSER_main>.

Elaborating module <FullSub8Bit_MUSER_main>.

Elaborating module <FullAdder8Bit_MUSER_main>.

Elaborating module <RegPIPO_8_MUSER_main>.

Elaborating module <FDC>.

Elaborating module <COMPM8_HXILINX_main>.

Elaborating module <DIV_500k_MUSER_main>.

Elaborating module <AND3B1>.
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5169: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5183: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5197: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5211: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5225: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5239: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5253: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5267: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5281: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5295: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5309: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5323: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5337: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5351: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5365: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5379: Input port D5 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5527: Input port C2[3] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" Line 5585: Input port CI is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_47_0_207" for instance <XLXI_47_0>.
    Set property "HU_SET = XLXI_47_1_206" for instance <XLXI_47_1>.
    Set property "HU_SET = XLXI_47_2_205" for instance <XLXI_47_2>.
    Set property "HU_SET = XLXI_47_3_204" for instance <XLXI_47_3>.
    Set property "HU_SET = XLXI_47_4_203" for instance <XLXI_47_4>.
    Set property "HU_SET = XLXI_47_5_202" for instance <XLXI_47_5>.
    Set property "HU_SET = XLXI_47_6_201" for instance <XLXI_47_6>.
    Set property "HU_SET = XLXI_47_7_200" for instance <XLXI_47_7>.
    Set property "HU_SET = XLXI_47_8_199" for instance <XLXI_47_8>.
    Set property "HU_SET = XLXI_47_9_198" for instance <XLXI_47_9>.
    Set property "HU_SET = XLXI_47_10_197" for instance <XLXI_47_10>.
    Set property "HU_SET = XLXI_47_11_196" for instance <XLXI_47_11>.
    Set property "HU_SET = XLXI_47_12_195" for instance <XLXI_47_12>.
    Set property "HU_SET = XLXI_47_13_194" for instance <XLXI_47_13>.
    Set property "HU_SET = XLXI_47_14_193" for instance <XLXI_47_14>.
    Set property "HU_SET = XLXI_47_15_192" for instance <XLXI_47_15>.
    Set property "HU_SET = XLXI_107_191" for instance <XLXI_107>.
    Set property "HU_SET = XLXI_286_208" for instance <XLXI_286>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <ESP_CLK_P7>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <ESP_CLK_P8>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <ESP_CLK_P11>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <ESP_CLK_P16>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <ESP_CLK_P23>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <SEL_P45>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <SW_DOWN_P48>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <SW_UP_P47>.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'C2', unconnected in block instance 'XLXI_132', is tied to GND.
WARNING:Xst:2898 - Port 'C3', unconnected in block instance 'XLXI_132', is tied to GND.
WARNING:Xst:2898 - Port 'CI', unconnected in block instance 'XLXI_330', is tied to GND.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 5499: Output port <CEO> of the instance <XLXI_107> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 5499: Output port <TC> of the instance <XLXI_107> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 5556: Output port <D5> of the instance <XLXI_286> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 5556: Output port <D6> of the instance <XLXI_286> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 5556: Output port <D7> of the instance <XLXI_286> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 5585: Output port <CO> of the instance <XLXI_330> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <M8_1E_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 301.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_main> synthesized.

Synthesizing Unit <CD4RE_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_7_o_add_5_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4RE_HXILINX_main> synthesized.

Synthesizing Unit <LED_ProgressBar_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_2_188" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_190" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_189" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <LED_ProgressBar_MUSER_main> synthesized.

Synthesizing Unit <OR8_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <OR8_HXILINX_main> synthesized.

Synthesizing Unit <OR7_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <OR7_HXILINX_main> synthesized.

Synthesizing Unit <OR6_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <OR6_HXILINX_main> synthesized.

Synthesizing Unit <Compare_x8_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_24_185" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_25_184" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_26_187" for instance <XLXI_26>.
    Set property "HU_SET = XLXI_27_186" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_32_182" for instance <XLXI_32>.
    Set property "HU_SET = XLXI_33_181" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_34_183" for instance <XLXI_34>.
    Set property "HU_SET = XLXI_35_180" for instance <XLXI_35>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4900: Output port <LT> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4905: Output port <LT> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4910: Output port <LT> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4915: Output port <LT> of the instance <XLXI_27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4920: Output port <LT> of the instance <XLXI_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4925: Output port <LT> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4930: Output port <LT> of the instance <XLXI_34> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 4935: Output port <LT> of the instance <XLXI_35> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Compare_x8_MUSER_main> synthesized.

Synthesizing Unit <COMPMC16_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 16-bit comparator greater for signal <GT> created at line 269
    Found 16-bit comparator greater for signal <LT> created at line 270
    Summary:
	inferred   2 Comparator(s).
Unit <COMPMC16_HXILINX_main> synthesized.

Synthesizing Unit <segment_upgrade_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_106_46" for instance <XLXI_106>.
    Set property "HU_SET = XLXI_107_51" for instance <XLXI_107>.
    Set property "HU_SET = XLXI_1683_0_50" for instance <XLXI_1683_0>.
    Set property "HU_SET = XLXI_1683_1_49" for instance <XLXI_1683_1>.
    Set property "HU_SET = XLXI_1683_2_48" for instance <XLXI_1683_2>.
    Set property "HU_SET = XLXI_1683_3_47" for instance <XLXI_1683_3>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_106', is tied to GND.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1848: Output port <CEO> of the instance <XLXI_106> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1848: Output port <TC> of the instance <XLXI_106> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1856: Output port <D1> of the instance <XLXI_107> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1856: Output port <D2> of the instance <XLXI_107> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <segment_upgrade_MUSER_main> synthesized.

Synthesizing Unit <CB2CE_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_19_o_add_0_OUT> created at line 627.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_main> synthesized.

Synthesizing Unit <D2_4E_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_main> synthesized.

Synthesizing Unit <div100k_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1787: Output port <Bit0_P82> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1787: Output port <Bit1_P81> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1787: Output port <Bit2_P80> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1787: Output port <Bit3_P79> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1793: Output port <Bit0_P82> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1793: Output port <Bit1_P81> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1793: Output port <Bit2_P80> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1793: Output port <Bit3_P79> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1799: Output port <Bit0_P82> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1799: Output port <Bit1_P81> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1799: Output port <Bit2_P80> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1799: Output port <Bit3_P79> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1805: Output port <Bit0_P82> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1805: Output port <Bit1_P81> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1805: Output port <Bit2_P80> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1805: Output port <Bit3_P79> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1811: Output port <Bit0_P82> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1811: Output port <Bit1_P81> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1811: Output port <Bit2_P80> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1811: Output port <Bit3_P79> of the instance <XLXI_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <div100k_MUSER_main> synthesized.

Synthesizing Unit <count09_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_1_42" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_43" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_44" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_8_45" for instance <XLXI_8>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <CLK_P45>.
    Summary:
	no macro.
Unit <count09_MUSER_main> synthesized.

Synthesizing Unit <FJKC_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_main> synthesized.

Synthesizing Unit <M4_1E_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 487.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_main> synthesized.

Synthesizing Unit <HEX2SEG_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_1_39" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_6_40" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_8_41" for instance <XLXI_8>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1624: Output port <D8> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HEX2SEG_MUSER_main> synthesized.

Synthesizing Unit <D4_16E_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	inferred  16 Multiplexer(s).
Unit <D4_16E_HXILINX_main> synthesized.

Synthesizing Unit <ScaleThreshold_x8_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_47_0_179" for instance <XLXI_47_0>.
    Set property "HU_SET = XLXI_47_1_178" for instance <XLXI_47_1>.
    Set property "HU_SET = XLXI_47_2_177" for instance <XLXI_47_2>.
    Set property "HU_SET = XLXI_47_3_176" for instance <XLXI_47_3>.
    Set property "HU_SET = XLXI_47_4_175" for instance <XLXI_47_4>.
    Set property "HU_SET = XLXI_47_5_174" for instance <XLXI_47_5>.
    Set property "HU_SET = XLXI_47_6_173" for instance <XLXI_47_6>.
    Set property "HU_SET = XLXI_47_7_172" for instance <XLXI_47_7>.
    Set property "HU_SET = XLXI_47_8_171" for instance <XLXI_47_8>.
    Set property "HU_SET = XLXI_47_9_170" for instance <XLXI_47_9>.
    Set property "HU_SET = XLXI_47_10_169" for instance <XLXI_47_10>.
    Set property "HU_SET = XLXI_47_11_168" for instance <XLXI_47_11>.
    Set property "HU_SET = XLXI_47_12_167" for instance <XLXI_47_12>.
    Set property "HU_SET = XLXI_47_13_166" for instance <XLXI_47_13>.
    Set property "HU_SET = XLXI_47_14_165" for instance <XLXI_47_14>.
    Set property "HU_SET = XLXI_47_15_164" for instance <XLXI_47_15>.
    Set property "HU_SET = XLXI_49_0_67" for instance <XLXI_49_0>.
    Set property "HU_SET = XLXI_49_1_66" for instance <XLXI_49_1>.
    Set property "HU_SET = XLXI_49_2_65" for instance <XLXI_49_2>.
    Set property "HU_SET = XLXI_49_3_64" for instance <XLXI_49_3>.
    Set property "HU_SET = XLXI_49_4_63" for instance <XLXI_49_4>.
    Set property "HU_SET = XLXI_49_5_62" for instance <XLXI_49_5>.
    Set property "HU_SET = XLXI_49_6_61" for instance <XLXI_49_6>.
    Set property "HU_SET = XLXI_49_7_60" for instance <XLXI_49_7>.
    Set property "HU_SET = XLXI_49_8_59" for instance <XLXI_49_8>.
    Set property "HU_SET = XLXI_49_9_58" for instance <XLXI_49_9>.
    Set property "HU_SET = XLXI_49_10_57" for instance <XLXI_49_10>.
    Set property "HU_SET = XLXI_49_11_56" for instance <XLXI_49_11>.
    Set property "HU_SET = XLXI_49_12_55" for instance <XLXI_49_12>.
    Set property "HU_SET = XLXI_49_13_54" for instance <XLXI_49_13>.
    Set property "HU_SET = XLXI_49_14_53" for instance <XLXI_49_14>.
    Set property "HU_SET = XLXI_49_15_52" for instance <XLXI_49_15>.
    Set property "HU_SET = XLXI_50_0_83" for instance <XLXI_50_0>.
    Set property "HU_SET = XLXI_50_1_82" for instance <XLXI_50_1>.
    Set property "HU_SET = XLXI_50_2_81" for instance <XLXI_50_2>.
    Set property "HU_SET = XLXI_50_3_80" for instance <XLXI_50_3>.
    Set property "HU_SET = XLXI_50_4_79" for instance <XLXI_50_4>.
    Set property "HU_SET = XLXI_50_5_78" for instance <XLXI_50_5>.
    Set property "HU_SET = XLXI_50_6_77" for instance <XLXI_50_6>.
    Set property "HU_SET = XLXI_50_7_76" for instance <XLXI_50_7>.
    Set property "HU_SET = XLXI_50_8_75" for instance <XLXI_50_8>.
    Set property "HU_SET = XLXI_50_9_74" for instance <XLXI_50_9>.
    Set property "HU_SET = XLXI_50_10_73" for instance <XLXI_50_10>.
    Set property "HU_SET = XLXI_50_11_72" for instance <XLXI_50_11>.
    Set property "HU_SET = XLXI_50_12_71" for instance <XLXI_50_12>.
    Set property "HU_SET = XLXI_50_13_70" for instance <XLXI_50_13>.
    Set property "HU_SET = XLXI_50_14_69" for instance <XLXI_50_14>.
    Set property "HU_SET = XLXI_50_15_68" for instance <XLXI_50_15>.
    Set property "HU_SET = XLXI_51_0_99" for instance <XLXI_51_0>.
    Set property "HU_SET = XLXI_51_1_98" for instance <XLXI_51_1>.
    Set property "HU_SET = XLXI_51_2_97" for instance <XLXI_51_2>.
    Set property "HU_SET = XLXI_51_3_96" for instance <XLXI_51_3>.
    Set property "HU_SET = XLXI_51_4_95" for instance <XLXI_51_4>.
    Set property "HU_SET = XLXI_51_5_94" for instance <XLXI_51_5>.
    Set property "HU_SET = XLXI_51_6_93" for instance <XLXI_51_6>.
    Set property "HU_SET = XLXI_51_7_92" for instance <XLXI_51_7>.
    Set property "HU_SET = XLXI_51_8_91" for instance <XLXI_51_8>.
    Set property "HU_SET = XLXI_51_9_90" for instance <XLXI_51_9>.
    Set property "HU_SET = XLXI_51_10_89" for instance <XLXI_51_10>.
    Set property "HU_SET = XLXI_51_11_88" for instance <XLXI_51_11>.
    Set property "HU_SET = XLXI_51_12_87" for instance <XLXI_51_12>.
    Set property "HU_SET = XLXI_51_13_86" for instance <XLXI_51_13>.
    Set property "HU_SET = XLXI_51_14_85" for instance <XLXI_51_14>.
    Set property "HU_SET = XLXI_51_15_84" for instance <XLXI_51_15>.
    Set property "HU_SET = XLXI_58_0_115" for instance <XLXI_58_0>.
    Set property "HU_SET = XLXI_58_1_114" for instance <XLXI_58_1>.
    Set property "HU_SET = XLXI_58_2_113" for instance <XLXI_58_2>.
    Set property "HU_SET = XLXI_58_3_112" for instance <XLXI_58_3>.
    Set property "HU_SET = XLXI_58_4_111" for instance <XLXI_58_4>.
    Set property "HU_SET = XLXI_58_5_110" for instance <XLXI_58_5>.
    Set property "HU_SET = XLXI_58_6_109" for instance <XLXI_58_6>.
    Set property "HU_SET = XLXI_58_7_108" for instance <XLXI_58_7>.
    Set property "HU_SET = XLXI_58_8_107" for instance <XLXI_58_8>.
    Set property "HU_SET = XLXI_58_9_106" for instance <XLXI_58_9>.
    Set property "HU_SET = XLXI_58_10_105" for instance <XLXI_58_10>.
    Set property "HU_SET = XLXI_58_11_104" for instance <XLXI_58_11>.
    Set property "HU_SET = XLXI_58_12_103" for instance <XLXI_58_12>.
    Set property "HU_SET = XLXI_58_13_102" for instance <XLXI_58_13>.
    Set property "HU_SET = XLXI_58_14_101" for instance <XLXI_58_14>.
    Set property "HU_SET = XLXI_58_15_100" for instance <XLXI_58_15>.
    Set property "HU_SET = XLXI_59_0_131" for instance <XLXI_59_0>.
    Set property "HU_SET = XLXI_59_1_130" for instance <XLXI_59_1>.
    Set property "HU_SET = XLXI_59_2_129" for instance <XLXI_59_2>.
    Set property "HU_SET = XLXI_59_3_128" for instance <XLXI_59_3>.
    Set property "HU_SET = XLXI_59_4_127" for instance <XLXI_59_4>.
    Set property "HU_SET = XLXI_59_5_126" for instance <XLXI_59_5>.
    Set property "HU_SET = XLXI_59_6_125" for instance <XLXI_59_6>.
    Set property "HU_SET = XLXI_59_7_124" for instance <XLXI_59_7>.
    Set property "HU_SET = XLXI_59_8_123" for instance <XLXI_59_8>.
    Set property "HU_SET = XLXI_59_9_122" for instance <XLXI_59_9>.
    Set property "HU_SET = XLXI_59_10_121" for instance <XLXI_59_10>.
    Set property "HU_SET = XLXI_59_11_120" for instance <XLXI_59_11>.
    Set property "HU_SET = XLXI_59_12_119" for instance <XLXI_59_12>.
    Set property "HU_SET = XLXI_59_13_118" for instance <XLXI_59_13>.
    Set property "HU_SET = XLXI_59_14_117" for instance <XLXI_59_14>.
    Set property "HU_SET = XLXI_59_15_116" for instance <XLXI_59_15>.
    Set property "HU_SET = XLXI_60_0_147" for instance <XLXI_60_0>.
    Set property "HU_SET = XLXI_60_1_146" for instance <XLXI_60_1>.
    Set property "HU_SET = XLXI_60_2_145" for instance <XLXI_60_2>.
    Set property "HU_SET = XLXI_60_3_144" for instance <XLXI_60_3>.
    Set property "HU_SET = XLXI_60_4_143" for instance <XLXI_60_4>.
    Set property "HU_SET = XLXI_60_5_142" for instance <XLXI_60_5>.
    Set property "HU_SET = XLXI_60_6_141" for instance <XLXI_60_6>.
    Set property "HU_SET = XLXI_60_7_140" for instance <XLXI_60_7>.
    Set property "HU_SET = XLXI_60_8_139" for instance <XLXI_60_8>.
    Set property "HU_SET = XLXI_60_9_138" for instance <XLXI_60_9>.
    Set property "HU_SET = XLXI_60_10_137" for instance <XLXI_60_10>.
    Set property "HU_SET = XLXI_60_11_136" for instance <XLXI_60_11>.
    Set property "HU_SET = XLXI_60_12_135" for instance <XLXI_60_12>.
    Set property "HU_SET = XLXI_60_13_134" for instance <XLXI_60_13>.
    Set property "HU_SET = XLXI_60_14_133" for instance <XLXI_60_14>.
    Set property "HU_SET = XLXI_60_15_132" for instance <XLXI_60_15>.
    Set property "HU_SET = XLXI_61_0_163" for instance <XLXI_61_0>.
    Set property "HU_SET = XLXI_61_1_162" for instance <XLXI_61_1>.
    Set property "HU_SET = XLXI_61_2_161" for instance <XLXI_61_2>.
    Set property "HU_SET = XLXI_61_3_160" for instance <XLXI_61_3>.
    Set property "HU_SET = XLXI_61_4_159" for instance <XLXI_61_4>.
    Set property "HU_SET = XLXI_61_5_158" for instance <XLXI_61_5>.
    Set property "HU_SET = XLXI_61_6_157" for instance <XLXI_61_6>.
    Set property "HU_SET = XLXI_61_7_156" for instance <XLXI_61_7>.
    Set property "HU_SET = XLXI_61_8_155" for instance <XLXI_61_8>.
    Set property "HU_SET = XLXI_61_9_154" for instance <XLXI_61_9>.
    Set property "HU_SET = XLXI_61_10_153" for instance <XLXI_61_10>.
    Set property "HU_SET = XLXI_61_11_152" for instance <XLXI_61_11>.
    Set property "HU_SET = XLXI_61_12_151" for instance <XLXI_61_12>.
    Set property "HU_SET = XLXI_61_13_150" for instance <XLXI_61_13>.
    Set property "HU_SET = XLXI_61_14_149" for instance <XLXI_61_14>.
    Set property "HU_SET = XLXI_61_15_148" for instance <XLXI_61_15>.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_47_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_49_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_49_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_49_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_50_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_50_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_50_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_51_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_51_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_51_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_58_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_58_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_58_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_59_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_59_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_59_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_60_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_60_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_60_15', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_0', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_0', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_0', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_1', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_1', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_1', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_2', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_2', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_2', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_3', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_3', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_3', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_4', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_4', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_4', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_5', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_5', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_5', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_6', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_6', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_6', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_7', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_7', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_7', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_8', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_8', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_8', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_9', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_9', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_9', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_10', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_10', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_10', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_11', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_11', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_11', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_12', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_12', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_12', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_13', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_13', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_13', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_14', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_14', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_14', is tied to GND.
WARNING:Xst:2898 - Port 'D5', unconnected in block instance 'XLXI_61_15', is tied to GND.
WARNING:Xst:2898 - Port 'D6', unconnected in block instance 'XLXI_61_15', is tied to GND.
WARNING:Xst:2898 - Port 'D7', unconnected in block instance 'XLXI_61_15', is tied to GND.
    Summary:
	no macro.
Unit <ScaleThreshold_x8_MUSER_main> synthesized.

Synthesizing Unit <BIN_65_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_65_MUSER_main> synthesized.

Synthesizing Unit <NUM03_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <NUM03_MUSER_main> synthesized.

Synthesizing Unit <NUM47_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <NUM47_MUSER_main> synthesized.

Synthesizing Unit <BIN_86_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_86_MUSER_main> synthesized.

Synthesizing Unit <BIN_107_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_107_MUSER_main> synthesized.

Synthesizing Unit <NUM8B_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <NUM8B_MUSER_main> synthesized.

Synthesizing Unit <BIN_128_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_128_MUSER_main> synthesized.

Synthesizing Unit <BIN_149_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_149_MUSER_main> synthesized.

Synthesizing Unit <BIN_170_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_170_MUSER_main> synthesized.

Synthesizing Unit <BIN_191_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_191_MUSER_main> synthesized.

Synthesizing Unit <NUMCF_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <NUMCF_MUSER_main> synthesized.

Synthesizing Unit <BIN212_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN212_MUSER_main> synthesized.

Synthesizing Unit <BIN_76_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_76_MUSER_main> synthesized.

Synthesizing Unit <BIN_87_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_87_MUSER_main> synthesized.

Synthesizing Unit <BIN98_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN98_MUSER_main> synthesized.

Synthesizing Unit <BIN_109_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_109_MUSER_main> synthesized.

Synthesizing Unit <BIN_120_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_120_MUSER_main> synthesized.

Synthesizing Unit <BIN_131_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_131_MUSER_main> synthesized.

Synthesizing Unit <BIN_142_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_142_MUSER_main> synthesized.

Synthesizing Unit <BIN_155_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_155_MUSER_main> synthesized.

Synthesizing Unit <BIN_168_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_168_MUSER_main> synthesized.

Synthesizing Unit <BIN_181_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_181_MUSER_main> synthesized.

Synthesizing Unit <BIN_194_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_194_MUSER_main> synthesized.

Synthesizing Unit <BIN_207_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_207_MUSER_main> synthesized.

Synthesizing Unit <BIN_220_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_220_MUSER_main> synthesized.

Synthesizing Unit <BIN_233_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_233_MUSER_main> synthesized.

Synthesizing Unit <BIN_246_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_246_MUSER_main> synthesized.

Synthesizing Unit <BIN_215_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_215_MUSER_main> synthesized.

Synthesizing Unit <BIN_145_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_145_MUSER_main> synthesized.

Synthesizing Unit <BIN_250_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <BIN_250_MUSER_main> synthesized.

Synthesizing Unit <D3_8E_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	inferred   8 Multiplexer(s).
Unit <D3_8E_HXILINX_main> synthesized.

Synthesizing Unit <FullAdder4Bit_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <FullAdder4Bit_MUSER_main> synthesized.

Synthesizing Unit <FullAdder_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <FullAdder_MUSER_main> synthesized.

Synthesizing Unit <HalfAdder_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <HalfAdder_MUSER_main> synthesized.

Synthesizing Unit <ServoControl_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_39_0_38" for instance <XLXI_39_0>.
    Set property "HU_SET = XLXI_39_1_37" for instance <XLXI_39_1>.
    Set property "HU_SET = XLXI_39_2_36" for instance <XLXI_39_2>.
    Set property "HU_SET = XLXI_39_3_35" for instance <XLXI_39_3>.
    Set property "HU_SET = XLXI_39_4_34" for instance <XLXI_39_4>.
    Set property "HU_SET = XLXI_39_5_33" for instance <XLXI_39_5>.
    Set property "HU_SET = XLXI_39_6_32" for instance <XLXI_39_6>.
    Set property "HU_SET = XLXI_39_7_31" for instance <XLXI_39_7>.
    Set property "HU_SET = XLXI_39_8_30" for instance <XLXI_39_8>.
    Set property "HU_SET = XLXI_39_9_29" for instance <XLXI_39_9>.
    Set property "HU_SET = XLXI_39_10_28" for instance <XLXI_39_10>.
    Set property "HU_SET = XLXI_39_11_27" for instance <XLXI_39_11>.
    Set property "HU_SET = XLXI_39_12_26" for instance <XLXI_39_12>.
    Set property "HU_SET = XLXI_39_13_25" for instance <XLXI_39_13>.
    Set property "HU_SET = XLXI_39_14_24" for instance <XLXI_39_14>.
    Set property "HU_SET = XLXI_39_15_23" for instance <XLXI_39_15>.
WARNING:Xst:647 - Input <EndValue<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <StartValue<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ServoControl_MUSER_main> synthesized.

Synthesizing Unit <PWM_Gen_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_2_19" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_8_20" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_10_21" for instance <XLXI_10>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1248: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1248: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1256: Output port <GT> of the instance <XLXI_8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PWM_Gen_MUSER_main> synthesized.

Synthesizing Unit <CC16CE_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
        TERMINAL_COUNT = 16'b1111111111111111
    Found 16-bit register for signal <Q>.
    Found 16-bit adder for signal <Q[15]_GND_67_o_add_0_OUT> created at line 139.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CC16CE_HXILINX_main> synthesized.

Synthesizing Unit <COMPM16_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 16-bit comparator greater for signal <GT> created at line 254
    Found 16-bit comparator greater for signal <LT> created at line 255
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM16_HXILINX_main> synthesized.

Synthesizing Unit <COMP16_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 16-bit comparator equal for signal <EQ> created at line 601
    Summary:
	inferred   1 Comparator(s).
Unit <COMP16_HXILINX_main> synthesized.

Synthesizing Unit <DIV_200_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_1_16" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_17" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_8_18" for instance <XLXI_8>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1209: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1209: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1209: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1209: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1209: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1219: Output port <CEO> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1219: Output port <Q0> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1219: Output port <Q1> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1219: Output port <Q2> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1219: Output port <Q3> of the instance <XLXI_8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DIV_200_MUSER_main> synthesized.

Synthesizing Unit <FTC_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_main> synthesized.

Synthesizing Unit <CD4CE_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_72_o_add_4_OUT> created at line 408.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_main> synthesized.

Synthesizing Unit <RegSIPO_16_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <RegSIPO_16_MUSER_main> synthesized.

Synthesizing Unit <RegPIPO_16_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <RegPIPO_16_MUSER_main> synthesized.

Synthesizing Unit <Counter16_TC_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_1_22" for instance <XLXI_1>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1299: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1299: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Counter16_TC_MUSER_main> synthesized.

Synthesizing Unit <CB4CE_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_77_o_add_0_OUT> created at line 111.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_main> synthesized.

Synthesizing Unit <M2_1_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_main> synthesized.

Synthesizing Unit <ManualControl_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_18_15" for instance <XLXI_18>.
    Set property "HU_SET = XLXI_19_14" for instance <XLXI_19>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1082: Output port <CO> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1087: Output port <GT> of the instance <XLXI_18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1092: Output port <LT> of the instance <XLXI_19> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ManualControl_MUSER_main> synthesized.

Synthesizing Unit <Counter_FB_8Bits_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_13_0_13" for instance <XLXI_13_0>.
    Set property "HU_SET = XLXI_13_1_12" for instance <XLXI_13_1>.
    Set property "HU_SET = XLXI_13_2_11" for instance <XLXI_13_2>.
    Set property "HU_SET = XLXI_13_3_10" for instance <XLXI_13_3>.
    Set property "HU_SET = XLXI_13_4_9" for instance <XLXI_13_4>.
    Set property "HU_SET = XLXI_13_5_8" for instance <XLXI_13_5>.
    Set property "HU_SET = XLXI_13_6_7" for instance <XLXI_13_6>.
    Set property "HU_SET = XLXI_13_7_6" for instance <XLXI_13_7>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 1031: Output port <CO> of the instance <XLXI_26> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Counter_FB_8Bits_MUSER_main> synthesized.

Synthesizing Unit <FullSub8Bit_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 914: Output port <CO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 918: Output port <CO> of the instance <XLXI_43> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <FullSub8Bit_MUSER_main> synthesized.

Synthesizing Unit <FullAdder8Bit_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <FullAdder8Bit_MUSER_main> synthesized.

Synthesizing Unit <RegPIPO_8_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Summary:
	no macro.
Unit <RegPIPO_8_MUSER_main> synthesized.

Synthesizing Unit <COMPM8_HXILINX_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Found 8-bit comparator greater for signal <GT> created at line 80
    Found 8-bit comparator greater for signal <LT> created at line 81
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM8_HXILINX_main> synthesized.

Synthesizing Unit <DIV_500k_MUSER_main>.
    Related source file is "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_15_2" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_3" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_17_4" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_26_5" for instance <XLXI_26>.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 656: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 656: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 656: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 656: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 656: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 666: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 666: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 666: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 666: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 666: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 678: Output port <CEO> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 678: Output port <Q0> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 678: Output port <Q1> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 678: Output port <Q2> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 678: Output port <Q3> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 688: Output port <CEO> of the instance <XLXI_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 688: Output port <Q0> of the instance <XLXI_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 688: Output port <Q1> of the instance <XLXI_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 688: Output port <Q2> of the instance <XLXI_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 688: Output port <Q3> of the instance <XLXI_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 698: Output port <CEO> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 698: Output port <Q0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 698: Output port <Q1> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 698: Output port <Q2> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 698: Output port <Q3> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 708: Output port <CEO> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 708: Output port <Q3> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Admin\Desktop\RoboticArm\RoboticArm\main.vf" line 708: Output port <TC> of the instance <XLXI_26> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DIV_500k_MUSER_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 52
 16-bit adder                                          : 5
 2-bit adder                                           : 1
 4-bit adder                                           : 46
# Registers                                            : 212
 1-bit register                                        : 205
 16-bit register                                       : 5
 2-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 51
 16-bit comparator equal                               : 5
 16-bit comparator greater                             : 26
 8-bit comparator greater                              : 20
# Multiplexers                                         : 776
 1-bit 2-to-1 multiplexer                              : 628
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 144

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2CE_HXILINX_main>.
The following registers are absorbed into counter <Q0_Q1>: 1 register on signal <Q0_Q1>.
Unit <CB2CE_HXILINX_main> synthesized (advanced).

Synthesizing (advanced) Unit <CC16CE_HXILINX_main>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <CC16CE_HXILINX_main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 46
 4-bit adder                                           : 46
# Counters                                             : 6
 16-bit up counter                                     : 5
 2-bit up counter                                      : 1
# Registers                                            : 489
 Flip-Flops                                            : 489
# Comparators                                          : 51
 16-bit comparator equal                               : 5
 16-bit comparator greater                             : 26
 8-bit comparator greater                              : 20
# Multiplexers                                         : 656
 1-bit 2-to-1 multiplexer                              : 508
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 144

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <segment_upgrade_MUSER_main> ...

Optimizing unit <count09_MUSER_main> ...

Optimizing unit <HEX2SEG_MUSER_main> ...

Optimizing unit <COMP16_HXILINX_main> ...

Optimizing unit <RegPIPO_16_MUSER_main> ...

Optimizing unit <ManualControl_MUSER_main> ...

Optimizing unit <RegPIPO_8_MUSER_main> ...

Optimizing unit <FullSub8Bit_MUSER_main> ...

Optimizing unit <RegSIPO_16_MUSER_main> ...

Optimizing unit <ScaleThreshold_x8_MUSER_main> ...

Optimizing unit <LED_ProgressBar_MUSER_main> ...

Optimizing unit <Compare_x8_MUSER_main> ...

Optimizing unit <FJKC_HXILINX_main> ...

Optimizing unit <M4_1E_HXILINX_main> ...

Optimizing unit <CB2CE_HXILINX_main> ...

Optimizing unit <D2_4E_HXILINX_main> ...

Optimizing unit <D4_16E_HXILINX_main> ...

Optimizing unit <OR6_HXILINX_main> ...

Optimizing unit <XLXI_39_15> ...

Optimizing unit <XLXI_39_14> ...

Optimizing unit <XLXI_39_13> ...

Optimizing unit <XLXI_39_12> ...

Optimizing unit <XLXI_39_11> ...

Optimizing unit <XLXI_39_10> ...

Optimizing unit <XLXI_39_9> ...

Optimizing unit <XLXI_39_8> ...

Optimizing unit <XLXI_39_7> ...

Optimizing unit <XLXI_39_6> ...

Optimizing unit <XLXI_39_5> ...

Optimizing unit <XLXI_39_4> ...

Optimizing unit <XLXI_39_3> ...

Optimizing unit <XLXI_39_2> ...

Optimizing unit <XLXI_39_1> ...

Optimizing unit <XLXI_39_0> ...

Optimizing unit <ServoControl_MUSER_main> ...

Optimizing unit <COMPM16_HXILINX_main> ...

Optimizing unit <CD4CE_HXILINX_main> ...

Optimizing unit <FTC_HXILINX_main> ...

Optimizing unit <CC16CE_HXILINX_main> ...

Optimizing unit <COMPM8_HXILINX_main> ...

Optimizing unit <XLXI_13_7> ...

Optimizing unit <XLXI_13_6> ...

Optimizing unit <XLXI_13_5> ...

Optimizing unit <XLXI_13_4> ...

Optimizing unit <XLXI_13_3> ...

Optimizing unit <XLXI_13_2> ...

Optimizing unit <XLXI_13_1> ...

Optimizing unit <XLXI_13_0> ...

Optimizing unit <Counter_FB_8Bits_MUSER_main> ...

Optimizing unit <CB4CE_HXILINX_main> ...

Optimizing unit <CD4RE_HXILINX_main> ...

Optimizing unit <D3_8E_HXILINX_main> ...

Optimizing unit <M8_1E_HXILINX_main> ...

Optimizing unit <COMPMC16_HXILINX_main> ...

Optimizing unit <OR8_HXILINX_main> ...

Optimizing unit <OR7_HXILINX_main> ...
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 12.
INFO:Xst:2260 - The FF/Latch <XLXI_341/XLXI_38/XLXI_42> in Unit <main> is equivalent to the following 39 FFs/Latches : <XLXI_341/XLXI_38/XLXI_41> <XLXI_341/XLXI_38/XLXI_40> <XLXI_341/XLXI_38/XLXI_39> <XLXI_341/XLXI_38/XLXI_38> <XLXI_341/XLXI_38/XLXI_37> <XLXI_341/XLXI_38/XLXI_36> <XLXI_341/XLXI_38/XLXI_35> <XLXI_345/XLXI_38/XLXI_42> <XLXI_345/XLXI_38/XLXI_41> <XLXI_345/XLXI_38/XLXI_40> <XLXI_345/XLXI_38/XLXI_39> <XLXI_345/XLXI_38/XLXI_38> <XLXI_345/XLXI_38/XLXI_37> <XLXI_345/XLXI_38/XLXI_36> <XLXI_345/XLXI_38/XLXI_35> <XLXI_346/XLXI_38/XLXI_42> <XLXI_346/XLXI_38/XLXI_41> <XLXI_346/XLXI_38/XLXI_40> <XLXI_346/XLXI_38/XLXI_39> <XLXI_346/XLXI_38/XLXI_38> <XLXI_346/XLXI_38/XLXI_37> <XLXI_346/XLXI_38/XLXI_36> <XLXI_346/XLXI_38/XLXI_35> <XLXI_347/XLXI_38/XLXI_42> <XLXI_347/XLXI_38/XLXI_41> <XLXI_347/XLXI_38/XLXI_40> <XLXI_347/XLXI_38/XLXI_39> <XLXI_347/XLXI_38/XLXI_38> <XLXI_347/XLXI_38/XLXI_37> <XLXI_347/XLXI_38/XLXI_36> <XLXI_347/XLXI_38/XLXI_35> <XLXI_348/XLXI_38/XLXI_42> <XLXI_348/XLXI_38/XLXI_41>
   <XLXI_348/XLXI_38/XLXI_40> <XLXI_348/XLXI_38/XLXI_39> <XLXI_348/XLXI_38/XLXI_38> <XLXI_348/XLXI_38/XLXI_37> <XLXI_348/XLXI_38/XLXI_36> <XLXI_348/XLXI_38/XLXI_35> 
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 571
 Flip-Flops                                            : 571

=========================================================================
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_347/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_348/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_341/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_38> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_37> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_36> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_345/XLXI_38/XLXI_35> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_42> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_41> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_40> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_346/XLXI_38/XLXI_39> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4454
#      AND2                        : 1138
#      AND3B1                      : 5
#      AND4                        : 11
#      AND4B4                      : 5
#      BUF                         : 290
#      GND                         : 67
#      INV                         : 762
#      LUT1                        : 70
#      LUT2                        : 24
#      LUT3                        : 213
#      LUT4                        : 281
#      LUT5                        : 5
#      LUT6                        : 247
#      MUXCY                       : 204
#      MUXF7                       : 109
#      OR2                         : 175
#      OR3                         : 1
#      OR4                         : 4
#      OR5                         : 3
#      VCC                         : 32
#      XOR2                        : 728
#      XORCY                       : 80
# FlipFlops/Latches                : 571
#      FD                          : 280
#      FDC                         : 20
#      FDCE                        : 265
#      FDE                         : 2
#      FDRE                        : 4
# Clock Buffers                    : 7
#      BUFGP                       : 7
# IO Buffers                       : 32
#      IBUF                        : 8
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             571  out of  11440     4%  
 Number of Slice LUTs:                 1602  out of   5720    28%  
    Number used as Logic:              1602  out of   5720    28%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2173
   Number with an unused Flip Flop:    1602  out of   2173    73%  
   Number with an unused LUT:           571  out of   2173    26%  
   Number of fully used LUT-FF pairs:     0  out of   2173     0%  
   Number of unique control sets:        93

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    102    38%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-------------------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                           | Load  |
---------------------------------------------------------------------------------+-------------------------------------------------+-------+
XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_2/XLXI_3/Q)         | 1     |
XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q)         | 1     |
XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q)         | 1     |
XLXI_132/XLXI_167/XLXN_16(XLXI_132/XLXI_167/XLXI_3/XLXI_7:O)                     | NONE(*)(XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q)      | 1     |
XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_3/XLXI_3/Q)         | 1     |
XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q)         | 1     |
XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q)         | 1     |
XLXI_132/XLXI_167/XLXN_15(XLXI_132/XLXI_167/XLXI_4/XLXI_7:O)                     | NONE(*)(XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q)      | 1     |
XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_4/XLXI_3/Q)         | 1     |
XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q)         | 1     |
XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q)         | 1     |
XLXI_132/XLXI_167/XLXN_14(XLXI_132/XLXI_167/XLXI_5/XLXI_7:O)                     | NONE(*)(XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q)      | 1     |
XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_5/XLXI_3/Q)         | 1     |
XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q)         | 1     |
XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q)         | 1     |
XLXI_132/XLXI_167/XLXN_13(XLXI_132/XLXI_167/XLXI_6/XLXI_7:O)                     | NONE(*)(XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q)      | 1     |
XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_6/XLXI_3/Q)         | 1     |
XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q)         | 1     |
XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q                                                | NONE(XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q)         | 1     |
CLK_P123                                                                         | BUFGP                                           | 121   |
XLXI_132/XLXN_423(XLXI_132/XLXI_167/XLXI_2/XLXI_7:O)                             | NONE(*)(XLXI_132/XLXI_106/Q0_Q1_1)              | 2     |
XLXI_341/XLXI_1/XLXI_42/XLXI_8/TC(XLXI_341/XLXI_1/XLXI_42/XLXI_8/Mmux_TC11:O)    | NONE(*)(XLXI_341/XLXI_1/XLXI_42/XLXI_2/Q3)      | 4     |
XLXI_345/XLXI_1/XLXI_42/XLXI_8/TC(XLXI_345/XLXI_1/XLXI_42/XLXI_8/Mmux_TC11:O)    | NONE(*)(XLXI_345/XLXI_1/XLXI_42/XLXI_2/Q3)      | 4     |
XLXI_346/XLXI_1/XLXI_42/XLXI_8/TC(XLXI_346/XLXI_1/XLXI_42/XLXI_8/Mmux_TC11:O)    | NONE(*)(XLXI_346/XLXI_1/XLXI_42/XLXI_2/Q3)      | 4     |
XLXI_347/XLXI_1/XLXI_42/XLXI_8/TC(XLXI_347/XLXI_1/XLXI_42/XLXI_8/Mmux_TC11:O)    | NONE(*)(XLXI_347/XLXI_1/XLXI_42/XLXI_2/Q3)      | 4     |
XLXI_348/XLXI_1/XLXI_42/XLXI_8/TC(XLXI_348/XLXI_1/XLXI_42/XLXI_8/Mmux_TC11:O)    | NONE(*)(XLXI_348/XLXI_1/XLXI_42/XLXI_2/Q3)      | 4     |
XLXI_341/XLXI_1/XLXI_42/XLXI_2/TC(XLXI_341/XLXI_1/XLXI_42/XLXI_2/Mmux_TC11:O)    | NONE(*)(XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q)       | 1     |
XLXI_345/XLXI_1/XLXI_42/XLXI_2/TC(XLXI_345/XLXI_1/XLXI_42/XLXI_2/Mmux_TC11:O)    | NONE(*)(XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q)       | 1     |
XLXI_346/XLXI_1/XLXI_42/XLXI_2/TC(XLXI_346/XLXI_1/XLXI_42/XLXI_2/Mmux_TC11:O)    | NONE(*)(XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q)       | 1     |
XLXI_347/XLXI_1/XLXI_42/XLXI_2/TC(XLXI_347/XLXI_1/XLXI_42/XLXI_2/Mmux_TC11:O)    | NONE(*)(XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q)       | 1     |
XLXI_348/XLXI_1/XLXI_42/XLXI_2/TC(XLXI_348/XLXI_1/XLXI_42/XLXI_2/Mmux_TC11:O)    | NONE(*)(XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q)       | 1     |
XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q                                                 | NONE(XLXI_341/XLXI_1/XLXI_2/Q_0)                | 16    |
XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q                                                 | NONE(XLXI_345/XLXI_1/XLXI_2/Q_0)                | 16    |
XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q                                                 | NONE(XLXI_346/XLXI_1/XLXI_2/Q_0)                | 16    |
XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q                                                 | NONE(XLXI_347/XLXI_1/XLXI_2/Q_0)                | 16    |
XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q                                                 | NONE(XLXI_348/XLXI_1/XLXI_2/Q_0)                | 16    |
XLXI_341/XLXN_70(XLXI_341/XLXI_37/XLXI_15:O)                                     | NONE(*)(XLXI_341/XLXI_36/XLXI_42)               | 16    |
XLXI_345/XLXN_70(XLXI_345/XLXI_37/XLXI_15:O)                                     | NONE(*)(XLXI_345/XLXI_36/XLXI_42)               | 16    |
XLXI_346/XLXN_70(XLXI_346/XLXI_37/XLXI_15:O)                                     | NONE(*)(XLXI_346/XLXI_36/XLXI_42)               | 16    |
XLXI_347/XLXN_70(XLXI_347/XLXI_37/XLXI_15:O)                                     | NONE(*)(XLXI_347/XLXI_36/XLXI_42)               | 16    |
XLXI_348/XLXN_70(XLXI_348/XLXI_37/XLXI_15:O)                                     | NONE(*)(XLXI_348/XLXI_36/XLXI_42)               | 16    |
XLXI_341/XLXI_41/XLXI_60/XLXI_2/TC(XLXI_341/XLXI_41/XLXI_60/XLXI_2/Mmux_TC11:O)  | NONE(*)(XLXI_341/XLXI_41/XLXI_60/XLXI_1/Q3)     | 4     |
XLXI_341/XLXI_41/XLXI_60/XLXI_1/TC(XLXI_341/XLXI_41/XLXI_60/XLXI_1/Mmux_TC11:O)  | NONE(*)(XLXI_341/XLXI_41/XLXI_60/XLXI_15/Q3)    | 4     |
XLXI_341/XLXI_41/XLXI_60/XLXI_15/TC(XLXI_341/XLXI_41/XLXI_60/XLXI_15/Mmux_TC11:O)| NONE(*)(XLXI_341/XLXI_41/XLXI_60/XLXI_16/Q3)    | 4     |
XLXI_341/XLXI_41/XLXI_60/XLXI_16/TC(XLXI_341/XLXI_41/XLXI_60/XLXI_16/Mmux_TC11:O)| NONE(*)(XLXI_341/XLXI_41/XLXI_60/XLXI_17/Q3)    | 4     |
XLXI_341/XLXI_41/XLXI_60/XLXI_17/TC(XLXI_341/XLXI_41/XLXI_60/XLXI_17/Mmux_TC11:O)| NONE(*)(XLXI_341/XLXI_41/XLXI_60/XLXI_26/Q3)    | 4     |
XLXI_345/XLXI_41/XLXI_60/XLXI_2/TC(XLXI_345/XLXI_41/XLXI_60/XLXI_2/Mmux_TC11:O)  | NONE(*)(XLXI_345/XLXI_41/XLXI_60/XLXI_1/Q3)     | 4     |
XLXI_345/XLXI_41/XLXI_60/XLXI_1/TC(XLXI_345/XLXI_41/XLXI_60/XLXI_1/Mmux_TC11:O)  | NONE(*)(XLXI_345/XLXI_41/XLXI_60/XLXI_15/Q3)    | 4     |
XLXI_345/XLXI_41/XLXI_60/XLXI_15/TC(XLXI_345/XLXI_41/XLXI_60/XLXI_15/Mmux_TC11:O)| NONE(*)(XLXI_345/XLXI_41/XLXI_60/XLXI_16/Q3)    | 4     |
XLXI_345/XLXI_41/XLXI_60/XLXI_16/TC(XLXI_345/XLXI_41/XLXI_60/XLXI_16/Mmux_TC11:O)| NONE(*)(XLXI_345/XLXI_41/XLXI_60/XLXI_17/Q3)    | 4     |
XLXI_345/XLXI_41/XLXI_60/XLXI_17/TC(XLXI_345/XLXI_41/XLXI_60/XLXI_17/Mmux_TC11:O)| NONE(*)(XLXI_345/XLXI_41/XLXI_60/XLXI_26/Q3)    | 4     |
XLXI_346/XLXI_41/XLXI_60/XLXI_2/TC(XLXI_346/XLXI_41/XLXI_60/XLXI_2/Mmux_TC11:O)  | NONE(*)(XLXI_346/XLXI_41/XLXI_60/XLXI_1/Q3)     | 4     |
XLXI_346/XLXI_41/XLXI_60/XLXI_1/TC(XLXI_346/XLXI_41/XLXI_60/XLXI_1/Mmux_TC11:O)  | NONE(*)(XLXI_346/XLXI_41/XLXI_60/XLXI_15/Q3)    | 4     |
XLXI_346/XLXI_41/XLXI_60/XLXI_15/TC(XLXI_346/XLXI_41/XLXI_60/XLXI_15/Mmux_TC11:O)| NONE(*)(XLXI_346/XLXI_41/XLXI_60/XLXI_16/Q3)    | 4     |
XLXI_346/XLXI_41/XLXI_60/XLXI_16/TC(XLXI_346/XLXI_41/XLXI_60/XLXI_16/Mmux_TC11:O)| NONE(*)(XLXI_346/XLXI_41/XLXI_60/XLXI_17/Q3)    | 4     |
XLXI_346/XLXI_41/XLXI_60/XLXI_17/TC(XLXI_346/XLXI_41/XLXI_60/XLXI_17/Mmux_TC11:O)| NONE(*)(XLXI_346/XLXI_41/XLXI_60/XLXI_26/Q3)    | 4     |
XLXI_347/XLXI_41/XLXI_60/XLXI_2/TC(XLXI_347/XLXI_41/XLXI_60/XLXI_2/Mmux_TC11:O)  | NONE(*)(XLXI_347/XLXI_41/XLXI_60/XLXI_1/Q3)     | 4     |
XLXI_347/XLXI_41/XLXI_60/XLXI_1/TC(XLXI_347/XLXI_41/XLXI_60/XLXI_1/Mmux_TC11:O)  | NONE(*)(XLXI_347/XLXI_41/XLXI_60/XLXI_15/Q3)    | 4     |
XLXI_347/XLXI_41/XLXI_60/XLXI_15/TC(XLXI_347/XLXI_41/XLXI_60/XLXI_15/Mmux_TC11:O)| NONE(*)(XLXI_347/XLXI_41/XLXI_60/XLXI_16/Q3)    | 4     |
XLXI_347/XLXI_41/XLXI_60/XLXI_16/TC(XLXI_347/XLXI_41/XLXI_60/XLXI_16/Mmux_TC11:O)| NONE(*)(XLXI_347/XLXI_41/XLXI_60/XLXI_17/Q3)    | 4     |
XLXI_347/XLXI_41/XLXI_60/XLXI_17/TC(XLXI_347/XLXI_41/XLXI_60/XLXI_17/Mmux_TC11:O)| NONE(*)(XLXI_347/XLXI_41/XLXI_60/XLXI_26/Q3)    | 4     |
XLXI_348/XLXI_41/XLXI_60/XLXI_2/TC(XLXI_348/XLXI_41/XLXI_60/XLXI_2/Mmux_TC11:O)  | NONE(*)(XLXI_348/XLXI_41/XLXI_60/XLXI_1/Q3)     | 4     |
XLXI_348/XLXI_41/XLXI_60/XLXI_1/TC(XLXI_348/XLXI_41/XLXI_60/XLXI_1/Mmux_TC11:O)  | NONE(*)(XLXI_348/XLXI_41/XLXI_60/XLXI_15/Q3)    | 4     |
XLXI_348/XLXI_41/XLXI_60/XLXI_15/TC(XLXI_348/XLXI_41/XLXI_60/XLXI_15/Mmux_TC11:O)| NONE(*)(XLXI_348/XLXI_41/XLXI_60/XLXI_16/Q3)    | 4     |
XLXI_348/XLXI_41/XLXI_60/XLXI_16/TC(XLXI_348/XLXI_41/XLXI_60/XLXI_16/Mmux_TC11:O)| NONE(*)(XLXI_348/XLXI_41/XLXI_60/XLXI_17/Q3)    | 4     |
XLXI_348/XLXI_41/XLXI_60/XLXI_17/TC(XLXI_348/XLXI_41/XLXI_60/XLXI_17/Mmux_TC11:O)| NONE(*)(XLXI_348/XLXI_41/XLXI_60/XLXI_26/Q3)    | 4     |
ESP_CLK_P11                                                                      | BUFGP                                           | 20    |
ESP_CLK_P23                                                                      | BUFGP                                           | 20    |
ESP_CLK_P8                                                                       | BUFGP                                           | 20    |
ESP_CLK_P16                                                                      | BUFGP                                           | 20    |
ESP_CLK_P7                                                                       | BUFGP                                           | 20    |
SEL_P45                                                                          | BUFGP                                           | 4     |
XLXI_341/XLXI_41/XLXN_256(XLXI_341/XLXI_41/XLXI_59:O)                            | NONE(*)(XLXI_341/XLXI_41/XLXI_1/XLXI_20/XLXI_45)| 8     |
XLXI_345/XLXI_41/XLXN_256(XLXI_345/XLXI_41/XLXI_59:O)                            | NONE(*)(XLXI_345/XLXI_41/XLXI_1/XLXI_20/XLXI_45)| 8     |
XLXI_346/XLXI_41/XLXN_256(XLXI_346/XLXI_41/XLXI_59:O)                            | NONE(*)(XLXI_346/XLXI_41/XLXI_1/XLXI_20/XLXI_45)| 8     |
XLXI_347/XLXI_41/XLXN_256(XLXI_347/XLXI_41/XLXI_59:O)                            | NONE(*)(XLXI_347/XLXI_41/XLXI_1/XLXI_20/XLXI_45)| 8     |
XLXI_348/XLXI_41/XLXN_256(XLXI_348/XLXI_41/XLXI_59:O)                            | NONE(*)(XLXI_348/XLXI_41/XLXI_1/XLXI_20/XLXI_45)| 8     |
---------------------------------------------------------------------------------+-------------------------------------------------+-------+
(*) These 50 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.516ns (Maximum Frequency: 44.413MHz)
   Minimum input arrival time before clock: 4.452ns
   Maximum output required time after clock: 11.735ns
   Maximum combinational path delay: 20.720ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q'
  Clock period: 2.805ns (frequency: 356.506MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.805ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_2/XLXI_3/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_2/XLXI_3/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_2/XLXI_3/Q to XLXI_132/XLXI_167/XLXI_2/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_3:Q'
     AND4:I0->O            6   0.203   0.744  XLXI_132/XLXI_167/XLXI_2/XLXI_7 (XLXI_132/XLXN_423)
     begin scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.805ns (1.080ns logic, 1.725ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q'
  Clock period: 3.986ns (frequency: 250.887MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.986ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q to XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_132/XLXI_167/XLXI_2/XLXI_6 (XLXI_132/XLXI_167/XLXI_2/XLXN_5)
     AND4:I1->O            6   0.223   0.744  XLXI_132/XLXI_167/XLXI_2/XLXI_7 (XLXI_132/XLXN_423)
     begin scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.986ns (1.668ns logic, 2.318ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q'
  Clock period: 2.839ns (frequency: 352.237MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.839ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q to XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_8:Q'
     AND4:I2->O            6   0.320   0.744  XLXI_132/XLXI_167/XLXI_2/XLXI_7 (XLXI_132/XLXN_423)
     begin scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.839ns (1.197ns logic, 1.642ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXN_16'
  Clock period: 3.986ns (frequency: 250.887MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.986ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXN_16 rising
  Destination Clock: XLXI_132/XLXI_167/XLXN_16 rising

  Data Path: XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q to XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_132/XLXI_167/XLXI_2/XLXI_5 (XLXI_132/XLXI_167/XLXI_2/XLXN_6)
     AND4:I3->O            6   0.339   0.744  XLXI_132/XLXI_167/XLXI_2/XLXI_7 (XLXI_132/XLXN_423)
     begin scope: 'XLXI_132/XLXI_167/XLXI_2/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.986ns (1.784ns logic, 2.202ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_3/XLXI_3/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_3/XLXI_3/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_3/XLXI_3/Q to XLXI_132/XLXI_167/XLXI_3/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_132/XLXI_167/XLXI_3/XLXI_7 (XLXI_132/XLXI_167/XLXN_16)
     begin scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q to XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_132/XLXI_167/XLXI_3/XLXI_6 (XLXI_132/XLXI_167/XLXI_3/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_132/XLXI_167/XLXI_3/XLXI_7 (XLXI_132/XLXI_167/XLXN_16)
     begin scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q to XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_132/XLXI_167/XLXI_3/XLXI_7 (XLXI_132/XLXI_167/XLXN_16)
     begin scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXN_15'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXN_15 rising
  Destination Clock: XLXI_132/XLXI_167/XLXN_15 rising

  Data Path: XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q to XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_132/XLXI_167/XLXI_3/XLXI_5 (XLXI_132/XLXI_167/XLXI_3/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_132/XLXI_167/XLXI_3/XLXI_7 (XLXI_132/XLXI_167/XLXN_16)
     begin scope: 'XLXI_132/XLXI_167/XLXI_3/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_4/XLXI_3/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_4/XLXI_3/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_4/XLXI_3/Q to XLXI_132/XLXI_167/XLXI_4/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_132/XLXI_167/XLXI_4/XLXI_7 (XLXI_132/XLXI_167/XLXN_15)
     begin scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q to XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_132/XLXI_167/XLXI_4/XLXI_6 (XLXI_132/XLXI_167/XLXI_4/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_132/XLXI_167/XLXI_4/XLXI_7 (XLXI_132/XLXI_167/XLXN_15)
     begin scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q to XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_132/XLXI_167/XLXI_4/XLXI_7 (XLXI_132/XLXI_167/XLXN_15)
     begin scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXN_14'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXN_14 rising
  Destination Clock: XLXI_132/XLXI_167/XLXN_14 rising

  Data Path: XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q to XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_132/XLXI_167/XLXI_4/XLXI_5 (XLXI_132/XLXI_167/XLXI_4/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_132/XLXI_167/XLXI_4/XLXI_7 (XLXI_132/XLXI_167/XLXN_15)
     begin scope: 'XLXI_132/XLXI_167/XLXI_4/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_5/XLXI_3/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_5/XLXI_3/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_5/XLXI_3/Q to XLXI_132/XLXI_167/XLXI_5/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_132/XLXI_167/XLXI_5/XLXI_7 (XLXI_132/XLXI_167/XLXN_14)
     begin scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q to XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_132/XLXI_167/XLXI_5/XLXI_6 (XLXI_132/XLXI_167/XLXI_5/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_132/XLXI_167/XLXI_5/XLXI_7 (XLXI_132/XLXI_167/XLXN_14)
     begin scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q to XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_132/XLXI_167/XLXI_5/XLXI_7 (XLXI_132/XLXI_167/XLXN_14)
     begin scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXN_13'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXN_13 rising
  Destination Clock: XLXI_132/XLXI_167/XLXN_13 rising

  Data Path: XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q to XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_132/XLXI_167/XLXI_5/XLXI_5 (XLXI_132/XLXI_167/XLXI_5/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_132/XLXI_167/XLXI_5/XLXI_7 (XLXI_132/XLXI_167/XLXN_14)
     begin scope: 'XLXI_132/XLXI_167/XLXI_5/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_6/XLXI_3/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_6/XLXI_3/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_6/XLXI_3/Q to XLXI_132/XLXI_167/XLXI_6/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_3:Q'
     AND4:I0->O            5   0.203   0.714  XLXI_132/XLXI_167/XLXI_6/XLXI_7 (XLXI_132/XLXI_167/XLXN_13)
     begin scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.080ns logic, 1.695ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q to XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_2:Q'
     INV:I->O              1   0.568   0.924  XLXI_132/XLXI_167/XLXI_6/XLXI_6 (XLXI_132/XLXI_167/XLXI_6/XLXN_5)
     AND4:I1->O            5   0.223   0.714  XLXI_132/XLXI_167/XLXI_6/XLXI_7 (XLXI_132/XLXI_167/XLXN_13)
     begin scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.668ns logic, 2.288ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q (FF)
  Source Clock:      XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q falling
  Destination Clock: XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q falling

  Data Path: XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q to XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_8:Q'
     AND4:I2->O            5   0.320   0.714  XLXI_132/XLXI_167/XLXI_6/XLXI_7 (XLXI_132/XLXI_167/XLXN_13)
     begin scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_P123'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 112 / 42
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q (FF)
  Destination:       XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q (FF)
  Source Clock:      CLK_P123 rising
  Destination Clock: CLK_P123 rising

  Data Path: XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q to XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_132/XLXI_167/XLXI_6/XLXI_5 (XLXI_132/XLXI_167/XLXI_6/XLXN_6)
     AND4:I3->O            5   0.339   0.714  XLXI_132/XLXI_167/XLXI_6/XLXI_7 (XLXI_132/XLXI_167/XLXN_13)
     begin scope: 'XLXI_132/XLXI_167/XLXI_6/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.956ns (1.784ns logic, 2.172ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_132/XLXN_423'
  Clock period: 2.135ns (frequency: 468.296MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.135ns (Levels of Logic = 1)
  Source:            XLXI_132/XLXI_106/Q0_Q1_1 (FF)
  Destination:       XLXI_132/XLXI_106/Q0_Q1_1 (FF)
  Source Clock:      XLXI_132/XLXN_423 rising
  Destination Clock: XLXI_132/XLXN_423 rising

  Data Path: XLXI_132/XLXI_106/Q0_Q1_1 to XLXI_132/XLXI_106/Q0_Q1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   0.802  Q0_Q1_1 (Q0_Q1_1)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.102          Q0_Q1_1
    ----------------------------------------
    Total                      2.135ns (0.755ns logic, 1.380ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_341/XLXI_1/XLXI_42/XLXI_8/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_341/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Destination:       XLXI_341/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_341/XLXI_1/XLXI_42/XLXI_8/TC rising
  Destination Clock: XLXI_341/XLXI_1/XLXI_42/XLXI_8/TC rising

  Data Path: XLXI_341/XLXI_1/XLXI_42/XLXI_2/Q0 to XLXI_341/XLXI_1/XLXI_42/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXI_1/XLXI_42/XLXI_8/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Destination:       XLXI_345/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_345/XLXI_1/XLXI_42/XLXI_8/TC rising
  Destination Clock: XLXI_345/XLXI_1/XLXI_42/XLXI_8/TC rising

  Data Path: XLXI_345/XLXI_1/XLXI_42/XLXI_2/Q0 to XLXI_345/XLXI_1/XLXI_42/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_346/XLXI_1/XLXI_42/XLXI_8/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_346/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Destination:       XLXI_346/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_346/XLXI_1/XLXI_42/XLXI_8/TC rising
  Destination Clock: XLXI_346/XLXI_1/XLXI_42/XLXI_8/TC rising

  Data Path: XLXI_346/XLXI_1/XLXI_42/XLXI_2/Q0 to XLXI_346/XLXI_1/XLXI_42/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_347/XLXI_1/XLXI_42/XLXI_8/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_347/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Destination:       XLXI_347/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_347/XLXI_1/XLXI_42/XLXI_8/TC rising
  Destination Clock: XLXI_347/XLXI_1/XLXI_42/XLXI_8/TC rising

  Data Path: XLXI_347/XLXI_1/XLXI_42/XLXI_2/Q0 to XLXI_347/XLXI_1/XLXI_42/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_348/XLXI_1/XLXI_42/XLXI_8/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_348/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Destination:       XLXI_348/XLXI_1/XLXI_42/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_348/XLXI_1/XLXI_42/XLXI_8/TC rising
  Destination Clock: XLXI_348/XLXI_1/XLXI_42/XLXI_8/TC rising

  Data Path: XLXI_348/XLXI_1/XLXI_42/XLXI_2/Q0 to XLXI_348/XLXI_1/XLXI_42/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_341/XLXI_1/XLXI_42/XLXI_2/TC'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Destination:       XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Source Clock:      XLXI_341/XLXI_1/XLXI_42/XLXI_2/TC rising
  Destination Clock: XLXI_341/XLXI_1/XLXI_42/XLXI_2/TC rising

  Data Path: XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q to XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_12_o1_INV_0 (Q_INV_12_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXI_1/XLXI_42/XLXI_2/TC'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Destination:       XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Source Clock:      XLXI_345/XLXI_1/XLXI_42/XLXI_2/TC rising
  Destination Clock: XLXI_345/XLXI_1/XLXI_42/XLXI_2/TC rising

  Data Path: XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q to XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_12_o1_INV_0 (Q_INV_12_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_346/XLXI_1/XLXI_42/XLXI_2/TC'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Destination:       XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Source Clock:      XLXI_346/XLXI_1/XLXI_42/XLXI_2/TC rising
  Destination Clock: XLXI_346/XLXI_1/XLXI_42/XLXI_2/TC rising

  Data Path: XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q to XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_12_o1_INV_0 (Q_INV_12_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_347/XLXI_1/XLXI_42/XLXI_2/TC'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Destination:       XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Source Clock:      XLXI_347/XLXI_1/XLXI_42/XLXI_2/TC rising
  Destination Clock: XLXI_347/XLXI_1/XLXI_42/XLXI_2/TC rising

  Data Path: XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q to XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_12_o1_INV_0 (Q_INV_12_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_348/XLXI_1/XLXI_42/XLXI_2/TC'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Destination:       XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q (FF)
  Source Clock:      XLXI_348/XLXI_1/XLXI_42/XLXI_2/TC rising
  Destination Clock: XLXI_348/XLXI_1/XLXI_42/XLXI_2/TC rising

  Data Path: XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q to XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_12_o1_INV_0 (Q_INV_12_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q'
  Clock period: 3.617ns (frequency: 276.442MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               3.617ns (Levels of Logic = 9)
  Source:            XLXI_341/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       XLXI_341/XLXI_1/XLXI_2/Q_0 (FF)
  Source Clock:      XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q rising
  Destination Clock: XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_341/XLXI_1/XLXI_2/Q_0 to XLXI_341/XLXI_1/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.028  Q_0 (Q_0)
     end scope: 'XLXI_341/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_341/XLXI_1/XLXI_10:B<0>'
     LUT6:I1->O            1   0.203   0.000  Mcompar_EQ_lut<0> (Mcompar_EQ_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_EQ_cy<0> (Mcompar_EQ_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<1> (Mcompar_EQ_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<2> (Mcompar_EQ_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<3> (Mcompar_EQ_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<4> (Mcompar_EQ_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  Mcompar_EQ_cy<5> (EQ)
     end scope: 'XLXI_341/XLXI_1/XLXI_10:EQ'
     begin scope: 'XLXI_341/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.617ns (1.586ns logic, 2.031ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q'
  Clock period: 3.617ns (frequency: 276.442MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               3.617ns (Levels of Logic = 9)
  Source:            XLXI_345/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       XLXI_345/XLXI_1/XLXI_2/Q_0 (FF)
  Source Clock:      XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q rising
  Destination Clock: XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_345/XLXI_1/XLXI_2/Q_0 to XLXI_345/XLXI_1/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.028  Q_0 (Q_0)
     end scope: 'XLXI_345/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_345/XLXI_1/XLXI_10:B<0>'
     LUT6:I1->O            1   0.203   0.000  Mcompar_EQ_lut<0> (Mcompar_EQ_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_EQ_cy<0> (Mcompar_EQ_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<1> (Mcompar_EQ_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<2> (Mcompar_EQ_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<3> (Mcompar_EQ_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<4> (Mcompar_EQ_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  Mcompar_EQ_cy<5> (EQ)
     end scope: 'XLXI_345/XLXI_1/XLXI_10:EQ'
     begin scope: 'XLXI_345/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.617ns (1.586ns logic, 2.031ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q'
  Clock period: 3.617ns (frequency: 276.442MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               3.617ns (Levels of Logic = 9)
  Source:            XLXI_346/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       XLXI_346/XLXI_1/XLXI_2/Q_0 (FF)
  Source Clock:      XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q rising
  Destination Clock: XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_346/XLXI_1/XLXI_2/Q_0 to XLXI_346/XLXI_1/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.028  Q_0 (Q_0)
     end scope: 'XLXI_346/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_346/XLXI_1/XLXI_10:B<0>'
     LUT6:I1->O            1   0.203   0.000  Mcompar_EQ_lut<0> (Mcompar_EQ_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_EQ_cy<0> (Mcompar_EQ_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<1> (Mcompar_EQ_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<2> (Mcompar_EQ_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<3> (Mcompar_EQ_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<4> (Mcompar_EQ_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  Mcompar_EQ_cy<5> (EQ)
     end scope: 'XLXI_346/XLXI_1/XLXI_10:EQ'
     begin scope: 'XLXI_346/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.617ns (1.586ns logic, 2.031ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q'
  Clock period: 3.617ns (frequency: 276.442MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               3.617ns (Levels of Logic = 9)
  Source:            XLXI_347/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       XLXI_347/XLXI_1/XLXI_2/Q_0 (FF)
  Source Clock:      XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q rising
  Destination Clock: XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_347/XLXI_1/XLXI_2/Q_0 to XLXI_347/XLXI_1/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.028  Q_0 (Q_0)
     end scope: 'XLXI_347/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_347/XLXI_1/XLXI_10:B<0>'
     LUT6:I1->O            1   0.203   0.000  Mcompar_EQ_lut<0> (Mcompar_EQ_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_EQ_cy<0> (Mcompar_EQ_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<1> (Mcompar_EQ_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<2> (Mcompar_EQ_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<3> (Mcompar_EQ_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<4> (Mcompar_EQ_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  Mcompar_EQ_cy<5> (EQ)
     end scope: 'XLXI_347/XLXI_1/XLXI_10:EQ'
     begin scope: 'XLXI_347/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.617ns (1.586ns logic, 2.031ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q'
  Clock period: 3.617ns (frequency: 276.442MHz)
  Total number of paths / destination ports: 392 / 32
-------------------------------------------------------------------------
Delay:               3.617ns (Levels of Logic = 9)
  Source:            XLXI_348/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       XLXI_348/XLXI_1/XLXI_2/Q_0 (FF)
  Source Clock:      XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q rising
  Destination Clock: XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_348/XLXI_1/XLXI_2/Q_0 to XLXI_348/XLXI_1/XLXI_2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.028  Q_0 (Q_0)
     end scope: 'XLXI_348/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_348/XLXI_1/XLXI_10:B<0>'
     LUT6:I1->O            1   0.203   0.000  Mcompar_EQ_lut<0> (Mcompar_EQ_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_EQ_cy<0> (Mcompar_EQ_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<1> (Mcompar_EQ_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<2> (Mcompar_EQ_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<3> (Mcompar_EQ_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_EQ_cy<4> (Mcompar_EQ_cy<4>)
     MUXCY:CI->O          16   0.258   1.004  Mcompar_EQ_cy<5> (EQ)
     end scope: 'XLXI_348/XLXI_1/XLXI_10:EQ'
     begin scope: 'XLXI_348/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.617ns (1.586ns logic, 2.031ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_341/XLXI_41/XLXI_60/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_341/XLXI_41/XLXI_60/XLXI_1/Q0 (FF)
  Destination:       XLXI_341/XLXI_41/XLXI_60/XLXI_1/Q0 (FF)
  Source Clock:      XLXI_341/XLXI_41/XLXI_60/XLXI_2/TC rising
  Destination Clock: XLXI_341/XLXI_41/XLXI_60/XLXI_2/TC rising

  Data Path: XLXI_341/XLXI_41/XLXI_60/XLXI_1/Q0 to XLXI_341/XLXI_41/XLXI_60/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_341/XLXI_41/XLXI_60/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_341/XLXI_41/XLXI_60/XLXI_15/Q0 (FF)
  Destination:       XLXI_341/XLXI_41/XLXI_60/XLXI_15/Q0 (FF)
  Source Clock:      XLXI_341/XLXI_41/XLXI_60/XLXI_1/TC rising
  Destination Clock: XLXI_341/XLXI_41/XLXI_60/XLXI_1/TC rising

  Data Path: XLXI_341/XLXI_41/XLXI_60/XLXI_15/Q0 to XLXI_341/XLXI_41/XLXI_60/XLXI_15/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_341/XLXI_41/XLXI_60/XLXI_15/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_341/XLXI_41/XLXI_60/XLXI_16/Q0 (FF)
  Destination:       XLXI_341/XLXI_41/XLXI_60/XLXI_16/Q0 (FF)
  Source Clock:      XLXI_341/XLXI_41/XLXI_60/XLXI_15/TC rising
  Destination Clock: XLXI_341/XLXI_41/XLXI_60/XLXI_15/TC rising

  Data Path: XLXI_341/XLXI_41/XLXI_60/XLXI_16/Q0 to XLXI_341/XLXI_41/XLXI_60/XLXI_16/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_341/XLXI_41/XLXI_60/XLXI_16/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_341/XLXI_41/XLXI_60/XLXI_17/Q0 (FF)
  Destination:       XLXI_341/XLXI_41/XLXI_60/XLXI_17/Q0 (FF)
  Source Clock:      XLXI_341/XLXI_41/XLXI_60/XLXI_16/TC rising
  Destination Clock: XLXI_341/XLXI_41/XLXI_60/XLXI_16/TC rising

  Data Path: XLXI_341/XLXI_41/XLXI_60/XLXI_17/Q0 to XLXI_341/XLXI_41/XLXI_60/XLXI_17/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_341/XLXI_41/XLXI_60/XLXI_17/TC'
  Clock period: 2.873ns (frequency: 348.068MHz)
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Delay:               2.873ns (Levels of Logic = 2)
  Source:            XLXI_341/XLXI_41/XLXI_60/XLXI_26/Q0 (FF)
  Destination:       XLXI_341/XLXI_41/XLXI_60/XLXI_26/Q3 (FF)
  Source Clock:      XLXI_341/XLXI_41/XLXI_60/XLXI_17/TC rising
  Destination Clock: XLXI_341/XLXI_41/XLXI_60/XLXI_17/TC rising

  Data Path: XLXI_341/XLXI_41/XLXI_60/XLXI_26/Q0 to XLXI_341/XLXI_41/XLXI_60/XLXI_26/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.962  Q0 (Q0)
     end scope: 'XLXI_341/XLXI_41/XLXI_60/XLXI_26:Q0'
     AND3B1:I2->O          5   0.320   0.714  XLXI_341/XLXI_41/XLXI_60/XLXI_27 (XLXI_341/XLXI_41/XLXN_245)
     begin scope: 'XLXI_341/XLXI_41/XLXI_60/XLXI_26:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      2.873ns (1.197ns logic, 1.676ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXI_41/XLXI_60/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_41/XLXI_60/XLXI_1/Q0 (FF)
  Destination:       XLXI_345/XLXI_41/XLXI_60/XLXI_1/Q0 (FF)
  Source Clock:      XLXI_345/XLXI_41/XLXI_60/XLXI_2/TC rising
  Destination Clock: XLXI_345/XLXI_41/XLXI_60/XLXI_2/TC rising

  Data Path: XLXI_345/XLXI_41/XLXI_60/XLXI_1/Q0 to XLXI_345/XLXI_41/XLXI_60/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXI_41/XLXI_60/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_41/XLXI_60/XLXI_15/Q0 (FF)
  Destination:       XLXI_345/XLXI_41/XLXI_60/XLXI_15/Q0 (FF)
  Source Clock:      XLXI_345/XLXI_41/XLXI_60/XLXI_1/TC rising
  Destination Clock: XLXI_345/XLXI_41/XLXI_60/XLXI_1/TC rising

  Data Path: XLXI_345/XLXI_41/XLXI_60/XLXI_15/Q0 to XLXI_345/XLXI_41/XLXI_60/XLXI_15/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXI_41/XLXI_60/XLXI_15/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_41/XLXI_60/XLXI_16/Q0 (FF)
  Destination:       XLXI_345/XLXI_41/XLXI_60/XLXI_16/Q0 (FF)
  Source Clock:      XLXI_345/XLXI_41/XLXI_60/XLXI_15/TC rising
  Destination Clock: XLXI_345/XLXI_41/XLXI_60/XLXI_15/TC rising

  Data Path: XLXI_345/XLXI_41/XLXI_60/XLXI_16/Q0 to XLXI_345/XLXI_41/XLXI_60/XLXI_16/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXI_41/XLXI_60/XLXI_16/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_41/XLXI_60/XLXI_17/Q0 (FF)
  Destination:       XLXI_345/XLXI_41/XLXI_60/XLXI_17/Q0 (FF)
  Source Clock:      XLXI_345/XLXI_41/XLXI_60/XLXI_16/TC rising
  Destination Clock: XLXI_345/XLXI_41/XLXI_60/XLXI_16/TC rising

  Data Path: XLXI_345/XLXI_41/XLXI_60/XLXI_17/Q0 to XLXI_345/XLXI_41/XLXI_60/XLXI_17/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXI_41/XLXI_60/XLXI_17/TC'
  Clock period: 2.873ns (frequency: 348.068MHz)
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Delay:               2.873ns (Levels of Logic = 2)
  Source:            XLXI_345/XLXI_41/XLXI_60/XLXI_26/Q0 (FF)
  Destination:       XLXI_345/XLXI_41/XLXI_60/XLXI_26/Q3 (FF)
  Source Clock:      XLXI_345/XLXI_41/XLXI_60/XLXI_17/TC rising
  Destination Clock: XLXI_345/XLXI_41/XLXI_60/XLXI_17/TC rising

  Data Path: XLXI_345/XLXI_41/XLXI_60/XLXI_26/Q0 to XLXI_345/XLXI_41/XLXI_60/XLXI_26/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.962  Q0 (Q0)
     end scope: 'XLXI_345/XLXI_41/XLXI_60/XLXI_26:Q0'
     AND3B1:I2->O          5   0.320   0.714  XLXI_345/XLXI_41/XLXI_60/XLXI_27 (XLXI_345/XLXI_41/XLXN_245)
     begin scope: 'XLXI_345/XLXI_41/XLXI_60/XLXI_26:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      2.873ns (1.197ns logic, 1.676ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_346/XLXI_41/XLXI_60/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_346/XLXI_41/XLXI_60/XLXI_1/Q0 (FF)
  Destination:       XLXI_346/XLXI_41/XLXI_60/XLXI_1/Q0 (FF)
  Source Clock:      XLXI_346/XLXI_41/XLXI_60/XLXI_2/TC rising
  Destination Clock: XLXI_346/XLXI_41/XLXI_60/XLXI_2/TC rising

  Data Path: XLXI_346/XLXI_41/XLXI_60/XLXI_1/Q0 to XLXI_346/XLXI_41/XLXI_60/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_346/XLXI_41/XLXI_60/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_346/XLXI_41/XLXI_60/XLXI_15/Q0 (FF)
  Destination:       XLXI_346/XLXI_41/XLXI_60/XLXI_15/Q0 (FF)
  Source Clock:      XLXI_346/XLXI_41/XLXI_60/XLXI_1/TC rising
  Destination Clock: XLXI_346/XLXI_41/XLXI_60/XLXI_1/TC rising

  Data Path: XLXI_346/XLXI_41/XLXI_60/XLXI_15/Q0 to XLXI_346/XLXI_41/XLXI_60/XLXI_15/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_346/XLXI_41/XLXI_60/XLXI_15/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_346/XLXI_41/XLXI_60/XLXI_16/Q0 (FF)
  Destination:       XLXI_346/XLXI_41/XLXI_60/XLXI_16/Q0 (FF)
  Source Clock:      XLXI_346/XLXI_41/XLXI_60/XLXI_15/TC rising
  Destination Clock: XLXI_346/XLXI_41/XLXI_60/XLXI_15/TC rising

  Data Path: XLXI_346/XLXI_41/XLXI_60/XLXI_16/Q0 to XLXI_346/XLXI_41/XLXI_60/XLXI_16/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_346/XLXI_41/XLXI_60/XLXI_16/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_346/XLXI_41/XLXI_60/XLXI_17/Q0 (FF)
  Destination:       XLXI_346/XLXI_41/XLXI_60/XLXI_17/Q0 (FF)
  Source Clock:      XLXI_346/XLXI_41/XLXI_60/XLXI_16/TC rising
  Destination Clock: XLXI_346/XLXI_41/XLXI_60/XLXI_16/TC rising

  Data Path: XLXI_346/XLXI_41/XLXI_60/XLXI_17/Q0 to XLXI_346/XLXI_41/XLXI_60/XLXI_17/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_346/XLXI_41/XLXI_60/XLXI_17/TC'
  Clock period: 2.873ns (frequency: 348.068MHz)
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Delay:               2.873ns (Levels of Logic = 2)
  Source:            XLXI_346/XLXI_41/XLXI_60/XLXI_26/Q0 (FF)
  Destination:       XLXI_346/XLXI_41/XLXI_60/XLXI_26/Q3 (FF)
  Source Clock:      XLXI_346/XLXI_41/XLXI_60/XLXI_17/TC rising
  Destination Clock: XLXI_346/XLXI_41/XLXI_60/XLXI_17/TC rising

  Data Path: XLXI_346/XLXI_41/XLXI_60/XLXI_26/Q0 to XLXI_346/XLXI_41/XLXI_60/XLXI_26/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.962  Q0 (Q0)
     end scope: 'XLXI_346/XLXI_41/XLXI_60/XLXI_26:Q0'
     AND3B1:I2->O          5   0.320   0.714  XLXI_346/XLXI_41/XLXI_60/XLXI_27 (XLXI_346/XLXI_41/XLXN_245)
     begin scope: 'XLXI_346/XLXI_41/XLXI_60/XLXI_26:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      2.873ns (1.197ns logic, 1.676ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_347/XLXI_41/XLXI_60/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_347/XLXI_41/XLXI_60/XLXI_1/Q0 (FF)
  Destination:       XLXI_347/XLXI_41/XLXI_60/XLXI_1/Q0 (FF)
  Source Clock:      XLXI_347/XLXI_41/XLXI_60/XLXI_2/TC rising
  Destination Clock: XLXI_347/XLXI_41/XLXI_60/XLXI_2/TC rising

  Data Path: XLXI_347/XLXI_41/XLXI_60/XLXI_1/Q0 to XLXI_347/XLXI_41/XLXI_60/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_347/XLXI_41/XLXI_60/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_347/XLXI_41/XLXI_60/XLXI_15/Q0 (FF)
  Destination:       XLXI_347/XLXI_41/XLXI_60/XLXI_15/Q0 (FF)
  Source Clock:      XLXI_347/XLXI_41/XLXI_60/XLXI_1/TC rising
  Destination Clock: XLXI_347/XLXI_41/XLXI_60/XLXI_1/TC rising

  Data Path: XLXI_347/XLXI_41/XLXI_60/XLXI_15/Q0 to XLXI_347/XLXI_41/XLXI_60/XLXI_15/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_347/XLXI_41/XLXI_60/XLXI_15/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_347/XLXI_41/XLXI_60/XLXI_16/Q0 (FF)
  Destination:       XLXI_347/XLXI_41/XLXI_60/XLXI_16/Q0 (FF)
  Source Clock:      XLXI_347/XLXI_41/XLXI_60/XLXI_15/TC rising
  Destination Clock: XLXI_347/XLXI_41/XLXI_60/XLXI_15/TC rising

  Data Path: XLXI_347/XLXI_41/XLXI_60/XLXI_16/Q0 to XLXI_347/XLXI_41/XLXI_60/XLXI_16/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_347/XLXI_41/XLXI_60/XLXI_16/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_347/XLXI_41/XLXI_60/XLXI_17/Q0 (FF)
  Destination:       XLXI_347/XLXI_41/XLXI_60/XLXI_17/Q0 (FF)
  Source Clock:      XLXI_347/XLXI_41/XLXI_60/XLXI_16/TC rising
  Destination Clock: XLXI_347/XLXI_41/XLXI_60/XLXI_16/TC rising

  Data Path: XLXI_347/XLXI_41/XLXI_60/XLXI_17/Q0 to XLXI_347/XLXI_41/XLXI_60/XLXI_17/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_347/XLXI_41/XLXI_60/XLXI_17/TC'
  Clock period: 2.873ns (frequency: 348.068MHz)
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Delay:               2.873ns (Levels of Logic = 2)
  Source:            XLXI_347/XLXI_41/XLXI_60/XLXI_26/Q0 (FF)
  Destination:       XLXI_347/XLXI_41/XLXI_60/XLXI_26/Q3 (FF)
  Source Clock:      XLXI_347/XLXI_41/XLXI_60/XLXI_17/TC rising
  Destination Clock: XLXI_347/XLXI_41/XLXI_60/XLXI_17/TC rising

  Data Path: XLXI_347/XLXI_41/XLXI_60/XLXI_26/Q0 to XLXI_347/XLXI_41/XLXI_60/XLXI_26/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.962  Q0 (Q0)
     end scope: 'XLXI_347/XLXI_41/XLXI_60/XLXI_26:Q0'
     AND3B1:I2->O          5   0.320   0.714  XLXI_347/XLXI_41/XLXI_60/XLXI_27 (XLXI_347/XLXI_41/XLXN_245)
     begin scope: 'XLXI_347/XLXI_41/XLXI_60/XLXI_26:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      2.873ns (1.197ns logic, 1.676ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_348/XLXI_41/XLXI_60/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_348/XLXI_41/XLXI_60/XLXI_1/Q0 (FF)
  Destination:       XLXI_348/XLXI_41/XLXI_60/XLXI_1/Q0 (FF)
  Source Clock:      XLXI_348/XLXI_41/XLXI_60/XLXI_2/TC rising
  Destination Clock: XLXI_348/XLXI_41/XLXI_60/XLXI_2/TC rising

  Data Path: XLXI_348/XLXI_41/XLXI_60/XLXI_1/Q0 to XLXI_348/XLXI_41/XLXI_60/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_348/XLXI_41/XLXI_60/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_348/XLXI_41/XLXI_60/XLXI_15/Q0 (FF)
  Destination:       XLXI_348/XLXI_41/XLXI_60/XLXI_15/Q0 (FF)
  Source Clock:      XLXI_348/XLXI_41/XLXI_60/XLXI_1/TC rising
  Destination Clock: XLXI_348/XLXI_41/XLXI_60/XLXI_1/TC rising

  Data Path: XLXI_348/XLXI_41/XLXI_60/XLXI_15/Q0 to XLXI_348/XLXI_41/XLXI_60/XLXI_15/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_348/XLXI_41/XLXI_60/XLXI_15/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_348/XLXI_41/XLXI_60/XLXI_16/Q0 (FF)
  Destination:       XLXI_348/XLXI_41/XLXI_60/XLXI_16/Q0 (FF)
  Source Clock:      XLXI_348/XLXI_41/XLXI_60/XLXI_15/TC rising
  Destination Clock: XLXI_348/XLXI_41/XLXI_60/XLXI_15/TC rising

  Data Path: XLXI_348/XLXI_41/XLXI_60/XLXI_16/Q0 to XLXI_348/XLXI_41/XLXI_60/XLXI_16/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_348/XLXI_41/XLXI_60/XLXI_16/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_348/XLXI_41/XLXI_60/XLXI_17/Q0 (FF)
  Destination:       XLXI_348/XLXI_41/XLXI_60/XLXI_17/Q0 (FF)
  Source Clock:      XLXI_348/XLXI_41/XLXI_60/XLXI_16/TC rising
  Destination Clock: XLXI_348/XLXI_41/XLXI_60/XLXI_16/TC rising

  Data Path: XLXI_348/XLXI_41/XLXI_60/XLXI_17/Q0 to XLXI_348/XLXI_41/XLXI_60/XLXI_17/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_72_o_MUX_132_o11_INV_0 (Q3_GND_72_o_MUX_132_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_348/XLXI_41/XLXI_60/XLXI_17/TC'
  Clock period: 2.873ns (frequency: 348.068MHz)
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Delay:               2.873ns (Levels of Logic = 2)
  Source:            XLXI_348/XLXI_41/XLXI_60/XLXI_26/Q0 (FF)
  Destination:       XLXI_348/XLXI_41/XLXI_60/XLXI_26/Q3 (FF)
  Source Clock:      XLXI_348/XLXI_41/XLXI_60/XLXI_17/TC rising
  Destination Clock: XLXI_348/XLXI_41/XLXI_60/XLXI_17/TC rising

  Data Path: XLXI_348/XLXI_41/XLXI_60/XLXI_26/Q0 to XLXI_348/XLXI_41/XLXI_60/XLXI_26/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.962  Q0 (Q0)
     end scope: 'XLXI_348/XLXI_41/XLXI_60/XLXI_26:Q0'
     AND3B1:I2->O          5   0.320   0.714  XLXI_348/XLXI_41/XLXI_60/XLXI_27 (XLXI_348/XLXI_41/XLXN_245)
     begin scope: 'XLXI_348/XLXI_41/XLXI_60/XLXI_26:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      2.873ns (1.197ns logic, 1.676ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ESP_CLK_P11'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_341/XLXI_37/XLXI_1/Q0 (FF)
  Destination:       XLXI_341/XLXI_37/XLXI_1/Q0 (FF)
  Source Clock:      ESP_CLK_P11 rising
  Destination Clock: ESP_CLK_P11 rising

  Data Path: XLXI_341/XLXI_37/XLXI_1/Q0 to XLXI_341/XLXI_37/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_77_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_77_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ESP_CLK_P23'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_345/XLXI_37/XLXI_1/Q0 (FF)
  Destination:       XLXI_345/XLXI_37/XLXI_1/Q0 (FF)
  Source Clock:      ESP_CLK_P23 rising
  Destination Clock: ESP_CLK_P23 rising

  Data Path: XLXI_345/XLXI_37/XLXI_1/Q0 to XLXI_345/XLXI_37/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_77_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_77_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ESP_CLK_P8'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_346/XLXI_37/XLXI_1/Q0 (FF)
  Destination:       XLXI_346/XLXI_37/XLXI_1/Q0 (FF)
  Source Clock:      ESP_CLK_P8 rising
  Destination Clock: ESP_CLK_P8 rising

  Data Path: XLXI_346/XLXI_37/XLXI_1/Q0 to XLXI_346/XLXI_37/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_77_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_77_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ESP_CLK_P16'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_347/XLXI_37/XLXI_1/Q0 (FF)
  Destination:       XLXI_347/XLXI_37/XLXI_1/Q0 (FF)
  Source Clock:      ESP_CLK_P16 rising
  Destination Clock: ESP_CLK_P16 rising

  Data Path: XLXI_347/XLXI_37/XLXI_1/Q0 to XLXI_347/XLXI_37/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_77_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_77_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ESP_CLK_P7'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_348/XLXI_37/XLXI_1/Q0 (FF)
  Destination:       XLXI_348/XLXI_37/XLXI_1/Q0 (FF)
  Source Clock:      ESP_CLK_P7 rising
  Destination Clock: ESP_CLK_P7 rising

  Data Path: XLXI_348/XLXI_37/XLXI_1/Q0 to XLXI_348/XLXI_37/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q3_GND_77_o_add_0_OUT_xor<0>11_INV_0 (Q3_GND_77_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SEL_P45'
  Clock period: 4.495ns (frequency: 222.493MHz)
  Total number of paths / destination ports: 27 / 8
-------------------------------------------------------------------------
Delay:               4.495ns (Levels of Logic = 3)
  Source:            XLXI_107/Q0 (FF)
  Destination:       XLXI_107/Q0 (FF)
  Source Clock:      SEL_P45 rising
  Destination Clock: SEL_P45 rising

  Data Path: XLXI_107/Q0 to XLXI_107/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            27   0.447   1.220  Q0 (Q0)
     end scope: 'XLXI_107:Q0'
     INV:I->O              1   0.568   0.808  XLXI_109 (XLXN_503)
     AND4:I3->O            4   0.339   0.683  XLXI_104 (XLXN_477)
     begin scope: 'XLXI_107:R'
     FDRE:R                    0.430          Q0
    ----------------------------------------
    Total                      4.495ns (1.784ns logic, 2.711ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_341/XLXI_41/XLXN_256'
  Clock period: 22.516ns (frequency: 44.413MHz)
  Total number of paths / destination ports: 408 / 8
-------------------------------------------------------------------------
Delay:               22.516ns (Levels of Logic = 20)
  Source:            XLXI_341/XLXI_41/XLXI_1/XLXI_20/XLXI_36 (FF)
  Destination:       XLXI_341/XLXI_41/XLXI_1/XLXI_20/XLXI_45 (FF)
  Source Clock:      XLXI_341/XLXI_41/XLXN_256 rising
  Destination Clock: XLXI_341/XLXI_41/XLXN_256 rising

  Data Path: XLXI_341/XLXI_41/XLXI_1/XLXI_20/XLXI_36 to XLXI_341/XLXI_41/XLXI_1/XLXI_20/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  XLXI_341/XLXI_41/XLXI_1/XLXI_20/XLXI_36 (XLXI_341/XLXI_41/XLXN_75<0>)
     XOR2:I1->O            2   0.223   0.961  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_9/XLXI_1 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXN_6)
     AND2:I1->O            1   0.223   0.924  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_10/XLXI_3 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_11 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXI_10/XLXI_3 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXI_11 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXI_10/XLXI_3 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXI_11 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_3)
     AND2:I0->O            1   0.203   0.924  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXI_10/XLXI_3 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXI_11 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXI_10/XLXI_3 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXI_11 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXI_10/XLXI_3 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXI_11 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXI_10/XLXI_3 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXI_11 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_3)
     XOR2:I0->O            2   0.203   0.961  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_4/XLXI_10/XLXI_1 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXN_43<7>)
     XOR2:I1->O            2   0.223   0.961  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXI_9/XLXI_1 (XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXN_6)
     XOR2:I1->O            1   0.223   0.580  XLXI_341/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXI_10/XLXI_1 (XLXI_341/XLXI_41/XLXI_1/XLXN_73<7>)
     begin scope: 'XLXI_341/XLXI_41/XLXI_1/XLXI_13_7:D1'
     LUT3:I2->O            1   0.205   0.000  Mmux_O11 (O)
     end scope: 'XLXI_341/XLXI_41/XLXI_1/XLXI_13_7:O'
     FD:D                      0.102          XLXI_341/XLXI_41/XLXI_1/XLXI_20/XLXI_45
    ----------------------------------------
    Total                     22.516ns (4.628ns logic, 17.888ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_345/XLXI_41/XLXN_256'
  Clock period: 22.516ns (frequency: 44.413MHz)
  Total number of paths / destination ports: 408 / 8
-------------------------------------------------------------------------
Delay:               22.516ns (Levels of Logic = 20)
  Source:            XLXI_345/XLXI_41/XLXI_1/XLXI_20/XLXI_36 (FF)
  Destination:       XLXI_345/XLXI_41/XLXI_1/XLXI_20/XLXI_45 (FF)
  Source Clock:      XLXI_345/XLXI_41/XLXN_256 rising
  Destination Clock: XLXI_345/XLXI_41/XLXN_256 rising

  Data Path: XLXI_345/XLXI_41/XLXI_1/XLXI_20/XLXI_36 to XLXI_345/XLXI_41/XLXI_1/XLXI_20/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  XLXI_345/XLXI_41/XLXI_1/XLXI_20/XLXI_36 (XLXI_345/XLXI_41/XLXN_75<0>)
     XOR2:I1->O            2   0.223   0.961  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_9/XLXI_1 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXN_6)
     AND2:I1->O            1   0.223   0.924  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_10/XLXI_3 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_11 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXI_10/XLXI_3 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXI_11 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXI_10/XLXI_3 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXI_11 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_3)
     AND2:I0->O            1   0.203   0.924  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXI_10/XLXI_3 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXI_11 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXI_10/XLXI_3 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXI_11 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXI_10/XLXI_3 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXI_11 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXI_10/XLXI_3 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXI_11 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_3)
     XOR2:I0->O            2   0.203   0.961  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_4/XLXI_10/XLXI_1 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXN_43<7>)
     XOR2:I1->O            2   0.223   0.961  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXI_9/XLXI_1 (XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXN_6)
     XOR2:I1->O            1   0.223   0.580  XLXI_345/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXI_10/XLXI_1 (XLXI_345/XLXI_41/XLXI_1/XLXN_73<7>)
     begin scope: 'XLXI_345/XLXI_41/XLXI_1/XLXI_13_7:D1'
     LUT3:I2->O            1   0.205   0.000  Mmux_O11 (O)
     end scope: 'XLXI_345/XLXI_41/XLXI_1/XLXI_13_7:O'
     FD:D                      0.102          XLXI_345/XLXI_41/XLXI_1/XLXI_20/XLXI_45
    ----------------------------------------
    Total                     22.516ns (4.628ns logic, 17.888ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_346/XLXI_41/XLXN_256'
  Clock period: 22.516ns (frequency: 44.413MHz)
  Total number of paths / destination ports: 408 / 8
-------------------------------------------------------------------------
Delay:               22.516ns (Levels of Logic = 20)
  Source:            XLXI_346/XLXI_41/XLXI_1/XLXI_20/XLXI_36 (FF)
  Destination:       XLXI_346/XLXI_41/XLXI_1/XLXI_20/XLXI_45 (FF)
  Source Clock:      XLXI_346/XLXI_41/XLXN_256 rising
  Destination Clock: XLXI_346/XLXI_41/XLXN_256 rising

  Data Path: XLXI_346/XLXI_41/XLXI_1/XLXI_20/XLXI_36 to XLXI_346/XLXI_41/XLXI_1/XLXI_20/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  XLXI_346/XLXI_41/XLXI_1/XLXI_20/XLXI_36 (XLXI_346/XLXI_41/XLXN_75<0>)
     XOR2:I1->O            2   0.223   0.961  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_9/XLXI_1 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXN_6)
     AND2:I1->O            1   0.223   0.924  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_10/XLXI_3 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_11 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXI_10/XLXI_3 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXI_11 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXI_10/XLXI_3 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXI_11 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_3)
     AND2:I0->O            1   0.203   0.924  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXI_10/XLXI_3 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXI_11 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXI_10/XLXI_3 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXI_11 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXI_10/XLXI_3 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXI_11 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXI_10/XLXI_3 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXI_11 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_3)
     XOR2:I0->O            2   0.203   0.961  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_4/XLXI_10/XLXI_1 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXN_43<7>)
     XOR2:I1->O            2   0.223   0.961  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXI_9/XLXI_1 (XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXN_6)
     XOR2:I1->O            1   0.223   0.580  XLXI_346/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXI_10/XLXI_1 (XLXI_346/XLXI_41/XLXI_1/XLXN_73<7>)
     begin scope: 'XLXI_346/XLXI_41/XLXI_1/XLXI_13_7:D1'
     LUT3:I2->O            1   0.205   0.000  Mmux_O11 (O)
     end scope: 'XLXI_346/XLXI_41/XLXI_1/XLXI_13_7:O'
     FD:D                      0.102          XLXI_346/XLXI_41/XLXI_1/XLXI_20/XLXI_45
    ----------------------------------------
    Total                     22.516ns (4.628ns logic, 17.888ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_347/XLXI_41/XLXN_256'
  Clock period: 22.516ns (frequency: 44.413MHz)
  Total number of paths / destination ports: 408 / 8
-------------------------------------------------------------------------
Delay:               22.516ns (Levels of Logic = 20)
  Source:            XLXI_347/XLXI_41/XLXI_1/XLXI_20/XLXI_36 (FF)
  Destination:       XLXI_347/XLXI_41/XLXI_1/XLXI_20/XLXI_45 (FF)
  Source Clock:      XLXI_347/XLXI_41/XLXN_256 rising
  Destination Clock: XLXI_347/XLXI_41/XLXN_256 rising

  Data Path: XLXI_347/XLXI_41/XLXI_1/XLXI_20/XLXI_36 to XLXI_347/XLXI_41/XLXI_1/XLXI_20/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  XLXI_347/XLXI_41/XLXI_1/XLXI_20/XLXI_36 (XLXI_347/XLXI_41/XLXN_75<0>)
     XOR2:I1->O            2   0.223   0.961  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_9/XLXI_1 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXN_6)
     AND2:I1->O            1   0.223   0.924  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_10/XLXI_3 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_11 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXI_10/XLXI_3 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXI_11 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXI_10/XLXI_3 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXI_11 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_3)
     AND2:I0->O            1   0.203   0.924  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXI_10/XLXI_3 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXI_11 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXI_10/XLXI_3 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXI_11 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXI_10/XLXI_3 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXI_11 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXI_10/XLXI_3 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXI_11 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_3)
     XOR2:I0->O            2   0.203   0.961  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_4/XLXI_10/XLXI_1 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXN_43<7>)
     XOR2:I1->O            2   0.223   0.961  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXI_9/XLXI_1 (XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXN_6)
     XOR2:I1->O            1   0.223   0.580  XLXI_347/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXI_10/XLXI_1 (XLXI_347/XLXI_41/XLXI_1/XLXN_73<7>)
     begin scope: 'XLXI_347/XLXI_41/XLXI_1/XLXI_13_7:D1'
     LUT3:I2->O            1   0.205   0.000  Mmux_O11 (O)
     end scope: 'XLXI_347/XLXI_41/XLXI_1/XLXI_13_7:O'
     FD:D                      0.102          XLXI_347/XLXI_41/XLXI_1/XLXI_20/XLXI_45
    ----------------------------------------
    Total                     22.516ns (4.628ns logic, 17.888ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_348/XLXI_41/XLXN_256'
  Clock period: 22.516ns (frequency: 44.413MHz)
  Total number of paths / destination ports: 408 / 8
-------------------------------------------------------------------------
Delay:               22.516ns (Levels of Logic = 20)
  Source:            XLXI_348/XLXI_41/XLXI_1/XLXI_20/XLXI_36 (FF)
  Destination:       XLXI_348/XLXI_41/XLXI_1/XLXI_20/XLXI_45 (FF)
  Source Clock:      XLXI_348/XLXI_41/XLXN_256 rising
  Destination Clock: XLXI_348/XLXI_41/XLXN_256 rising

  Data Path: XLXI_348/XLXI_41/XLXI_1/XLXI_20/XLXI_36 to XLXI_348/XLXI_41/XLXI_1/XLXI_20/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  XLXI_348/XLXI_41/XLXI_1/XLXI_20/XLXI_36 (XLXI_348/XLXI_41/XLXN_75<0>)
     XOR2:I1->O            2   0.223   0.961  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_9/XLXI_1 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXN_6)
     AND2:I1->O            1   0.223   0.924  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_10/XLXI_3 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_1/XLXI_11 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXI_10/XLXI_3 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_2/XLXI_11 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXI_10/XLXI_3 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_3/XLXI_11 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXN_3)
     AND2:I0->O            1   0.203   0.924  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXI_10/XLXI_3 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_1/XLXI_4/XLXI_11 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXI_10/XLXI_3 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_1/XLXI_11 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXI_10/XLXI_3 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_2/XLXI_11 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXI_10/XLXI_3 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_3/XLXI_11 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXN_3)
     XOR2:I0->O            2   0.203   0.961  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_1/XLXI_2/XLXI_4/XLXI_10/XLXI_1 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXN_43<7>)
     XOR2:I1->O            2   0.223   0.961  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXI_9/XLXI_1 (XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXN_6)
     XOR2:I1->O            1   0.223   0.580  XLXI_348/XLXI_41/XLXI_1/XLXI_8/XLXI_43/XLXI_2/XLXI_4/XLXI_10/XLXI_1 (XLXI_348/XLXI_41/XLXI_1/XLXN_73<7>)
     begin scope: 'XLXI_348/XLXI_41/XLXI_1/XLXI_13_7:D1'
     LUT3:I2->O            1   0.205   0.000  Mmux_O11 (O)
     end scope: 'XLXI_348/XLXI_41/XLXI_1/XLXI_13_7:O'
     FD:D                      0.102          XLXI_348/XLXI_41/XLXI_1/XLXI_20/XLXI_45
    ----------------------------------------
    Total                     22.516ns (4.628ns logic, 17.888ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESP_CLK_P11'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ESP_IN_P9 (PAD)
  Destination:       XLXI_341/XLXI_33/XLXI_1 (FF)
  Destination Clock: ESP_CLK_P11 rising

  Data Path: ESP_IN_P9 to XLXI_341/XLXI_33/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ESP_IN_P9_IBUF (ESP_IN_P9_IBUF)
     FD:D                      0.102          XLXI_341/XLXI_33/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESP_CLK_P23'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ESP_IN_P21 (PAD)
  Destination:       XLXI_345/XLXI_33/XLXI_1 (FF)
  Destination Clock: ESP_CLK_P23 rising

  Data Path: ESP_IN_P21 to XLXI_345/XLXI_33/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ESP_IN_P21_IBUF (ESP_IN_P21_IBUF)
     FD:D                      0.102          XLXI_345/XLXI_33/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESP_CLK_P8'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ESP_IN_P6 (PAD)
  Destination:       XLXI_346/XLXI_33/XLXI_1 (FF)
  Destination Clock: ESP_CLK_P8 rising

  Data Path: ESP_IN_P6 to XLXI_346/XLXI_33/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ESP_IN_P6_IBUF (ESP_IN_P6_IBUF)
     FD:D                      0.102          XLXI_346/XLXI_33/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESP_CLK_P16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ESP_IN_P14 (PAD)
  Destination:       XLXI_347/XLXI_33/XLXI_1 (FF)
  Destination Clock: ESP_CLK_P16 rising

  Data Path: ESP_IN_P14 to XLXI_347/XLXI_33/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ESP_IN_P14_IBUF (ESP_IN_P14_IBUF)
     FD:D                      0.102          XLXI_347/XLXI_33/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ESP_CLK_P7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            ESP_IN_P5 (PAD)
  Destination:       XLXI_348/XLXI_33/XLXI_1 (FF)
  Destination Clock: ESP_CLK_P7 rising

  Data Path: ESP_IN_P5 to XLXI_348/XLXI_33/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ESP_IN_P5_IBUF (ESP_IN_P5_IBUF)
     FD:D                      0.102          XLXI_348/XLXI_33/XLXI_1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_341/XLXI_41/XLXN_256'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.452ns (Levels of Logic = 4)
  Source:            SW_DOWN_P48 (PAD)
  Destination:       XLXI_341/XLXI_41/XLXI_1/XLXI_20/XLXI_45 (FF)
  Destination Clock: XLXI_341/XLXI_41/XLXN_256 rising

  Data Path: SW_DOWN_P48 to XLXI_341/XLXI_41/XLXI_1/XLXI_20/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.222   1.547  SW_DOWN_P48_IBUF (SW_DOWN_P48_IBUF)
     BUF:I->O              1   0.568   0.808  XLXI_341/XLXI_41/XLXI_1/XLXI_15_0 (XLXI_341/XLXI_41/XLXI_1/SEL<0>)
     begin scope: 'XLXI_341/XLXI_41/XLXI_1/XLXI_13_0:S0'
     LUT3:I0->O            1   0.205   0.000  Mmux_O11 (O)
     end scope: 'XLXI_341/XLXI_41/XLXI_1/XLXI_13_0:O'
     FD:D                      0.102          XLXI_341/XLXI_41/XLXI_1/XLXI_20/XLXI_36
    ----------------------------------------
    Total                      4.452ns (2.097ns logic, 2.355ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_345/XLXI_41/XLXN_256'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.452ns (Levels of Logic = 4)
  Source:            SW_DOWN_P48 (PAD)
  Destination:       XLXI_345/XLXI_41/XLXI_1/XLXI_20/XLXI_45 (FF)
  Destination Clock: XLXI_345/XLXI_41/XLXN_256 rising

  Data Path: SW_DOWN_P48 to XLXI_345/XLXI_41/XLXI_1/XLXI_20/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.222   1.547  SW_DOWN_P48_IBUF (SW_DOWN_P48_IBUF)
     BUF:I->O              1   0.568   0.808  XLXI_345/XLXI_41/XLXI_1/XLXI_15_0 (XLXI_345/XLXI_41/XLXI_1/SEL<0>)
     begin scope: 'XLXI_345/XLXI_41/XLXI_1/XLXI_13_0:S0'
     LUT3:I0->O            1   0.205   0.000  Mmux_O11 (O)
     end scope: 'XLXI_345/XLXI_41/XLXI_1/XLXI_13_0:O'
     FD:D                      0.102          XLXI_345/XLXI_41/XLXI_1/XLXI_20/XLXI_36
    ----------------------------------------
    Total                      4.452ns (2.097ns logic, 2.355ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_346/XLXI_41/XLXN_256'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.452ns (Levels of Logic = 4)
  Source:            SW_DOWN_P48 (PAD)
  Destination:       XLXI_346/XLXI_41/XLXI_1/XLXI_20/XLXI_45 (FF)
  Destination Clock: XLXI_346/XLXI_41/XLXN_256 rising

  Data Path: SW_DOWN_P48 to XLXI_346/XLXI_41/XLXI_1/XLXI_20/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.222   1.547  SW_DOWN_P48_IBUF (SW_DOWN_P48_IBUF)
     BUF:I->O              1   0.568   0.808  XLXI_346/XLXI_41/XLXI_1/XLXI_15_0 (XLXI_346/XLXI_41/XLXI_1/SEL<0>)
     begin scope: 'XLXI_346/XLXI_41/XLXI_1/XLXI_13_0:S0'
     LUT3:I0->O            1   0.205   0.000  Mmux_O11 (O)
     end scope: 'XLXI_346/XLXI_41/XLXI_1/XLXI_13_0:O'
     FD:D                      0.102          XLXI_346/XLXI_41/XLXI_1/XLXI_20/XLXI_36
    ----------------------------------------
    Total                      4.452ns (2.097ns logic, 2.355ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_347/XLXI_41/XLXN_256'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.452ns (Levels of Logic = 4)
  Source:            SW_DOWN_P48 (PAD)
  Destination:       XLXI_347/XLXI_41/XLXI_1/XLXI_20/XLXI_45 (FF)
  Destination Clock: XLXI_347/XLXI_41/XLXN_256 rising

  Data Path: SW_DOWN_P48 to XLXI_347/XLXI_41/XLXI_1/XLXI_20/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.222   1.547  SW_DOWN_P48_IBUF (SW_DOWN_P48_IBUF)
     BUF:I->O              1   0.568   0.808  XLXI_347/XLXI_41/XLXI_1/XLXI_15_0 (XLXI_347/XLXI_41/XLXI_1/SEL<0>)
     begin scope: 'XLXI_347/XLXI_41/XLXI_1/XLXI_13_0:S0'
     LUT3:I0->O            1   0.205   0.000  Mmux_O11 (O)
     end scope: 'XLXI_347/XLXI_41/XLXI_1/XLXI_13_0:O'
     FD:D                      0.102          XLXI_347/XLXI_41/XLXI_1/XLXI_20/XLXI_36
    ----------------------------------------
    Total                      4.452ns (2.097ns logic, 2.355ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_348/XLXI_41/XLXN_256'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.452ns (Levels of Logic = 4)
  Source:            SW_DOWN_P48 (PAD)
  Destination:       XLXI_348/XLXI_41/XLXI_1/XLXI_20/XLXI_45 (FF)
  Destination Clock: XLXI_348/XLXI_41/XLXN_256 rising

  Data Path: SW_DOWN_P48 to XLXI_348/XLXI_41/XLXI_1/XLXI_20/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.222   1.547  SW_DOWN_P48_IBUF (SW_DOWN_P48_IBUF)
     BUF:I->O              1   0.568   0.808  XLXI_348/XLXI_41/XLXI_1/XLXI_15_0 (XLXI_348/XLXI_41/XLXI_1/SEL<0>)
     begin scope: 'XLXI_348/XLXI_41/XLXI_1/XLXI_13_0:S0'
     LUT3:I0->O            1   0.205   0.000  Mmux_O11 (O)
     end scope: 'XLXI_348/XLXI_41/XLXI_1/XLXI_13_0:O'
     FD:D                      0.102          XLXI_348/XLXI_41/XLXI_1/XLXI_20/XLXI_36
    ----------------------------------------
    Total                      4.452ns (2.097ns logic, 2.355ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_132/XLXN_423'
  Total number of paths / destination ports: 276 / 9
-------------------------------------------------------------------------
Offset:              8.710ns (Levels of Logic = 8)
  Source:            XLXI_132/XLXI_106/Q0_Q1_1 (FF)
  Destination:       SEG<6> (PAD)
  Source Clock:      XLXI_132/XLXN_423 rising

  Data Path: XLXI_132/XLXI_106/Q0_Q1_1 to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.050  Q0_Q1_1 (Q0_Q1_1)
     end scope: 'XLXI_132/XLXI_106:Q0'
     begin scope: 'XLXI_132/XLXI_1683_0:S0'
     LUT4:I0->O           15   0.203   1.229  Mmux_O11 (O)
     end scope: 'XLXI_132/XLXI_1683_0:O'
     begin scope: 'XLXI_132/XLXI_1688/XLXI_1:A0'
     LUT4:I0->O            5   0.203   1.059  Mmux_D1111 (D1)
     end scope: 'XLXI_132/XLXI_1688/XLXI_1:D1'
     OR4:I1->O             1   0.223   0.579  XLXI_132/XLXI_1688/XLXI_10 (XLXI_132/XLXI_1688/XLXN_26)
     INV:I->O              1   0.568   0.579  XLXI_132/XLXI_1688/XLXI_17 (SEG_6_OBUF)
     OBUF:I->O                 2.571          SEG_6_OBUF (SEG<6>)
    ----------------------------------------
    Total                      8.710ns (4.215ns logic, 4.495ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SEL_P45'
  Total number of paths / destination ports: 9022 / 15
-------------------------------------------------------------------------
Offset:              11.735ns (Levels of Logic = 20)
  Source:            XLXI_107/Q1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      SEL_P45 rising

  Data Path: XLXI_107/Q1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            26   0.447   1.206  Q1 (Q1)
     end scope: 'XLXI_107:Q1'
     BUF:I->O             18   0.568   1.414  XLXI_85_0 (XLXN_449<0>)
     begin scope: 'XLXI_47_0:S1'
     LUT6:I0->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_3 (Mmux_S2_D7_Mux_0_o_3)
     MUXF7:I1->O          16   0.140   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                     11.735ns (5.247ns logic, 6.488ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_346/XLXN_70'
  Total number of paths / destination ports: 1030 / 9
-------------------------------------------------------------------------
Offset:              11.133ns (Levels of Logic = 21)
  Source:            XLXI_346/XLXI_36/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      XLXI_346/XLXN_70 rising

  Data Path: XLXI_346/XLXI_36/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.580  XLXI_346/XLXI_36/XLXI_1 (XLXI_346/XLXN_103<0>)
     begin scope: 'XLXI_346/XLXI_39_0:D1'
     LUT3:I2->O            3   0.205   0.650  Mmux_O11 (O)
     end scope: 'XLXI_346/XLXI_39_0:O'
     BUF:I->O              1   0.568   0.580  XLXI_346/XLXI_47_0 (XLXN_1041<0>)
     begin scope: 'XLXI_47_0:D4'
     LUT6:I5->O            1   0.205   0.000  Mmux_S2_D7_Mux_0_o_3 (Mmux_S2_D7_Mux_0_o_3)
     MUXF7:I1->O          16   0.140   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                     11.133ns (5.454ns logic, 5.679ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_348/XLXN_70'
  Total number of paths / destination ports: 1030 / 9
-------------------------------------------------------------------------
Offset:              11.124ns (Levels of Logic = 21)
  Source:            XLXI_348/XLXI_36/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      XLXI_348/XLXN_70 rising

  Data Path: XLXI_348/XLXI_36/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.580  XLXI_348/XLXI_36/XLXI_1 (XLXI_348/XLXN_103<0>)
     begin scope: 'XLXI_348/XLXI_39_0:D1'
     LUT3:I2->O            3   0.205   0.650  Mmux_O11 (O)
     end scope: 'XLXI_348/XLXI_39_0:O'
     BUF:I->O              1   0.568   0.580  XLXI_348/XLXI_47_0 (XLXN_1037<0>)
     begin scope: 'XLXI_47_0:D0'
     LUT6:I5->O            1   0.205   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O          16   0.131   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                     11.124ns (5.445ns logic, 5.679ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_341/XLXN_70'
  Total number of paths / destination ports: 1030 / 9
-------------------------------------------------------------------------
Offset:              11.226ns (Levels of Logic = 21)
  Source:            XLXI_341/XLXI_36/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      XLXI_341/XLXN_70 rising

  Data Path: XLXI_341/XLXI_36/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.580  XLXI_341/XLXI_36/XLXI_1 (XLXI_341/XLXN_103<0>)
     begin scope: 'XLXI_341/XLXI_39_0:D1'
     LUT3:I2->O            3   0.205   0.650  Mmux_O11 (O)
     end scope: 'XLXI_341/XLXI_39_0:O'
     BUF:I->O              1   0.568   0.684  XLXI_341/XLXI_47_0 (XLXN_1038<0>)
     begin scope: 'XLXI_47_0:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O          16   0.131   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                     11.226ns (5.443ns logic, 5.783ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_345/XLXN_70'
  Total number of paths / destination ports: 1030 / 9
-------------------------------------------------------------------------
Offset:              11.352ns (Levels of Logic = 21)
  Source:            XLXI_345/XLXI_36/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      XLXI_345/XLXN_70 rising

  Data Path: XLXI_345/XLXI_36/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.580  XLXI_345/XLXI_36/XLXI_1 (XLXI_345/XLXN_103<0>)
     begin scope: 'XLXI_345/XLXI_39_0:D1'
     LUT3:I2->O            3   0.205   0.650  Mmux_O11 (O)
     end scope: 'XLXI_345/XLXI_39_0:O'
     BUF:I->O              1   0.568   0.808  XLXI_345/XLXI_47_0 (XLXN_1040<0>)
     begin scope: 'XLXI_47_0:D3'
     LUT6:I3->O            1   0.205   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O          16   0.131   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                     11.352ns (5.445ns logic, 5.907ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_347/XLXN_70'
  Total number of paths / destination ports: 1030 / 9
-------------------------------------------------------------------------
Offset:              11.369ns (Levels of Logic = 21)
  Source:            XLXI_347/XLXI_36/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      XLXI_347/XLXN_70 rising

  Data Path: XLXI_347/XLXI_36/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.580  XLXI_347/XLXI_36/XLXI_1 (XLXI_347/XLXN_103<0>)
     begin scope: 'XLXI_347/XLXI_39_0:D1'
     LUT3:I2->O            3   0.205   0.650  Mmux_O11 (O)
     end scope: 'XLXI_347/XLXI_39_0:O'
     BUF:I->O              1   0.568   0.827  XLXI_347/XLXI_47_0 (XLXN_1039<0>)
     begin scope: 'XLXI_47_0:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O          16   0.131   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                     11.369ns (5.443ns logic, 5.926ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_P123'
  Total number of paths / destination ports: 5150 / 13
-------------------------------------------------------------------------
Offset:              11.471ns (Levels of Logic = 21)
  Source:            XLXI_347/XLXI_38/XLXI_1 (FF)
  Destination:       LED0_P67 (PAD)
  Source Clock:      CLK_P123 rising

  Data Path: XLXI_347/XLXI_38/XLXI_1 to LED0_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  XLXI_347/XLXI_38/XLXI_1 (XLXI_347/XLXN_79<0>)
     begin scope: 'XLXI_347/XLXI_39_0:D0'
     LUT3:I1->O            3   0.203   0.650  Mmux_O11 (O)
     end scope: 'XLXI_347/XLXI_39_0:O'
     BUF:I->O              1   0.568   0.827  XLXI_347/XLXI_47_0 (XLXN_1039<0>)
     begin scope: 'XLXI_47_0:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O          16   0.131   1.252  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_123/XLXI_42/XLXI_24:A<0>'
     LUT4:I0->O            1   0.203   0.000  Mcompar_GT_lut<0> (Mcompar_GT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GT_cy<0> (Mcompar_GT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<1> (Mcompar_GT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<2> (Mcompar_GT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<3> (Mcompar_GT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<4> (Mcompar_GT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<5> (Mcompar_GT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GT_cy<6> (Mcompar_GT_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  Mcompar_GT_cy<7> (Mcompar_GT_cy<7>)
     INV:I->O              3   0.206   0.879  Mcompar_GT_cy<7>_inv1_INV_0 (GT)
     end scope: 'XLXI_123/XLXI_42/XLXI_24:GT'
     begin scope: 'XLXI_123/XLXI_2:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_123/XLXI_2:O'
     OBUF:I->O                 2.571          LED0_P67_OBUF (LED0_P67)
    ----------------------------------------
    Total                     11.471ns (5.441ns logic, 6.030ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 12)
  Source:            XLXI_348/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       PWM_Servo0 (PAD)
  Source Clock:      XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_348/XLXI_1/XLXI_2/Q_0 to PWM_Servo0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_0 (Q_0)
     end scope: 'XLXI_348/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_348/XLXI_1/XLXI_8:A<0>'
     LUT4:I1->O            1   0.205   0.000  Mcompar_LT_lut<0> (Mcompar_LT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_LT_cy<0> (Mcompar_LT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<1> (Mcompar_LT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<2> (Mcompar_LT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<3> (Mcompar_LT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<4> (Mcompar_LT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<5> (Mcompar_LT_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_LT_cy<6> (Mcompar_LT_cy<6>)
     LUT5:I4->O            1   0.205   0.579  Mcompar_LT_cy<7>_inv1 (LT)
     end scope: 'XLXI_348/XLXI_1/XLXI_8:LT'
     OBUF:I->O                 2.571          PWM_Servo0_OBUF (PWM_Servo0)
    ----------------------------------------
    Total                      5.978ns (3.908ns logic, 2.070ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 12)
  Source:            XLXI_341/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       PWM_Servo1 (PAD)
  Source Clock:      XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_341/XLXI_1/XLXI_2/Q_0 to PWM_Servo1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_0 (Q_0)
     end scope: 'XLXI_341/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_341/XLXI_1/XLXI_8:A<0>'
     LUT4:I1->O            1   0.205   0.000  Mcompar_LT_lut<0> (Mcompar_LT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_LT_cy<0> (Mcompar_LT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<1> (Mcompar_LT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<2> (Mcompar_LT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<3> (Mcompar_LT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<4> (Mcompar_LT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<5> (Mcompar_LT_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_LT_cy<6> (Mcompar_LT_cy<6>)
     LUT5:I4->O            1   0.205   0.579  Mcompar_LT_cy<7>_inv1 (LT)
     end scope: 'XLXI_341/XLXI_1/XLXI_8:LT'
     OBUF:I->O                 2.571          PWM_Servo1_OBUF (PWM_Servo1)
    ----------------------------------------
    Total                      5.978ns (3.908ns logic, 2.070ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 12)
  Source:            XLXI_347/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       PWM_Servo2 (PAD)
  Source Clock:      XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_347/XLXI_1/XLXI_2/Q_0 to PWM_Servo2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_0 (Q_0)
     end scope: 'XLXI_347/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_347/XLXI_1/XLXI_8:A<0>'
     LUT4:I1->O            1   0.205   0.000  Mcompar_LT_lut<0> (Mcompar_LT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_LT_cy<0> (Mcompar_LT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<1> (Mcompar_LT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<2> (Mcompar_LT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<3> (Mcompar_LT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<4> (Mcompar_LT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<5> (Mcompar_LT_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_LT_cy<6> (Mcompar_LT_cy<6>)
     LUT5:I4->O            1   0.205   0.579  Mcompar_LT_cy<7>_inv1 (LT)
     end scope: 'XLXI_347/XLXI_1/XLXI_8:LT'
     OBUF:I->O                 2.571          PWM_Servo2_OBUF (PWM_Servo2)
    ----------------------------------------
    Total                      5.978ns (3.908ns logic, 2.070ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 12)
  Source:            XLXI_345/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       PWM_Servo3 (PAD)
  Source Clock:      XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_345/XLXI_1/XLXI_2/Q_0 to PWM_Servo3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_0 (Q_0)
     end scope: 'XLXI_345/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_345/XLXI_1/XLXI_8:A<0>'
     LUT4:I1->O            1   0.205   0.000  Mcompar_LT_lut<0> (Mcompar_LT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_LT_cy<0> (Mcompar_LT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<1> (Mcompar_LT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<2> (Mcompar_LT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<3> (Mcompar_LT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<4> (Mcompar_LT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<5> (Mcompar_LT_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_LT_cy<6> (Mcompar_LT_cy<6>)
     LUT5:I4->O            1   0.205   0.579  Mcompar_LT_cy<7>_inv1 (LT)
     end scope: 'XLXI_345/XLXI_1/XLXI_8:LT'
     OBUF:I->O                 2.571          PWM_Servo3_OBUF (PWM_Servo3)
    ----------------------------------------
    Total                      5.978ns (3.908ns logic, 2.070ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              5.978ns (Levels of Logic = 12)
  Source:            XLXI_346/XLXI_1/XLXI_2/Q_0 (FF)
  Destination:       PWM_Servo4 (PAD)
  Source Clock:      XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q rising

  Data Path: XLXI_346/XLXI_1/XLXI_2/Q_0 to PWM_Servo4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.912  Q_0 (Q_0)
     end scope: 'XLXI_346/XLXI_1/XLXI_2:Q<0>'
     begin scope: 'XLXI_346/XLXI_1/XLXI_8:A<0>'
     LUT4:I1->O            1   0.205   0.000  Mcompar_LT_lut<0> (Mcompar_LT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_LT_cy<0> (Mcompar_LT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<1> (Mcompar_LT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<2> (Mcompar_LT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<3> (Mcompar_LT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<4> (Mcompar_LT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_LT_cy<5> (Mcompar_LT_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_LT_cy<6> (Mcompar_LT_cy<6>)
     LUT5:I4->O            1   0.205   0.579  Mcompar_LT_cy<7>_inv1 (LT)
     end scope: 'XLXI_346/XLXI_1/XLXI_8:LT'
     OBUF:I->O                 2.571          PWM_Servo4_OBUF (PWM_Servo4)
    ----------------------------------------
    Total                      5.978ns (3.908ns logic, 2.070ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5388 / 20
-------------------------------------------------------------------------
Delay:               20.720ns (Levels of Logic = 17)
  Source:            SW_MODE_P55 (PAD)
  Destination:       SEG<6> (PAD)

  Data Path: SW_MODE_P55 to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            81   1.222   1.751  SW_MODE_P55_IBUF (SW_MODE_P55_IBUF)
     BUF:I->O              2   0.568   0.981  XLXI_339 (MODE<0>)
     XOR2:I0->O            2   0.203   0.961  XLXI_330/XLXI_1/XLXI_9/XLXI_1 (XLXI_330/XLXI_1/XLXN_6)
     AND2:I1->O            1   0.223   0.924  XLXI_330/XLXI_1/XLXI_10/XLXI_3 (XLXI_330/XLXI_1/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_330/XLXI_1/XLXI_11 (XLXI_330/XLXN_1)
     AND2:I0->O            1   0.203   0.924  XLXI_330/XLXI_2/XLXI_10/XLXI_3 (XLXI_330/XLXI_2/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_330/XLXI_2/XLXI_11 (XLXI_330/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_330/XLXI_3/XLXI_10/XLXI_3 (XLXI_330/XLXI_3/XLXN_9)
     OR2:I1->O             2   0.223   0.981  XLXI_330/XLXI_3/XLXI_11 (XLXI_330/XLXN_3)
     XOR2:I0->O            1   0.203   0.684  XLXI_330/XLXI_4/XLXI_10/XLXI_1 (XLXN_1297<3>)
     begin scope: 'XLXI_132/XLXI_1683_3:D0'
     LUT4:I2->O           15   0.203   1.210  Mmux_O11 (O)
     end scope: 'XLXI_132/XLXI_1683_3:O'
     begin scope: 'XLXI_132/XLXI_1688/XLXI_1:A3'
     LUT4:I1->O            3   0.205   0.995  Mmux_D411 (D4)
     end scope: 'XLXI_132/XLXI_1688/XLXI_1:D4'
     OR4:I1->O             1   0.223   0.579  XLXI_132/XLXI_1688/jkhbbshcac (XLXI_132/XLXI_1688/XLXN_20)
     INV:I->O              1   0.568   0.579  XLXI_132/XLXI_1688/XLXI_11 (SEG_0_OBUF)
     OBUF:I->O                 2.571          SEG_0_OBUF (SEG<0>)
    ----------------------------------------
    Total                     20.720ns (7.264ns logic, 13.456ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_P123
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
CLK_P123                         |    3.956|         |         |         |
XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q|         |    2.809|         |         |
XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q|         |    2.775|         |         |
XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q|         |    3.956|         |         |
XLXI_341/XLXI_41/XLXN_256        |   21.160|         |         |         |
XLXI_345/XLXI_41/XLXN_256        |   21.160|         |         |         |
XLXI_346/XLXI_41/XLXN_256        |   21.160|         |         |         |
XLXI_347/XLXI_41/XLXN_256        |   21.160|         |         |         |
XLXI_348/XLXI_41/XLXN_256        |   21.160|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P11    |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P16    |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P23    |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P7     |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ESP_CLK_P8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P8     |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEL_P45
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SEL_P45        |    4.495|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q|         |         |    2.839|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q|         |         |    2.805|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q|         |         |    3.986|         |
XLXI_132/XLXI_167/XLXN_16        |         |         |    3.986|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q|         |         |    2.839|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q|         |         |    2.805|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q|         |         |    3.986|         |
XLXI_132/XLXI_167/XLXN_16        |         |         |    3.986|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q|         |         |    2.839|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q|         |         |    2.805|         |
XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q|         |         |    3.986|         |
XLXI_132/XLXI_167/XLXN_16        |         |         |    3.986|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_15        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_15        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_15        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_14        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_14        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_14        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_13        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_13        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q|         |         |    3.956|         |
XLXI_132/XLXI_167/XLXN_13        |         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
CLK_P123                         |         |         |    3.956|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q|         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
CLK_P123                         |         |         |    3.956|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q|         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
CLK_P123                         |         |         |    3.956|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_1/Q|         |         |    2.809|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_2/Q|         |         |    2.775|         |
XLXI_132/XLXI_167/XLXI_6/XLXI_8/Q|         |         |    3.956|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXN_13
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_5/XLXI_1/Q|         |    2.809|         |         |
XLXI_132/XLXI_167/XLXI_5/XLXI_2/Q|         |    2.775|         |         |
XLXI_132/XLXI_167/XLXI_5/XLXI_8/Q|         |    3.956|         |         |
XLXI_132/XLXI_167/XLXN_13        |    3.956|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXN_14
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_4/XLXI_1/Q|         |    2.809|         |         |
XLXI_132/XLXI_167/XLXI_4/XLXI_2/Q|         |    2.775|         |         |
XLXI_132/XLXI_167/XLXI_4/XLXI_8/Q|         |    3.956|         |         |
XLXI_132/XLXI_167/XLXN_14        |    3.956|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXN_15
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_3/XLXI_1/Q|         |    2.809|         |         |
XLXI_132/XLXI_167/XLXI_3/XLXI_2/Q|         |    2.775|         |         |
XLXI_132/XLXI_167/XLXI_3/XLXI_8/Q|         |    3.956|         |         |
XLXI_132/XLXI_167/XLXN_15        |    3.956|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXI_167/XLXN_16
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_132/XLXI_167/XLXI_2/XLXI_1/Q|         |    2.839|         |         |
XLXI_132/XLXI_167/XLXI_2/XLXI_2/Q|         |    2.805|         |         |
XLXI_132/XLXI_167/XLXI_2/XLXI_8/Q|         |    3.986|         |         |
XLXI_132/XLXI_167/XLXN_16        |    3.986|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_132/XLXN_423
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_132/XLXN_423|    2.135|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_341/XLXI_1/XLXI_42/XLXI_1/Q|    3.617|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_341/XLXI_1/XLXI_42/XLXI_2/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_341/XLXI_1/XLXI_42/XLXI_2/TC|    2.361|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_341/XLXI_1/XLXI_42/XLXI_8/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_341/XLXI_1/XLXI_42/XLXI_8/TC|    2.048|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_341/XLXI_41/XLXI_60/XLXI_1/TC
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_341/XLXI_41/XLXI_60/XLXI_1/TC|    2.048|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_341/XLXI_41/XLXI_60/XLXI_15/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_341/XLXI_41/XLXI_60/XLXI_15/TC|    2.048|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_341/XLXI_41/XLXI_60/XLXI_16/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_341/XLXI_41/XLXI_60/XLXI_16/TC|    2.048|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_341/XLXI_41/XLXI_60/XLXI_17/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_341/XLXI_41/XLXI_60/XLXI_17/TC|    2.873|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_341/XLXI_41/XLXI_60/XLXI_2/TC
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_341/XLXI_41/XLXI_60/XLXI_2/TC|    2.048|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_341/XLXI_41/XLXN_256
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_341/XLXI_41/XLXN_256|   22.516|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_341/XLXN_70
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P11    |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_345/XLXI_1/XLXI_42/XLXI_1/Q|    3.617|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXI_1/XLXI_42/XLXI_2/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_345/XLXI_1/XLXI_42/XLXI_2/TC|    2.361|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXI_1/XLXI_42/XLXI_8/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_345/XLXI_1/XLXI_42/XLXI_8/TC|    2.048|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXI_41/XLXI_60/XLXI_1/TC
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_345/XLXI_41/XLXI_60/XLXI_1/TC|    2.048|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXI_41/XLXI_60/XLXI_15/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_345/XLXI_41/XLXI_60/XLXI_15/TC|    2.048|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXI_41/XLXI_60/XLXI_16/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_345/XLXI_41/XLXI_60/XLXI_16/TC|    2.048|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXI_41/XLXI_60/XLXI_17/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_345/XLXI_41/XLXI_60/XLXI_17/TC|    2.873|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXI_41/XLXI_60/XLXI_2/TC
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_345/XLXI_41/XLXI_60/XLXI_2/TC|    2.048|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXI_41/XLXN_256
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_345/XLXI_41/XLXN_256|   22.516|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_345/XLXN_70
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P23    |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_346/XLXI_1/XLXI_42/XLXI_1/Q|    3.617|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_346/XLXI_1/XLXI_42/XLXI_2/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_346/XLXI_1/XLXI_42/XLXI_2/TC|    2.361|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_346/XLXI_1/XLXI_42/XLXI_8/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_346/XLXI_1/XLXI_42/XLXI_8/TC|    2.048|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_346/XLXI_41/XLXI_60/XLXI_1/TC
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_346/XLXI_41/XLXI_60/XLXI_1/TC|    2.048|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_346/XLXI_41/XLXI_60/XLXI_15/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_346/XLXI_41/XLXI_60/XLXI_15/TC|    2.048|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_346/XLXI_41/XLXI_60/XLXI_16/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_346/XLXI_41/XLXI_60/XLXI_16/TC|    2.048|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_346/XLXI_41/XLXI_60/XLXI_17/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_346/XLXI_41/XLXI_60/XLXI_17/TC|    2.873|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_346/XLXI_41/XLXI_60/XLXI_2/TC
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_346/XLXI_41/XLXI_60/XLXI_2/TC|    2.048|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_346/XLXI_41/XLXN_256
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_346/XLXI_41/XLXN_256|   22.516|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_346/XLXN_70
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P8     |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_347/XLXI_1/XLXI_42/XLXI_1/Q|    3.617|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_347/XLXI_1/XLXI_42/XLXI_2/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_347/XLXI_1/XLXI_42/XLXI_2/TC|    2.361|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_347/XLXI_1/XLXI_42/XLXI_8/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_347/XLXI_1/XLXI_42/XLXI_8/TC|    2.048|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_347/XLXI_41/XLXI_60/XLXI_1/TC
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_347/XLXI_41/XLXI_60/XLXI_1/TC|    2.048|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_347/XLXI_41/XLXI_60/XLXI_15/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_347/XLXI_41/XLXI_60/XLXI_15/TC|    2.048|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_347/XLXI_41/XLXI_60/XLXI_16/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_347/XLXI_41/XLXI_60/XLXI_16/TC|    2.048|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_347/XLXI_41/XLXI_60/XLXI_17/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_347/XLXI_41/XLXI_60/XLXI_17/TC|    2.873|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_347/XLXI_41/XLXI_60/XLXI_2/TC
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_347/XLXI_41/XLXI_60/XLXI_2/TC|    2.048|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_347/XLXI_41/XLXN_256
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_347/XLXI_41/XLXN_256|   22.516|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_347/XLXN_70
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P16    |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_348/XLXI_1/XLXI_42/XLXI_1/Q|    3.617|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_348/XLXI_1/XLXI_42/XLXI_2/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_348/XLXI_1/XLXI_42/XLXI_2/TC|    2.361|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_348/XLXI_1/XLXI_42/XLXI_8/TC
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
XLXI_348/XLXI_1/XLXI_42/XLXI_8/TC|    2.048|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_348/XLXI_41/XLXI_60/XLXI_1/TC
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_348/XLXI_41/XLXI_60/XLXI_1/TC|    2.048|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_348/XLXI_41/XLXI_60/XLXI_15/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_348/XLXI_41/XLXI_60/XLXI_15/TC|    2.048|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_348/XLXI_41/XLXI_60/XLXI_16/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_348/XLXI_41/XLXI_60/XLXI_16/TC|    2.048|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_348/XLXI_41/XLXI_60/XLXI_17/TC
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
XLXI_348/XLXI_41/XLXI_60/XLXI_17/TC|    2.873|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_348/XLXI_41/XLXI_60/XLXI_2/TC
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_348/XLXI_41/XLXI_60/XLXI_2/TC|    2.048|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_348/XLXI_41/XLXN_256
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_348/XLXI_41/XLXN_256|   22.516|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_348/XLXN_70
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ESP_CLK_P7     |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.72 secs
 
--> 

Total memory usage is 4520896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1110 (   0 filtered)
Number of infos    :   90 (   0 filtered)

