/* Copyright 2026 Aurora Silicon
 * SPDX-License-Identifier: MIT
 */
#include <gtest/gtest.h>
#include "asahi/compiler/agx_compile.h"
#include "compiler/nir/nir_builder.h"
#include "agx_tilebuffer.h"
#include "agx_linker.h"
extern "C" {
#include "asahi/compiler/agx_nir.h"
#include "asahi/compiler/agx_debug.h"
}


class G17PMSAAEpilog : public ::testing::Test {
 protected:
   G17PMSAAEpilog() { glsl_type_singleton_init_or_ref(); }
   ~G17PMSAAEpilog() { glsl_type_singleton_decref(); }
};

TEST_F(G17PMSAAEpilog, M5SampleAlphaCoveragePrecedesAllColourStores)
{
   for (unsigned samples : {2u, 4u, 8u}) {
      SCOPED_TRACE(samples);
      agx_fs_epilog_key fs = {};
      fs.nr_samples = samples;
      fs.max_sample_size_B = 248;
      fs.max_bytes_per_tile = 65536;
      fs.max_samples_per_tile = 2048;
      fs.link.loc_written = 1;
      fs.link.size_32 = 1;
      fs.link.colour_comps = 15;
      fs.link.sample_shading = true;
      fs.rt_formats[0] = PIPE_FORMAT_R8G8B8A8_UNORM;
      fs.remap[0] = 0;
      fs.blend.rt[0].colormask = 15;
      fs.blend.rt[0].mode = agx_pack_blend_standard(
         PIPE_BLEND_ADD, PIPE_BLENDFACTOR_ONE, PIPE_BLENDFACTOR_ZERO,
         PIPE_BLEND_ADD, PIPE_BLENDFACTOR_ONE, PIPE_BLENDFACTOR_ZERO);
      fs.blend.alpha_to_coverage = true;
      agx_fs_epilog_apply_device_policy(AGX_CHIP_G17S, &fs);

      nir_builder b = nir_builder_init_simple_shader(
         MESA_SHADER_FRAGMENT, &agx_nir_options, "M5 sample alpha coverage");
      agx_nir_fs_epilog_g17p(&b, &fs);
      agx_preprocess_nir(b.shader);
      nir_validate_shader(b.shader, "M5 sample alpha coverage ordering");

      unsigned updates = 0, stores = 0;
      nir_foreach_block(block, b.impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_intrinsic)
               continue;
            nir_intrinsic_instr *in = nir_instr_as_intrinsic(instr);
            if (in->intrinsic == nir_intrinsic_sample_mask_agx) {
               EXPECT_EQ(stores, 0u);
               EXPECT_EQ(block->cf_node.parent, &b.impl->cf_node);
               updates++;
            }
            if (in->intrinsic == nir_intrinsic_store_local_pixel_agx)
               stores++;
         }
      }
      EXPECT_EQ(updates, 1u);
      EXPECT_EQ(stores, samples);
      ralloc_free(b.shader);
   }
}

TEST_F(G17PMSAAEpilog, ForceEarlyAppliesApiMaskBeforeSampleCounting)
{
   for (enum agx_chip chip : {AGX_CHIP_G13G, AGX_CHIP_G17P, AGX_CHIP_G17S}) {
      for (unsigned samples : {2u, 4u, 8u}) {
         for (bool early : {false, true}) {
            for (bool sample_shading : {false, true}) {
               for (unsigned mask : {0u, 0xaau, 0xffu}) {
                  SCOPED_TRACE(::testing::Message() << chip << ", " << samples
                     << " samples, early=" << early << ", shading="
                     << sample_shading << ", mask=" << mask);
                  nir_builder b = nir_builder_init_simple_shader(
                     MESA_SHADER_FRAGMENT, &agx_nir_options, "forced early API mask");
                  b.shader->info.fs.early_fragment_tests = early;
                  b.shader->info.fs.uses_sample_shading = sample_shading;
                  b.shader->info.fs.uses_discard = true;
                  nir_intrinsic_instr *first = nir_sample_mask_agx(
                     &b, nir_imm_intN_t(&b, 0xff, 16),
                     nir_imm_intN_t(&b, 0xff, 16));
                  nir_intrinsic_instr *last = nir_sample_mask_agx(
                     &b, nir_imm_intN_t(&b, 0xff, 16),
                     nir_imm_intN_t(&b, 0, 16));
                  const bool changed = early &&
                     (chip == AGX_CHIP_G17P ||
                      (chip == AGX_CHIP_G17S && !sample_shading));
                  EXPECT_EQ(agx_nir_apply_api_mask_to_force_early(b.shader, chip),
                            changed);
                  unsigned api_loads = 0;
                  nir_foreach_block(block, b.impl) {
                     nir_foreach_instr_safe(instr, block) {
                        if (instr->type != nir_instr_type_intrinsic)
                           continue;
                        nir_intrinsic_instr *in = nir_instr_as_intrinsic(instr);
                        if (in->intrinsic != nir_intrinsic_load_api_sample_mask_agx)
                           continue;
                        api_loads++;
                        b.cursor = nir_before_instr(instr);
                        nir_def_replace(&in->def, nir_imm_intN_t(
                           &b, mask & BITFIELD_MASK(samples), in->def.bit_size));
                     }
                  }
                  EXPECT_EQ(api_loads, changed ? 1u : 0u);
                  nir_opt_constant_folding(b.shader);
                  EXPECT_EQ(nir_src_as_uint(first->src[0]), 0xffu);
                  EXPECT_EQ(nir_src_as_uint(first->src[1]),
                            changed ? (mask & BITFIELD_MASK(samples)) : 0xffu);
                  EXPECT_EQ(nir_src_as_uint(last->src[0]), 0xffu);
                  EXPECT_EQ(nir_src_as_uint(last->src[1]), 0u);
                  nir_validate_shader(b.shader, "forced early API mask");
                  ralloc_free(b.shader);
               }
            }
         }
      }
   }
}

TEST_F(G17PMSAAEpilog, PerSampleColourImportsCompile)
{
   for (unsigned samples : {2u, 4u}) {
      for (unsigned targets : {1u, 4u}) {
         for (bool blend : {false, true}) {
            for (bool depth : {false, true}) {
               for (unsigned mask : {1u, 5u, 15u}) {
                  SCOPED_TRACE(::testing::Message() << samples << " samples, "
                     << targets << " targets, blend=" << blend << " depth="
                     << depth << " mask=" << mask);
                  agx_fs_epilog_key fs = {};
                  fs.nr_samples = samples;
                  fs.max_sample_size_B = AGX_G17P_MAX_BYTES_PER_SAMPLE;
                  fs.max_bytes_per_tile = 32768;
                  fs.max_samples_per_tile = 2048;
                  fs.link.loc_written = (uint8_t)BITFIELD_MASK(targets);
                  fs.link.size_32 = (uint8_t)BITFIELD_MASK(targets);
                  fs.link.colour_comps = BITFIELD_MASK(4 * targets);
                  fs.link.sample_shading = true;
                  fs.link.write_z = depth;
                  fs.defer_api_sample_mask = true;
                  fs.api_sample_mask = mask & BITFIELD_MASK(samples);
                  agx_fs_epilog_apply_device_policy(AGX_CHIP_G17P, &fs);
                  for (unsigned rt = 0; rt < targets; ++rt) {
                     fs.rt_formats[rt] = PIPE_FORMAT_R8G8B8A8_UNORM;
                     fs.remap[rt] = rt;
                     fs.blend.rt[rt].colormask = 0xf;
                     fs.blend.rt[rt].mode = agx_pack_blend_standard(
                        PIPE_BLEND_ADD, blend ? PIPE_BLENDFACTOR_SRC_ALPHA : PIPE_BLENDFACTOR_ONE,
                        blend ? PIPE_BLENDFACTOR_INV_SRC_ALPHA : PIPE_BLENDFACTOR_ZERO,
                        PIPE_BLEND_ADD, PIPE_BLENDFACTOR_ONE, PIPE_BLENDFACTOR_ZERO);
                  }
                  nir_builder b = nir_builder_init_simple_shader(
                     MESA_SHADER_FRAGMENT, &agx_nir_options, "G17P sample epilog");
                  agx_nir_fs_epilog_g17p(&b, &fs);
                  agx_preprocess_nir(b.shader);
                  agx_nir_lower_g17p_tile_samples(b.shader, samples);
                  agx_shader_key key = {};
                  key.dev.encoding = AGX_ISA_ENCODING_AGX3B;
                  key.dev.chip = AGX_CHIP_G17P;
                  key.no_preamble = true;
                  key.secondary = true;
                  key.fs.nr_samples = samples;
                  for (unsigned rt = 0; rt < targets; ++rt)
                     BITSET_SET(key.g17p_tile_partitions, 4 * rt);
                  agx_shader_part part = {};
                  EXPECT_TRUE(agx_compile_shader_nir(b.shader, &key, &part)) << agx_last_compile_refusal();
                  free(part.binary);
                  ralloc_free(b.shader);
               }
            }
         }
      }
   }
}

TEST_F(G17PMSAAEpilog, PerSampleMainExportsCompile)
{
   for (unsigned samples : {2u, 4u}) {
      for (unsigned targets : {1u, 4u, 8u}) {
         for (unsigned components : {2u, 4u}) {
            SCOPED_TRACE(::testing::Message() << samples << " samples, "
               << targets << " targets, " << components << " components");
            nir_builder b = nir_builder_init_simple_shader(
               MESA_SHADER_FRAGMENT, &agx_nir_options, "G17P sample main");
            b.shader->info.fs.uses_sample_shading = true;
            nir_def *sample = nir_u2f32(&b, nir_load_sample_id(&b));
            nir_def *color = components == 2 ? nir_vec2(&b, sample, sample)
               : nir_vec4(&b, sample, sample, sample, sample);
            for (unsigned rt = 0; rt < targets; ++rt) {
               nir_intrinsic_instr *store =
                  nir_intrinsic_instr_create(b.shader, nir_intrinsic_store_output);
               store->num_components = components;
               store->src[0] = nir_src_for_ssa(color);
               store->src[1] = nir_src_for_ssa(nir_imm_int(&b, 0));
               nir_intrinsic_set_base(store, rt);
               nir_intrinsic_set_write_mask(store, (1u << components) - 1);
               nir_intrinsic_set_src_type(store, nir_type_float32);
               nir_io_semantics sem = {};
               sem.location = FRAG_RESULT_DATA0 + rt;
               sem.num_slots = 1;
               nir_intrinsic_set_io_semantics(store, sem);
               nir_builder_instr_insert(&b, &store->instr);
               b.shader->info.outputs_written |= BITFIELD64_BIT(FRAG_RESULT_DATA0 + rt);
            }
            agx_fs_epilog_link_info link = {};
            agx_nir_lower_fs_output_to_epilog_for_device(b.shader, AGX_CHIP_G17P, &link);
            bool fits = agx_nir_lower_g17p_sample_shading(b.shader, &link, samples);
            if (samples == 4 && targets == 8 && components == 4) {
               EXPECT_FALSE(fits);
               ralloc_free(b.shader);
               continue;
            }
            ASSERT_TRUE(fits);
            EXPECT_TRUE(link.sample_shading);
            EXPECT_FALSE(b.shader->info.fs.uses_sample_shading);
            if (samples == 4 && targets == 8) {
               EXPECT_TRUE(link.packed_colour);
            }
            agx_preprocess_nir(b.shader);
            agx_shader_key key = {};
            key.dev.encoding = AGX_ISA_ENCODING_AGX3B;
            key.dev.chip = AGX_CHIP_G17P;
            key.no_preamble = true;
            key.no_stop = true;
            key.fs.nr_samples = samples;
            agx_shader_part part = {};
            EXPECT_TRUE(agx_compile_shader_nir(b.shader, &key, &part)) << agx_last_compile_refusal();
            free(part.binary);
            ralloc_free(b.shader);
         }
      }
   }
}

TEST_F(G17PMSAAEpilog, NativeSpillEpilogsCompile)
{
   for (unsigned samples : {2u, 4u}) {
      for (unsigned targets : {4u, 8u}) {
         for (bool blend : {false, true}) {
            agx_fs_epilog_key fs = {};
            fs.nr_samples = samples;
            fs.max_sample_size_B = AGX_G17P_MAX_BYTES_PER_SAMPLE;
            fs.max_bytes_per_tile = 32768;
            fs.max_samples_per_tile = 2048;
            fs.native_spills = true;
            fs.emrt_heap_base = 16;
            fs.blend_constant_base = 20;
            fs.link.loc_written = (uint8_t)BITFIELD_MASK(targets);
            fs.link.size_32 = (uint8_t)BITFIELD_MASK(targets);
            fs.link.colour_comps = BITFIELD_MASK(4 * targets);
            fs.link.write_z = true;
            fs.defer_api_sample_mask = true;
            fs.api_sample_mask = 5 & BITFIELD_MASK(samples);
            agx_fs_epilog_apply_device_policy(AGX_CHIP_G17P, &fs);
            for (unsigned rt = 0; rt < targets; ++rt) {
               fs.rt_formats[rt] = PIPE_FORMAT_R32G32B32A32_FLOAT;
               fs.remap[rt] = rt;
               fs.blend.rt[rt].colormask = 0xf;
               fs.blend.rt[rt].mode = agx_pack_blend_standard(
                  PIPE_BLEND_ADD,
                  blend ? PIPE_BLENDFACTOR_CONST_COLOR : PIPE_BLENDFACTOR_ONE,
                  blend ? PIPE_BLENDFACTOR_INV_CONST_COLOR : PIPE_BLENDFACTOR_ZERO,
                  PIPE_BLEND_ADD, PIPE_BLENDFACTOR_ONE, PIPE_BLENDFACTOR_ZERO);
            }
            const agx_tilebuffer_layout tib = agx_build_tilebuffer_layout_with_limits(
               fs.rt_formats, targets, samples, false, fs.max_sample_size_B,
               fs.max_bytes_per_tile, fs.max_samples_per_tile);
            if (!agx_tilebuffer_spills(&tib))
               continue;
            SCOPED_TRACE(::testing::Message() << samples << " samples, "
                         << targets << " targets, blend=" << blend);
            nir_builder b = nir_builder_init_simple_shader(
               MESA_SHADER_FRAGMENT, &agx_nir_options, "G17P spilled MRT epilog");
            agx_nir_fs_epilog_g17p(&b, &fs);
            agx_preprocess_nir(b.shader);
            agx_nir_hoist_g17p_zs_writes(b.shader);
            agx_nir_lower_g17p_tile_samples(b.shader, samples);
            agx_shader_key key = {};
            key.dev.encoding = AGX_ISA_ENCODING_AGX3B;
            key.dev.chip = AGX_CHIP_G17P;
            key.no_preamble = true;
            key.secondary = true;
            key.g17p_emrt = true;
            for (unsigned rt = 0; rt < targets; ++rt) {
               if (!tib.spilled[rt])
                  BITSET_SET(key.g17p_tile_partitions, tib._offset_B[rt]);
            }
            if (BITSET_COUNT(key.g17p_tile_partitions) < 2)
               BITSET_ZERO(key.g17p_tile_partitions);
            key.fs.nr_samples = samples;
            agx_shader_part part = {};
            EXPECT_TRUE(agx_compile_shader_nir(b.shader, &key, &part)) << agx_last_compile_refusal();
            free(part.binary);
            ralloc_free(b.shader);
         }
      }
   }
}

TEST_F(G17PMSAAEpilog, SingleSampleCollapsePreservesHelperCoverage)
{
   nir_builder b = nir_builder_init_simple_shader(
      MESA_SHADER_FRAGMENT, &agx_nir_options, "single-sample helper check");
   b.shader->info.fs.uses_sample_shading = true;
   nir_def *helper = nir_load_helper_invocation(&b, 1);
   nir_intrinsic_instr *exported =
      nir_intrinsic_instr_create(b.shader, nir_intrinsic_export_agx);
   exported->num_components = 1;
   exported->src[0] = nir_src_for_ssa(nir_b2i32(&b, helper));
   nir_intrinsic_set_base(exported, 8);
   nir_builder_instr_insert(&b, &exported->instr);
   ASSERT_TRUE(agx_nir_lower_sample_intrinsics(b.shader, true));
   ASSERT_TRUE(agx_nir_lower_g17p_1x_sample_shading(b.shader));
   EXPECT_FALSE(b.shader->info.fs.uses_sample_shading);
   unsigned active = 0, coverage = 0;
   nir_foreach_function_impl(impl, b.shader) {
      nir_foreach_block(block, impl) {
         nir_foreach_instr(instr, block) {
            if (instr->type != nir_instr_type_intrinsic)
               continue;
            nir_intrinsic_op op = nir_instr_as_intrinsic(instr)->intrinsic;
            active += op == nir_intrinsic_load_active_samples_agx;
            coverage += op == nir_intrinsic_load_sample_mask;
         }
      }
   }
   EXPECT_EQ(active, 0u);
   EXPECT_EQ(coverage, 1u);
   ralloc_free(b.shader);
}

TEST_F(G17PMSAAEpilog, BroadcastNoopPreservesBoundTargets)
{
   for (unsigned samples : {1u, 2u, 4u}) {
      for (unsigned targets : {1u, 2u, 4u}) {
         SCOPED_TRACE(::testing::Message() << samples << " samples, "
                                           << targets << " targets");
         agx_fs_epilog_key fs = {};
         fs.nr_samples = samples;
         fs.max_sample_size_B = AGX_G17P_MAX_BYTES_PER_SAMPLE;
         fs.max_bytes_per_tile = 32768;
         fs.max_samples_per_tile = 2048;
         fs.link.loc_written = 1;
         fs.link.size_32 = 1;
         fs.link.colour_comps = 15;
         fs.link.broadcast_rt0 = true;
         fs.blend.logicop_enable = true;
         fs.blend.logicop_func = PIPE_LOGICOP_NOOP;
         agx_fs_epilog_apply_device_policy(AGX_CHIP_G17P, &fs);
         for (unsigned rt = 0; rt < targets; ++rt) {
            fs.rt_formats[rt] = PIPE_FORMAT_R8G8B8A8_UNORM;
            fs.blend.rt[rt].colormask = 15;
            fs.blend.rt[rt].mode = agx_pack_blend_standard(
               PIPE_BLEND_ADD, PIPE_BLENDFACTOR_ONE, PIPE_BLENDFACTOR_ZERO,
               PIPE_BLEND_ADD, PIPE_BLENDFACTOR_ONE, PIPE_BLENDFACTOR_ZERO);
         }

         nir_builder b = nir_builder_init_simple_shader(
            MESA_SHADER_FRAGMENT, &agx_nir_options, "broadcast noop epilog");
         agx_nir_fs_epilog_g17p(&b, &fs);
         agx_preprocess_nir(b.shader);
         agx_nir_lower_g17p_tile_samples(b.shader, samples);
         unsigned loads = 0, stores = 0;
         nir_foreach_function_impl(impl, b.shader) {
            nir_foreach_block(block, impl) {
               nir_foreach_instr(instr, block) {
                  if (instr->type != nir_instr_type_intrinsic)
                     continue;
                  nir_intrinsic_op op = nir_instr_as_intrinsic(instr)->intrinsic;
                  loads += op == nir_intrinsic_load_local_pixel_agx;
                  stores += op == nir_intrinsic_store_local_pixel_agx;
               }
            }
         }
         EXPECT_EQ(loads, targets);
         EXPECT_EQ(stores, targets);
         EXPECT_TRUE(b.shader->info.fs.uses_fbfetch_output);
         ralloc_free(b.shader);
      }
   }
}

TEST(G17pMsaaEpilog, NativeLateSampleMaskCrossesEpilogBoundary)
{
   for (enum agx_chip chip : {AGX_CHIP_G13G, AGX_CHIP_G17P, AGX_CHIP_G17S}) {
      for (bool sample_mask : {false, true}) {
      nir_builder b = nir_builder_init_simple_shader(
         MESA_SHADER_FRAGMENT, &agx_nir_options, "late coverage boundary");
      b.shader->info.io_lowered = true;
      b.shader->info.fs.uses_discard = true;
      b.shader->info.writes_memory = !sample_mask;
      b.shader->info.outputs_written =
         BITFIELD64_BIT(FRAG_RESULT_DATA0) |
         (sample_mask ? BITFIELD64_BIT(FRAG_RESULT_SAMPLE_MASK) : 0);
      nir_demote_samples(&b, nir_imm_intN_t(&b, 0x5555, 16));
      nir_store_output(&b, nir_imm_vec4(&b, 1, 1, 0, 1),
         nir_imm_int(&b, 0), .write_mask = 15, .src_type = nir_type_float32,
         .io_semantics = {.location = FRAG_RESULT_DATA0, .num_slots = 1});
      struct agx_fs_epilog_link_info info = {};
      ASSERT_TRUE(agx_nir_lower_fs_output_to_epilog_for_device(b.shader, chip, &info));
      unsigned demotes = 0, masks = 0;
      nir_foreach_block(block, b.impl) nir_foreach_instr(in, block) {
         if (in->type != nir_instr_type_intrinsic)
            continue;
         nir_intrinsic_instr *intr = nir_instr_as_intrinsic(in);
         demotes += intr->intrinsic == nir_intrinsic_demote_samples;
         masks += intr->intrinsic == nir_intrinsic_export_agx &&
            nir_intrinsic_base(intr) == AGX_ABI_FOUT_WRITE_SAMPLES;
      }
      const bool native = chip == AGX_CHIP_G17P ||
         (chip == AGX_CHIP_G17S && sample_mask);
      EXPECT_EQ(info.sample_mask_after_force_early, native);
      EXPECT_EQ(info.loc0_w_1, chip != AGX_CHIP_G17P);
      EXPECT_EQ(demotes, native ? 0u : 1u);
      EXPECT_EQ(masks, native ? 1u : 0u);
      nir_validate_shader(b.shader, "late coverage transport");
      ralloc_free(b.shader);
      }
   }
}

TEST(LegacyFragments, EpilogUsesUpstreamDepthCoverage)
{
   nir_builder b = nir_builder_init_simple_shader(
      MESA_SHADER_FRAGMENT, &agx_nir_options, "legacy depth epilog");
   agx_fs_epilog_key key = {};
   key.nr_samples = 2;
   key.link.write_z = true;
   key.link.already_ran_zs = true;
   key.link.sample_mask_after_force_early = true;
   for (auto &r : key.remap) r = -1;
   agx_nir_fs_epilog(&b, &key);
   unsigned zs = 0;
   nir_foreach_block(block, nir_shader_get_entrypoint(b.shader)) {
      nir_foreach_instr(instr, block) {
         if (instr->type != nir_instr_type_intrinsic) continue;
         nir_intrinsic_instr *intr = nir_instr_as_intrinsic(instr);
         if (intr->intrinsic != nir_intrinsic_store_zs_agx) continue;
         zs++;
         EXPECT_TRUE(nir_src_is_const(intr->src[0]));
         if (nir_src_is_const(intr->src[0])) {
            EXPECT_EQ(nir_src_as_uint(intr->src[0]), 0xffu);
         }
      }
   }
   EXPECT_EQ(zs, 1u);
   ralloc_free(b.shader);
}

TEST(LegacyFragments, EarlyCoverageIsPerSample)
{
   nir_builder b = nir_builder_init_simple_shader(
      MESA_SHADER_FRAGMENT, &agx_nir_options, "legacy early coverage");
   b.shader->info.fs.early_fragment_tests = true;
   nir_intrinsic_instr *mask = nir_sample_mask_agx(
      &b, nir_imm_intN_t(&b, 0xff, 16), nir_imm_intN_t(&b, 0xff, 16));
   EXPECT_TRUE(agx_nir_lower_to_per_sample_agx2(b.shader));
   EXPECT_FALSE(nir_src_is_const(mask->src[0]));
   ralloc_free(b.shader);
}

TEST_F(G17PMSAAEpilog, PerSampleFramebufferFetchMainCompilesForNativeAGX3)
{
   for (enum agx_chip chip : {AGX_CHIP_G17P, AGX_CHIP_G16G}) {
      for (unsigned samples : {2u, 4u}) {
         nir_builder b = nir_builder_init_simple_shader(
            MESA_SHADER_FRAGMENT, &agx_nir_options, "sample framebuffer fetch");
         b.shader->info.fs.uses_sample_shading = true;
         nir_def *color = nir_load_local_pixel_agx(
            &b, 4, 32, nir_imm_intN_t(&b, 0xff, 16),
            .format = PIPE_FORMAT_R8_UNORM);
         nir_store_output(&b, color, nir_imm_int(&b, 0),
                          .write_mask = 0xf, .src_type = nir_type_float32,
                          .io_semantics = {.location = FRAG_RESULT_DATA0});
         b.shader->info.outputs_written = BITFIELD64_BIT(FRAG_RESULT_DATA0);
         agx_fs_epilog_link_info link = {};
         agx_nir_lower_fs_output_to_epilog_for_device(b.shader, chip, &link);
         ASSERT_TRUE(agx_nir_lower_g17p_sample_shading(b.shader, &link, samples));
         nir_opt_constant_folding(b.shader);
         agx_nir_lower_g17p_tile_samples(b.shader, samples);
         agx_preprocess_nir(b.shader);
         agx_shader_key key = {};
         key.dev.encoding = AGX_ISA_ENCODING_AGX3B;
         key.dev.chip = chip;
         key.no_preamble = true;
         key.no_stop = true;
         key.fs.nr_samples = samples;
         agx_shader_part part = {};
         EXPECT_TRUE(agx_compile_shader_nir(b.shader, &key, &part))
            << agx_last_compile_refusal();
         free(part.binary);
         ralloc_free(b.shader);
      }
   }
}
