[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnsizedArray/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 39
LIB: work
FILE: ${SURELOG_DIR}/tests/UnsizedArray/dut.sv
n<> u<38> t<Top_level_rule> c<1> l<1:1> el<5:1>
  n<> u<1> t<Null_rule> p<38> s<37> l<1:1>
  n<> u<37> t<Source_text> p<38> c<36> l<1:1> el<4:10>
    n<> u<36> t<Description> p<37> c<35> l<1:1> el<4:10>
      n<> u<35> t<Module_declaration> p<36> c<4> l<1:1> el<4:10>
        n<> u<4> t<Module_ansi_header> p<35> c<2> s<33> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
        n<> u<33> t<Non_port_module_item> p<35> c<32> s<34> l<2:4> el<2:25>
          n<> u<32> t<Module_or_generate_item> p<33> c<31> l<2:4> el<2:25>
            n<> u<31> t<Module_common_item> p<32> c<30> l<2:4> el<2:25>
              n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<2:4> el<2:25>
                n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<2:4> el<2:25>
                  n<> u<28> t<Data_declaration> p<29> c<27> l<2:4> el<2:25>
                    n<> u<27> t<Variable_declaration> p<28> c<6> l<2:4> el<2:25>
                      n<> u<6> t<Data_type> p<27> c<5> s<26> l<2:4> el<2:8>
                        n<> u<5> t<IntegerAtomType_Byte> p<6> l<2:4> el<2:8>
                      n<> u<26> t<List_of_variable_decl_assignments> p<27> c<25> l<2:9> el<2:24>
                        n<> u<25> t<Variable_decl_assignment> p<26> c<7> l<2:9> el<2:24>
                          n<b> u<7> t<StringConst> p<25> s<9> l<2:9> el<2:10>
                          n<> u<9> t<Variable_dimension> p<25> c<8> s<24> l<2:10> el<2:12>
                            n<> u<8> t<Unsized_dimension> p<9> l<2:10> el<2:12>
                          n<> u<24> t<Expression> p<25> c<23> l<2:15> el<2:24>
                            n<> u<23> t<Primary> p<24> c<22> l<2:15> el<2:24>
                              n<> u<22> t<Concatenation> p<23> c<13> l<2:15> el<2:24>
                                n<> u<13> t<Expression> p<22> c<12> s<17> l<2:16> el<2:17>
                                  n<> u<12> t<Primary> p<13> c<11> l<2:16> el<2:17>
                                    n<> u<11> t<Primary_literal> p<12> c<10> l<2:16> el<2:17>
                                      n<1> u<10> t<IntConst> p<11> l<2:16> el<2:17>
                                n<> u<17> t<Expression> p<22> c<16> s<21> l<2:19> el<2:20>
                                  n<> u<16> t<Primary> p<17> c<15> l<2:19> el<2:20>
                                    n<> u<15> t<Primary_literal> p<16> c<14> l<2:19> el<2:20>
                                      n<1> u<14> t<IntConst> p<15> l<2:19> el<2:20>
                                n<> u<21> t<Expression> p<22> c<20> l<2:22> el<2:23>
                                  n<> u<20> t<Primary> p<21> c<19> l<2:22> el<2:23>
                                    n<> u<19> t<Primary_literal> p<20> c<18> l<2:22> el<2:23>
                                      n<1> u<18> t<IntConst> p<19> l<2:22> el<2:23>
        n<> u<34> t<ENDMODULE> p<35> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedArray/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedArray/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
ArrayVar                                               1
ByteTypespec                                           1
ByteVar                                                1
Constant                                               5
Design                                                 1
Module                                                 2
Operation                                              1
Range                                                  1
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsizedArray/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_ByteVar: (work@top), line:2:9, endln:2:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@top), line:2:4, endln:2:8
      |vpiParent:
      \_ByteVar: (work@top), line:2:9, endln:2:10
      |vpiFullName:work@top
      |vpiActual:
      \_ByteTypespec: , line:2:4, endln:2:8
    |vpiFullName:work@top
    |vpiExpr:
    \_Operation: , line:2:15, endln:2:24
      |vpiParent:
      \_ArrayVar: (work@top.b), line:2:9, endln:2:10
      |vpiOpType:33
      |vpiOperand:
      \_Constant: , line:2:16, endln:2:17
        |vpiParent:
        \_Operation: , line:2:15, endln:2:24
        |vpiDecompile:1
        |vpiSize:8
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:2:19, endln:2:20
        |vpiParent:
        \_Operation: , line:2:15, endln:2:24
        |vpiDecompile:1
        |vpiSize:8
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:2:22, endln:2:23
        |vpiParent:
        \_Operation: , line:2:15, endln:2:24
        |vpiDecompile:1
        |vpiSize:8
        |UINT:1
        |vpiConstType:9
  |vpiVariables:
  \_ArrayVar: (work@top.b), line:2:9, endln:2:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:2:10, endln:2:12
      |vpiParent:
      \_ArrayVar: (work@top.b), line:2:9, endln:2:10
      |vpiFullName:work@top.b
      |vpiActual:
      \_ArrayTypespec: , line:2:10, endln:2:12
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
    |vpiExpr:
    \_Operation: , line:2:15, endln:2:24
    |vpiArrayType:2
    |vpiReg:
    \_ByteVar: (work@top), line:2:9, endln:2:10
  |vpiRegArray:
  \_ArrayVar: (work@top.b), line:2:9, endln:2:10
  |vpiTypedef:
  \_ByteTypespec: , line:2:4, endln:2:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
    |vpiSigned:1
  |vpiTypedef:
  \_ArrayTypespec: , line:2:10, endln:2:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizedArray/dut.sv, line:1:1, endln:4:10
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:2:4, endln:2:8
      |vpiParent:
      \_ArrayTypespec: , line:2:10, endln:2:12
      |vpiFullName:work@top
      |vpiActual:
      \_ByteTypespec: , line:2:4, endln:2:8
  |vpiImportTypespec:
  \_ByteTypespec: , line:2:4, endln:2:8
  |vpiImportTypespec:
  \_ByteVar: (work@top), line:2:9, endln:2:10
  |vpiImportTypespec:
  \_ArrayVar: (work@top.b), line:2:9, endln:2:10
  |vpiImportTypespec:
  \_ArrayTypespec: , line:2:10, endln:2:12
  |vpiDefName:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
