vsim work.processor -voptargs=+acc
# vsim work.processor -voptargs="+acc" 
# Start time: 18:06:48 on Jan 02,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg_with_enable(fast)
# Loading work.var_reg_with_enable(fast__1)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg_with_mux(fast)
# Loading work.var_reg(fast__2)
# Loading work.var_reg_with_mux(fast__1)
# Loading work.var_reg_with_mux(fast__2)
# Loading work.var_reg_with_mux(fast__3)
# Loading work.var_reg_with_mux(fast__4)
# Loading work.sm(fast)
# Loading work.reg_file(fast)
# Loading work.execute_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.branch_controller(fast)
# Loading work.var_reg_flags(fast)
# Loading work.var_reg(fast__3)
# Loading work.var_reg(fast__4)
# Loading work.var_reg(fast__5)
# Loading work.var_reg(fast__6)
# Loading work.var_reg(fast__7)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.memory_stage_without_buffers(fast)
# Loading work.write_back_stage(fast)
# Loading work.hazard_controller(fast)
add wave -position end  sim:/processor/decode_stage_dut/reg_file_dut/reg_file
add wave -position end  sim:/processor/decode_stage_dut/reg_file_dut/clk
do processor_two_operands.do
run
run
run
run
run
run
run
run
do processor_two_operands.do
run
run
run
run
run
run
# End time: 18:09:02 on Jan 02,2023, Elapsed time: 0:02:14
# Errors: 0, Warnings: 1
