// Seed: 334542523
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input wire id_2,
    input wand id_3,
    input tri1 module_0,
    input supply0 id_5,
    input wire id_6,
    input wor id_7,
    output uwire id_8,
    output supply0 id_9
);
  parameter id_11 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input wire id_2,
    input tri1 id_3,
    input wand id_4,
    input wand id_5,
    output tri id_6,
    input tri id_7,
    output wire id_8,
    output tri1 id_9,
    input tri0 id_10,
    output wor id_11
    , id_22,
    output tri0 id_12,
    input wand id_13,
    input supply1 id_14,
    input uwire id_15,
    input uwire id_16,
    input supply1 id_17,
    output tri1 id_18,
    input supply0 id_19
    , id_23,
    input wand id_20
    , id_24
);
  always @(posedge -1 or negedge -1'b0) id_24 = #(id_4) id_3;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_13,
      id_16,
      id_16,
      id_14,
      id_20,
      id_8,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
