**********************************************************************************************
BEHAVIORAL POSITIVE EDGE TRIGGERED D-FLIPFLOP SYNCHRONOUS ACTIVE HIGH RESET
**********************************************************************************************


module d_flipflop_sync_reset(q,d,clk,rst);

input d,clk,rst;
output reg q;

	always@(posedge clk)
		if(rst)
			q <= 1'b0;
		else	
			q <= d;

endmodule