# Environment Configuration for RISC-V SoC Project
# This file specifies toolchain paths for Verilator and RISC-V toolchain

# RISC-V Toolchain prefix
# Examples:
#   /home/user/opt/xpack-riscv-none-elf-gcc-15.2.0-1/bin/riscv-none-elf-
#   riscv64-unknown-elf-
#   riscv32-unknown-elf-
RISCV_PREFIX=/opt/xpack/xpack-riscv-none-elf-gcc-15.2.0-1/bin/riscv-none-elf-

# Verilator path
# Examples:
#   /home/user/opt/verilator/bin/verilator
#   verilator (if in PATH)
VERILATOR=/usr/local/bin/verilator

# Spike RISC-V ISA Simulator path
# Examples:
#   /home/user/opt/spike/bin/spike
#   spike (if in PATH)
SPIKE=/opt/spike/bin/spike

# Zephyr RTOS base directory
# Examples:
#   /home/user/zephyrproject/zephyr
#   /opt/zephyrproject/zephyr
ZEPHYR_BASE=/Users/kuoping/Zephyr/zephyrproject/zephyr

# Additional PATH directories (appended to PATH)
# Add paths to Yosys, SymbiYosys, and other EDA tools here if needed
# Examples:
#   /home/user/opt/oss-cad-suite/bin
#   /opt/yosys/bin
PATH_APPEND=/opt/oss-cad-suite/bin

