// Seed: 3730449626
module module_0;
  supply1 id_1;
  tri id_2;
  assign id_2 = id_1;
  wire id_3, id_4 = id_4;
  wire id_5;
  assign id_2 = 1'b0;
  id_6(
      1
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    input  tri   id_2,
    output logic id_3
);
  assign id_3 = 1;
  always $display(1);
  assign id_3 = 1;
  wire id_5;
  module_0(); id_6 :
  assert property (@(posedge 1 ^ id_0) id_6) id_3.id_6 <= 1;
endmodule
