
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.568418                       # Number of seconds simulated
sim_ticks                                568417913100                       # Number of ticks simulated
final_tick                               901637267193                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 233143                       # Simulator instruction rate (inst/s)
host_op_rate                                   233143                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44174142                       # Simulator tick rate (ticks/s)
host_mem_usage                                2348196                       # Number of bytes of host memory used
host_seconds                                 12867.66                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         7872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     28263104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28270976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         7872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23769088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23769088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       441611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              441734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        371392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371392                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        13849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     49722402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              49736251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        13849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41816219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41816219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41816219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        13849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     49722402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             91552470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      441734                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     371392                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    441734                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   371392                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   28270976                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                23769088                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             28270976                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             23769088                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               27744                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               27552                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               27525                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               27933                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               27535                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               27662                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               27537                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               27221                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               27848                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               27470                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              27442                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              27573                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              27820                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              27541                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              27548                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              27778                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               23396                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               23204                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               23133                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               23343                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               23126                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               23304                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               23172                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               22830                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               23365                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               23098                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              23052                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              23240                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              23396                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              23207                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              23157                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              23369                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  568415983365                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                441734                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               371392                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  437569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   16030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       789948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.876539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.296921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.744348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          767276     97.13%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          22471      2.84%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192            128      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             24      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       789948                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   6233211527                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             25989620277                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2208645000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               17547763750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     14110.94                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  39725.18                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58836.12                       # Average memory access latency
system.mem_ctrls.avgRdBW                        49.74                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        41.82                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                49.74                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                41.82                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.05                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.91                       # Average write queue length over time
system.mem_ctrls.readRowHits                    22170                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     992                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.27                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     699050.31                       # Average gap between requests
system.membus.throughput                     91552470                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              415928                       # Transaction distribution
system.membus.trans_dist::ReadResp             415928                       # Transaction distribution
system.membus.trans_dist::Writeback            371392                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25806                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25806                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1254860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1254860                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     52040064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            52040064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               52040064                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1260159246                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1337974300                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       538279710                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    448660398                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     35396061                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    277400051                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       261085631                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.118811                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        25266776                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       333239                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            590270026                       # DTB read hits
system.switch_cpus.dtb.read_misses            2427178                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        592697204                       # DTB read accesses
system.switch_cpus.dtb.write_hits           177267981                       # DTB write hits
system.switch_cpus.dtb.write_misses           1937925                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       179205906                       # DTB write accesses
system.switch_cpus.dtb.data_hits            767538007                       # DTB hits
system.switch_cpus.dtb.data_misses            4365103                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        771903110                       # DTB accesses
system.switch_cpus.itb.fetch_hits           437365009                       # ITB hits
system.switch_cpus.itb.fetch_misses               258                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       437365267                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.switch_cpus.numCycles               1706960700                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    878849017                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3005038912                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           538279710                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    286352407                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             569129333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       137009400                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      110927361                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3123                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         437365009                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      19883753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1659018545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.811335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.902444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1089889212     65.69%     65.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         51153066      3.08%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         52513422      3.17%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         33490581      2.02%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        130761000      7.88%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30604231      1.84%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         34134017      2.06%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24266126      1.46%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        212206890     12.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1659018545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.315344                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.760462                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        896645404                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     107416389                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         553973840                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2018428                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       98964483                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     51169865                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1177843                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2927790548                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2465942                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       98964483                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        914392084                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        18445078                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     76164028                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         538106622                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      12946249                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2847069401                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         46939                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          11029                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       8193022                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2117345802                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3662217084                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3645186549                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     17030535                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1500908499                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        616437275                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3665223                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          40490760                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    653377211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    192896706                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      9685773                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       953611                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2665225566                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          231                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2415056270                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5155709                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    646613316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    412084912                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          156                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1659018545                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.455714                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.658467                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    683224479     41.18%     41.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    298721500     18.01%     59.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    303986667     18.32%     77.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    149226086      8.99%     86.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    120209868      7.25%     93.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     55410921      3.34%     97.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     35999804      2.17%     99.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11123483      0.67%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1115737      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1659018545                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7999822     20.97%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       19017114     49.86%     70.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11127097     29.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1763554      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1608908202     66.62%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1047883      0.04%     66.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4408876      0.18%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2645347      0.11%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       881769      0.04%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    612746329     25.37%     92.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    182654308      7.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2415056270                       # Type of FU issued
system.switch_cpus.iq.rate                   1.414828                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            38144033                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015794                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6505445212                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3298412086                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2308297912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     26985612                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     13475173                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13285077                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2437793131                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13643618                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9613644                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    165395739                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       119937                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        69524                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     34625006                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          508                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       98964483                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         9549783                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        285050                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2704930030                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     22284571                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     653377211                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    192896706                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          132                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          25418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         34482                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        69524                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     22351352                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     17060713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     39412065                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2370201737                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     592698389                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     44854530                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              39704233                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            771906732                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        410264179                       # Number of branches executed
system.switch_cpus.iew.exec_stores          179208343                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.388551                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2334857498                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2321582989                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1418238259                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1784276847                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.360068                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.794853                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    639512665                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           75                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     34250909                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1560054062                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.301319                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.129507                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    852292692     54.63%     54.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    311333415     19.96%     74.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    125781587      8.06%     82.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54611983      3.50%     86.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     52589395      3.37%     89.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     44677827      2.86%     92.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29137239      1.87%     94.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22214747      1.42%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     67415177      4.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1560054062                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030127332                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030127332                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              646253159                       # Number of memory references committed
system.switch_cpus.commit.loads             487981459                       # Number of loads committed
system.switch_cpus.commit.membars                  30                       # Number of memory barriers committed
system.switch_cpus.commit.branches          355694384                       # Number of branches committed
system.switch_cpus.commit.fp_insts           13226860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1972407282                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16638159                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      67415177                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4143254890                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5438828137                       # The number of ROB writes
system.switch_cpus.timesIdled                  275652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                47942155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.853480                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.853480                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.171673                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.171673                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3078131647                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1752600091                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           8922263                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8817729                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1764011                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         881828                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 2707614394                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         416595.799850                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          416595.799850                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg           19638.771150                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    441809                       # number of replacements
system.l2.tags.tagsinuse                 130702.836193                       # Cycle average of tags in use
system.l2.tags.total_refs                      849292                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    572617                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.483176                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    12003.766301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    33.300977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 97869.684450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.068864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      20793.015601                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.091581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.746686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.158638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997184                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       147916                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  147916                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           520592                       # number of Writeback hits
system.l2.Writeback_hits::total                520592                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        41084                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41084                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        189000                       # number of demand (read+write) hits
system.l2.demand_hits::total                   189000                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       189000                       # number of overall hits
system.l2.overall_hits::total                  189000                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          123                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       415805                       # number of ReadReq misses
system.l2.ReadReq_misses::total                415928                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        25806                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25806                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       441611                       # number of demand (read+write) misses
system.l2.demand_misses::total                 441734                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          123                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       441611                       # number of overall misses
system.l2.overall_misses::total                441734                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     11915485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  37523643117                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     37535558602                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1729817664                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1729817664                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     11915485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  39253460781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39265376266                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     11915485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  39253460781                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39265376266                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       563721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              563844                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       520592                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            520592                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        66890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66890                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          123                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       630611                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               630734                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          123                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       630611                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              630734                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.737608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.737665                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.385798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.385798                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.700291                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.700349                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.700291                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.700349                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 96873.861789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 90243.366763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90245.327562                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 67031.607533                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67031.607533                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 96873.861789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88886.963370                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88889.187307                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 96873.861789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88886.963370                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88889.187307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               371392                       # number of writebacks
system.l2.writebacks::total                    371392                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       415805                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           415928                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        25806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25806                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       441611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            441734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       441611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           441734                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     10996913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  34455704151                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  34466701064                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1534336914                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1534336914                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     10996913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  35990041065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36001037978                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     10996913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  35990041065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36001037978                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.737608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.737665                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.385798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.385798                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.700291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.700349                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.700291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.700349                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 89405.796748                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 82865.054896                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 82866.989152                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 59456.595908                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59456.595908                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 89405.796748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 81497.157147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81499.359293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 89405.796748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 81497.157147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81499.359293                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   129631495                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             563844                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            563844                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           520592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66890                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1781814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1782060                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     73676992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total           73684864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus              73684864                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy          730105830                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            155099                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         762944093                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2707619421                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 26653023.763156                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  26653023.763156                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse          1519.990890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1438022119                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1546                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          930156.609961                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    96.990890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst         1423                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.023679                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.347412                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.371092                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    437364857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       437364857                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    437364857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        437364857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    437364857                       # number of overall hits
system.cpu.icache.overall_hits::total       437364857                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           152                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          152                       # number of overall misses
system.cpu.icache.overall_misses::total           152                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     17768219                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17768219                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     17768219                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17768219                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     17768219                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17768219                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    437365009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    437365009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    437365009                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    437365009                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    437365009                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    437365009                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 116896.177632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 116896.177632                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 116896.177632                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 116896.177632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 116896.177632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 116896.177632                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           29                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           29                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          123                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          123                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          123                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          123                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     12040027                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12040027                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     12040027                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12040027                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     12040027                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12040027                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 97886.398374                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97886.398374                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 97886.398374                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97886.398374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 97886.398374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97886.398374                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         2707619421                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 45030254.715058                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  45030254.715058                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements            630611                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           970810355                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            634707                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1529.540961                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3754.860319                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   341.139681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.916714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.083286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    579663376                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       579663376                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    158084343                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      158084343                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    737747719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        737747719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    737747719                       # number of overall hits
system.cpu.dcache.overall_hits::total       737747719                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       992609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        992609                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       187327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187327                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1179936                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1179936                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1179936                       # number of overall misses
system.cpu.dcache.overall_misses::total       1179936                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  62481645241                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  62481645241                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5361607036                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5361607036                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        90226                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        90226                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  67843252277                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  67843252277                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  67843252277                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  67843252277                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    580655985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    580655985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    738927655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    738927655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    738927655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    738927655                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.001709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001709                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.001184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001184                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.001597                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001597                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.001597                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001597                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 62946.885673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62946.885673                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28621.645764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28621.645764                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 30075.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 30075.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 57497.400094                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57497.400094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 57497.400094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57497.400094                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10474                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               516                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.298450                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       520592                       # number of writebacks
system.cpu.dcache.writebacks::total            520592                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       428873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       428873                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       120452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       120452                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       549325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       549325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       549325                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       549325                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       563736                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       563736                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        66875                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        66875                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       630611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       630611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       630611                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       630611                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  38481896322                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38481896322                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1907836033                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1907836033                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  40389732355                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40389732355                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  40389732355                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40389732355                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000853                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000853                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 68262.265177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68262.265177                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 28528.389279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28528.389279                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 64048.569332                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64048.569332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 64048.569332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64048.569332                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
