
testttt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b7c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002c88  08002c88  00012c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cac  08002cac  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08002cac  08002cac  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002cac  08002cac  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cac  08002cac  00012cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cb0  08002cb0  00012cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08002cb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  2000003c  08002cf0  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000414  08002cf0  00020414  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d85  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c15  00000000  00000000  00029dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0002ba00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002c450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017483  00000000  00000000  0002cda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bbd1  00000000  00000000  0004422b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000857a2  00000000  00000000  0004fdfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d559e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028fc  00000000  00000000  000d55f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000003c 	.word	0x2000003c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c70 	.word	0x08002c70

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000040 	.word	0x20000040
 8000148:	08002c70 	.word	0x08002c70

0800014c <SCH_Init>:

sTask SCH_tasks_G[MAX_TASKS];
// =========================================
// Hàm khởi tạo Scheduler
// =========================================
void SCH_Init(void) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_TASKS; i++) {
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e033      	b.n	80001c0 <SCH_Init+0x74>
        SCH_tasks_G[i].pTask = 0;
 8000158:	491e      	ldr	r1, [pc, #120]	; (80001d4 <SCH_Init+0x88>)
 800015a:	687a      	ldr	r2, [r7, #4]
 800015c:	4613      	mov	r3, r2
 800015e:	009b      	lsls	r3, r3, #2
 8000160:	4413      	add	r3, r2
 8000162:	009b      	lsls	r3, r3, #2
 8000164:	440b      	add	r3, r1
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Delay = 0;
 800016a:	491a      	ldr	r1, [pc, #104]	; (80001d4 <SCH_Init+0x88>)
 800016c:	687a      	ldr	r2, [r7, #4]
 800016e:	4613      	mov	r3, r2
 8000170:	009b      	lsls	r3, r3, #2
 8000172:	4413      	add	r3, r2
 8000174:	009b      	lsls	r3, r3, #2
 8000176:	440b      	add	r3, r1
 8000178:	3304      	adds	r3, #4
 800017a:	2200      	movs	r2, #0
 800017c:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 800017e:	4915      	ldr	r1, [pc, #84]	; (80001d4 <SCH_Init+0x88>)
 8000180:	687a      	ldr	r2, [r7, #4]
 8000182:	4613      	mov	r3, r2
 8000184:	009b      	lsls	r3, r3, #2
 8000186:	4413      	add	r3, r2
 8000188:	009b      	lsls	r3, r3, #2
 800018a:	440b      	add	r3, r1
 800018c:	3308      	adds	r3, #8
 800018e:	2200      	movs	r2, #0
 8000190:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;
 8000192:	4910      	ldr	r1, [pc, #64]	; (80001d4 <SCH_Init+0x88>)
 8000194:	687a      	ldr	r2, [r7, #4]
 8000196:	4613      	mov	r3, r2
 8000198:	009b      	lsls	r3, r3, #2
 800019a:	4413      	add	r3, r2
 800019c:	009b      	lsls	r3, r3, #2
 800019e:	440b      	add	r3, r1
 80001a0:	330c      	adds	r3, #12
 80001a2:	2200      	movs	r2, #0
 80001a4:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = i;
 80001a6:	6879      	ldr	r1, [r7, #4]
 80001a8:	480a      	ldr	r0, [pc, #40]	; (80001d4 <SCH_Init+0x88>)
 80001aa:	687a      	ldr	r2, [r7, #4]
 80001ac:	4613      	mov	r3, r2
 80001ae:	009b      	lsls	r3, r3, #2
 80001b0:	4413      	add	r3, r2
 80001b2:	009b      	lsls	r3, r3, #2
 80001b4:	4403      	add	r3, r0
 80001b6:	3310      	adds	r3, #16
 80001b8:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < MAX_TASKS; i++) {
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	3301      	adds	r3, #1
 80001be:	607b      	str	r3, [r7, #4]
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	2b27      	cmp	r3, #39	; 0x27
 80001c4:	ddc8      	ble.n	8000158 <SCH_Init+0xc>
    }
}
 80001c6:	bf00      	nop
 80001c8:	bf00      	nop
 80001ca:	370c      	adds	r7, #12
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bc80      	pop	{r7}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	20000090 	.word	0x20000090

080001d8 <SCH_Update>:

// =========================================
// Hàm cập nhật Scheduler (gọi trong ngắt timer định kỳ)
// =========================================
void SCH_Update(void) {
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_TASKS; i++) {
 80001de:	2300      	movs	r3, #0
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	e05d      	b.n	80002a0 <SCH_Update+0xc8>
        if (SCH_tasks_G[i].pTask) {
 80001e4:	4933      	ldr	r1, [pc, #204]	; (80002b4 <SCH_Update+0xdc>)
 80001e6:	687a      	ldr	r2, [r7, #4]
 80001e8:	4613      	mov	r3, r2
 80001ea:	009b      	lsls	r3, r3, #2
 80001ec:	4413      	add	r3, r2
 80001ee:	009b      	lsls	r3, r3, #2
 80001f0:	440b      	add	r3, r1
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d050      	beq.n	800029a <SCH_Update+0xc2>
            if (SCH_tasks_G[i].Delay == 0) {
 80001f8:	492e      	ldr	r1, [pc, #184]	; (80002b4 <SCH_Update+0xdc>)
 80001fa:	687a      	ldr	r2, [r7, #4]
 80001fc:	4613      	mov	r3, r2
 80001fe:	009b      	lsls	r3, r3, #2
 8000200:	4413      	add	r3, r2
 8000202:	009b      	lsls	r3, r3, #2
 8000204:	440b      	add	r3, r1
 8000206:	3304      	adds	r3, #4
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	2b00      	cmp	r3, #0
 800020c:	d132      	bne.n	8000274 <SCH_Update+0x9c>
                SCH_tasks_G[i].RunMe += 1; // Đặt cờ thực thi
 800020e:	4929      	ldr	r1, [pc, #164]	; (80002b4 <SCH_Update+0xdc>)
 8000210:	687a      	ldr	r2, [r7, #4]
 8000212:	4613      	mov	r3, r2
 8000214:	009b      	lsls	r3, r3, #2
 8000216:	4413      	add	r3, r2
 8000218:	009b      	lsls	r3, r3, #2
 800021a:	440b      	add	r3, r1
 800021c:	330c      	adds	r3, #12
 800021e:	781b      	ldrb	r3, [r3, #0]
 8000220:	3301      	adds	r3, #1
 8000222:	b2d8      	uxtb	r0, r3
 8000224:	4923      	ldr	r1, [pc, #140]	; (80002b4 <SCH_Update+0xdc>)
 8000226:	687a      	ldr	r2, [r7, #4]
 8000228:	4613      	mov	r3, r2
 800022a:	009b      	lsls	r3, r3, #2
 800022c:	4413      	add	r3, r2
 800022e:	009b      	lsls	r3, r3, #2
 8000230:	440b      	add	r3, r1
 8000232:	330c      	adds	r3, #12
 8000234:	4602      	mov	r2, r0
 8000236:	701a      	strb	r2, [r3, #0]
                if (SCH_tasks_G[i].Period) {
 8000238:	491e      	ldr	r1, [pc, #120]	; (80002b4 <SCH_Update+0xdc>)
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	4613      	mov	r3, r2
 800023e:	009b      	lsls	r3, r3, #2
 8000240:	4413      	add	r3, r2
 8000242:	009b      	lsls	r3, r3, #2
 8000244:	440b      	add	r3, r1
 8000246:	3308      	adds	r3, #8
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	2b00      	cmp	r3, #0
 800024c:	d025      	beq.n	800029a <SCH_Update+0xc2>
                    SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period; // Reset delay
 800024e:	4919      	ldr	r1, [pc, #100]	; (80002b4 <SCH_Update+0xdc>)
 8000250:	687a      	ldr	r2, [r7, #4]
 8000252:	4613      	mov	r3, r2
 8000254:	009b      	lsls	r3, r3, #2
 8000256:	4413      	add	r3, r2
 8000258:	009b      	lsls	r3, r3, #2
 800025a:	440b      	add	r3, r1
 800025c:	3308      	adds	r3, #8
 800025e:	6819      	ldr	r1, [r3, #0]
 8000260:	4814      	ldr	r0, [pc, #80]	; (80002b4 <SCH_Update+0xdc>)
 8000262:	687a      	ldr	r2, [r7, #4]
 8000264:	4613      	mov	r3, r2
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	4413      	add	r3, r2
 800026a:	009b      	lsls	r3, r3, #2
 800026c:	4403      	add	r3, r0
 800026e:	3304      	adds	r3, #4
 8000270:	6019      	str	r1, [r3, #0]
 8000272:	e012      	b.n	800029a <SCH_Update+0xc2>
                }
            } else {
                SCH_tasks_G[i].Delay -= 1;
 8000274:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SCH_Update+0xdc>)
 8000276:	687a      	ldr	r2, [r7, #4]
 8000278:	4613      	mov	r3, r2
 800027a:	009b      	lsls	r3, r3, #2
 800027c:	4413      	add	r3, r2
 800027e:	009b      	lsls	r3, r3, #2
 8000280:	440b      	add	r3, r1
 8000282:	3304      	adds	r3, #4
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	1e59      	subs	r1, r3, #1
 8000288:	480a      	ldr	r0, [pc, #40]	; (80002b4 <SCH_Update+0xdc>)
 800028a:	687a      	ldr	r2, [r7, #4]
 800028c:	4613      	mov	r3, r2
 800028e:	009b      	lsls	r3, r3, #2
 8000290:	4413      	add	r3, r2
 8000292:	009b      	lsls	r3, r3, #2
 8000294:	4403      	add	r3, r0
 8000296:	3304      	adds	r3, #4
 8000298:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < MAX_TASKS; i++) {
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	3301      	adds	r3, #1
 800029e:	607b      	str	r3, [r7, #4]
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	2b27      	cmp	r3, #39	; 0x27
 80002a4:	dd9e      	ble.n	80001e4 <SCH_Update+0xc>
            }
        }
    }
}
 80002a6:	bf00      	nop
 80002a8:	bf00      	nop
 80002aa:	370c      	adds	r7, #12
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	20000090 	.word	0x20000090

080002b8 <SCH_Dispatch_Tasks>:

// =========================================
// Hàm thực thi các task đã sẵn sàng
// =========================================
void SCH_Dispatch_Tasks(void) {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_TASKS; i++) {
 80002be:	2300      	movs	r3, #0
 80002c0:	607b      	str	r3, [r7, #4]
 80002c2:	e035      	b.n	8000330 <SCH_Dispatch_Tasks+0x78>
        if (SCH_tasks_G[i].pTask && SCH_tasks_G[i].RunMe > 0) {
 80002c4:	491e      	ldr	r1, [pc, #120]	; (8000340 <SCH_Dispatch_Tasks+0x88>)
 80002c6:	687a      	ldr	r2, [r7, #4]
 80002c8:	4613      	mov	r3, r2
 80002ca:	009b      	lsls	r3, r3, #2
 80002cc:	4413      	add	r3, r2
 80002ce:	009b      	lsls	r3, r3, #2
 80002d0:	440b      	add	r3, r1
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d028      	beq.n	800032a <SCH_Dispatch_Tasks+0x72>
 80002d8:	4919      	ldr	r1, [pc, #100]	; (8000340 <SCH_Dispatch_Tasks+0x88>)
 80002da:	687a      	ldr	r2, [r7, #4]
 80002dc:	4613      	mov	r3, r2
 80002de:	009b      	lsls	r3, r3, #2
 80002e0:	4413      	add	r3, r2
 80002e2:	009b      	lsls	r3, r3, #2
 80002e4:	440b      	add	r3, r1
 80002e6:	330c      	adds	r3, #12
 80002e8:	781b      	ldrb	r3, [r3, #0]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d01d      	beq.n	800032a <SCH_Dispatch_Tasks+0x72>
            (*SCH_tasks_G[i].pTask)(); // Gọi hàm task
 80002ee:	4914      	ldr	r1, [pc, #80]	; (8000340 <SCH_Dispatch_Tasks+0x88>)
 80002f0:	687a      	ldr	r2, [r7, #4]
 80002f2:	4613      	mov	r3, r2
 80002f4:	009b      	lsls	r3, r3, #2
 80002f6:	4413      	add	r3, r2
 80002f8:	009b      	lsls	r3, r3, #2
 80002fa:	440b      	add	r3, r1
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	4798      	blx	r3
            SCH_tasks_G[i].RunMe -= 1;
 8000300:	490f      	ldr	r1, [pc, #60]	; (8000340 <SCH_Dispatch_Tasks+0x88>)
 8000302:	687a      	ldr	r2, [r7, #4]
 8000304:	4613      	mov	r3, r2
 8000306:	009b      	lsls	r3, r3, #2
 8000308:	4413      	add	r3, r2
 800030a:	009b      	lsls	r3, r3, #2
 800030c:	440b      	add	r3, r1
 800030e:	330c      	adds	r3, #12
 8000310:	781b      	ldrb	r3, [r3, #0]
 8000312:	3b01      	subs	r3, #1
 8000314:	b2d8      	uxtb	r0, r3
 8000316:	490a      	ldr	r1, [pc, #40]	; (8000340 <SCH_Dispatch_Tasks+0x88>)
 8000318:	687a      	ldr	r2, [r7, #4]
 800031a:	4613      	mov	r3, r2
 800031c:	009b      	lsls	r3, r3, #2
 800031e:	4413      	add	r3, r2
 8000320:	009b      	lsls	r3, r3, #2
 8000322:	440b      	add	r3, r1
 8000324:	330c      	adds	r3, #12
 8000326:	4602      	mov	r2, r0
 8000328:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < MAX_TASKS; i++) {
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	3301      	adds	r3, #1
 800032e:	607b      	str	r3, [r7, #4]
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	2b27      	cmp	r3, #39	; 0x27
 8000334:	ddc6      	ble.n	80002c4 <SCH_Dispatch_Tasks+0xc>
        }
    }
}
 8000336:	bf00      	nop
 8000338:	bf00      	nop
 800033a:	3708      	adds	r7, #8
 800033c:	46bd      	mov	sp, r7
 800033e:	bd80      	pop	{r7, pc}
 8000340:	20000090 	.word	0x20000090

08000344 <SCH_Add_Task>:

// =========================================
// Thêm task mới
// =========================================
uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 8000344:	b480      	push	{r7}
 8000346:	b087      	sub	sp, #28
 8000348:	af00      	add	r7, sp, #0
 800034a:	60f8      	str	r0, [r7, #12]
 800034c:	60b9      	str	r1, [r7, #8]
 800034e:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < MAX_TASKS; i++) {
 8000350:	2300      	movs	r3, #0
 8000352:	617b      	str	r3, [r7, #20]
 8000354:	e03f      	b.n	80003d6 <SCH_Add_Task+0x92>
        if (SCH_tasks_G[i].pTask == 0) {
 8000356:	4924      	ldr	r1, [pc, #144]	; (80003e8 <SCH_Add_Task+0xa4>)
 8000358:	697a      	ldr	r2, [r7, #20]
 800035a:	4613      	mov	r3, r2
 800035c:	009b      	lsls	r3, r3, #2
 800035e:	4413      	add	r3, r2
 8000360:	009b      	lsls	r3, r3, #2
 8000362:	440b      	add	r3, r1
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d132      	bne.n	80003d0 <SCH_Add_Task+0x8c>
            SCH_tasks_G[i].pTask = pFunction;
 800036a:	491f      	ldr	r1, [pc, #124]	; (80003e8 <SCH_Add_Task+0xa4>)
 800036c:	697a      	ldr	r2, [r7, #20]
 800036e:	4613      	mov	r3, r2
 8000370:	009b      	lsls	r3, r3, #2
 8000372:	4413      	add	r3, r2
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	440b      	add	r3, r1
 8000378:	68fa      	ldr	r2, [r7, #12]
 800037a:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[i].Delay = DELAY;
 800037c:	491a      	ldr	r1, [pc, #104]	; (80003e8 <SCH_Add_Task+0xa4>)
 800037e:	697a      	ldr	r2, [r7, #20]
 8000380:	4613      	mov	r3, r2
 8000382:	009b      	lsls	r3, r3, #2
 8000384:	4413      	add	r3, r2
 8000386:	009b      	lsls	r3, r3, #2
 8000388:	440b      	add	r3, r1
 800038a:	3304      	adds	r3, #4
 800038c:	68ba      	ldr	r2, [r7, #8]
 800038e:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[i].Period = PERIOD;
 8000390:	4915      	ldr	r1, [pc, #84]	; (80003e8 <SCH_Add_Task+0xa4>)
 8000392:	697a      	ldr	r2, [r7, #20]
 8000394:	4613      	mov	r3, r2
 8000396:	009b      	lsls	r3, r3, #2
 8000398:	4413      	add	r3, r2
 800039a:	009b      	lsls	r3, r3, #2
 800039c:	440b      	add	r3, r1
 800039e:	3308      	adds	r3, #8
 80003a0:	687a      	ldr	r2, [r7, #4]
 80003a2:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[i].RunMe = 0;
 80003a4:	4910      	ldr	r1, [pc, #64]	; (80003e8 <SCH_Add_Task+0xa4>)
 80003a6:	697a      	ldr	r2, [r7, #20]
 80003a8:	4613      	mov	r3, r2
 80003aa:	009b      	lsls	r3, r3, #2
 80003ac:	4413      	add	r3, r2
 80003ae:	009b      	lsls	r3, r3, #2
 80003b0:	440b      	add	r3, r1
 80003b2:	330c      	adds	r3, #12
 80003b4:	2200      	movs	r2, #0
 80003b6:	701a      	strb	r2, [r3, #0]
            SCH_tasks_G[i].TaskID = i;
 80003b8:	6979      	ldr	r1, [r7, #20]
 80003ba:	480b      	ldr	r0, [pc, #44]	; (80003e8 <SCH_Add_Task+0xa4>)
 80003bc:	697a      	ldr	r2, [r7, #20]
 80003be:	4613      	mov	r3, r2
 80003c0:	009b      	lsls	r3, r3, #2
 80003c2:	4413      	add	r3, r2
 80003c4:	009b      	lsls	r3, r3, #2
 80003c6:	4403      	add	r3, r0
 80003c8:	3310      	adds	r3, #16
 80003ca:	6019      	str	r1, [r3, #0]
            return i;
 80003cc:	697b      	ldr	r3, [r7, #20]
 80003ce:	e006      	b.n	80003de <SCH_Add_Task+0x9a>
    for (int i = 0; i < MAX_TASKS; i++) {
 80003d0:	697b      	ldr	r3, [r7, #20]
 80003d2:	3301      	adds	r3, #1
 80003d4:	617b      	str	r3, [r7, #20]
 80003d6:	697b      	ldr	r3, [r7, #20]
 80003d8:	2b27      	cmp	r3, #39	; 0x27
 80003da:	ddbc      	ble.n	8000356 <SCH_Add_Task+0x12>
        }
    }
    return MAX_TASKS; // Không còn slot trống
 80003dc:	2328      	movs	r3, #40	; 0x28
}
 80003de:	4618      	mov	r0, r3
 80003e0:	371c      	adds	r7, #28
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bc80      	pop	{r7}
 80003e6:	4770      	bx	lr
 80003e8:	20000090 	.word	0x20000090

080003ec <Led_Init>:
 *  Created on: Nov 12, 2025
 *      Author: kanek
 */
#include "global.h"

void Led_Init(void){
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Red_main_GPIO_Port, Red_main_Pin, GPIO_PIN_SET);
 80003f0:	2201      	movs	r2, #1
 80003f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003f6:	4827      	ldr	r0, [pc, #156]	; (8000494 <Led_Init+0xa8>)
 80003f8:	f001 fc25 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow_main_GPIO_Port, Yellow_main_Pin, GPIO_PIN_SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000402:	4824      	ldr	r0, [pc, #144]	; (8000494 <Led_Init+0xa8>)
 8000404:	f001 fc1f 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green_main_GPIO_Port, Green_main_Pin, GPIO_PIN_SET);
 8000408:	2201      	movs	r2, #1
 800040a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800040e:	4822      	ldr	r0, [pc, #136]	; (8000498 <Led_Init+0xac>)
 8000410:	f001 fc19 	bl	8001c46 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Red_sub_GPIO_Port, Red_sub_Pin, GPIO_PIN_SET);
 8000414:	2201      	movs	r2, #1
 8000416:	2120      	movs	r1, #32
 8000418:	481f      	ldr	r0, [pc, #124]	; (8000498 <Led_Init+0xac>)
 800041a:	f001 fc14 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow_sub_GPIO_Port, Yellow_sub_Pin, GPIO_PIN_SET);
 800041e:	2201      	movs	r2, #1
 8000420:	2140      	movs	r1, #64	; 0x40
 8000422:	481d      	ldr	r0, [pc, #116]	; (8000498 <Led_Init+0xac>)
 8000424:	f001 fc0f 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green_sub_GPIO_Port, Green_sub_Pin, GPIO_PIN_SET);
 8000428:	2201      	movs	r2, #1
 800042a:	2180      	movs	r1, #128	; 0x80
 800042c:	481a      	ldr	r0, [pc, #104]	; (8000498 <Led_Init+0xac>)
 800042e:	f001 fc0a 	bl	8001c46 <HAL_GPIO_WritePin>

	// Tắt 7-segment khác
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000432:	2200      	movs	r2, #0
 8000434:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000438:	4817      	ldr	r0, [pc, #92]	; (8000498 <Led_Init+0xac>)
 800043a:	f001 fc04 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000444:	4814      	ldr	r0, [pc, #80]	; (8000498 <Led_Init+0xac>)
 8000446:	f001 fbfe 	bl	8001c46 <HAL_GPIO_WritePin>

	// Reset các chân 7-segment
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 800044a:	2200      	movs	r2, #0
 800044c:	2101      	movs	r1, #1
 800044e:	4811      	ldr	r0, [pc, #68]	; (8000494 <Led_Init+0xa8>)
 8000450:	f001 fbf9 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000454:	2200      	movs	r2, #0
 8000456:	2102      	movs	r1, #2
 8000458:	480e      	ldr	r0, [pc, #56]	; (8000494 <Led_Init+0xa8>)
 800045a:	f001 fbf4 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 800045e:	2200      	movs	r2, #0
 8000460:	2104      	movs	r1, #4
 8000462:	480c      	ldr	r0, [pc, #48]	; (8000494 <Led_Init+0xa8>)
 8000464:	f001 fbef 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000468:	2200      	movs	r2, #0
 800046a:	2108      	movs	r1, #8
 800046c:	4809      	ldr	r0, [pc, #36]	; (8000494 <Led_Init+0xa8>)
 800046e:	f001 fbea 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 8000472:	2200      	movs	r2, #0
 8000474:	2110      	movs	r1, #16
 8000476:	4807      	ldr	r0, [pc, #28]	; (8000494 <Led_Init+0xa8>)
 8000478:	f001 fbe5 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	2120      	movs	r1, #32
 8000480:	4804      	ldr	r0, [pc, #16]	; (8000494 <Led_Init+0xa8>)
 8000482:	f001 fbe0 	bl	8001c46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 8000486:	2200      	movs	r2, #0
 8000488:	2140      	movs	r1, #64	; 0x40
 800048a:	4802      	ldr	r0, [pc, #8]	; (8000494 <Led_Init+0xa8>)
 800048c:	f001 fbdb 	bl	8001c46 <HAL_GPIO_WritePin>
}
 8000490:	bf00      	nop
 8000492:	bd80      	pop	{r7, pc}
 8000494:	40010c00 	.word	0x40010c00
 8000498:	40010800 	.word	0x40010800

0800049c <fsm_for_input_processing>:
int trafficTimeTemp[2][3];

// =============================
// FSM chính xử lý nút nhấn
// =============================
void fsm_for_input_processing(void) {
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
    switch (mode) {
 80004a2:	4b8d      	ldr	r3, [pc, #564]	; (80006d8 <fsm_for_input_processing+0x23c>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d002      	beq.n	80004b0 <fsm_for_input_processing+0x14>
 80004aa:	2b01      	cmp	r3, #1
 80004ac:	d036      	beq.n	800051c <fsm_for_input_processing+0x80>
                for (int j = 0; j < 3; j++)
                    trafficTimeBackup[i][j] = trafficTimeTemp[i][j];
        }
        break;
    }
}
 80004ae:	e10f      	b.n	80006d0 <fsm_for_input_processing+0x234>
        if (button_is_pressed(0)) {  // BTN1: chuyển sang chế độ chỉnh
 80004b0:	2000      	movs	r0, #0
 80004b2:	f000 f9bb 	bl	800082c <button_is_pressed>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	f000 8106 	beq.w	80006ca <fsm_for_input_processing+0x22e>
            mode = 1;
 80004be:	4b86      	ldr	r3, [pc, #536]	; (80006d8 <fsm_for_input_processing+0x23c>)
 80004c0:	2201      	movs	r2, #1
 80004c2:	601a      	str	r2, [r3, #0]
            edit_phase = 0;
 80004c4:	4b85      	ldr	r3, [pc, #532]	; (80006dc <fsm_for_input_processing+0x240>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < 2; i++)
 80004ca:	2300      	movs	r3, #0
 80004cc:	60fb      	str	r3, [r7, #12]
 80004ce:	e01d      	b.n	800050c <fsm_for_input_processing+0x70>
                for (int j = 0; j < 3; j++)
 80004d0:	2300      	movs	r3, #0
 80004d2:	60bb      	str	r3, [r7, #8]
 80004d4:	e014      	b.n	8000500 <fsm_for_input_processing+0x64>
                    trafficTimeTemp[i][j] = trafficTimeBackup[i][j];
 80004d6:	4982      	ldr	r1, [pc, #520]	; (80006e0 <fsm_for_input_processing+0x244>)
 80004d8:	68fa      	ldr	r2, [r7, #12]
 80004da:	4613      	mov	r3, r2
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	4413      	add	r3, r2
 80004e0:	68ba      	ldr	r2, [r7, #8]
 80004e2:	4413      	add	r3, r2
 80004e4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80004e8:	487e      	ldr	r0, [pc, #504]	; (80006e4 <fsm_for_input_processing+0x248>)
 80004ea:	68fa      	ldr	r2, [r7, #12]
 80004ec:	4613      	mov	r3, r2
 80004ee:	005b      	lsls	r3, r3, #1
 80004f0:	4413      	add	r3, r2
 80004f2:	68ba      	ldr	r2, [r7, #8]
 80004f4:	4413      	add	r3, r2
 80004f6:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                for (int j = 0; j < 3; j++)
 80004fa:	68bb      	ldr	r3, [r7, #8]
 80004fc:	3301      	adds	r3, #1
 80004fe:	60bb      	str	r3, [r7, #8]
 8000500:	68bb      	ldr	r3, [r7, #8]
 8000502:	2b02      	cmp	r3, #2
 8000504:	dde7      	ble.n	80004d6 <fsm_for_input_processing+0x3a>
            for (int i = 0; i < 2; i++)
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	3301      	adds	r3, #1
 800050a:	60fb      	str	r3, [r7, #12]
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	2b01      	cmp	r3, #1
 8000510:	ddde      	ble.n	80004d0 <fsm_for_input_processing+0x34>
            mode_digit = trafficTimeBackup[0][0];
 8000512:	4b73      	ldr	r3, [pc, #460]	; (80006e0 <fsm_for_input_processing+0x244>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4a74      	ldr	r2, [pc, #464]	; (80006e8 <fsm_for_input_processing+0x24c>)
 8000518:	6013      	str	r3, [r2, #0]
        break;
 800051a:	e0d6      	b.n	80006ca <fsm_for_input_processing+0x22e>
        if (button_is_pressed(1)) {  // Nhấn ngắn → tăng 1
 800051c:	2001      	movs	r0, #1
 800051e:	f000 f985 	bl	800082c <button_is_pressed>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d014      	beq.n	8000552 <fsm_for_input_processing+0xb6>
            trafficTimeTemp[0][edit_phase]++;
 8000528:	4b6c      	ldr	r3, [pc, #432]	; (80006dc <fsm_for_input_processing+0x240>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a6d      	ldr	r2, [pc, #436]	; (80006e4 <fsm_for_input_processing+0x248>)
 800052e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000532:	3201      	adds	r2, #1
 8000534:	496b      	ldr	r1, [pc, #428]	; (80006e4 <fsm_for_input_processing+0x248>)
 8000536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            mode_digit++;
 800053a:	4b6b      	ldr	r3, [pc, #428]	; (80006e8 <fsm_for_input_processing+0x24c>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	3301      	adds	r3, #1
 8000540:	4a69      	ldr	r2, [pc, #420]	; (80006e8 <fsm_for_input_processing+0x24c>)
 8000542:	6013      	str	r3, [r2, #0]
            if(mode_digit > 99) mode_digit = 5;
 8000544:	4b68      	ldr	r3, [pc, #416]	; (80006e8 <fsm_for_input_processing+0x24c>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2b63      	cmp	r3, #99	; 0x63
 800054a:	dd02      	ble.n	8000552 <fsm_for_input_processing+0xb6>
 800054c:	4b66      	ldr	r3, [pc, #408]	; (80006e8 <fsm_for_input_processing+0x24c>)
 800054e:	2205      	movs	r2, #5
 8000550:	601a      	str	r2, [r3, #0]
        if (button_is_pressed_1s(1)) {  // Giữ ≥ 1s → tăng 5 mỗi 1s
 8000552:	2001      	movs	r0, #1
 8000554:	f000 f988 	bl	8000868 <button_is_pressed_1s>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d016      	beq.n	800058c <fsm_for_input_processing+0xf0>
            trafficTimeTemp[0][edit_phase] += 5;
 800055e:	4b5f      	ldr	r3, [pc, #380]	; (80006dc <fsm_for_input_processing+0x240>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	4a60      	ldr	r2, [pc, #384]	; (80006e4 <fsm_for_input_processing+0x248>)
 8000564:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000568:	4b5c      	ldr	r3, [pc, #368]	; (80006dc <fsm_for_input_processing+0x240>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	3205      	adds	r2, #5
 800056e:	495d      	ldr	r1, [pc, #372]	; (80006e4 <fsm_for_input_processing+0x248>)
 8000570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            mode_digit += 5;
 8000574:	4b5c      	ldr	r3, [pc, #368]	; (80006e8 <fsm_for_input_processing+0x24c>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	3305      	adds	r3, #5
 800057a:	4a5b      	ldr	r2, [pc, #364]	; (80006e8 <fsm_for_input_processing+0x24c>)
 800057c:	6013      	str	r3, [r2, #0]
            if(mode_digit > 99) mode_digit = 5;
 800057e:	4b5a      	ldr	r3, [pc, #360]	; (80006e8 <fsm_for_input_processing+0x24c>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	2b63      	cmp	r3, #99	; 0x63
 8000584:	dd02      	ble.n	800058c <fsm_for_input_processing+0xf0>
 8000586:	4b58      	ldr	r3, [pc, #352]	; (80006e8 <fsm_for_input_processing+0x24c>)
 8000588:	2205      	movs	r2, #5
 800058a:	601a      	str	r2, [r3, #0]
        if (trafficTimeTemp[0][edit_phase] > 99) {
 800058c:	4b53      	ldr	r3, [pc, #332]	; (80006dc <fsm_for_input_processing+0x240>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a54      	ldr	r2, [pc, #336]	; (80006e4 <fsm_for_input_processing+0x248>)
 8000592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000596:	2b63      	cmp	r3, #99	; 0x63
 8000598:	dd05      	ble.n	80005a6 <fsm_for_input_processing+0x10a>
            trafficTimeTemp[0][edit_phase] = 5;
 800059a:	4b50      	ldr	r3, [pc, #320]	; (80006dc <fsm_for_input_processing+0x240>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4a51      	ldr	r2, [pc, #324]	; (80006e4 <fsm_for_input_processing+0x248>)
 80005a0:	2105      	movs	r1, #5
 80005a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        if (button_is_pressed(0)) {
 80005a6:	2000      	movs	r0, #0
 80005a8:	f000 f940 	bl	800082c <button_is_pressed>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d01f      	beq.n	80005f2 <fsm_for_input_processing+0x156>
            edit_phase++;
 80005b2:	4b4a      	ldr	r3, [pc, #296]	; (80006dc <fsm_for_input_processing+0x240>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	3301      	adds	r3, #1
 80005b8:	4a48      	ldr	r2, [pc, #288]	; (80006dc <fsm_for_input_processing+0x240>)
 80005ba:	6013      	str	r3, [r2, #0]
            if (edit_phase > 2) {
 80005bc:	4b47      	ldr	r3, [pc, #284]	; (80006dc <fsm_for_input_processing+0x240>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2b02      	cmp	r3, #2
 80005c2:	dd06      	ble.n	80005d2 <fsm_for_input_processing+0x136>
                edit_phase = -1; // quay lại pha đỏ
 80005c4:	4b45      	ldr	r3, [pc, #276]	; (80006dc <fsm_for_input_processing+0x240>)
 80005c6:	f04f 32ff 	mov.w	r2, #4294967295
 80005ca:	601a      	str	r2, [r3, #0]
                mode = 0;
 80005cc:	4b42      	ldr	r3, [pc, #264]	; (80006d8 <fsm_for_input_processing+0x23c>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
            if(edit_phase == -1) mode_digit = 0;
 80005d2:	4b42      	ldr	r3, [pc, #264]	; (80006dc <fsm_for_input_processing+0x240>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005da:	d103      	bne.n	80005e4 <fsm_for_input_processing+0x148>
 80005dc:	4b42      	ldr	r3, [pc, #264]	; (80006e8 <fsm_for_input_processing+0x24c>)
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	e006      	b.n	80005f2 <fsm_for_input_processing+0x156>
            mode_digit = trafficTimeBackup[0][edit_phase];
 80005e4:	4b3d      	ldr	r3, [pc, #244]	; (80006dc <fsm_for_input_processing+0x240>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a3d      	ldr	r2, [pc, #244]	; (80006e0 <fsm_for_input_processing+0x244>)
 80005ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ee:	4a3e      	ldr	r2, [pc, #248]	; (80006e8 <fsm_for_input_processing+0x24c>)
 80005f0:	6013      	str	r3, [r2, #0]
        if (button_is_pressed(2)) {
 80005f2:	2002      	movs	r0, #2
 80005f4:	f000 f91a 	bl	800082c <button_is_pressed>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d067      	beq.n	80006ce <fsm_for_input_processing+0x232>
        	if(edit_phase == 0)
 80005fe:	4b37      	ldr	r3, [pc, #220]	; (80006dc <fsm_for_input_processing+0x240>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d117      	bne.n	8000636 <fsm_for_input_processing+0x19a>
        		trafficTimeTemp[1][edit_phase] += trafficTimeTemp[0][edit_phase] - trafficTimeBackup[0][edit_phase];
 8000606:	4b35      	ldr	r3, [pc, #212]	; (80006dc <fsm_for_input_processing+0x240>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a36      	ldr	r2, [pc, #216]	; (80006e4 <fsm_for_input_processing+0x248>)
 800060c:	3303      	adds	r3, #3
 800060e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000612:	4b32      	ldr	r3, [pc, #200]	; (80006dc <fsm_for_input_processing+0x240>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a33      	ldr	r2, [pc, #204]	; (80006e4 <fsm_for_input_processing+0x248>)
 8000618:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800061c:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <fsm_for_input_processing+0x240>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	482f      	ldr	r0, [pc, #188]	; (80006e0 <fsm_for_input_processing+0x244>)
 8000622:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000626:	1ad2      	subs	r2, r2, r3
 8000628:	4b2c      	ldr	r3, [pc, #176]	; (80006dc <fsm_for_input_processing+0x240>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	440a      	add	r2, r1
 800062e:	492d      	ldr	r1, [pc, #180]	; (80006e4 <fsm_for_input_processing+0x248>)
 8000630:	3303      	adds	r3, #3
 8000632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        	if(edit_phase == 1)
 8000636:	4b29      	ldr	r3, [pc, #164]	; (80006dc <fsm_for_input_processing+0x240>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	2b01      	cmp	r3, #1
 800063c:	d10f      	bne.n	800065e <fsm_for_input_processing+0x1c2>
        		trafficTimeTemp[1][2] += trafficTimeTemp[0][edit_phase] - trafficTimeBackup[0][edit_phase];
 800063e:	4b29      	ldr	r3, [pc, #164]	; (80006e4 <fsm_for_input_processing+0x248>)
 8000640:	695a      	ldr	r2, [r3, #20]
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <fsm_for_input_processing+0x240>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4927      	ldr	r1, [pc, #156]	; (80006e4 <fsm_for_input_processing+0x248>)
 8000648:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800064c:	4b23      	ldr	r3, [pc, #140]	; (80006dc <fsm_for_input_processing+0x240>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4823      	ldr	r0, [pc, #140]	; (80006e0 <fsm_for_input_processing+0x244>)
 8000652:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000656:	1acb      	subs	r3, r1, r3
 8000658:	4413      	add	r3, r2
 800065a:	4a22      	ldr	r2, [pc, #136]	; (80006e4 <fsm_for_input_processing+0x248>)
 800065c:	6153      	str	r3, [r2, #20]
        	if(edit_phase == 2)
 800065e:	4b1f      	ldr	r3, [pc, #124]	; (80006dc <fsm_for_input_processing+0x240>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	2b02      	cmp	r3, #2
 8000664:	d10c      	bne.n	8000680 <fsm_for_input_processing+0x1e4>
        		trafficTimeTemp[1][1] = trafficTimeTemp[0][edit_phase] - trafficTimeBackup[0][edit_phase];
 8000666:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <fsm_for_input_processing+0x240>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a1e      	ldr	r2, [pc, #120]	; (80006e4 <fsm_for_input_processing+0x248>)
 800066c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000670:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <fsm_for_input_processing+0x240>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	491a      	ldr	r1, [pc, #104]	; (80006e0 <fsm_for_input_processing+0x244>)
 8000676:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800067a:	1ad3      	subs	r3, r2, r3
 800067c:	4a19      	ldr	r2, [pc, #100]	; (80006e4 <fsm_for_input_processing+0x248>)
 800067e:	6113      	str	r3, [r2, #16]
            for (int i = 0; i < 2; i++)
 8000680:	2300      	movs	r3, #0
 8000682:	607b      	str	r3, [r7, #4]
 8000684:	e01d      	b.n	80006c2 <fsm_for_input_processing+0x226>
                for (int j = 0; j < 3; j++)
 8000686:	2300      	movs	r3, #0
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	e014      	b.n	80006b6 <fsm_for_input_processing+0x21a>
                    trafficTimeBackup[i][j] = trafficTimeTemp[i][j];
 800068c:	4915      	ldr	r1, [pc, #84]	; (80006e4 <fsm_for_input_processing+0x248>)
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	4613      	mov	r3, r2
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	4413      	add	r3, r2
 8000696:	683a      	ldr	r2, [r7, #0]
 8000698:	4413      	add	r3, r2
 800069a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800069e:	4810      	ldr	r0, [pc, #64]	; (80006e0 <fsm_for_input_processing+0x244>)
 80006a0:	687a      	ldr	r2, [r7, #4]
 80006a2:	4613      	mov	r3, r2
 80006a4:	005b      	lsls	r3, r3, #1
 80006a6:	4413      	add	r3, r2
 80006a8:	683a      	ldr	r2, [r7, #0]
 80006aa:	4413      	add	r3, r2
 80006ac:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                for (int j = 0; j < 3; j++)
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	3301      	adds	r3, #1
 80006b4:	603b      	str	r3, [r7, #0]
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	2b02      	cmp	r3, #2
 80006ba:	dde7      	ble.n	800068c <fsm_for_input_processing+0x1f0>
            for (int i = 0; i < 2; i++)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	3301      	adds	r3, #1
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	2b01      	cmp	r3, #1
 80006c6:	ddde      	ble.n	8000686 <fsm_for_input_processing+0x1ea>
        break;
 80006c8:	e001      	b.n	80006ce <fsm_for_input_processing+0x232>
        break;
 80006ca:	bf00      	nop
 80006cc:	e000      	b.n	80006d0 <fsm_for_input_processing+0x234>
        break;
 80006ce:	bf00      	nop
}
 80006d0:	bf00      	nop
 80006d2:	3710      	adds	r7, #16
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	20000058 	.word	0x20000058
 80006dc:	2000005c 	.word	0x2000005c
 80006e0:	20000000 	.word	0x20000000
 80006e4:	200003b0 	.word	0x200003b0
 80006e8:	20000084 	.word	0x20000084

080006ec <button_reading>:
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];
static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];      // =1 nếu giữ >1s
static uint8_t flagForButtonPressDetected[N0_OF_BUTTONS]; // =1 nếu nhấn 1 lần

// ======= Đọc nút nhấn (gọi mỗi 10ms trong timer interrupt) =======
void button_reading(void) {
 80006ec:	b590      	push	{r4, r7, lr}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++) {
 80006f2:	2300      	movs	r3, #0
 80006f4:	71fb      	strb	r3, [r7, #7]
 80006f6:	e07e      	b.n	80007f6 <button_reading+0x10a>
		// --- Đọc chân thực tế ---
		switch (i) {
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	d01c      	beq.n	8000738 <button_reading+0x4c>
 80006fe:	2b02      	cmp	r3, #2
 8000700:	dc25      	bgt.n	800074e <button_reading+0x62>
 8000702:	2b00      	cmp	r3, #0
 8000704:	d002      	beq.n	800070c <button_reading+0x20>
 8000706:	2b01      	cmp	r3, #1
 8000708:	d00b      	beq.n	8000722 <button_reading+0x36>
				break;
			case 2:
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
				break;
			default:
				break;
 800070a:	e020      	b.n	800074e <button_reading+0x62>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 800070c:	79fc      	ldrb	r4, [r7, #7]
 800070e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000712:	483d      	ldr	r0, [pc, #244]	; (8000808 <button_reading+0x11c>)
 8000714:	f001 fa80 	bl	8001c18 <HAL_GPIO_ReadPin>
 8000718:	4603      	mov	r3, r0
 800071a:	461a      	mov	r2, r3
 800071c:	4b3b      	ldr	r3, [pc, #236]	; (800080c <button_reading+0x120>)
 800071e:	551a      	strb	r2, [r3, r4]
				break;
 8000720:	e016      	b.n	8000750 <button_reading+0x64>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 8000722:	79fc      	ldrb	r4, [r7, #7]
 8000724:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000728:	4837      	ldr	r0, [pc, #220]	; (8000808 <button_reading+0x11c>)
 800072a:	f001 fa75 	bl	8001c18 <HAL_GPIO_ReadPin>
 800072e:	4603      	mov	r3, r0
 8000730:	461a      	mov	r2, r3
 8000732:	4b36      	ldr	r3, [pc, #216]	; (800080c <button_reading+0x120>)
 8000734:	551a      	strb	r2, [r3, r4]
				break;
 8000736:	e00b      	b.n	8000750 <button_reading+0x64>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
 8000738:	79fc      	ldrb	r4, [r7, #7]
 800073a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800073e:	4832      	ldr	r0, [pc, #200]	; (8000808 <button_reading+0x11c>)
 8000740:	f001 fa6a 	bl	8001c18 <HAL_GPIO_ReadPin>
 8000744:	4603      	mov	r3, r0
 8000746:	461a      	mov	r2, r3
 8000748:	4b30      	ldr	r3, [pc, #192]	; (800080c <button_reading+0x120>)
 800074a:	551a      	strb	r2, [r3, r4]
				break;
 800074c:	e000      	b.n	8000750 <button_reading+0x64>
				break;
 800074e:	bf00      	nop
		}

		// --- Chống dội ---
		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 8000750:	79fb      	ldrb	r3, [r7, #7]
 8000752:	4a2e      	ldr	r2, [pc, #184]	; (800080c <button_reading+0x120>)
 8000754:	5cd2      	ldrb	r2, [r2, r3]
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	492d      	ldr	r1, [pc, #180]	; (8000810 <button_reading+0x124>)
 800075a:	5ccb      	ldrb	r3, [r1, r3]
 800075c:	429a      	cmp	r2, r3
 800075e:	d10b      	bne.n	8000778 <button_reading+0x8c>
			buttonBufferBefore[i] = buttonBuffer[i];
 8000760:	79fa      	ldrb	r2, [r7, #7]
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	492b      	ldr	r1, [pc, #172]	; (8000814 <button_reading+0x128>)
 8000766:	5c89      	ldrb	r1, [r1, r2]
 8000768:	4a2b      	ldr	r2, [pc, #172]	; (8000818 <button_reading+0x12c>)
 800076a:	54d1      	strb	r1, [r2, r3]
			buttonBuffer[i] = debounceButtonBuffer1[i];
 800076c:	79fa      	ldrb	r2, [r7, #7]
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	4926      	ldr	r1, [pc, #152]	; (800080c <button_reading+0x120>)
 8000772:	5c89      	ldrb	r1, [r1, r2]
 8000774:	4a27      	ldr	r2, [pc, #156]	; (8000814 <button_reading+0x128>)
 8000776:	54d1      	strb	r1, [r2, r3]
		}
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000778:	79fa      	ldrb	r2, [r7, #7]
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	4923      	ldr	r1, [pc, #140]	; (800080c <button_reading+0x120>)
 800077e:	5c89      	ldrb	r1, [r1, r2]
 8000780:	4a23      	ldr	r2, [pc, #140]	; (8000810 <button_reading+0x124>)
 8000782:	54d1      	strb	r1, [r2, r3]

		// --- Kiểm tra nhấn 1 lần ---
		if (buttonBufferBefore[i] == BUTTON_IS_RELEASED && buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000784:	79fb      	ldrb	r3, [r7, #7]
 8000786:	4a24      	ldr	r2, [pc, #144]	; (8000818 <button_reading+0x12c>)
 8000788:	5cd3      	ldrb	r3, [r2, r3]
 800078a:	2b01      	cmp	r3, #1
 800078c:	d108      	bne.n	80007a0 <button_reading+0xb4>
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	4a20      	ldr	r2, [pc, #128]	; (8000814 <button_reading+0x128>)
 8000792:	5cd3      	ldrb	r3, [r2, r3]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d103      	bne.n	80007a0 <button_reading+0xb4>
			flagForButtonPressDetected[i] = 1;
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	4a20      	ldr	r2, [pc, #128]	; (800081c <button_reading+0x130>)
 800079c:	2101      	movs	r1, #1
 800079e:	54d1      	strb	r1, [r2, r3]
		}

		// --- Kiểm tra giữ lâu hơn 1s ---
		if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	4a1c      	ldr	r2, [pc, #112]	; (8000814 <button_reading+0x128>)
 80007a4:	5cd3      	ldrb	r3, [r2, r3]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d119      	bne.n	80007de <button_reading+0xf2>
			if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	4a1c      	ldr	r2, [pc, #112]	; (8000820 <button_reading+0x134>)
 80007ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007b2:	2b63      	cmp	r3, #99	; 0x63
 80007b4:	d809      	bhi.n	80007ca <button_reading+0xde>
				counterForButtonPress1s[i]++;
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	4a19      	ldr	r2, [pc, #100]	; (8000820 <button_reading+0x134>)
 80007ba:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80007be:	3201      	adds	r2, #1
 80007c0:	b291      	uxth	r1, r2
 80007c2:	4a17      	ldr	r2, [pc, #92]	; (8000820 <button_reading+0x134>)
 80007c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80007c8:	e012      	b.n	80007f0 <button_reading+0x104>
			} else {
				flagForButtonPress1s[i] = 1;
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	4a15      	ldr	r2, [pc, #84]	; (8000824 <button_reading+0x138>)
 80007ce:	2101      	movs	r1, #1
 80007d0:	54d1      	strb	r1, [r2, r3]
				HAL_GPIO_TogglePin(Led_red_GPIO_Port, Led_red_Pin);
 80007d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007d6:	4814      	ldr	r0, [pc, #80]	; (8000828 <button_reading+0x13c>)
 80007d8:	f001 fa4d 	bl	8001c76 <HAL_GPIO_TogglePin>
 80007dc:	e008      	b.n	80007f0 <button_reading+0x104>
			}
		} else {
			counterForButtonPress1s[i] = 0;
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	4a0f      	ldr	r2, [pc, #60]	; (8000820 <button_reading+0x134>)
 80007e2:	2100      	movs	r1, #0
 80007e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	4a0e      	ldr	r2, [pc, #56]	; (8000824 <button_reading+0x138>)
 80007ec:	2100      	movs	r1, #0
 80007ee:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++) {
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	3301      	adds	r3, #1
 80007f4:	71fb      	strb	r3, [r7, #7]
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	2b02      	cmp	r3, #2
 80007fa:	f67f af7d 	bls.w	80006f8 <button_reading+0xc>
		}
	}
}
 80007fe:	bf00      	nop
 8000800:	bf00      	nop
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	bd90      	pop	{r4, r7, pc}
 8000808:	40010800 	.word	0x40010800
 800080c:	20000064 	.word	0x20000064
 8000810:	20000068 	.word	0x20000068
 8000814:	20000060 	.word	0x20000060
 8000818:	2000006c 	.word	0x2000006c
 800081c:	2000007c 	.word	0x2000007c
 8000820:	20000070 	.word	0x20000070
 8000824:	20000078 	.word	0x20000078
 8000828:	40011000 	.word	0x40011000

0800082c <button_is_pressed>:

// ======= Hàm kiểm tra nhấn 1 lần (chỉ true đúng 1 chu kỳ đọc) =======
unsigned char button_is_pressed(uint8_t index) {
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	2b02      	cmp	r3, #2
 800083a:	d901      	bls.n	8000840 <button_is_pressed+0x14>
 800083c:	2300      	movs	r3, #0
 800083e:	e00b      	b.n	8000858 <button_is_pressed+0x2c>
	if (flagForButtonPressDetected[index]) {
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	4a08      	ldr	r2, [pc, #32]	; (8000864 <button_is_pressed+0x38>)
 8000844:	5cd3      	ldrb	r3, [r2, r3]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d005      	beq.n	8000856 <button_is_pressed+0x2a>
		flagForButtonPressDetected[index] = 0; // reset sau khi đọc
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	4a05      	ldr	r2, [pc, #20]	; (8000864 <button_is_pressed+0x38>)
 800084e:	2100      	movs	r1, #0
 8000850:	54d1      	strb	r1, [r2, r3]
		return 1;
 8000852:	2301      	movs	r3, #1
 8000854:	e000      	b.n	8000858 <button_is_pressed+0x2c>
	}
	return 0;
 8000856:	2300      	movs	r3, #0
}
 8000858:	4618      	mov	r0, r3
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	bc80      	pop	{r7}
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	2000007c 	.word	0x2000007c

08000868 <button_is_pressed_1s>:

// ======= Hàm kiểm tra giữ lâu > 1s =======
unsigned char button_is_pressed_1s(uint8_t index) {
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0xFF;
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	2b02      	cmp	r3, #2
 8000876:	d901      	bls.n	800087c <button_is_pressed_1s+0x14>
 8000878:	23ff      	movs	r3, #255	; 0xff
 800087a:	e007      	b.n	800088c <button_is_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	4a06      	ldr	r2, [pc, #24]	; (8000898 <button_is_pressed_1s+0x30>)
 8000880:	5cd3      	ldrb	r3, [r2, r3]
 8000882:	2b01      	cmp	r3, #1
 8000884:	bf0c      	ite	eq
 8000886:	2301      	moveq	r3, #1
 8000888:	2300      	movne	r3, #0
 800088a:	b2db      	uxtb	r3, r3
}
 800088c:	4618      	mov	r0, r3
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	bc80      	pop	{r7}
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	20000078 	.word	0x20000078

0800089c <TurnOffMultiplex>:

static int curpos = 0;   // main
static int curpos2 = 0;  // sub

/* -------------------- Multiplex 7-segment -------------------- */
void TurnOffMultiplex(void) {
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80008a0:	2201      	movs	r2, #1
 80008a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a6:	4805      	ldr	r0, [pc, #20]	; (80008bc <TurnOffMultiplex+0x20>)
 80008a8:	f001 f9cd 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80008ac:	2201      	movs	r2, #1
 80008ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008b2:	4802      	ldr	r0, [pc, #8]	; (80008bc <TurnOffMultiplex+0x20>)
 80008b4:	f001 f9c7 	bl	8001c46 <HAL_GPIO_WritePin>
}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40010800 	.word	0x40010800

080008c0 <TurnOffMultiplex_mode>:

void TurnOffMultiplex_mode(void) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008ca:	4805      	ldr	r0, [pc, #20]	; (80008e0 <TurnOffMultiplex_mode+0x20>)
 80008cc:	f001 f9bb 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80008d0:	2201      	movs	r2, #1
 80008d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008d6:	4802      	ldr	r0, [pc, #8]	; (80008e0 <TurnOffMultiplex_mode+0x20>)
 80008d8:	f001 f9b5 	bl	8001c46 <HAL_GPIO_WritePin>
}
 80008dc:	bf00      	nop
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	40010800 	.word	0x40010800

080008e4 <DisplayMultiplex>:

void DisplayMultiplex(void) {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
    TurnOffMultiplex();
 80008e8:	f7ff ffd8 	bl	800089c <TurnOffMultiplex>
    // Đảo EN0 và EN1
    if (pos7Seg == 0) HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80008ec:	4b11      	ldr	r3, [pc, #68]	; (8000934 <DisplayMultiplex+0x50>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d106      	bne.n	8000902 <DisplayMultiplex+0x1e>
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008fa:	480f      	ldr	r0, [pc, #60]	; (8000938 <DisplayMultiplex+0x54>)
 80008fc:	f001 f9a3 	bl	8001c46 <HAL_GPIO_WritePin>
 8000900:	e005      	b.n	800090e <DisplayMultiplex+0x2a>
    else HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000908:	480b      	ldr	r0, [pc, #44]	; (8000938 <DisplayMultiplex+0x54>)
 800090a:	f001 f99c 	bl	8001c46 <HAL_GPIO_WritePin>

    DisplayDigit(pos7Seg);
 800090e:	4b09      	ldr	r3, [pc, #36]	; (8000934 <DisplayMultiplex+0x50>)
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	4618      	mov	r0, r3
 8000914:	f000 f83e 	bl	8000994 <DisplayDigit>
    pos7Seg = (pos7Seg + 1) % 2;
 8000918:	4b06      	ldr	r3, [pc, #24]	; (8000934 <DisplayMultiplex+0x50>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	3301      	adds	r3, #1
 800091e:	2b00      	cmp	r3, #0
 8000920:	f003 0301 	and.w	r3, r3, #1
 8000924:	bfb8      	it	lt
 8000926:	425b      	neglt	r3, r3
 8000928:	b2da      	uxtb	r2, r3
 800092a:	4b02      	ldr	r3, [pc, #8]	; (8000934 <DisplayMultiplex+0x50>)
 800092c:	701a      	strb	r2, [r3, #0]
}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	2000007f 	.word	0x2000007f
 8000938:	40010800 	.word	0x40010800

0800093c <DisplayMultiplex_mode>:

void DisplayMultiplex_mode(void) {
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
    TurnOffMultiplex_mode();
 8000940:	f7ff ffbe 	bl	80008c0 <TurnOffMultiplex_mode>
    if (pos7Seg_mode == 0) HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000944:	4b11      	ldr	r3, [pc, #68]	; (800098c <DisplayMultiplex_mode+0x50>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d106      	bne.n	800095a <DisplayMultiplex_mode+0x1e>
 800094c:	2200      	movs	r2, #0
 800094e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000952:	480f      	ldr	r0, [pc, #60]	; (8000990 <DisplayMultiplex_mode+0x54>)
 8000954:	f001 f977 	bl	8001c46 <HAL_GPIO_WritePin>
 8000958:	e005      	b.n	8000966 <DisplayMultiplex_mode+0x2a>
    else HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000960:	480b      	ldr	r0, [pc, #44]	; (8000990 <DisplayMultiplex_mode+0x54>)
 8000962:	f001 f970 	bl	8001c46 <HAL_GPIO_WritePin>

    DisplayDigit_mode(pos7Seg_mode);
 8000966:	4b09      	ldr	r3, [pc, #36]	; (800098c <DisplayMultiplex_mode+0x50>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	4618      	mov	r0, r3
 800096c:	f000 f980 	bl	8000c70 <DisplayDigit_mode>
    pos7Seg_mode = (pos7Seg_mode + 1) % 2;
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <DisplayMultiplex_mode+0x50>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	3301      	adds	r3, #1
 8000976:	2b00      	cmp	r3, #0
 8000978:	f003 0301 	and.w	r3, r3, #1
 800097c:	bfb8      	it	lt
 800097e:	425b      	neglt	r3, r3
 8000980:	b2da      	uxtb	r2, r3
 8000982:	4b02      	ldr	r3, [pc, #8]	; (800098c <DisplayMultiplex_mode+0x50>)
 8000984:	701a      	strb	r2, [r3, #0]
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000080 	.word	0x20000080
 8000990:	40010800 	.word	0x40010800

08000994 <DisplayDigit>:

/* -------------------- Hiển thị 7-segment -------------------- */
void DisplayDigit(int pos) {
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
    // Tắt tất cả LED
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_SET);
 800099c:	2201      	movs	r2, #1
 800099e:	2101      	movs	r1, #1
 80009a0:	48af      	ldr	r0, [pc, #700]	; (8000c60 <DisplayDigit+0x2cc>)
 80009a2:	f001 f950 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_SET);
 80009a6:	2201      	movs	r2, #1
 80009a8:	2102      	movs	r1, #2
 80009aa:	48ad      	ldr	r0, [pc, #692]	; (8000c60 <DisplayDigit+0x2cc>)
 80009ac:	f001 f94b 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_SET);
 80009b0:	2201      	movs	r2, #1
 80009b2:	2104      	movs	r1, #4
 80009b4:	48aa      	ldr	r0, [pc, #680]	; (8000c60 <DisplayDigit+0x2cc>)
 80009b6:	f001 f946 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_SET);
 80009ba:	2201      	movs	r2, #1
 80009bc:	2108      	movs	r1, #8
 80009be:	48a8      	ldr	r0, [pc, #672]	; (8000c60 <DisplayDigit+0x2cc>)
 80009c0:	f001 f941 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_SET);
 80009c4:	2201      	movs	r2, #1
 80009c6:	2110      	movs	r1, #16
 80009c8:	48a5      	ldr	r0, [pc, #660]	; (8000c60 <DisplayDigit+0x2cc>)
 80009ca:	f001 f93c 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_SET);
 80009ce:	2201      	movs	r2, #1
 80009d0:	2120      	movs	r1, #32
 80009d2:	48a3      	ldr	r0, [pc, #652]	; (8000c60 <DisplayDigit+0x2cc>)
 80009d4:	f001 f937 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_SET);
 80009d8:	2201      	movs	r2, #1
 80009da:	2140      	movs	r1, #64	; 0x40
 80009dc:	48a0      	ldr	r0, [pc, #640]	; (8000c60 <DisplayDigit+0x2cc>)
 80009de:	f001 f932 	bl	8001c46 <HAL_GPIO_WritePin>

    int num = (pos == 0) ? trafficTime[0][curpos] / 10 : trafficTime[0][curpos] % 10;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d10b      	bne.n	8000a00 <DisplayDigit+0x6c>
 80009e8:	4b9e      	ldr	r3, [pc, #632]	; (8000c64 <DisplayDigit+0x2d0>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a9e      	ldr	r2, [pc, #632]	; (8000c68 <DisplayDigit+0x2d4>)
 80009ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009f2:	4a9e      	ldr	r2, [pc, #632]	; (8000c6c <DisplayDigit+0x2d8>)
 80009f4:	fb82 1203 	smull	r1, r2, r2, r3
 80009f8:	1092      	asrs	r2, r2, #2
 80009fa:	17db      	asrs	r3, r3, #31
 80009fc:	1ad2      	subs	r2, r2, r3
 80009fe:	e00f      	b.n	8000a20 <DisplayDigit+0x8c>
 8000a00:	4b98      	ldr	r3, [pc, #608]	; (8000c64 <DisplayDigit+0x2d0>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a98      	ldr	r2, [pc, #608]	; (8000c68 <DisplayDigit+0x2d4>)
 8000a06:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000a0a:	4b98      	ldr	r3, [pc, #608]	; (8000c6c <DisplayDigit+0x2d8>)
 8000a0c:	fb83 2301 	smull	r2, r3, r3, r1
 8000a10:	109a      	asrs	r2, r3, #2
 8000a12:	17cb      	asrs	r3, r1, #31
 8000a14:	1ad2      	subs	r2, r2, r3
 8000a16:	4613      	mov	r3, r2
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	4413      	add	r3, r2
 8000a1c:	005b      	lsls	r3, r3, #1
 8000a1e:	1aca      	subs	r2, r1, r3
 8000a20:	60fa      	str	r2, [r7, #12]
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	2b09      	cmp	r3, #9
 8000a26:	f200 8116 	bhi.w	8000c56 <DisplayDigit+0x2c2>
 8000a2a:	a201      	add	r2, pc, #4	; (adr r2, 8000a30 <DisplayDigit+0x9c>)
 8000a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a30:	08000a59 	.word	0x08000a59
 8000a34:	08000a97 	.word	0x08000a97
 8000a38:	08000aad 	.word	0x08000aad
 8000a3c:	08000ae1 	.word	0x08000ae1
 8000a40:	08000b15 	.word	0x08000b15
 8000a44:	08000b3f 	.word	0x08000b3f
 8000a48:	08000b73 	.word	0x08000b73
 8000a4c:	08000bb1 	.word	0x08000bb1
 8000a50:	08000bd1 	.word	0x08000bd1
 8000a54:	08000c19 	.word	0x08000c19

    switch(num) {
        case 0: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	4880      	ldr	r0, [pc, #512]	; (8000c60 <DisplayDigit+0x2cc>)
 8000a5e:	f001 f8f2 	bl	8001c46 <HAL_GPIO_WritePin>
 8000a62:	2200      	movs	r2, #0
 8000a64:	2102      	movs	r1, #2
 8000a66:	487e      	ldr	r0, [pc, #504]	; (8000c60 <DisplayDigit+0x2cc>)
 8000a68:	f001 f8ed 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2104      	movs	r1, #4
 8000a70:	487b      	ldr	r0, [pc, #492]	; (8000c60 <DisplayDigit+0x2cc>)
 8000a72:	f001 f8e8 	bl	8001c46 <HAL_GPIO_WritePin>
 8000a76:	2200      	movs	r2, #0
 8000a78:	2108      	movs	r1, #8
 8000a7a:	4879      	ldr	r0, [pc, #484]	; (8000c60 <DisplayDigit+0x2cc>)
 8000a7c:	f001 f8e3 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2110      	movs	r1, #16
 8000a84:	4876      	ldr	r0, [pc, #472]	; (8000c60 <DisplayDigit+0x2cc>)
 8000a86:	f001 f8de 	bl	8001c46 <HAL_GPIO_WritePin>
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2120      	movs	r1, #32
 8000a8e:	4874      	ldr	r0, [pc, #464]	; (8000c60 <DisplayDigit+0x2cc>)
 8000a90:	f001 f8d9 	bl	8001c46 <HAL_GPIO_WritePin>
                break;
 8000a94:	e0e0      	b.n	8000c58 <DisplayDigit+0x2c4>
        case 1: HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); break;
 8000a96:	2200      	movs	r2, #0
 8000a98:	2102      	movs	r1, #2
 8000a9a:	4871      	ldr	r0, [pc, #452]	; (8000c60 <DisplayDigit+0x2cc>)
 8000a9c:	f001 f8d3 	bl	8001c46 <HAL_GPIO_WritePin>
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	2104      	movs	r1, #4
 8000aa4:	486e      	ldr	r0, [pc, #440]	; (8000c60 <DisplayDigit+0x2cc>)
 8000aa6:	f001 f8ce 	bl	8001c46 <HAL_GPIO_WritePin>
 8000aaa:	e0d5      	b.n	8000c58 <DisplayDigit+0x2c4>
        case 2: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2101      	movs	r1, #1
 8000ab0:	486b      	ldr	r0, [pc, #428]	; (8000c60 <DisplayDigit+0x2cc>)
 8000ab2:	f001 f8c8 	bl	8001c46 <HAL_GPIO_WritePin>
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2102      	movs	r1, #2
 8000aba:	4869      	ldr	r0, [pc, #420]	; (8000c60 <DisplayDigit+0x2cc>)
 8000abc:	f001 f8c3 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2108      	movs	r1, #8
 8000ac4:	4866      	ldr	r0, [pc, #408]	; (8000c60 <DisplayDigit+0x2cc>)
 8000ac6:	f001 f8be 	bl	8001c46 <HAL_GPIO_WritePin>
 8000aca:	2200      	movs	r2, #0
 8000acc:	2110      	movs	r1, #16
 8000ace:	4864      	ldr	r0, [pc, #400]	; (8000c60 <DisplayDigit+0x2cc>)
 8000ad0:	f001 f8b9 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	2140      	movs	r1, #64	; 0x40
 8000ad8:	4861      	ldr	r0, [pc, #388]	; (8000c60 <DisplayDigit+0x2cc>)
 8000ada:	f001 f8b4 	bl	8001c46 <HAL_GPIO_WritePin>
 8000ade:	e0bb      	b.n	8000c58 <DisplayDigit+0x2c4>
        case 3: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	485e      	ldr	r0, [pc, #376]	; (8000c60 <DisplayDigit+0x2cc>)
 8000ae6:	f001 f8ae 	bl	8001c46 <HAL_GPIO_WritePin>
 8000aea:	2200      	movs	r2, #0
 8000aec:	2102      	movs	r1, #2
 8000aee:	485c      	ldr	r0, [pc, #368]	; (8000c60 <DisplayDigit+0x2cc>)
 8000af0:	f001 f8a9 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000af4:	2200      	movs	r2, #0
 8000af6:	2104      	movs	r1, #4
 8000af8:	4859      	ldr	r0, [pc, #356]	; (8000c60 <DisplayDigit+0x2cc>)
 8000afa:	f001 f8a4 	bl	8001c46 <HAL_GPIO_WritePin>
 8000afe:	2200      	movs	r2, #0
 8000b00:	2108      	movs	r1, #8
 8000b02:	4857      	ldr	r0, [pc, #348]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b04:	f001 f89f 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 8000b08:	2200      	movs	r2, #0
 8000b0a:	2140      	movs	r1, #64	; 0x40
 8000b0c:	4854      	ldr	r0, [pc, #336]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b0e:	f001 f89a 	bl	8001c46 <HAL_GPIO_WritePin>
 8000b12:	e0a1      	b.n	8000c58 <DisplayDigit+0x2c4>
        case 4: HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000b14:	2200      	movs	r2, #0
 8000b16:	2102      	movs	r1, #2
 8000b18:	4851      	ldr	r0, [pc, #324]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b1a:	f001 f894 	bl	8001c46 <HAL_GPIO_WritePin>
 8000b1e:	2200      	movs	r2, #0
 8000b20:	2104      	movs	r1, #4
 8000b22:	484f      	ldr	r0, [pc, #316]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b24:	f001 f88f 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2120      	movs	r1, #32
 8000b2c:	484c      	ldr	r0, [pc, #304]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b2e:	f001 f88a 	bl	8001c46 <HAL_GPIO_WritePin>
 8000b32:	2200      	movs	r2, #0
 8000b34:	2140      	movs	r1, #64	; 0x40
 8000b36:	484a      	ldr	r0, [pc, #296]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b38:	f001 f885 	bl	8001c46 <HAL_GPIO_WritePin>
 8000b3c:	e08c      	b.n	8000c58 <DisplayDigit+0x2c4>
        case 5: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2101      	movs	r1, #1
 8000b42:	4847      	ldr	r0, [pc, #284]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b44:	f001 f87f 	bl	8001c46 <HAL_GPIO_WritePin>
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2104      	movs	r1, #4
 8000b4c:	4844      	ldr	r0, [pc, #272]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b4e:	f001 f87a 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 8000b52:	2200      	movs	r2, #0
 8000b54:	2108      	movs	r1, #8
 8000b56:	4842      	ldr	r0, [pc, #264]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b58:	f001 f875 	bl	8001c46 <HAL_GPIO_WritePin>
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2120      	movs	r1, #32
 8000b60:	483f      	ldr	r0, [pc, #252]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b62:	f001 f870 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 8000b66:	2200      	movs	r2, #0
 8000b68:	2140      	movs	r1, #64	; 0x40
 8000b6a:	483d      	ldr	r0, [pc, #244]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b6c:	f001 f86b 	bl	8001c46 <HAL_GPIO_WritePin>
 8000b70:	e072      	b.n	8000c58 <DisplayDigit+0x2c4>
        case 6: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2101      	movs	r1, #1
 8000b76:	483a      	ldr	r0, [pc, #232]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b78:	f001 f865 	bl	8001c46 <HAL_GPIO_WritePin>
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2104      	movs	r1, #4
 8000b80:	4837      	ldr	r0, [pc, #220]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b82:	f001 f860 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2108      	movs	r1, #8
 8000b8a:	4835      	ldr	r0, [pc, #212]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b8c:	f001 f85b 	bl	8001c46 <HAL_GPIO_WritePin>
 8000b90:	2200      	movs	r2, #0
 8000b92:	2110      	movs	r1, #16
 8000b94:	4832      	ldr	r0, [pc, #200]	; (8000c60 <DisplayDigit+0x2cc>)
 8000b96:	f001 f856 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2120      	movs	r1, #32
 8000b9e:	4830      	ldr	r0, [pc, #192]	; (8000c60 <DisplayDigit+0x2cc>)
 8000ba0:	f001 f851 	bl	8001c46 <HAL_GPIO_WritePin>
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	2140      	movs	r1, #64	; 0x40
 8000ba8:	482d      	ldr	r0, [pc, #180]	; (8000c60 <DisplayDigit+0x2cc>)
 8000baa:	f001 f84c 	bl	8001c46 <HAL_GPIO_WritePin>
 8000bae:	e053      	b.n	8000c58 <DisplayDigit+0x2c4>
        case 7: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	482a      	ldr	r0, [pc, #168]	; (8000c60 <DisplayDigit+0x2cc>)
 8000bb6:	f001 f846 	bl	8001c46 <HAL_GPIO_WritePin>
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2102      	movs	r1, #2
 8000bbe:	4828      	ldr	r0, [pc, #160]	; (8000c60 <DisplayDigit+0x2cc>)
 8000bc0:	f001 f841 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); break;
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2104      	movs	r1, #4
 8000bc8:	4825      	ldr	r0, [pc, #148]	; (8000c60 <DisplayDigit+0x2cc>)
 8000bca:	f001 f83c 	bl	8001c46 <HAL_GPIO_WritePin>
 8000bce:	e043      	b.n	8000c58 <DisplayDigit+0x2c4>
        case 8: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	4822      	ldr	r0, [pc, #136]	; (8000c60 <DisplayDigit+0x2cc>)
 8000bd6:	f001 f836 	bl	8001c46 <HAL_GPIO_WritePin>
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2102      	movs	r1, #2
 8000bde:	4820      	ldr	r0, [pc, #128]	; (8000c60 <DisplayDigit+0x2cc>)
 8000be0:	f001 f831 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	2104      	movs	r1, #4
 8000be8:	481d      	ldr	r0, [pc, #116]	; (8000c60 <DisplayDigit+0x2cc>)
 8000bea:	f001 f82c 	bl	8001c46 <HAL_GPIO_WritePin>
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2108      	movs	r1, #8
 8000bf2:	481b      	ldr	r0, [pc, #108]	; (8000c60 <DisplayDigit+0x2cc>)
 8000bf4:	f001 f827 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	2110      	movs	r1, #16
 8000bfc:	4818      	ldr	r0, [pc, #96]	; (8000c60 <DisplayDigit+0x2cc>)
 8000bfe:	f001 f822 	bl	8001c46 <HAL_GPIO_WritePin>
 8000c02:	2200      	movs	r2, #0
 8000c04:	2120      	movs	r1, #32
 8000c06:	4816      	ldr	r0, [pc, #88]	; (8000c60 <DisplayDigit+0x2cc>)
 8000c08:	f001 f81d 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	2140      	movs	r1, #64	; 0x40
 8000c10:	4813      	ldr	r0, [pc, #76]	; (8000c60 <DisplayDigit+0x2cc>)
 8000c12:	f001 f818 	bl	8001c46 <HAL_GPIO_WritePin>
 8000c16:	e01f      	b.n	8000c58 <DisplayDigit+0x2c4>
        case 9: HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2101      	movs	r1, #1
 8000c1c:	4810      	ldr	r0, [pc, #64]	; (8000c60 <DisplayDigit+0x2cc>)
 8000c1e:	f001 f812 	bl	8001c46 <HAL_GPIO_WritePin>
 8000c22:	2200      	movs	r2, #0
 8000c24:	2102      	movs	r1, #2
 8000c26:	480e      	ldr	r0, [pc, #56]	; (8000c60 <DisplayDigit+0x2cc>)
 8000c28:	f001 f80d 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	2104      	movs	r1, #4
 8000c30:	480b      	ldr	r0, [pc, #44]	; (8000c60 <DisplayDigit+0x2cc>)
 8000c32:	f001 f808 	bl	8001c46 <HAL_GPIO_WritePin>
 8000c36:	2200      	movs	r2, #0
 8000c38:	2108      	movs	r1, #8
 8000c3a:	4809      	ldr	r0, [pc, #36]	; (8000c60 <DisplayDigit+0x2cc>)
 8000c3c:	f001 f803 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET); break;
 8000c40:	2200      	movs	r2, #0
 8000c42:	2120      	movs	r1, #32
 8000c44:	4806      	ldr	r0, [pc, #24]	; (8000c60 <DisplayDigit+0x2cc>)
 8000c46:	f000 fffe 	bl	8001c46 <HAL_GPIO_WritePin>
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2140      	movs	r1, #64	; 0x40
 8000c4e:	4804      	ldr	r0, [pc, #16]	; (8000c60 <DisplayDigit+0x2cc>)
 8000c50:	f000 fff9 	bl	8001c46 <HAL_GPIO_WritePin>
 8000c54:	e000      	b.n	8000c58 <DisplayDigit+0x2c4>
        default: break;
 8000c56:	bf00      	nop
    }
}
 8000c58:	bf00      	nop
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	40010c00 	.word	0x40010c00
 8000c64:	20000088 	.word	0x20000088
 8000c68:	20000018 	.word	0x20000018
 8000c6c:	66666667 	.word	0x66666667

08000c70 <DisplayDigit_mode>:

void DisplayDigit_mode(int pos) {
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
    // Tắt tất cả LED
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2180      	movs	r1, #128	; 0x80
 8000c7c:	48c6      	ldr	r0, [pc, #792]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000c7e:	f000 ffe2 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 8000c82:	2201      	movs	r2, #1
 8000c84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c88:	48c3      	ldr	r0, [pc, #780]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000c8a:	f000 ffdc 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 8000c8e:	2201      	movs	r2, #1
 8000c90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c94:	48c0      	ldr	r0, [pc, #768]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000c96:	f000 ffd6 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ca0:	48bd      	ldr	r0, [pc, #756]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000ca2:	f000 ffd0 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cac:	48ba      	ldr	r0, [pc, #744]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000cae:	f000 ffca 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cb8:	48b7      	ldr	r0, [pc, #732]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000cba:	f000 ffc4 	bl	8001c46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cc4:	48b4      	ldr	r0, [pc, #720]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000cc6:	f000 ffbe 	bl	8001c46 <HAL_GPIO_WritePin>

    int num;
    if(pos == 0) num = mode_digit % 10;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d10d      	bne.n	8000cec <DisplayDigit_mode+0x7c>
 8000cd0:	4bb2      	ldr	r3, [pc, #712]	; (8000f9c <DisplayDigit_mode+0x32c>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	4bb2      	ldr	r3, [pc, #712]	; (8000fa0 <DisplayDigit_mode+0x330>)
 8000cd6:	fb83 1302 	smull	r1, r3, r3, r2
 8000cda:	1099      	asrs	r1, r3, #2
 8000cdc:	17d3      	asrs	r3, r2, #31
 8000cde:	1ac9      	subs	r1, r1, r3
 8000ce0:	460b      	mov	r3, r1
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	440b      	add	r3, r1
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	60fb      	str	r3, [r7, #12]
    if(pos == 1) num = mode_digit / 10;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d108      	bne.n	8000d04 <DisplayDigit_mode+0x94>
 8000cf2:	4baa      	ldr	r3, [pc, #680]	; (8000f9c <DisplayDigit_mode+0x32c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4aaa      	ldr	r2, [pc, #680]	; (8000fa0 <DisplayDigit_mode+0x330>)
 8000cf8:	fb82 1203 	smull	r1, r2, r2, r3
 8000cfc:	1092      	asrs	r2, r2, #2
 8000cfe:	17db      	asrs	r3, r3, #31
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	2b09      	cmp	r3, #9
 8000d08:	f200 8140 	bhi.w	8000f8c <DisplayDigit_mode+0x31c>
 8000d0c:	a201      	add	r2, pc, #4	; (adr r2, 8000d14 <DisplayDigit_mode+0xa4>)
 8000d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d12:	bf00      	nop
 8000d14:	08000d3d 	.word	0x08000d3d
 8000d18:	08000d85 	.word	0x08000d85
 8000d1c:	08000d9f 	.word	0x08000d9f
 8000d20:	08000ddb 	.word	0x08000ddb
 8000d24:	08000e17 	.word	0x08000e17
 8000d28:	08000e49 	.word	0x08000e49
 8000d2c:	08000e85 	.word	0x08000e85
 8000d30:	08000ecd 	.word	0x08000ecd
 8000d34:	08000ef1 	.word	0x08000ef1
 8000d38:	08000f45 	.word	0x08000f45

    switch(num) {
        case 0: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2180      	movs	r1, #128	; 0x80
 8000d40:	4895      	ldr	r0, [pc, #596]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000d42:	f000 ff80 	bl	8001c46 <HAL_GPIO_WritePin>
 8000d46:	2200      	movs	r2, #0
 8000d48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d4c:	4892      	ldr	r0, [pc, #584]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000d4e:	f000 ff7a 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d58:	488f      	ldr	r0, [pc, #572]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000d5a:	f000 ff74 	bl	8001c46 <HAL_GPIO_WritePin>
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d64:	488c      	ldr	r0, [pc, #560]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000d66:	f000 ff6e 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET); break;
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d70:	4889      	ldr	r0, [pc, #548]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000d72:	f000 ff68 	bl	8001c46 <HAL_GPIO_WritePin>
 8000d76:	2200      	movs	r2, #0
 8000d78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d7c:	4886      	ldr	r0, [pc, #536]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000d7e:	f000 ff62 	bl	8001c46 <HAL_GPIO_WritePin>
 8000d82:	e104      	b.n	8000f8e <DisplayDigit_mode+0x31e>
        case 1: HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); break;
 8000d84:	2200      	movs	r2, #0
 8000d86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d8a:	4883      	ldr	r0, [pc, #524]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000d8c:	f000 ff5b 	bl	8001c46 <HAL_GPIO_WritePin>
 8000d90:	2200      	movs	r2, #0
 8000d92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d96:	4880      	ldr	r0, [pc, #512]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000d98:	f000 ff55 	bl	8001c46 <HAL_GPIO_WritePin>
 8000d9c:	e0f7      	b.n	8000f8e <DisplayDigit_mode+0x31e>
        case 2: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2180      	movs	r1, #128	; 0x80
 8000da2:	487d      	ldr	r0, [pc, #500]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000da4:	f000 ff4f 	bl	8001c46 <HAL_GPIO_WritePin>
 8000da8:	2200      	movs	r2, #0
 8000daa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dae:	487a      	ldr	r0, [pc, #488]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000db0:	f000 ff49 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000db4:	2200      	movs	r2, #0
 8000db6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dba:	4877      	ldr	r0, [pc, #476]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000dbc:	f000 ff43 	bl	8001c46 <HAL_GPIO_WritePin>
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dc6:	4874      	ldr	r0, [pc, #464]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000dc8:	f000 ff3d 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dd2:	4871      	ldr	r0, [pc, #452]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000dd4:	f000 ff37 	bl	8001c46 <HAL_GPIO_WritePin>
 8000dd8:	e0d9      	b.n	8000f8e <DisplayDigit_mode+0x31e>
        case 3: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2180      	movs	r1, #128	; 0x80
 8000dde:	486e      	ldr	r0, [pc, #440]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000de0:	f000 ff31 	bl	8001c46 <HAL_GPIO_WritePin>
 8000de4:	2200      	movs	r2, #0
 8000de6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dea:	486b      	ldr	r0, [pc, #428]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000dec:	f000 ff2b 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000df0:	2200      	movs	r2, #0
 8000df2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000df6:	4868      	ldr	r0, [pc, #416]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000df8:	f000 ff25 	bl	8001c46 <HAL_GPIO_WritePin>
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e02:	4865      	ldr	r0, [pc, #404]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e04:	f000 ff1f 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e0e:	4862      	ldr	r0, [pc, #392]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e10:	f000 ff19 	bl	8001c46 <HAL_GPIO_WritePin>
 8000e14:	e0bb      	b.n	8000f8e <DisplayDigit_mode+0x31e>
        case 4: HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000e16:	2200      	movs	r2, #0
 8000e18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e1c:	485e      	ldr	r0, [pc, #376]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e1e:	f000 ff12 	bl	8001c46 <HAL_GPIO_WritePin>
 8000e22:	2200      	movs	r2, #0
 8000e24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e28:	485b      	ldr	r0, [pc, #364]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e2a:	f000 ff0c 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e34:	4858      	ldr	r0, [pc, #352]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e36:	f000 ff06 	bl	8001c46 <HAL_GPIO_WritePin>
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e40:	4855      	ldr	r0, [pc, #340]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e42:	f000 ff00 	bl	8001c46 <HAL_GPIO_WritePin>
 8000e46:	e0a2      	b.n	8000f8e <DisplayDigit_mode+0x31e>
        case 5: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	2180      	movs	r1, #128	; 0x80
 8000e4c:	4852      	ldr	r0, [pc, #328]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e4e:	f000 fefa 	bl	8001c46 <HAL_GPIO_WritePin>
 8000e52:	2200      	movs	r2, #0
 8000e54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e58:	484f      	ldr	r0, [pc, #316]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e5a:	f000 fef4 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e64:	484c      	ldr	r0, [pc, #304]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e66:	f000 feee 	bl	8001c46 <HAL_GPIO_WritePin>
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e70:	4849      	ldr	r0, [pc, #292]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e72:	f000 fee8 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000e76:	2200      	movs	r2, #0
 8000e78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e7c:	4846      	ldr	r0, [pc, #280]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e7e:	f000 fee2 	bl	8001c46 <HAL_GPIO_WritePin>
 8000e82:	e084      	b.n	8000f8e <DisplayDigit_mode+0x31e>
        case 6: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000e84:	2200      	movs	r2, #0
 8000e86:	2180      	movs	r1, #128	; 0x80
 8000e88:	4843      	ldr	r0, [pc, #268]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e8a:	f000 fedc 	bl	8001c46 <HAL_GPIO_WritePin>
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e94:	4840      	ldr	r0, [pc, #256]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000e96:	f000 fed6 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ea0:	483d      	ldr	r0, [pc, #244]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000ea2:	f000 fed0 	bl	8001c46 <HAL_GPIO_WritePin>
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000eac:	483a      	ldr	r0, [pc, #232]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000eae:	f000 feca 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eb8:	4837      	ldr	r0, [pc, #220]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000eba:	f000 fec4 	bl	8001c46 <HAL_GPIO_WritePin>
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec4:	4834      	ldr	r0, [pc, #208]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000ec6:	f000 febe 	bl	8001c46 <HAL_GPIO_WritePin>
 8000eca:	e060      	b.n	8000f8e <DisplayDigit_mode+0x31e>
        case 7: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	2180      	movs	r1, #128	; 0x80
 8000ed0:	4831      	ldr	r0, [pc, #196]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000ed2:	f000 feb8 	bl	8001c46 <HAL_GPIO_WritePin>
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000edc:	482e      	ldr	r0, [pc, #184]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000ede:	f000 feb2 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); break;
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ee8:	482b      	ldr	r0, [pc, #172]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000eea:	f000 feac 	bl	8001c46 <HAL_GPIO_WritePin>
 8000eee:	e04e      	b.n	8000f8e <DisplayDigit_mode+0x31e>
        case 8: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2180      	movs	r1, #128	; 0x80
 8000ef4:	4828      	ldr	r0, [pc, #160]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000ef6:	f000 fea6 	bl	8001c46 <HAL_GPIO_WritePin>
 8000efa:	2200      	movs	r2, #0
 8000efc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f00:	4825      	ldr	r0, [pc, #148]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f02:	f000 fea0 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000f06:	2200      	movs	r2, #0
 8000f08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f0c:	4822      	ldr	r0, [pc, #136]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f0e:	f000 fe9a 	bl	8001c46 <HAL_GPIO_WritePin>
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f18:	481f      	ldr	r0, [pc, #124]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f1a:	f000 fe94 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f24:	481c      	ldr	r0, [pc, #112]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f26:	f000 fe8e 	bl	8001c46 <HAL_GPIO_WritePin>
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f30:	4819      	ldr	r0, [pc, #100]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f32:	f000 fe88 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000f36:	2200      	movs	r2, #0
 8000f38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f3c:	4816      	ldr	r0, [pc, #88]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f3e:	f000 fe82 	bl	8001c46 <HAL_GPIO_WritePin>
 8000f42:	e024      	b.n	8000f8e <DisplayDigit_mode+0x31e>
        case 9: HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2180      	movs	r1, #128	; 0x80
 8000f48:	4813      	ldr	r0, [pc, #76]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f4a:	f000 fe7c 	bl	8001c46 <HAL_GPIO_WritePin>
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f54:	4810      	ldr	r0, [pc, #64]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f56:	f000 fe76 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f60:	480d      	ldr	r0, [pc, #52]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f62:	f000 fe70 	bl	8001c46 <HAL_GPIO_WritePin>
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f6c:	480a      	ldr	r0, [pc, #40]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f6e:	f000 fe6a 	bl	8001c46 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET); HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET); break;
 8000f72:	2200      	movs	r2, #0
 8000f74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f78:	4807      	ldr	r0, [pc, #28]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f7a:	f000 fe64 	bl	8001c46 <HAL_GPIO_WritePin>
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f84:	4804      	ldr	r0, [pc, #16]	; (8000f98 <DisplayDigit_mode+0x328>)
 8000f86:	f000 fe5e 	bl	8001c46 <HAL_GPIO_WritePin>
 8000f8a:	e000      	b.n	8000f8e <DisplayDigit_mode+0x31e>
        default: break;
 8000f8c:	bf00      	nop
    }
}
 8000f8e:	bf00      	nop
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40010c00 	.word	0x40010c00
 8000f9c:	20000084 	.word	0x20000084
 8000fa0:	66666667 	.word	0x66666667

08000fa4 <resetTrafficTime>:

/* -------------------- Traffic light logic -------------------- */
void resetTrafficTime() {
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
	for(int i = 0; i < 2 ; i++)
 8000faa:	2300      	movs	r3, #0
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	e01d      	b.n	8000fec <resetTrafficTime+0x48>
    for(int j=0;j<3;j++) trafficTime[i][j] = trafficTimeBackup[i][j];
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	e014      	b.n	8000fe0 <resetTrafficTime+0x3c>
 8000fb6:	4914      	ldr	r1, [pc, #80]	; (8001008 <resetTrafficTime+0x64>)
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	4413      	add	r3, r2
 8000fc0:	683a      	ldr	r2, [r7, #0]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8000fc8:	4810      	ldr	r0, [pc, #64]	; (800100c <resetTrafficTime+0x68>)
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	4613      	mov	r3, r2
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	4413      	add	r3, r2
 8000fd2:	683a      	ldr	r2, [r7, #0]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	603b      	str	r3, [r7, #0]
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	dde7      	ble.n	8000fb6 <resetTrafficTime+0x12>
	for(int i = 0; i < 2 ; i++)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	3301      	adds	r3, #1
 8000fea:	607b      	str	r3, [r7, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	ddde      	ble.n	8000fb0 <resetTrafficTime+0xc>
    curpos = 0;
 8000ff2:	4b07      	ldr	r3, [pc, #28]	; (8001010 <resetTrafficTime+0x6c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
    curpos2 = 0;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	; (8001014 <resetTrafficTime+0x70>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
}
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr
 8001008:	20000000 	.word	0x20000000
 800100c:	20000018 	.word	0x20000018
 8001010:	20000088 	.word	0x20000088
 8001014:	2000008c 	.word	0x2000008c

08001018 <updateTrafficTime>:

void updateTrafficTime(void) {
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
    // main
    if(trafficTime[0][curpos]>0) trafficTime[0][curpos]--;
 800101c:	4b26      	ldr	r3, [pc, #152]	; (80010b8 <updateTrafficTime+0xa0>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a26      	ldr	r2, [pc, #152]	; (80010bc <updateTrafficTime+0xa4>)
 8001022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001026:	2b00      	cmp	r3, #0
 8001028:	dd08      	ble.n	800103c <updateTrafficTime+0x24>
 800102a:	4b23      	ldr	r3, [pc, #140]	; (80010b8 <updateTrafficTime+0xa0>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a23      	ldr	r2, [pc, #140]	; (80010bc <updateTrafficTime+0xa4>)
 8001030:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001034:	3a01      	subs	r2, #1
 8001036:	4921      	ldr	r1, [pc, #132]	; (80010bc <updateTrafficTime+0xa4>)
 8001038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if(trafficTime[0][curpos]<=0) {
 800103c:	4b1e      	ldr	r3, [pc, #120]	; (80010b8 <updateTrafficTime+0xa0>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a1e      	ldr	r2, [pc, #120]	; (80010bc <updateTrafficTime+0xa4>)
 8001042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001046:	2b00      	cmp	r3, #0
 8001048:	dc04      	bgt.n	8001054 <updateTrafficTime+0x3c>
        curpos++;
 800104a:	4b1b      	ldr	r3, [pc, #108]	; (80010b8 <updateTrafficTime+0xa0>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	3301      	adds	r3, #1
 8001050:	4a19      	ldr	r2, [pc, #100]	; (80010b8 <updateTrafficTime+0xa0>)
 8001052:	6013      	str	r3, [r2, #0]
    }

    // sub
    if(trafficTime[1][curpos2]>0) trafficTime[1][curpos2]--;
 8001054:	4b1a      	ldr	r3, [pc, #104]	; (80010c0 <updateTrafficTime+0xa8>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a18      	ldr	r2, [pc, #96]	; (80010bc <updateTrafficTime+0xa4>)
 800105a:	3303      	adds	r3, #3
 800105c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001060:	2b00      	cmp	r3, #0
 8001062:	dd0a      	ble.n	800107a <updateTrafficTime+0x62>
 8001064:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <updateTrafficTime+0xa8>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4914      	ldr	r1, [pc, #80]	; (80010bc <updateTrafficTime+0xa4>)
 800106a:	1cda      	adds	r2, r3, #3
 800106c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001070:	3a01      	subs	r2, #1
 8001072:	4912      	ldr	r1, [pc, #72]	; (80010bc <updateTrafficTime+0xa4>)
 8001074:	3303      	adds	r3, #3
 8001076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    if(trafficTime[1][curpos2]<=0) {
 800107a:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <updateTrafficTime+0xa8>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a0f      	ldr	r2, [pc, #60]	; (80010bc <updateTrafficTime+0xa4>)
 8001080:	3303      	adds	r3, #3
 8001082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001086:	2b00      	cmp	r3, #0
 8001088:	dc04      	bgt.n	8001094 <updateTrafficTime+0x7c>
        curpos2++;
 800108a:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <updateTrafficTime+0xa8>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	3301      	adds	r3, #1
 8001090:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <updateTrafficTime+0xa8>)
 8001092:	6013      	str	r3, [r2, #0]
    }
    if(curpos>2){
 8001094:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <updateTrafficTime+0xa0>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b02      	cmp	r3, #2
 800109a:	dd01      	ble.n	80010a0 <updateTrafficTime+0x88>
            	resetTrafficTime();
 800109c:	f7ff ff82 	bl	8000fa4 <resetTrafficTime>
    }
    // Cập nhật LED
    updateTrafficLight_main(curpos);
 80010a0:	4b05      	ldr	r3, [pc, #20]	; (80010b8 <updateTrafficTime+0xa0>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f000 f80d 	bl	80010c4 <updateTrafficLight_main>
    updateTrafficLight_sub(curpos2);
 80010aa:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <updateTrafficTime+0xa8>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f000 f85c 	bl	800116c <updateTrafficLight_sub>
}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20000088 	.word	0x20000088
 80010bc:	20000018 	.word	0x20000018
 80010c0:	2000008c 	.word	0x2000008c

080010c4 <updateTrafficLight_main>:

void updateTrafficLight_main(int pos){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
    switch(pos)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d009      	beq.n	80010e6 <updateTrafficLight_main+0x22>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	dc3f      	bgt.n	8001158 <updateTrafficLight_main+0x94>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d029      	beq.n	8001132 <updateTrafficLight_main+0x6e>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d013      	beq.n	800110c <updateTrafficLight_main+0x48>
        HAL_GPIO_WritePin(Red_main_GPIO_Port, Red_main_Pin, GPIO_PIN_SET);      // tắt đỏ
        HAL_GPIO_WritePin(Yellow_main_GPIO_Port, Yellow_main_Pin, GPIO_PIN_SET); // tắt vàng
        HAL_GPIO_WritePin(Green_main_GPIO_Port, Green_main_Pin, GPIO_PIN_RESET);     // bật xanh
        break;
    default:
        break;
 80010e4:	e038      	b.n	8001158 <updateTrafficLight_main+0x94>
        HAL_GPIO_WritePin(Red_main_GPIO_Port, Red_main_Pin, GPIO_PIN_RESET);      // bật đỏ
 80010e6:	2200      	movs	r2, #0
 80010e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010ec:	481d      	ldr	r0, [pc, #116]	; (8001164 <updateTrafficLight_main+0xa0>)
 80010ee:	f000 fdaa 	bl	8001c46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Yellow_main_GPIO_Port, Yellow_main_Pin, GPIO_PIN_SET); // tắt vàng
 80010f2:	2201      	movs	r2, #1
 80010f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010f8:	481a      	ldr	r0, [pc, #104]	; (8001164 <updateTrafficLight_main+0xa0>)
 80010fa:	f000 fda4 	bl	8001c46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Green_main_GPIO_Port, Green_main_Pin, GPIO_PIN_SET);   // tắt xanh
 80010fe:	2201      	movs	r2, #1
 8001100:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001104:	4818      	ldr	r0, [pc, #96]	; (8001168 <updateTrafficLight_main+0xa4>)
 8001106:	f000 fd9e 	bl	8001c46 <HAL_GPIO_WritePin>
        break;
 800110a:	e026      	b.n	800115a <updateTrafficLight_main+0x96>
        HAL_GPIO_WritePin(Red_main_GPIO_Port, Red_main_Pin, GPIO_PIN_SET);      // tắt đỏ
 800110c:	2201      	movs	r2, #1
 800110e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001112:	4814      	ldr	r0, [pc, #80]	; (8001164 <updateTrafficLight_main+0xa0>)
 8001114:	f000 fd97 	bl	8001c46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Yellow_main_GPIO_Port, Yellow_main_Pin, GPIO_PIN_RESET);   // bật vàng
 8001118:	2200      	movs	r2, #0
 800111a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800111e:	4811      	ldr	r0, [pc, #68]	; (8001164 <updateTrafficLight_main+0xa0>)
 8001120:	f000 fd91 	bl	8001c46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Green_main_GPIO_Port, Green_main_Pin, GPIO_PIN_SET);   // tắt xanh
 8001124:	2201      	movs	r2, #1
 8001126:	f44f 7180 	mov.w	r1, #256	; 0x100
 800112a:	480f      	ldr	r0, [pc, #60]	; (8001168 <updateTrafficLight_main+0xa4>)
 800112c:	f000 fd8b 	bl	8001c46 <HAL_GPIO_WritePin>
        break;
 8001130:	e013      	b.n	800115a <updateTrafficLight_main+0x96>
        HAL_GPIO_WritePin(Red_main_GPIO_Port, Red_main_Pin, GPIO_PIN_SET);      // tắt đỏ
 8001132:	2201      	movs	r2, #1
 8001134:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001138:	480a      	ldr	r0, [pc, #40]	; (8001164 <updateTrafficLight_main+0xa0>)
 800113a:	f000 fd84 	bl	8001c46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Yellow_main_GPIO_Port, Yellow_main_Pin, GPIO_PIN_SET); // tắt vàng
 800113e:	2201      	movs	r2, #1
 8001140:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001144:	4807      	ldr	r0, [pc, #28]	; (8001164 <updateTrafficLight_main+0xa0>)
 8001146:	f000 fd7e 	bl	8001c46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Green_main_GPIO_Port, Green_main_Pin, GPIO_PIN_RESET);     // bật xanh
 800114a:	2200      	movs	r2, #0
 800114c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001150:	4805      	ldr	r0, [pc, #20]	; (8001168 <updateTrafficLight_main+0xa4>)
 8001152:	f000 fd78 	bl	8001c46 <HAL_GPIO_WritePin>
        break;
 8001156:	e000      	b.n	800115a <updateTrafficLight_main+0x96>
        break;
 8001158:	bf00      	nop
    }
}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40010c00 	.word	0x40010c00
 8001168:	40010800 	.word	0x40010800

0800116c <updateTrafficLight_sub>:

void updateTrafficLight_sub(int pos){
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
    switch(pos)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b02      	cmp	r3, #2
 8001178:	d019      	beq.n	80011ae <updateTrafficLight_sub+0x42>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2b02      	cmp	r3, #2
 800117e:	dc36      	bgt.n	80011ee <updateTrafficLight_sub+0x82>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <updateTrafficLight_sub+0x22>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d020      	beq.n	80011ce <updateTrafficLight_sub+0x62>
    	HAL_GPIO_WritePin(Red_sub_GPIO_Port, Red_sub_Pin, GPIO_PIN_SET);      // bật đỏ
		HAL_GPIO_WritePin(Yellow_sub_GPIO_Port, Yellow_sub_Pin, GPIO_PIN_SET); // tắt vàng
		HAL_GPIO_WritePin(Green_sub_GPIO_Port, Green_sub_Pin, GPIO_PIN_RESET);    // bật xanh
        break;
    default:
        break;
 800118c:	e02f      	b.n	80011ee <updateTrafficLight_sub+0x82>
    	HAL_GPIO_WritePin(Red_sub_GPIO_Port, Red_sub_Pin, GPIO_PIN_RESET);      // tắt đỏ
 800118e:	2200      	movs	r2, #0
 8001190:	2120      	movs	r1, #32
 8001192:	4819      	ldr	r0, [pc, #100]	; (80011f8 <updateTrafficLight_sub+0x8c>)
 8001194:	f000 fd57 	bl	8001c46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Yellow_sub_GPIO_Port, Yellow_sub_Pin, GPIO_PIN_SET); // tắt vàng
 8001198:	2201      	movs	r2, #1
 800119a:	2140      	movs	r1, #64	; 0x40
 800119c:	4816      	ldr	r0, [pc, #88]	; (80011f8 <updateTrafficLight_sub+0x8c>)
 800119e:	f000 fd52 	bl	8001c46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Green_sub_GPIO_Port, Green_sub_Pin, GPIO_PIN_SET);
 80011a2:	2201      	movs	r2, #1
 80011a4:	2180      	movs	r1, #128	; 0x80
 80011a6:	4814      	ldr	r0, [pc, #80]	; (80011f8 <updateTrafficLight_sub+0x8c>)
 80011a8:	f000 fd4d 	bl	8001c46 <HAL_GPIO_WritePin>
        break;
 80011ac:	e020      	b.n	80011f0 <updateTrafficLight_sub+0x84>
        HAL_GPIO_WritePin(Red_sub_GPIO_Port, Red_sub_Pin, GPIO_PIN_SET);      // tắt đỏ
 80011ae:	2201      	movs	r2, #1
 80011b0:	2120      	movs	r1, #32
 80011b2:	4811      	ldr	r0, [pc, #68]	; (80011f8 <updateTrafficLight_sub+0x8c>)
 80011b4:	f000 fd47 	bl	8001c46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Yellow_sub_GPIO_Port, Yellow_sub_Pin, GPIO_PIN_RESET);   // bật vàng
 80011b8:	2200      	movs	r2, #0
 80011ba:	2140      	movs	r1, #64	; 0x40
 80011bc:	480e      	ldr	r0, [pc, #56]	; (80011f8 <updateTrafficLight_sub+0x8c>)
 80011be:	f000 fd42 	bl	8001c46 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Green_sub_GPIO_Port, Green_sub_Pin, GPIO_PIN_SET);   // tắt xanh
 80011c2:	2201      	movs	r2, #1
 80011c4:	2180      	movs	r1, #128	; 0x80
 80011c6:	480c      	ldr	r0, [pc, #48]	; (80011f8 <updateTrafficLight_sub+0x8c>)
 80011c8:	f000 fd3d 	bl	8001c46 <HAL_GPIO_WritePin>
        break;
 80011cc:	e010      	b.n	80011f0 <updateTrafficLight_sub+0x84>
    	HAL_GPIO_WritePin(Red_sub_GPIO_Port, Red_sub_Pin, GPIO_PIN_SET);      // bật đỏ
 80011ce:	2201      	movs	r2, #1
 80011d0:	2120      	movs	r1, #32
 80011d2:	4809      	ldr	r0, [pc, #36]	; (80011f8 <updateTrafficLight_sub+0x8c>)
 80011d4:	f000 fd37 	bl	8001c46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Yellow_sub_GPIO_Port, Yellow_sub_Pin, GPIO_PIN_SET); // tắt vàng
 80011d8:	2201      	movs	r2, #1
 80011da:	2140      	movs	r1, #64	; 0x40
 80011dc:	4806      	ldr	r0, [pc, #24]	; (80011f8 <updateTrafficLight_sub+0x8c>)
 80011de:	f000 fd32 	bl	8001c46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Green_sub_GPIO_Port, Green_sub_Pin, GPIO_PIN_RESET);    // bật xanh
 80011e2:	2200      	movs	r2, #0
 80011e4:	2180      	movs	r1, #128	; 0x80
 80011e6:	4804      	ldr	r0, [pc, #16]	; (80011f8 <updateTrafficLight_sub+0x8c>)
 80011e8:	f000 fd2d 	bl	8001c46 <HAL_GPIO_WritePin>
        break;
 80011ec:	e000      	b.n	80011f0 <updateTrafficLight_sub+0x84>
        break;
 80011ee:	bf00      	nop
    }
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40010800 	.word	0x40010800

080011fc <Led_Blinky>:

void Led_Blinky(void){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Led_red_GPIO_Port, Led_red_Pin);
 8001200:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001204:	4802      	ldr	r0, [pc, #8]	; (8001210 <Led_Blinky+0x14>)
 8001206:	f000 fd36 	bl	8001c76 <HAL_GPIO_TogglePin>
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40011000 	.word	0x40011000

08001214 <HAL_TIM_PeriodElapsedCallback>:
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);

/* Callback hàm Timer2 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2) {
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001224:	d101      	bne.n	800122a <HAL_TIM_PeriodElapsedCallback+0x16>
    	SCH_Update();
 8001226:	f7fe ffd7 	bl	80001d8 <SCH_Update>
    }
}
 800122a:	bf00      	nop
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <main>:

int main(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
    HAL_Init();
 8001238:	f000 fa04 	bl	8001644 <HAL_Init>
    SystemClock_Config();
 800123c:	f000 f83a 	bl	80012b4 <SystemClock_Config>

    MX_GPIO_Init();
 8001240:	f000 f8c0 	bl	80013c4 <MX_GPIO_Init>
    MX_TIM2_Init();
 8001244:	f000 f872 	bl	800132c <MX_TIM2_Init>
    SCH_Init();
 8001248:	f7fe ff80 	bl	800014c <SCH_Init>
    Led_Init();
 800124c:	f7ff f8ce 	bl	80003ec <Led_Init>

    HAL_TIM_Base_Start_IT(&htim2);
 8001250:	4811      	ldr	r0, [pc, #68]	; (8001298 <main+0x64>)
 8001252:	f001 f955 	bl	8002500 <HAL_TIM_Base_Start_IT>

    // Khởi tạo trạng thái đèn
    SCH_Add_Task(updateTrafficTime,0 ,100);
 8001256:	2264      	movs	r2, #100	; 0x64
 8001258:	2100      	movs	r1, #0
 800125a:	4810      	ldr	r0, [pc, #64]	; (800129c <main+0x68>)
 800125c:	f7ff f872 	bl	8000344 <SCH_Add_Task>
    SCH_Add_Task(DisplayMultiplex, 0, 50);
 8001260:	2232      	movs	r2, #50	; 0x32
 8001262:	2100      	movs	r1, #0
 8001264:	480e      	ldr	r0, [pc, #56]	; (80012a0 <main+0x6c>)
 8001266:	f7ff f86d 	bl	8000344 <SCH_Add_Task>
    SCH_Add_Task(DisplayMultiplex_mode, 0, 50);
 800126a:	2232      	movs	r2, #50	; 0x32
 800126c:	2100      	movs	r1, #0
 800126e:	480d      	ldr	r0, [pc, #52]	; (80012a4 <main+0x70>)
 8001270:	f7ff f868 	bl	8000344 <SCH_Add_Task>
    SCH_Add_Task(fsm_for_input_processing, 0, 10);
 8001274:	220a      	movs	r2, #10
 8001276:	2100      	movs	r1, #0
 8001278:	480b      	ldr	r0, [pc, #44]	; (80012a8 <main+0x74>)
 800127a:	f7ff f863 	bl	8000344 <SCH_Add_Task>
    SCH_Add_Task(button_reading, 0, 1);
 800127e:	2201      	movs	r2, #1
 8001280:	2100      	movs	r1, #0
 8001282:	480a      	ldr	r0, [pc, #40]	; (80012ac <main+0x78>)
 8001284:	f7ff f85e 	bl	8000344 <SCH_Add_Task>
    SCH_Add_Task(Led_Blinky, 0, 100);
 8001288:	2264      	movs	r2, #100	; 0x64
 800128a:	2100      	movs	r1, #0
 800128c:	4808      	ldr	r0, [pc, #32]	; (80012b0 <main+0x7c>)
 800128e:	f7ff f859 	bl	8000344 <SCH_Add_Task>
    while (1)
    {
    	SCH_Dispatch_Tasks();
 8001292:	f7ff f811 	bl	80002b8 <SCH_Dispatch_Tasks>
 8001296:	e7fc      	b.n	8001292 <main+0x5e>
 8001298:	200003c8 	.word	0x200003c8
 800129c:	08001019 	.word	0x08001019
 80012a0:	080008e5 	.word	0x080008e5
 80012a4:	0800093d 	.word	0x0800093d
 80012a8:	0800049d 	.word	0x0800049d
 80012ac:	080006ed 	.word	0x080006ed
 80012b0:	080011fd 	.word	0x080011fd

080012b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b090      	sub	sp, #64	; 0x40
 80012b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ba:	f107 0318 	add.w	r3, r7, #24
 80012be:	2228      	movs	r2, #40	; 0x28
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f001 fccc 	bl	8002c60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
 80012d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012d6:	2302      	movs	r3, #2
 80012d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012da:	2301      	movs	r3, #1
 80012dc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012de:	2310      	movs	r3, #16
 80012e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012e2:	2300      	movs	r3, #0
 80012e4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e6:	f107 0318 	add.w	r3, r7, #24
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 fcdc 	bl	8001ca8 <HAL_RCC_OscConfig>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <SystemClock_Config+0x46>
  {
    Error_Handler();
 80012f6:	f000 f8eb 	bl	80014d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fa:	230f      	movs	r3, #15
 80012fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001302:	2300      	movs	r3, #0
 8001304:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	2100      	movs	r1, #0
 8001312:	4618      	mov	r0, r3
 8001314:	f000 ff48 	bl	80021a8 <HAL_RCC_ClockConfig>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800131e:	f000 f8d7 	bl	80014d0 <Error_Handler>
  }
}
 8001322:	bf00      	nop
 8001324:	3740      	adds	r7, #64	; 0x40
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001340:	463b      	mov	r3, r7
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001348:	4b1d      	ldr	r3, [pc, #116]	; (80013c0 <MX_TIM2_Init+0x94>)
 800134a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800134e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001350:	4b1b      	ldr	r3, [pc, #108]	; (80013c0 <MX_TIM2_Init+0x94>)
 8001352:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001356:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001358:	4b19      	ldr	r3, [pc, #100]	; (80013c0 <MX_TIM2_Init+0x94>)
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800135e:	4b18      	ldr	r3, [pc, #96]	; (80013c0 <MX_TIM2_Init+0x94>)
 8001360:	2209      	movs	r2, #9
 8001362:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001364:	4b16      	ldr	r3, [pc, #88]	; (80013c0 <MX_TIM2_Init+0x94>)
 8001366:	2200      	movs	r2, #0
 8001368:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136a:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <MX_TIM2_Init+0x94>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001370:	4813      	ldr	r0, [pc, #76]	; (80013c0 <MX_TIM2_Init+0x94>)
 8001372:	f001 f875 	bl	8002460 <HAL_TIM_Base_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800137c:	f000 f8a8 	bl	80014d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001380:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001384:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001386:	f107 0308 	add.w	r3, r7, #8
 800138a:	4619      	mov	r1, r3
 800138c:	480c      	ldr	r0, [pc, #48]	; (80013c0 <MX_TIM2_Init+0x94>)
 800138e:	f001 f9f3 	bl	8002778 <HAL_TIM_ConfigClockSource>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001398:	f000 f89a 	bl	80014d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800139c:	2300      	movs	r3, #0
 800139e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013a4:	463b      	mov	r3, r7
 80013a6:	4619      	mov	r1, r3
 80013a8:	4805      	ldr	r0, [pc, #20]	; (80013c0 <MX_TIM2_Init+0x94>)
 80013aa:	f001 fbcb 	bl	8002b44 <HAL_TIMEx_MasterConfigSynchronization>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013b4:	f000 f88c 	bl	80014d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013b8:	bf00      	nop
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	200003c8 	.word	0x200003c8

080013c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b088      	sub	sp, #32
 80013c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ca:	f107 0310 	add.w	r3, r7, #16
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	605a      	str	r2, [r3, #4]
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d8:	4b39      	ldr	r3, [pc, #228]	; (80014c0 <MX_GPIO_Init+0xfc>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	4a38      	ldr	r2, [pc, #224]	; (80014c0 <MX_GPIO_Init+0xfc>)
 80013de:	f043 0310 	orr.w	r3, r3, #16
 80013e2:	6193      	str	r3, [r2, #24]
 80013e4:	4b36      	ldr	r3, [pc, #216]	; (80014c0 <MX_GPIO_Init+0xfc>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	f003 0310 	and.w	r3, r3, #16
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f0:	4b33      	ldr	r3, [pc, #204]	; (80014c0 <MX_GPIO_Init+0xfc>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a32      	ldr	r2, [pc, #200]	; (80014c0 <MX_GPIO_Init+0xfc>)
 80013f6:	f043 0304 	orr.w	r3, r3, #4
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b30      	ldr	r3, [pc, #192]	; (80014c0 <MX_GPIO_Init+0xfc>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001408:	4b2d      	ldr	r3, [pc, #180]	; (80014c0 <MX_GPIO_Init+0xfc>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a2c      	ldr	r2, [pc, #176]	; (80014c0 <MX_GPIO_Init+0xfc>)
 800140e:	f043 0308 	orr.w	r3, r3, #8
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <MX_GPIO_Init+0xfc>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0308 	and.w	r3, r3, #8
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_red_GPIO_Port, Led_red_Pin, GPIO_PIN_RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001426:	4827      	ldr	r0, [pc, #156]	; (80014c4 <MX_GPIO_Init+0x100>)
 8001428:	f000 fc0d 	bl	8001c46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Red_sub_Pin|Yellow_sub_Pin|Green_sub_Pin|Green_main_Pin
 800142c:	2200      	movs	r2, #0
 800142e:	f44f 51ff 	mov.w	r1, #8160	; 0x1fe0
 8001432:	4825      	ldr	r0, [pc, #148]	; (80014c8 <MX_GPIO_Init+0x104>)
 8001434:	f000 fc07 	bl	8001c46 <HAL_GPIO_WritePin>
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d1_Pin
 8001438:	2200      	movs	r2, #0
 800143a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800143e:	4823      	ldr	r0, [pc, #140]	; (80014cc <MX_GPIO_Init+0x108>)
 8001440:	f000 fc01 	bl	8001c46 <HAL_GPIO_WritePin>
                          |e1_Pin|f1_Pin|g1_Pin|Yellow_main_Pin
                          |Red_main_Pin|d_Pin|e_Pin|f_Pin
                          |g_Pin|a1_Pin|b1_Pin|c1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : Led_red_Pin */
  GPIO_InitStruct.Pin = Led_red_Pin;
 8001444:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001448:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144a:	2301      	movs	r3, #1
 800144c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001452:	2302      	movs	r3, #2
 8001454:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Led_red_GPIO_Port, &GPIO_InitStruct);
 8001456:	f107 0310 	add.w	r3, r7, #16
 800145a:	4619      	mov	r1, r3
 800145c:	4819      	ldr	r0, [pc, #100]	; (80014c4 <MX_GPIO_Init+0x100>)
 800145e:	f000 fa61 	bl	8001924 <HAL_GPIO_Init>

  /*Configure GPIO pins : Red_sub_Pin Yellow_sub_Pin Green_sub_Pin Green_main_Pin
                           EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = Red_sub_Pin|Yellow_sub_Pin|Green_sub_Pin|Green_main_Pin
 8001462:	f44f 53ff 	mov.w	r3, #8160	; 0x1fe0
 8001466:	613b      	str	r3, [r7, #16]
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001468:	2301      	movs	r3, #1
 800146a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001470:	2302      	movs	r3, #2
 8001472:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001474:	f107 0310 	add.w	r3, r7, #16
 8001478:	4619      	mov	r1, r3
 800147a:	4813      	ldr	r0, [pc, #76]	; (80014c8 <MX_GPIO_Init+0x104>)
 800147c:	f000 fa52 	bl	8001924 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d1_Pin
                           e1_Pin f1_Pin g1_Pin Yellow_main_Pin
                           Red_main_Pin d_Pin e_Pin f_Pin
                           g_Pin a1_Pin b1_Pin c1_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d1_Pin
 8001480:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001484:	613b      	str	r3, [r7, #16]
                          |e1_Pin|f1_Pin|g1_Pin|Yellow_main_Pin
                          |Red_main_Pin|d_Pin|e_Pin|f_Pin
                          |g_Pin|a1_Pin|b1_Pin|c1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001486:	2301      	movs	r3, #1
 8001488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148e:	2302      	movs	r3, #2
 8001490:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001492:	f107 0310 	add.w	r3, r7, #16
 8001496:	4619      	mov	r1, r3
 8001498:	480c      	ldr	r0, [pc, #48]	; (80014cc <MX_GPIO_Init+0x108>)
 800149a:	f000 fa43 	bl	8001924 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin|BTN3_Pin;
 800149e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80014a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a8:	2301      	movs	r3, #1
 80014aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ac:	f107 0310 	add.w	r3, r7, #16
 80014b0:	4619      	mov	r1, r3
 80014b2:	4805      	ldr	r0, [pc, #20]	; (80014c8 <MX_GPIO_Init+0x104>)
 80014b4:	f000 fa36 	bl	8001924 <HAL_GPIO_Init>

}
 80014b8:	bf00      	nop
 80014ba:	3720      	adds	r7, #32
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40011000 	.word	0x40011000
 80014c8:	40010800 	.word	0x40010800
 80014cc:	40010c00 	.word	0x40010c00

080014d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014d4:	b672      	cpsid	i
}
 80014d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014d8:	e7fe      	b.n	80014d8 <Error_Handler+0x8>
	...

080014dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014e2:	4b15      	ldr	r3, [pc, #84]	; (8001538 <HAL_MspInit+0x5c>)
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	4a14      	ldr	r2, [pc, #80]	; (8001538 <HAL_MspInit+0x5c>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	6193      	str	r3, [r2, #24]
 80014ee:	4b12      	ldr	r3, [pc, #72]	; (8001538 <HAL_MspInit+0x5c>)
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	60bb      	str	r3, [r7, #8]
 80014f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fa:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <HAL_MspInit+0x5c>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	4a0e      	ldr	r2, [pc, #56]	; (8001538 <HAL_MspInit+0x5c>)
 8001500:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001504:	61d3      	str	r3, [r2, #28]
 8001506:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <HAL_MspInit+0x5c>)
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001512:	4b0a      	ldr	r3, [pc, #40]	; (800153c <HAL_MspInit+0x60>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	4a04      	ldr	r2, [pc, #16]	; (800153c <HAL_MspInit+0x60>)
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800152e:	bf00      	nop
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	40021000 	.word	0x40021000
 800153c:	40010000 	.word	0x40010000

08001540 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001550:	d113      	bne.n	800157a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001552:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <HAL_TIM_Base_MspInit+0x44>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	4a0b      	ldr	r2, [pc, #44]	; (8001584 <HAL_TIM_Base_MspInit+0x44>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	61d3      	str	r3, [r2, #28]
 800155e:	4b09      	ldr	r3, [pc, #36]	; (8001584 <HAL_TIM_Base_MspInit+0x44>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800156a:	2200      	movs	r2, #0
 800156c:	2100      	movs	r1, #0
 800156e:	201c      	movs	r0, #28
 8001570:	f000 f9a1 	bl	80018b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001574:	201c      	movs	r0, #28
 8001576:	f000 f9ba 	bl	80018ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40021000 	.word	0x40021000

08001588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800158c:	e7fe      	b.n	800158c <NMI_Handler+0x4>

0800158e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001592:	e7fe      	b.n	8001592 <HardFault_Handler+0x4>

08001594 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001598:	e7fe      	b.n	8001598 <MemManage_Handler+0x4>

0800159a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159a:	b480      	push	{r7}
 800159c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800159e:	e7fe      	b.n	800159e <BusFault_Handler+0x4>

080015a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a4:	e7fe      	b.n	80015a4 <UsageFault_Handler+0x4>

080015a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr

080015b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b2:	b480      	push	{r7}
 80015b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015b6:	bf00      	nop
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bc80      	pop	{r7}
 80015bc:	4770      	bx	lr

080015be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr

080015ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ce:	f000 f87f 	bl	80016d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015dc:	4802      	ldr	r0, [pc, #8]	; (80015e8 <TIM2_IRQHandler+0x10>)
 80015de:	f000 ffdb 	bl	8002598 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200003c8 	.word	0x200003c8

080015ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr

080015f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015f8:	f7ff fff8 	bl	80015ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015fc:	480b      	ldr	r0, [pc, #44]	; (800162c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015fe:	490c      	ldr	r1, [pc, #48]	; (8001630 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001600:	4a0c      	ldr	r2, [pc, #48]	; (8001634 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001602:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001604:	e002      	b.n	800160c <LoopCopyDataInit>

08001606 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001606:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001608:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800160a:	3304      	adds	r3, #4

0800160c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800160c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800160e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001610:	d3f9      	bcc.n	8001606 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001612:	4a09      	ldr	r2, [pc, #36]	; (8001638 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001614:	4c09      	ldr	r4, [pc, #36]	; (800163c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001616:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001618:	e001      	b.n	800161e <LoopFillZerobss>

0800161a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800161a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800161c:	3204      	adds	r2, #4

0800161e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800161e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001620:	d3fb      	bcc.n	800161a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001622:	f001 faf9 	bl	8002c18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001626:	f7ff fe05 	bl	8001234 <main>
  bx lr
 800162a:	4770      	bx	lr
  ldr r0, =_sdata
 800162c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001630:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8001634:	08002cb4 	.word	0x08002cb4
  ldr r2, =_sbss
 8001638:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 800163c:	20000414 	.word	0x20000414

08001640 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001640:	e7fe      	b.n	8001640 <ADC1_2_IRQHandler>
	...

08001644 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001648:	4b08      	ldr	r3, [pc, #32]	; (800166c <HAL_Init+0x28>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a07      	ldr	r2, [pc, #28]	; (800166c <HAL_Init+0x28>)
 800164e:	f043 0310 	orr.w	r3, r3, #16
 8001652:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001654:	2003      	movs	r0, #3
 8001656:	f000 f923 	bl	80018a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800165a:	200f      	movs	r0, #15
 800165c:	f000 f808 	bl	8001670 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001660:	f7ff ff3c 	bl	80014dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40022000 	.word	0x40022000

08001670 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001678:	4b12      	ldr	r3, [pc, #72]	; (80016c4 <HAL_InitTick+0x54>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <HAL_InitTick+0x58>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	4619      	mov	r1, r3
 8001682:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001686:	fbb3 f3f1 	udiv	r3, r3, r1
 800168a:	fbb2 f3f3 	udiv	r3, r2, r3
 800168e:	4618      	mov	r0, r3
 8001690:	f000 f93b 	bl	800190a <HAL_SYSTICK_Config>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e00e      	b.n	80016bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b0f      	cmp	r3, #15
 80016a2:	d80a      	bhi.n	80016ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a4:	2200      	movs	r2, #0
 80016a6:	6879      	ldr	r1, [r7, #4]
 80016a8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ac:	f000 f903 	bl	80018b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016b0:	4a06      	ldr	r2, [pc, #24]	; (80016cc <HAL_InitTick+0x5c>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e000      	b.n	80016bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20000030 	.word	0x20000030
 80016c8:	20000038 	.word	0x20000038
 80016cc:	20000034 	.word	0x20000034

080016d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d4:	4b05      	ldr	r3, [pc, #20]	; (80016ec <HAL_IncTick+0x1c>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	461a      	mov	r2, r3
 80016da:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <HAL_IncTick+0x20>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4413      	add	r3, r2
 80016e0:	4a03      	ldr	r2, [pc, #12]	; (80016f0 <HAL_IncTick+0x20>)
 80016e2:	6013      	str	r3, [r2, #0]
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr
 80016ec:	20000038 	.word	0x20000038
 80016f0:	20000410 	.word	0x20000410

080016f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  return uwTick;
 80016f8:	4b02      	ldr	r3, [pc, #8]	; (8001704 <HAL_GetTick+0x10>)
 80016fa:	681b      	ldr	r3, [r3, #0]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr
 8001704:	20000410 	.word	0x20000410

08001708 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f003 0307 	and.w	r3, r3, #7
 8001716:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001718:	4b0c      	ldr	r3, [pc, #48]	; (800174c <__NVIC_SetPriorityGrouping+0x44>)
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800171e:	68ba      	ldr	r2, [r7, #8]
 8001720:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001724:	4013      	ands	r3, r2
 8001726:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001730:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001734:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800173a:	4a04      	ldr	r2, [pc, #16]	; (800174c <__NVIC_SetPriorityGrouping+0x44>)
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	60d3      	str	r3, [r2, #12]
}
 8001740:	bf00      	nop
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	e000ed00 	.word	0xe000ed00

08001750 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001754:	4b04      	ldr	r3, [pc, #16]	; (8001768 <__NVIC_GetPriorityGrouping+0x18>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	0a1b      	lsrs	r3, r3, #8
 800175a:	f003 0307 	and.w	r3, r3, #7
}
 800175e:	4618      	mov	r0, r3
 8001760:	46bd      	mov	sp, r7
 8001762:	bc80      	pop	{r7}
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	e000ed00 	.word	0xe000ed00

0800176c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177a:	2b00      	cmp	r3, #0
 800177c:	db0b      	blt.n	8001796 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	f003 021f 	and.w	r2, r3, #31
 8001784:	4906      	ldr	r1, [pc, #24]	; (80017a0 <__NVIC_EnableIRQ+0x34>)
 8001786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178a:	095b      	lsrs	r3, r3, #5
 800178c:	2001      	movs	r0, #1
 800178e:	fa00 f202 	lsl.w	r2, r0, r2
 8001792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001796:	bf00      	nop
 8001798:	370c      	adds	r7, #12
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr
 80017a0:	e000e100 	.word	0xe000e100

080017a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4603      	mov	r3, r0
 80017ac:	6039      	str	r1, [r7, #0]
 80017ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	db0a      	blt.n	80017ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	490c      	ldr	r1, [pc, #48]	; (80017f0 <__NVIC_SetPriority+0x4c>)
 80017be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c2:	0112      	lsls	r2, r2, #4
 80017c4:	b2d2      	uxtb	r2, r2
 80017c6:	440b      	add	r3, r1
 80017c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017cc:	e00a      	b.n	80017e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	b2da      	uxtb	r2, r3
 80017d2:	4908      	ldr	r1, [pc, #32]	; (80017f4 <__NVIC_SetPriority+0x50>)
 80017d4:	79fb      	ldrb	r3, [r7, #7]
 80017d6:	f003 030f 	and.w	r3, r3, #15
 80017da:	3b04      	subs	r3, #4
 80017dc:	0112      	lsls	r2, r2, #4
 80017de:	b2d2      	uxtb	r2, r2
 80017e0:	440b      	add	r3, r1
 80017e2:	761a      	strb	r2, [r3, #24]
}
 80017e4:	bf00      	nop
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	e000e100 	.word	0xe000e100
 80017f4:	e000ed00 	.word	0xe000ed00

080017f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b089      	sub	sp, #36	; 0x24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f003 0307 	and.w	r3, r3, #7
 800180a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	f1c3 0307 	rsb	r3, r3, #7
 8001812:	2b04      	cmp	r3, #4
 8001814:	bf28      	it	cs
 8001816:	2304      	movcs	r3, #4
 8001818:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	3304      	adds	r3, #4
 800181e:	2b06      	cmp	r3, #6
 8001820:	d902      	bls.n	8001828 <NVIC_EncodePriority+0x30>
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	3b03      	subs	r3, #3
 8001826:	e000      	b.n	800182a <NVIC_EncodePriority+0x32>
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800182c:	f04f 32ff 	mov.w	r2, #4294967295
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	43da      	mvns	r2, r3
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	401a      	ands	r2, r3
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001840:	f04f 31ff 	mov.w	r1, #4294967295
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	fa01 f303 	lsl.w	r3, r1, r3
 800184a:	43d9      	mvns	r1, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001850:	4313      	orrs	r3, r2
         );
}
 8001852:	4618      	mov	r0, r3
 8001854:	3724      	adds	r7, #36	; 0x24
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr

0800185c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	3b01      	subs	r3, #1
 8001868:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800186c:	d301      	bcc.n	8001872 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800186e:	2301      	movs	r3, #1
 8001870:	e00f      	b.n	8001892 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001872:	4a0a      	ldr	r2, [pc, #40]	; (800189c <SysTick_Config+0x40>)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3b01      	subs	r3, #1
 8001878:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800187a:	210f      	movs	r1, #15
 800187c:	f04f 30ff 	mov.w	r0, #4294967295
 8001880:	f7ff ff90 	bl	80017a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001884:	4b05      	ldr	r3, [pc, #20]	; (800189c <SysTick_Config+0x40>)
 8001886:	2200      	movs	r2, #0
 8001888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800188a:	4b04      	ldr	r3, [pc, #16]	; (800189c <SysTick_Config+0x40>)
 800188c:	2207      	movs	r2, #7
 800188e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	e000e010 	.word	0xe000e010

080018a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ff2d 	bl	8001708 <__NVIC_SetPriorityGrouping>
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b086      	sub	sp, #24
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	4603      	mov	r3, r0
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
 80018c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018c8:	f7ff ff42 	bl	8001750 <__NVIC_GetPriorityGrouping>
 80018cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	68b9      	ldr	r1, [r7, #8]
 80018d2:	6978      	ldr	r0, [r7, #20]
 80018d4:	f7ff ff90 	bl	80017f8 <NVIC_EncodePriority>
 80018d8:	4602      	mov	r2, r0
 80018da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018de:	4611      	mov	r1, r2
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff5f 	bl	80017a4 <__NVIC_SetPriority>
}
 80018e6:	bf00      	nop
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b082      	sub	sp, #8
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	4603      	mov	r3, r0
 80018f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff ff35 	bl	800176c <__NVIC_EnableIRQ>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b082      	sub	sp, #8
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7ff ffa2 	bl	800185c <SysTick_Config>
 8001918:	4603      	mov	r3, r0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
	...

08001924 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001924:	b480      	push	{r7}
 8001926:	b08b      	sub	sp, #44	; 0x2c
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800192e:	2300      	movs	r3, #0
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001932:	2300      	movs	r3, #0
 8001934:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001936:	e148      	b.n	8001bca <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001938:	2201      	movs	r2, #1
 800193a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	69fa      	ldr	r2, [r7, #28]
 8001948:	4013      	ands	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	429a      	cmp	r2, r3
 8001952:	f040 8137 	bne.w	8001bc4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	4aa3      	ldr	r2, [pc, #652]	; (8001be8 <HAL_GPIO_Init+0x2c4>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d05e      	beq.n	8001a1e <HAL_GPIO_Init+0xfa>
 8001960:	4aa1      	ldr	r2, [pc, #644]	; (8001be8 <HAL_GPIO_Init+0x2c4>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d875      	bhi.n	8001a52 <HAL_GPIO_Init+0x12e>
 8001966:	4aa1      	ldr	r2, [pc, #644]	; (8001bec <HAL_GPIO_Init+0x2c8>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d058      	beq.n	8001a1e <HAL_GPIO_Init+0xfa>
 800196c:	4a9f      	ldr	r2, [pc, #636]	; (8001bec <HAL_GPIO_Init+0x2c8>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d86f      	bhi.n	8001a52 <HAL_GPIO_Init+0x12e>
 8001972:	4a9f      	ldr	r2, [pc, #636]	; (8001bf0 <HAL_GPIO_Init+0x2cc>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d052      	beq.n	8001a1e <HAL_GPIO_Init+0xfa>
 8001978:	4a9d      	ldr	r2, [pc, #628]	; (8001bf0 <HAL_GPIO_Init+0x2cc>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d869      	bhi.n	8001a52 <HAL_GPIO_Init+0x12e>
 800197e:	4a9d      	ldr	r2, [pc, #628]	; (8001bf4 <HAL_GPIO_Init+0x2d0>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d04c      	beq.n	8001a1e <HAL_GPIO_Init+0xfa>
 8001984:	4a9b      	ldr	r2, [pc, #620]	; (8001bf4 <HAL_GPIO_Init+0x2d0>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d863      	bhi.n	8001a52 <HAL_GPIO_Init+0x12e>
 800198a:	4a9b      	ldr	r2, [pc, #620]	; (8001bf8 <HAL_GPIO_Init+0x2d4>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d046      	beq.n	8001a1e <HAL_GPIO_Init+0xfa>
 8001990:	4a99      	ldr	r2, [pc, #612]	; (8001bf8 <HAL_GPIO_Init+0x2d4>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d85d      	bhi.n	8001a52 <HAL_GPIO_Init+0x12e>
 8001996:	2b12      	cmp	r3, #18
 8001998:	d82a      	bhi.n	80019f0 <HAL_GPIO_Init+0xcc>
 800199a:	2b12      	cmp	r3, #18
 800199c:	d859      	bhi.n	8001a52 <HAL_GPIO_Init+0x12e>
 800199e:	a201      	add	r2, pc, #4	; (adr r2, 80019a4 <HAL_GPIO_Init+0x80>)
 80019a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a4:	08001a1f 	.word	0x08001a1f
 80019a8:	080019f9 	.word	0x080019f9
 80019ac:	08001a0b 	.word	0x08001a0b
 80019b0:	08001a4d 	.word	0x08001a4d
 80019b4:	08001a53 	.word	0x08001a53
 80019b8:	08001a53 	.word	0x08001a53
 80019bc:	08001a53 	.word	0x08001a53
 80019c0:	08001a53 	.word	0x08001a53
 80019c4:	08001a53 	.word	0x08001a53
 80019c8:	08001a53 	.word	0x08001a53
 80019cc:	08001a53 	.word	0x08001a53
 80019d0:	08001a53 	.word	0x08001a53
 80019d4:	08001a53 	.word	0x08001a53
 80019d8:	08001a53 	.word	0x08001a53
 80019dc:	08001a53 	.word	0x08001a53
 80019e0:	08001a53 	.word	0x08001a53
 80019e4:	08001a53 	.word	0x08001a53
 80019e8:	08001a01 	.word	0x08001a01
 80019ec:	08001a15 	.word	0x08001a15
 80019f0:	4a82      	ldr	r2, [pc, #520]	; (8001bfc <HAL_GPIO_Init+0x2d8>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d013      	beq.n	8001a1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019f6:	e02c      	b.n	8001a52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	623b      	str	r3, [r7, #32]
          break;
 80019fe:	e029      	b.n	8001a54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	3304      	adds	r3, #4
 8001a06:	623b      	str	r3, [r7, #32]
          break;
 8001a08:	e024      	b.n	8001a54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	3308      	adds	r3, #8
 8001a10:	623b      	str	r3, [r7, #32]
          break;
 8001a12:	e01f      	b.n	8001a54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	330c      	adds	r3, #12
 8001a1a:	623b      	str	r3, [r7, #32]
          break;
 8001a1c:	e01a      	b.n	8001a54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d102      	bne.n	8001a2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a26:	2304      	movs	r3, #4
 8001a28:	623b      	str	r3, [r7, #32]
          break;
 8001a2a:	e013      	b.n	8001a54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d105      	bne.n	8001a40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a34:	2308      	movs	r3, #8
 8001a36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69fa      	ldr	r2, [r7, #28]
 8001a3c:	611a      	str	r2, [r3, #16]
          break;
 8001a3e:	e009      	b.n	8001a54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a40:	2308      	movs	r3, #8
 8001a42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	69fa      	ldr	r2, [r7, #28]
 8001a48:	615a      	str	r2, [r3, #20]
          break;
 8001a4a:	e003      	b.n	8001a54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	623b      	str	r3, [r7, #32]
          break;
 8001a50:	e000      	b.n	8001a54 <HAL_GPIO_Init+0x130>
          break;
 8001a52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	2bff      	cmp	r3, #255	; 0xff
 8001a58:	d801      	bhi.n	8001a5e <HAL_GPIO_Init+0x13a>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	e001      	b.n	8001a62 <HAL_GPIO_Init+0x13e>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	3304      	adds	r3, #4
 8001a62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	2bff      	cmp	r3, #255	; 0xff
 8001a68:	d802      	bhi.n	8001a70 <HAL_GPIO_Init+0x14c>
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	e002      	b.n	8001a76 <HAL_GPIO_Init+0x152>
 8001a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a72:	3b08      	subs	r3, #8
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	210f      	movs	r1, #15
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	fa01 f303 	lsl.w	r3, r1, r3
 8001a84:	43db      	mvns	r3, r3
 8001a86:	401a      	ands	r2, r3
 8001a88:	6a39      	ldr	r1, [r7, #32]
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a90:	431a      	orrs	r2, r3
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f000 8090 	beq.w	8001bc4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001aa4:	4b56      	ldr	r3, [pc, #344]	; (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	4a55      	ldr	r2, [pc, #340]	; (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	6193      	str	r3, [r2, #24]
 8001ab0:	4b53      	ldr	r3, [pc, #332]	; (8001c00 <HAL_GPIO_Init+0x2dc>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001abc:	4a51      	ldr	r2, [pc, #324]	; (8001c04 <HAL_GPIO_Init+0x2e0>)
 8001abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac0:	089b      	lsrs	r3, r3, #2
 8001ac2:	3302      	adds	r3, #2
 8001ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	f003 0303 	and.w	r3, r3, #3
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	220f      	movs	r2, #15
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	68fa      	ldr	r2, [r7, #12]
 8001adc:	4013      	ands	r3, r2
 8001ade:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4a49      	ldr	r2, [pc, #292]	; (8001c08 <HAL_GPIO_Init+0x2e4>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d00d      	beq.n	8001b04 <HAL_GPIO_Init+0x1e0>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a48      	ldr	r2, [pc, #288]	; (8001c0c <HAL_GPIO_Init+0x2e8>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d007      	beq.n	8001b00 <HAL_GPIO_Init+0x1dc>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a47      	ldr	r2, [pc, #284]	; (8001c10 <HAL_GPIO_Init+0x2ec>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d101      	bne.n	8001afc <HAL_GPIO_Init+0x1d8>
 8001af8:	2302      	movs	r3, #2
 8001afa:	e004      	b.n	8001b06 <HAL_GPIO_Init+0x1e2>
 8001afc:	2303      	movs	r3, #3
 8001afe:	e002      	b.n	8001b06 <HAL_GPIO_Init+0x1e2>
 8001b00:	2301      	movs	r3, #1
 8001b02:	e000      	b.n	8001b06 <HAL_GPIO_Init+0x1e2>
 8001b04:	2300      	movs	r3, #0
 8001b06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b08:	f002 0203 	and.w	r2, r2, #3
 8001b0c:	0092      	lsls	r2, r2, #2
 8001b0e:	4093      	lsls	r3, r2
 8001b10:	68fa      	ldr	r2, [r7, #12]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b16:	493b      	ldr	r1, [pc, #236]	; (8001c04 <HAL_GPIO_Init+0x2e0>)
 8001b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1a:	089b      	lsrs	r3, r3, #2
 8001b1c:	3302      	adds	r3, #2
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d006      	beq.n	8001b3e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b30:	4b38      	ldr	r3, [pc, #224]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	4937      	ldr	r1, [pc, #220]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	608b      	str	r3, [r1, #8]
 8001b3c:	e006      	b.n	8001b4c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b3e:	4b35      	ldr	r3, [pc, #212]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b40:	689a      	ldr	r2, [r3, #8]
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	43db      	mvns	r3, r3
 8001b46:	4933      	ldr	r1, [pc, #204]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b48:	4013      	ands	r3, r2
 8001b4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d006      	beq.n	8001b66 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b58:	4b2e      	ldr	r3, [pc, #184]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b5a:	68da      	ldr	r2, [r3, #12]
 8001b5c:	492d      	ldr	r1, [pc, #180]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	60cb      	str	r3, [r1, #12]
 8001b64:	e006      	b.n	8001b74 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b66:	4b2b      	ldr	r3, [pc, #172]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b68:	68da      	ldr	r2, [r3, #12]
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	4929      	ldr	r1, [pc, #164]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b70:	4013      	ands	r3, r2
 8001b72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d006      	beq.n	8001b8e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b80:	4b24      	ldr	r3, [pc, #144]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b82:	685a      	ldr	r2, [r3, #4]
 8001b84:	4923      	ldr	r1, [pc, #140]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	604b      	str	r3, [r1, #4]
 8001b8c:	e006      	b.n	8001b9c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b8e:	4b21      	ldr	r3, [pc, #132]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b90:	685a      	ldr	r2, [r3, #4]
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	43db      	mvns	r3, r3
 8001b96:	491f      	ldr	r1, [pc, #124]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d006      	beq.n	8001bb6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ba8:	4b1a      	ldr	r3, [pc, #104]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4919      	ldr	r1, [pc, #100]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	600b      	str	r3, [r1, #0]
 8001bb4:	e006      	b.n	8001bc4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bb6:	4b17      	ldr	r3, [pc, #92]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	4915      	ldr	r1, [pc, #84]	; (8001c14 <HAL_GPIO_Init+0x2f0>)
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f47f aeaf 	bne.w	8001938 <HAL_GPIO_Init+0x14>
  }
}
 8001bda:	bf00      	nop
 8001bdc:	bf00      	nop
 8001bde:	372c      	adds	r7, #44	; 0x2c
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bc80      	pop	{r7}
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	10320000 	.word	0x10320000
 8001bec:	10310000 	.word	0x10310000
 8001bf0:	10220000 	.word	0x10220000
 8001bf4:	10210000 	.word	0x10210000
 8001bf8:	10120000 	.word	0x10120000
 8001bfc:	10110000 	.word	0x10110000
 8001c00:	40021000 	.word	0x40021000
 8001c04:	40010000 	.word	0x40010000
 8001c08:	40010800 	.word	0x40010800
 8001c0c:	40010c00 	.word	0x40010c00
 8001c10:	40011000 	.word	0x40011000
 8001c14:	40010400 	.word	0x40010400

08001c18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	460b      	mov	r3, r1
 8001c22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	887b      	ldrh	r3, [r7, #2]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d002      	beq.n	8001c36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c30:	2301      	movs	r3, #1
 8001c32:	73fb      	strb	r3, [r7, #15]
 8001c34:	e001      	b.n	8001c3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c36:	2300      	movs	r3, #0
 8001c38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3714      	adds	r7, #20
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr

08001c46 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
 8001c4e:	460b      	mov	r3, r1
 8001c50:	807b      	strh	r3, [r7, #2]
 8001c52:	4613      	mov	r3, r2
 8001c54:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c56:	787b      	ldrb	r3, [r7, #1]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d003      	beq.n	8001c64 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c5c:	887a      	ldrh	r2, [r7, #2]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c62:	e003      	b.n	8001c6c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c64:	887b      	ldrh	r3, [r7, #2]
 8001c66:	041a      	lsls	r2, r3, #16
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	611a      	str	r2, [r3, #16]
}
 8001c6c:	bf00      	nop
 8001c6e:	370c      	adds	r7, #12
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr

08001c76 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b085      	sub	sp, #20
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	460b      	mov	r3, r1
 8001c80:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c88:	887a      	ldrh	r2, [r7, #2]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	041a      	lsls	r2, r3, #16
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	43d9      	mvns	r1, r3
 8001c94:	887b      	ldrh	r3, [r7, #2]
 8001c96:	400b      	ands	r3, r1
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	611a      	str	r2, [r3, #16]
}
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bc80      	pop	{r7}
 8001ca6:	4770      	bx	lr

08001ca8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e26c      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f000 8087 	beq.w	8001dd6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cc8:	4b92      	ldr	r3, [pc, #584]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 030c 	and.w	r3, r3, #12
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d00c      	beq.n	8001cee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cd4:	4b8f      	ldr	r3, [pc, #572]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f003 030c 	and.w	r3, r3, #12
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d112      	bne.n	8001d06 <HAL_RCC_OscConfig+0x5e>
 8001ce0:	4b8c      	ldr	r3, [pc, #560]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cec:	d10b      	bne.n	8001d06 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cee:	4b89      	ldr	r3, [pc, #548]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d06c      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x12c>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d168      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e246      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d0e:	d106      	bne.n	8001d1e <HAL_RCC_OscConfig+0x76>
 8001d10:	4b80      	ldr	r3, [pc, #512]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a7f      	ldr	r2, [pc, #508]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d1a:	6013      	str	r3, [r2, #0]
 8001d1c:	e02e      	b.n	8001d7c <HAL_RCC_OscConfig+0xd4>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10c      	bne.n	8001d40 <HAL_RCC_OscConfig+0x98>
 8001d26:	4b7b      	ldr	r3, [pc, #492]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a7a      	ldr	r2, [pc, #488]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d30:	6013      	str	r3, [r2, #0]
 8001d32:	4b78      	ldr	r3, [pc, #480]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a77      	ldr	r2, [pc, #476]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d3c:	6013      	str	r3, [r2, #0]
 8001d3e:	e01d      	b.n	8001d7c <HAL_RCC_OscConfig+0xd4>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d48:	d10c      	bne.n	8001d64 <HAL_RCC_OscConfig+0xbc>
 8001d4a:	4b72      	ldr	r3, [pc, #456]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a71      	ldr	r2, [pc, #452]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d54:	6013      	str	r3, [r2, #0]
 8001d56:	4b6f      	ldr	r3, [pc, #444]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a6e      	ldr	r2, [pc, #440]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	e00b      	b.n	8001d7c <HAL_RCC_OscConfig+0xd4>
 8001d64:	4b6b      	ldr	r3, [pc, #428]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a6a      	ldr	r2, [pc, #424]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d6e:	6013      	str	r3, [r2, #0]
 8001d70:	4b68      	ldr	r3, [pc, #416]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a67      	ldr	r2, [pc, #412]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d7a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d013      	beq.n	8001dac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d84:	f7ff fcb6 	bl	80016f4 <HAL_GetTick>
 8001d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d8a:	e008      	b.n	8001d9e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d8c:	f7ff fcb2 	bl	80016f4 <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b64      	cmp	r3, #100	; 0x64
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e1fa      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9e:	4b5d      	ldr	r3, [pc, #372]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d0f0      	beq.n	8001d8c <HAL_RCC_OscConfig+0xe4>
 8001daa:	e014      	b.n	8001dd6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dac:	f7ff fca2 	bl	80016f4 <HAL_GetTick>
 8001db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001db2:	e008      	b.n	8001dc6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001db4:	f7ff fc9e 	bl	80016f4 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b64      	cmp	r3, #100	; 0x64
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e1e6      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dc6:	4b53      	ldr	r3, [pc, #332]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1f0      	bne.n	8001db4 <HAL_RCC_OscConfig+0x10c>
 8001dd2:	e000      	b.n	8001dd6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d063      	beq.n	8001eaa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001de2:	4b4c      	ldr	r3, [pc, #304]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 030c 	and.w	r3, r3, #12
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00b      	beq.n	8001e06 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001dee:	4b49      	ldr	r3, [pc, #292]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 030c 	and.w	r3, r3, #12
 8001df6:	2b08      	cmp	r3, #8
 8001df8:	d11c      	bne.n	8001e34 <HAL_RCC_OscConfig+0x18c>
 8001dfa:	4b46      	ldr	r3, [pc, #280]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d116      	bne.n	8001e34 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e06:	4b43      	ldr	r3, [pc, #268]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d005      	beq.n	8001e1e <HAL_RCC_OscConfig+0x176>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d001      	beq.n	8001e1e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e1ba      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e1e:	4b3d      	ldr	r3, [pc, #244]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	4939      	ldr	r1, [pc, #228]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e32:	e03a      	b.n	8001eaa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d020      	beq.n	8001e7e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e3c:	4b36      	ldr	r3, [pc, #216]	; (8001f18 <HAL_RCC_OscConfig+0x270>)
 8001e3e:	2201      	movs	r2, #1
 8001e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e42:	f7ff fc57 	bl	80016f4 <HAL_GetTick>
 8001e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e48:	e008      	b.n	8001e5c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e4a:	f7ff fc53 	bl	80016f4 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e19b      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e5c:	4b2d      	ldr	r3, [pc, #180]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d0f0      	beq.n	8001e4a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e68:	4b2a      	ldr	r3, [pc, #168]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	695b      	ldr	r3, [r3, #20]
 8001e74:	00db      	lsls	r3, r3, #3
 8001e76:	4927      	ldr	r1, [pc, #156]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	600b      	str	r3, [r1, #0]
 8001e7c:	e015      	b.n	8001eaa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e7e:	4b26      	ldr	r3, [pc, #152]	; (8001f18 <HAL_RCC_OscConfig+0x270>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e84:	f7ff fc36 	bl	80016f4 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e8c:	f7ff fc32 	bl	80016f4 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e17a      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e9e:	4b1d      	ldr	r3, [pc, #116]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1f0      	bne.n	8001e8c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0308 	and.w	r3, r3, #8
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d03a      	beq.n	8001f2c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d019      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ebe:	4b17      	ldr	r3, [pc, #92]	; (8001f1c <HAL_RCC_OscConfig+0x274>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec4:	f7ff fc16 	bl	80016f4 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ecc:	f7ff fc12 	bl	80016f4 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e15a      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ede:	4b0d      	ldr	r3, [pc, #52]	; (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d0f0      	beq.n	8001ecc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001eea:	2001      	movs	r0, #1
 8001eec:	f000 fa9a 	bl	8002424 <RCC_Delay>
 8001ef0:	e01c      	b.n	8001f2c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	; (8001f1c <HAL_RCC_OscConfig+0x274>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef8:	f7ff fbfc 	bl	80016f4 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001efe:	e00f      	b.n	8001f20 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f00:	f7ff fbf8 	bl	80016f4 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d908      	bls.n	8001f20 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e140      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
 8001f12:	bf00      	nop
 8001f14:	40021000 	.word	0x40021000
 8001f18:	42420000 	.word	0x42420000
 8001f1c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f20:	4b9e      	ldr	r3, [pc, #632]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d1e9      	bne.n	8001f00 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f000 80a6 	beq.w	8002086 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f3e:	4b97      	ldr	r3, [pc, #604]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d10d      	bne.n	8001f66 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f4a:	4b94      	ldr	r3, [pc, #592]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	4a93      	ldr	r2, [pc, #588]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f54:	61d3      	str	r3, [r2, #28]
 8001f56:	4b91      	ldr	r3, [pc, #580]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f5e:	60bb      	str	r3, [r7, #8]
 8001f60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f62:	2301      	movs	r3, #1
 8001f64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f66:	4b8e      	ldr	r3, [pc, #568]	; (80021a0 <HAL_RCC_OscConfig+0x4f8>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d118      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f72:	4b8b      	ldr	r3, [pc, #556]	; (80021a0 <HAL_RCC_OscConfig+0x4f8>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a8a      	ldr	r2, [pc, #552]	; (80021a0 <HAL_RCC_OscConfig+0x4f8>)
 8001f78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f7e:	f7ff fbb9 	bl	80016f4 <HAL_GetTick>
 8001f82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f84:	e008      	b.n	8001f98 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f86:	f7ff fbb5 	bl	80016f4 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b64      	cmp	r3, #100	; 0x64
 8001f92:	d901      	bls.n	8001f98 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e0fd      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f98:	4b81      	ldr	r3, [pc, #516]	; (80021a0 <HAL_RCC_OscConfig+0x4f8>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0f0      	beq.n	8001f86 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d106      	bne.n	8001fba <HAL_RCC_OscConfig+0x312>
 8001fac:	4b7b      	ldr	r3, [pc, #492]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	4a7a      	ldr	r2, [pc, #488]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001fb2:	f043 0301 	orr.w	r3, r3, #1
 8001fb6:	6213      	str	r3, [r2, #32]
 8001fb8:	e02d      	b.n	8002016 <HAL_RCC_OscConfig+0x36e>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d10c      	bne.n	8001fdc <HAL_RCC_OscConfig+0x334>
 8001fc2:	4b76      	ldr	r3, [pc, #472]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001fc4:	6a1b      	ldr	r3, [r3, #32]
 8001fc6:	4a75      	ldr	r2, [pc, #468]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001fc8:	f023 0301 	bic.w	r3, r3, #1
 8001fcc:	6213      	str	r3, [r2, #32]
 8001fce:	4b73      	ldr	r3, [pc, #460]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001fd0:	6a1b      	ldr	r3, [r3, #32]
 8001fd2:	4a72      	ldr	r2, [pc, #456]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001fd4:	f023 0304 	bic.w	r3, r3, #4
 8001fd8:	6213      	str	r3, [r2, #32]
 8001fda:	e01c      	b.n	8002016 <HAL_RCC_OscConfig+0x36e>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	2b05      	cmp	r3, #5
 8001fe2:	d10c      	bne.n	8001ffe <HAL_RCC_OscConfig+0x356>
 8001fe4:	4b6d      	ldr	r3, [pc, #436]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001fe6:	6a1b      	ldr	r3, [r3, #32]
 8001fe8:	4a6c      	ldr	r2, [pc, #432]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001fea:	f043 0304 	orr.w	r3, r3, #4
 8001fee:	6213      	str	r3, [r2, #32]
 8001ff0:	4b6a      	ldr	r3, [pc, #424]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001ff2:	6a1b      	ldr	r3, [r3, #32]
 8001ff4:	4a69      	ldr	r2, [pc, #420]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8001ff6:	f043 0301 	orr.w	r3, r3, #1
 8001ffa:	6213      	str	r3, [r2, #32]
 8001ffc:	e00b      	b.n	8002016 <HAL_RCC_OscConfig+0x36e>
 8001ffe:	4b67      	ldr	r3, [pc, #412]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	4a66      	ldr	r2, [pc, #408]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8002004:	f023 0301 	bic.w	r3, r3, #1
 8002008:	6213      	str	r3, [r2, #32]
 800200a:	4b64      	ldr	r3, [pc, #400]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	4a63      	ldr	r2, [pc, #396]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8002010:	f023 0304 	bic.w	r3, r3, #4
 8002014:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d015      	beq.n	800204a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800201e:	f7ff fb69 	bl	80016f4 <HAL_GetTick>
 8002022:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002024:	e00a      	b.n	800203c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002026:	f7ff fb65 	bl	80016f4 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	f241 3288 	movw	r2, #5000	; 0x1388
 8002034:	4293      	cmp	r3, r2
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e0ab      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800203c:	4b57      	ldr	r3, [pc, #348]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0ee      	beq.n	8002026 <HAL_RCC_OscConfig+0x37e>
 8002048:	e014      	b.n	8002074 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204a:	f7ff fb53 	bl	80016f4 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002050:	e00a      	b.n	8002068 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002052:	f7ff fb4f 	bl	80016f4 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002060:	4293      	cmp	r3, r2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e095      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002068:	4b4c      	ldr	r3, [pc, #304]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	f003 0302 	and.w	r3, r3, #2
 8002070:	2b00      	cmp	r3, #0
 8002072:	d1ee      	bne.n	8002052 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002074:	7dfb      	ldrb	r3, [r7, #23]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d105      	bne.n	8002086 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800207a:	4b48      	ldr	r3, [pc, #288]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	4a47      	ldr	r2, [pc, #284]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8002080:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002084:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 8081 	beq.w	8002192 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002090:	4b42      	ldr	r3, [pc, #264]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f003 030c 	and.w	r3, r3, #12
 8002098:	2b08      	cmp	r3, #8
 800209a:	d061      	beq.n	8002160 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69db      	ldr	r3, [r3, #28]
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d146      	bne.n	8002132 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a4:	4b3f      	ldr	r3, [pc, #252]	; (80021a4 <HAL_RCC_OscConfig+0x4fc>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020aa:	f7ff fb23 	bl	80016f4 <HAL_GetTick>
 80020ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020b0:	e008      	b.n	80020c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b2:	f7ff fb1f 	bl	80016f4 <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d901      	bls.n	80020c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e067      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c4:	4b35      	ldr	r3, [pc, #212]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1f0      	bne.n	80020b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020d8:	d108      	bne.n	80020ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020da:	4b30      	ldr	r3, [pc, #192]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	492d      	ldr	r1, [pc, #180]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020ec:	4b2b      	ldr	r3, [pc, #172]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a19      	ldr	r1, [r3, #32]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fc:	430b      	orrs	r3, r1
 80020fe:	4927      	ldr	r1, [pc, #156]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8002100:	4313      	orrs	r3, r2
 8002102:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002104:	4b27      	ldr	r3, [pc, #156]	; (80021a4 <HAL_RCC_OscConfig+0x4fc>)
 8002106:	2201      	movs	r2, #1
 8002108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210a:	f7ff faf3 	bl	80016f4 <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002110:	e008      	b.n	8002124 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002112:	f7ff faef 	bl	80016f4 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e037      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002124:	4b1d      	ldr	r3, [pc, #116]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0f0      	beq.n	8002112 <HAL_RCC_OscConfig+0x46a>
 8002130:	e02f      	b.n	8002192 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002132:	4b1c      	ldr	r3, [pc, #112]	; (80021a4 <HAL_RCC_OscConfig+0x4fc>)
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002138:	f7ff fadc 	bl	80016f4 <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002140:	f7ff fad8 	bl	80016f4 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e020      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002152:	4b12      	ldr	r3, [pc, #72]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1f0      	bne.n	8002140 <HAL_RCC_OscConfig+0x498>
 800215e:	e018      	b.n	8002192 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69db      	ldr	r3, [r3, #28]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d101      	bne.n	800216c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e013      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800216c:	4b0b      	ldr	r3, [pc, #44]	; (800219c <HAL_RCC_OscConfig+0x4f4>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	429a      	cmp	r2, r3
 800217e:	d106      	bne.n	800218e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800218a:	429a      	cmp	r2, r3
 800218c:	d001      	beq.n	8002192 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e000      	b.n	8002194 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002192:	2300      	movs	r3, #0
}
 8002194:	4618      	mov	r0, r3
 8002196:	3718      	adds	r7, #24
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40021000 	.word	0x40021000
 80021a0:	40007000 	.word	0x40007000
 80021a4:	42420060 	.word	0x42420060

080021a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d101      	bne.n	80021bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e0d0      	b.n	800235e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021bc:	4b6a      	ldr	r3, [pc, #424]	; (8002368 <HAL_RCC_ClockConfig+0x1c0>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d910      	bls.n	80021ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ca:	4b67      	ldr	r3, [pc, #412]	; (8002368 <HAL_RCC_ClockConfig+0x1c0>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f023 0207 	bic.w	r2, r3, #7
 80021d2:	4965      	ldr	r1, [pc, #404]	; (8002368 <HAL_RCC_ClockConfig+0x1c0>)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021da:	4b63      	ldr	r3, [pc, #396]	; (8002368 <HAL_RCC_ClockConfig+0x1c0>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	683a      	ldr	r2, [r7, #0]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d001      	beq.n	80021ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e0b8      	b.n	800235e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d020      	beq.n	800223a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	2b00      	cmp	r3, #0
 8002202:	d005      	beq.n	8002210 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002204:	4b59      	ldr	r3, [pc, #356]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	4a58      	ldr	r2, [pc, #352]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 800220a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800220e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0308 	and.w	r3, r3, #8
 8002218:	2b00      	cmp	r3, #0
 800221a:	d005      	beq.n	8002228 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800221c:	4b53      	ldr	r3, [pc, #332]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	4a52      	ldr	r2, [pc, #328]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002222:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002226:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002228:	4b50      	ldr	r3, [pc, #320]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	494d      	ldr	r1, [pc, #308]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002236:	4313      	orrs	r3, r2
 8002238:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	2b00      	cmp	r3, #0
 8002244:	d040      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	2b01      	cmp	r3, #1
 800224c:	d107      	bne.n	800225e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800224e:	4b47      	ldr	r3, [pc, #284]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d115      	bne.n	8002286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e07f      	b.n	800235e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2b02      	cmp	r3, #2
 8002264:	d107      	bne.n	8002276 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002266:	4b41      	ldr	r3, [pc, #260]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d109      	bne.n	8002286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e073      	b.n	800235e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002276:	4b3d      	ldr	r3, [pc, #244]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e06b      	b.n	800235e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002286:	4b39      	ldr	r3, [pc, #228]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f023 0203 	bic.w	r2, r3, #3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	4936      	ldr	r1, [pc, #216]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002294:	4313      	orrs	r3, r2
 8002296:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002298:	f7ff fa2c 	bl	80016f4 <HAL_GetTick>
 800229c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800229e:	e00a      	b.n	80022b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a0:	f7ff fa28 	bl	80016f4 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e053      	b.n	800235e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022b6:	4b2d      	ldr	r3, [pc, #180]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f003 020c 	and.w	r2, r3, #12
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d1eb      	bne.n	80022a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022c8:	4b27      	ldr	r3, [pc, #156]	; (8002368 <HAL_RCC_ClockConfig+0x1c0>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	683a      	ldr	r2, [r7, #0]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d210      	bcs.n	80022f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d6:	4b24      	ldr	r3, [pc, #144]	; (8002368 <HAL_RCC_ClockConfig+0x1c0>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f023 0207 	bic.w	r2, r3, #7
 80022de:	4922      	ldr	r1, [pc, #136]	; (8002368 <HAL_RCC_ClockConfig+0x1c0>)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022e6:	4b20      	ldr	r3, [pc, #128]	; (8002368 <HAL_RCC_ClockConfig+0x1c0>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0307 	and.w	r3, r3, #7
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d001      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e032      	b.n	800235e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0304 	and.w	r3, r3, #4
 8002300:	2b00      	cmp	r3, #0
 8002302:	d008      	beq.n	8002316 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002304:	4b19      	ldr	r3, [pc, #100]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	4916      	ldr	r1, [pc, #88]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002312:	4313      	orrs	r3, r2
 8002314:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0308 	and.w	r3, r3, #8
 800231e:	2b00      	cmp	r3, #0
 8002320:	d009      	beq.n	8002336 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002322:	4b12      	ldr	r3, [pc, #72]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	490e      	ldr	r1, [pc, #56]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002332:	4313      	orrs	r3, r2
 8002334:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002336:	f000 f821 	bl	800237c <HAL_RCC_GetSysClockFreq>
 800233a:	4602      	mov	r2, r0
 800233c:	4b0b      	ldr	r3, [pc, #44]	; (800236c <HAL_RCC_ClockConfig+0x1c4>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	091b      	lsrs	r3, r3, #4
 8002342:	f003 030f 	and.w	r3, r3, #15
 8002346:	490a      	ldr	r1, [pc, #40]	; (8002370 <HAL_RCC_ClockConfig+0x1c8>)
 8002348:	5ccb      	ldrb	r3, [r1, r3]
 800234a:	fa22 f303 	lsr.w	r3, r2, r3
 800234e:	4a09      	ldr	r2, [pc, #36]	; (8002374 <HAL_RCC_ClockConfig+0x1cc>)
 8002350:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002352:	4b09      	ldr	r3, [pc, #36]	; (8002378 <HAL_RCC_ClockConfig+0x1d0>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff f98a 	bl	8001670 <HAL_InitTick>

  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3710      	adds	r7, #16
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40022000 	.word	0x40022000
 800236c:	40021000 	.word	0x40021000
 8002370:	08002c88 	.word	0x08002c88
 8002374:	20000030 	.word	0x20000030
 8002378:	20000034 	.word	0x20000034

0800237c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800237c:	b480      	push	{r7}
 800237e:	b087      	sub	sp, #28
 8002380:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002382:	2300      	movs	r3, #0
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	2300      	movs	r3, #0
 8002388:	60bb      	str	r3, [r7, #8]
 800238a:	2300      	movs	r3, #0
 800238c:	617b      	str	r3, [r7, #20]
 800238e:	2300      	movs	r3, #0
 8002390:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002392:	2300      	movs	r3, #0
 8002394:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002396:	4b1e      	ldr	r3, [pc, #120]	; (8002410 <HAL_RCC_GetSysClockFreq+0x94>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f003 030c 	and.w	r3, r3, #12
 80023a2:	2b04      	cmp	r3, #4
 80023a4:	d002      	beq.n	80023ac <HAL_RCC_GetSysClockFreq+0x30>
 80023a6:	2b08      	cmp	r3, #8
 80023a8:	d003      	beq.n	80023b2 <HAL_RCC_GetSysClockFreq+0x36>
 80023aa:	e027      	b.n	80023fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023ac:	4b19      	ldr	r3, [pc, #100]	; (8002414 <HAL_RCC_GetSysClockFreq+0x98>)
 80023ae:	613b      	str	r3, [r7, #16]
      break;
 80023b0:	e027      	b.n	8002402 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	0c9b      	lsrs	r3, r3, #18
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	4a17      	ldr	r2, [pc, #92]	; (8002418 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023bc:	5cd3      	ldrb	r3, [r2, r3]
 80023be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d010      	beq.n	80023ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023ca:	4b11      	ldr	r3, [pc, #68]	; (8002410 <HAL_RCC_GetSysClockFreq+0x94>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	0c5b      	lsrs	r3, r3, #17
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	4a11      	ldr	r2, [pc, #68]	; (800241c <HAL_RCC_GetSysClockFreq+0xa0>)
 80023d6:	5cd3      	ldrb	r3, [r2, r3]
 80023d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a0d      	ldr	r2, [pc, #52]	; (8002414 <HAL_RCC_GetSysClockFreq+0x98>)
 80023de:	fb02 f203 	mul.w	r2, r2, r3
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e8:	617b      	str	r3, [r7, #20]
 80023ea:	e004      	b.n	80023f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a0c      	ldr	r2, [pc, #48]	; (8002420 <HAL_RCC_GetSysClockFreq+0xa4>)
 80023f0:	fb02 f303 	mul.w	r3, r2, r3
 80023f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	613b      	str	r3, [r7, #16]
      break;
 80023fa:	e002      	b.n	8002402 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023fc:	4b05      	ldr	r3, [pc, #20]	; (8002414 <HAL_RCC_GetSysClockFreq+0x98>)
 80023fe:	613b      	str	r3, [r7, #16]
      break;
 8002400:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002402:	693b      	ldr	r3, [r7, #16]
}
 8002404:	4618      	mov	r0, r3
 8002406:	371c      	adds	r7, #28
 8002408:	46bd      	mov	sp, r7
 800240a:	bc80      	pop	{r7}
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	40021000 	.word	0x40021000
 8002414:	007a1200 	.word	0x007a1200
 8002418:	08002c98 	.word	0x08002c98
 800241c:	08002ca8 	.word	0x08002ca8
 8002420:	003d0900 	.word	0x003d0900

08002424 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800242c:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <RCC_Delay+0x34>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a0a      	ldr	r2, [pc, #40]	; (800245c <RCC_Delay+0x38>)
 8002432:	fba2 2303 	umull	r2, r3, r2, r3
 8002436:	0a5b      	lsrs	r3, r3, #9
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	fb02 f303 	mul.w	r3, r2, r3
 800243e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002440:	bf00      	nop
  }
  while (Delay --);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	1e5a      	subs	r2, r3, #1
 8002446:	60fa      	str	r2, [r7, #12]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1f9      	bne.n	8002440 <RCC_Delay+0x1c>
}
 800244c:	bf00      	nop
 800244e:	bf00      	nop
 8002450:	3714      	adds	r7, #20
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr
 8002458:	20000030 	.word	0x20000030
 800245c:	10624dd3 	.word	0x10624dd3

08002460 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e041      	b.n	80024f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f7ff f85a 	bl	8001540 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2202      	movs	r2, #2
 8002490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3304      	adds	r3, #4
 800249c:	4619      	mov	r1, r3
 800249e:	4610      	mov	r0, r2
 80024a0:	f000 fa56 	bl	8002950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2201      	movs	r2, #1
 80024c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b01      	cmp	r3, #1
 8002512:	d001      	beq.n	8002518 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e035      	b.n	8002584 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2202      	movs	r2, #2
 800251c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68da      	ldr	r2, [r3, #12]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 0201 	orr.w	r2, r2, #1
 800252e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a16      	ldr	r2, [pc, #88]	; (8002590 <HAL_TIM_Base_Start_IT+0x90>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d009      	beq.n	800254e <HAL_TIM_Base_Start_IT+0x4e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002542:	d004      	beq.n	800254e <HAL_TIM_Base_Start_IT+0x4e>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a12      	ldr	r2, [pc, #72]	; (8002594 <HAL_TIM_Base_Start_IT+0x94>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d111      	bne.n	8002572 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2b06      	cmp	r3, #6
 800255e:	d010      	beq.n	8002582 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f042 0201 	orr.w	r2, r2, #1
 800256e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002570:	e007      	b.n	8002582 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f042 0201 	orr.w	r2, r2, #1
 8002580:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	40012c00 	.word	0x40012c00
 8002594:	40000400 	.word	0x40000400

08002598 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d020      	beq.n	80025fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d01b      	beq.n	80025fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f06f 0202 	mvn.w	r2, #2
 80025cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	f003 0303 	and.w	r3, r3, #3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 f998 	bl	8002918 <HAL_TIM_IC_CaptureCallback>
 80025e8:	e005      	b.n	80025f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f98b 	bl	8002906 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f000 f99a 	bl	800292a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	2b00      	cmp	r3, #0
 8002604:	d020      	beq.n	8002648 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f003 0304 	and.w	r3, r3, #4
 800260c:	2b00      	cmp	r3, #0
 800260e:	d01b      	beq.n	8002648 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f06f 0204 	mvn.w	r2, #4
 8002618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2202      	movs	r2, #2
 800261e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 f972 	bl	8002918 <HAL_TIM_IC_CaptureCallback>
 8002634:	e005      	b.n	8002642 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 f965 	bl	8002906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f000 f974 	bl	800292a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	2b00      	cmp	r3, #0
 8002650:	d020      	beq.n	8002694 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f003 0308 	and.w	r3, r3, #8
 8002658:	2b00      	cmp	r3, #0
 800265a:	d01b      	beq.n	8002694 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f06f 0208 	mvn.w	r2, #8
 8002664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2204      	movs	r2, #4
 800266a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f94c 	bl	8002918 <HAL_TIM_IC_CaptureCallback>
 8002680:	e005      	b.n	800268e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f000 f93f 	bl	8002906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f000 f94e 	bl	800292a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	f003 0310 	and.w	r3, r3, #16
 800269a:	2b00      	cmp	r3, #0
 800269c:	d020      	beq.n	80026e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	f003 0310 	and.w	r3, r3, #16
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d01b      	beq.n	80026e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f06f 0210 	mvn.w	r2, #16
 80026b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2208      	movs	r2, #8
 80026b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d003      	beq.n	80026ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 f926 	bl	8002918 <HAL_TIM_IC_CaptureCallback>
 80026cc:	e005      	b.n	80026da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f000 f919 	bl	8002906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f000 f928 	bl	800292a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00c      	beq.n	8002704 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d007      	beq.n	8002704 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f06f 0201 	mvn.w	r2, #1
 80026fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7fe fd88 	bl	8001214 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00c      	beq.n	8002728 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002714:	2b00      	cmp	r3, #0
 8002716:	d007      	beq.n	8002728 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 fa6f 	bl	8002c06 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00c      	beq.n	800274c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002738:	2b00      	cmp	r3, #0
 800273a:	d007      	beq.n	800274c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 f8f8 	bl	800293c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	f003 0320 	and.w	r3, r3, #32
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00c      	beq.n	8002770 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f003 0320 	and.w	r3, r3, #32
 800275c:	2b00      	cmp	r3, #0
 800275e:	d007      	beq.n	8002770 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f06f 0220 	mvn.w	r2, #32
 8002768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 fa42 	bl	8002bf4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002770:	bf00      	nop
 8002772:	3710      	adds	r7, #16
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800278c:	2b01      	cmp	r3, #1
 800278e:	d101      	bne.n	8002794 <HAL_TIM_ConfigClockSource+0x1c>
 8002790:	2302      	movs	r3, #2
 8002792:	e0b4      	b.n	80028fe <HAL_TIM_ConfigClockSource+0x186>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2202      	movs	r2, #2
 80027a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80027b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027cc:	d03e      	beq.n	800284c <HAL_TIM_ConfigClockSource+0xd4>
 80027ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027d2:	f200 8087 	bhi.w	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 80027d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027da:	f000 8086 	beq.w	80028ea <HAL_TIM_ConfigClockSource+0x172>
 80027de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027e2:	d87f      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 80027e4:	2b70      	cmp	r3, #112	; 0x70
 80027e6:	d01a      	beq.n	800281e <HAL_TIM_ConfigClockSource+0xa6>
 80027e8:	2b70      	cmp	r3, #112	; 0x70
 80027ea:	d87b      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 80027ec:	2b60      	cmp	r3, #96	; 0x60
 80027ee:	d050      	beq.n	8002892 <HAL_TIM_ConfigClockSource+0x11a>
 80027f0:	2b60      	cmp	r3, #96	; 0x60
 80027f2:	d877      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 80027f4:	2b50      	cmp	r3, #80	; 0x50
 80027f6:	d03c      	beq.n	8002872 <HAL_TIM_ConfigClockSource+0xfa>
 80027f8:	2b50      	cmp	r3, #80	; 0x50
 80027fa:	d873      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 80027fc:	2b40      	cmp	r3, #64	; 0x40
 80027fe:	d058      	beq.n	80028b2 <HAL_TIM_ConfigClockSource+0x13a>
 8002800:	2b40      	cmp	r3, #64	; 0x40
 8002802:	d86f      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 8002804:	2b30      	cmp	r3, #48	; 0x30
 8002806:	d064      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0x15a>
 8002808:	2b30      	cmp	r3, #48	; 0x30
 800280a:	d86b      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 800280c:	2b20      	cmp	r3, #32
 800280e:	d060      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0x15a>
 8002810:	2b20      	cmp	r3, #32
 8002812:	d867      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 8002814:	2b00      	cmp	r3, #0
 8002816:	d05c      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0x15a>
 8002818:	2b10      	cmp	r3, #16
 800281a:	d05a      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0x15a>
 800281c:	e062      	b.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6818      	ldr	r0, [r3, #0]
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	6899      	ldr	r1, [r3, #8]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685a      	ldr	r2, [r3, #4]
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	f000 f96a 	bl	8002b06 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002840:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	609a      	str	r2, [r3, #8]
      break;
 800284a:	e04f      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6818      	ldr	r0, [r3, #0]
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	6899      	ldr	r1, [r3, #8]
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f000 f953 	bl	8002b06 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800286e:	609a      	str	r2, [r3, #8]
      break;
 8002870:	e03c      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6818      	ldr	r0, [r3, #0]
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	6859      	ldr	r1, [r3, #4]
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	461a      	mov	r2, r3
 8002880:	f000 f8ca 	bl	8002a18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2150      	movs	r1, #80	; 0x50
 800288a:	4618      	mov	r0, r3
 800288c:	f000 f921 	bl	8002ad2 <TIM_ITRx_SetConfig>
      break;
 8002890:	e02c      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6818      	ldr	r0, [r3, #0]
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	6859      	ldr	r1, [r3, #4]
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	461a      	mov	r2, r3
 80028a0:	f000 f8e8 	bl	8002a74 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2160      	movs	r1, #96	; 0x60
 80028aa:	4618      	mov	r0, r3
 80028ac:	f000 f911 	bl	8002ad2 <TIM_ITRx_SetConfig>
      break;
 80028b0:	e01c      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6818      	ldr	r0, [r3, #0]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	6859      	ldr	r1, [r3, #4]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	461a      	mov	r2, r3
 80028c0:	f000 f8aa 	bl	8002a18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2140      	movs	r1, #64	; 0x40
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 f901 	bl	8002ad2 <TIM_ITRx_SetConfig>
      break;
 80028d0:	e00c      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4619      	mov	r1, r3
 80028dc:	4610      	mov	r0, r2
 80028de:	f000 f8f8 	bl	8002ad2 <TIM_ITRx_SetConfig>
      break;
 80028e2:	e003      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	73fb      	strb	r3, [r7, #15]
      break;
 80028e8:	e000      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80028ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002906:	b480      	push	{r7}
 8002908:	b083      	sub	sp, #12
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800290e:	bf00      	nop
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr

08002918 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	bc80      	pop	{r7}
 8002928:	4770      	bx	lr

0800292a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800292a:	b480      	push	{r7}
 800292c:	b083      	sub	sp, #12
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr

0800293c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr
	...

08002950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4a2b      	ldr	r2, [pc, #172]	; (8002a10 <TIM_Base_SetConfig+0xc0>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d007      	beq.n	8002978 <TIM_Base_SetConfig+0x28>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800296e:	d003      	beq.n	8002978 <TIM_Base_SetConfig+0x28>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4a28      	ldr	r2, [pc, #160]	; (8002a14 <TIM_Base_SetConfig+0xc4>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d108      	bne.n	800298a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800297e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	4313      	orrs	r3, r2
 8002988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a20      	ldr	r2, [pc, #128]	; (8002a10 <TIM_Base_SetConfig+0xc0>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d007      	beq.n	80029a2 <TIM_Base_SetConfig+0x52>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002998:	d003      	beq.n	80029a2 <TIM_Base_SetConfig+0x52>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a1d      	ldr	r2, [pc, #116]	; (8002a14 <TIM_Base_SetConfig+0xc4>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d108      	bne.n	80029b4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	4313      	orrs	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	68fa      	ldr	r2, [r7, #12]
 80029c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	689a      	ldr	r2, [r3, #8]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a0d      	ldr	r2, [pc, #52]	; (8002a10 <TIM_Base_SetConfig+0xc0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d103      	bne.n	80029e8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	691a      	ldr	r2, [r3, #16]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	691b      	ldr	r3, [r3, #16]
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d005      	beq.n	8002a06 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	f023 0201 	bic.w	r2, r3, #1
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	611a      	str	r2, [r3, #16]
  }
}
 8002a06:	bf00      	nop
 8002a08:	3714      	adds	r7, #20
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr
 8002a10:	40012c00 	.word	0x40012c00
 8002a14:	40000400 	.word	0x40000400

08002a18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b087      	sub	sp, #28
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6a1b      	ldr	r3, [r3, #32]
 8002a2e:	f023 0201 	bic.w	r2, r3, #1
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	011b      	lsls	r3, r3, #4
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	f023 030a 	bic.w	r3, r3, #10
 8002a54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002a56:	697a      	ldr	r2, [r7, #20]
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	697a      	ldr	r2, [r7, #20]
 8002a68:	621a      	str	r2, [r3, #32]
}
 8002a6a:	bf00      	nop
 8002a6c:	371c      	adds	r7, #28
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr

08002a74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b087      	sub	sp, #28
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6a1b      	ldr	r3, [r3, #32]
 8002a84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	f023 0210 	bic.w	r2, r3, #16
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002a9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	031b      	lsls	r3, r3, #12
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ab0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	621a      	str	r2, [r3, #32]
}
 8002ac8:	bf00      	nop
 8002aca:	371c      	adds	r7, #28
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr

08002ad2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b085      	sub	sp, #20
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
 8002ada:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ae8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	f043 0307 	orr.w	r3, r3, #7
 8002af4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	609a      	str	r2, [r3, #8]
}
 8002afc:	bf00      	nop
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr

08002b06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b06:	b480      	push	{r7}
 8002b08:	b087      	sub	sp, #28
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
 8002b12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b20:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	021a      	lsls	r2, r3, #8
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	609a      	str	r2, [r3, #8]
}
 8002b3a:	bf00      	nop
 8002b3c:	371c      	adds	r7, #28
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bc80      	pop	{r7}
 8002b42:	4770      	bx	lr

08002b44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d101      	bne.n	8002b5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b58:	2302      	movs	r3, #2
 8002b5a:	e041      	b.n	8002be0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2202      	movs	r2, #2
 8002b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a14      	ldr	r2, [pc, #80]	; (8002bec <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d009      	beq.n	8002bb4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba8:	d004      	beq.n	8002bb4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a10      	ldr	r2, [pc, #64]	; (8002bf0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d10c      	bne.n	8002bce <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3714      	adds	r7, #20
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bc80      	pop	{r7}
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	40012c00 	.word	0x40012c00
 8002bf0:	40000400 	.word	0x40000400

08002bf4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bc80      	pop	{r7}
 8002c04:	4770      	bx	lr

08002c06 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c06:	b480      	push	{r7}
 8002c08:	b083      	sub	sp, #12
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc80      	pop	{r7}
 8002c16:	4770      	bx	lr

08002c18 <__libc_init_array>:
 8002c18:	b570      	push	{r4, r5, r6, lr}
 8002c1a:	2600      	movs	r6, #0
 8002c1c:	4d0c      	ldr	r5, [pc, #48]	; (8002c50 <__libc_init_array+0x38>)
 8002c1e:	4c0d      	ldr	r4, [pc, #52]	; (8002c54 <__libc_init_array+0x3c>)
 8002c20:	1b64      	subs	r4, r4, r5
 8002c22:	10a4      	asrs	r4, r4, #2
 8002c24:	42a6      	cmp	r6, r4
 8002c26:	d109      	bne.n	8002c3c <__libc_init_array+0x24>
 8002c28:	f000 f822 	bl	8002c70 <_init>
 8002c2c:	2600      	movs	r6, #0
 8002c2e:	4d0a      	ldr	r5, [pc, #40]	; (8002c58 <__libc_init_array+0x40>)
 8002c30:	4c0a      	ldr	r4, [pc, #40]	; (8002c5c <__libc_init_array+0x44>)
 8002c32:	1b64      	subs	r4, r4, r5
 8002c34:	10a4      	asrs	r4, r4, #2
 8002c36:	42a6      	cmp	r6, r4
 8002c38:	d105      	bne.n	8002c46 <__libc_init_array+0x2e>
 8002c3a:	bd70      	pop	{r4, r5, r6, pc}
 8002c3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c40:	4798      	blx	r3
 8002c42:	3601      	adds	r6, #1
 8002c44:	e7ee      	b.n	8002c24 <__libc_init_array+0xc>
 8002c46:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c4a:	4798      	blx	r3
 8002c4c:	3601      	adds	r6, #1
 8002c4e:	e7f2      	b.n	8002c36 <__libc_init_array+0x1e>
 8002c50:	08002cac 	.word	0x08002cac
 8002c54:	08002cac 	.word	0x08002cac
 8002c58:	08002cac 	.word	0x08002cac
 8002c5c:	08002cb0 	.word	0x08002cb0

08002c60 <memset>:
 8002c60:	4603      	mov	r3, r0
 8002c62:	4402      	add	r2, r0
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d100      	bne.n	8002c6a <memset+0xa>
 8002c68:	4770      	bx	lr
 8002c6a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c6e:	e7f9      	b.n	8002c64 <memset+0x4>

08002c70 <_init>:
 8002c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c72:	bf00      	nop
 8002c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c76:	bc08      	pop	{r3}
 8002c78:	469e      	mov	lr, r3
 8002c7a:	4770      	bx	lr

08002c7c <_fini>:
 8002c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c7e:	bf00      	nop
 8002c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c82:	bc08      	pop	{r3}
 8002c84:	469e      	mov	lr, r3
 8002c86:	4770      	bx	lr
