\hypertarget{group___peripheral__declaration}{}\section{Peripheral\+\_\+declaration}
\label{group___peripheral__declaration}\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
Collaboration diagram for Peripheral\+\_\+declaration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=292pt]{group___peripheral__declaration}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{T\+I\+M2}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{T\+I\+M3}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{T\+I\+M4}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{T\+I\+M5}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{T\+I\+M6}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{T\+I\+M7}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{T\+I\+M12}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{T\+I\+M13}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{T\+I\+M14}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{R\+TC}~((\hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{W\+W\+DG}~((\hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{I\+W\+DG}~((\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{S\+P\+I2}~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{S\+P\+I3}~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{U\+S\+A\+R\+T2}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{U\+S\+A\+R\+T3}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{U\+A\+R\+T4}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{U\+A\+R\+T5}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}~((\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}~((\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{C\+A\+N1}~((\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{C\+A\+N2}~((\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gaa38716de06974ea948ad34ef7bfee00b}{B\+KP}~((\hyperlink{struct_b_k_p___type_def}{B\+K\+P\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaa15d5a9f40794105397ba5ea567c4ae1}{B\+K\+P\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{P\+WR}~((\hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{D\+AC}~((\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}{C\+EC}~((\hyperlink{struct_c_e_c___type_def}{C\+E\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{C\+E\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga582e09473429414015b1de90cf767fa8}{A\+F\+IO}~((\hyperlink{struct_a_f_i_o___type_def}{A\+F\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga5f7e3eacfcf4c313c25012795148a680}{A\+F\+I\+O\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{E\+X\+TI}~((\hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{G\+P\+I\+OC}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{G\+P\+I\+OD}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{G\+P\+I\+OE}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{G\+P\+I\+OF}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{G\+P\+I\+OG}~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{A\+D\+C1}~((\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{A\+D\+C2}~((\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{T\+I\+M1}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{T\+I\+M8}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{U\+S\+A\+R\+T1}~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{A\+D\+C3}~((\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}{T\+I\+M15}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{T\+I\+M15\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{T\+I\+M16}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{T\+I\+M16\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{T\+I\+M17}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{T\+I\+M17\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{T\+I\+M9}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{T\+I\+M10}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{T\+I\+M11}~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{S\+D\+IO}~((\hyperlink{struct_s_d_i_o___type_def}{S\+D\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{D\+M\+A1}~((\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{D\+M\+A2}~((\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{D\+M\+A1\+\_\+\+Channel1}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{D\+M\+A1\+\_\+\+Channel1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{D\+M\+A1\+\_\+\+Channel2}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{D\+M\+A1\+\_\+\+Channel2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{D\+M\+A1\+\_\+\+Channel3}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{D\+M\+A1\+\_\+\+Channel3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{D\+M\+A1\+\_\+\+Channel4}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{D\+M\+A1\+\_\+\+Channel4\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{D\+M\+A1\+\_\+\+Channel5}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{D\+M\+A1\+\_\+\+Channel5\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{D\+M\+A1\+\_\+\+Channel6}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{D\+M\+A1\+\_\+\+Channel6\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{D\+M\+A1\+\_\+\+Channel7}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{D\+M\+A1\+\_\+\+Channel7\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{D\+M\+A2\+\_\+\+Channel1}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{D\+M\+A2\+\_\+\+Channel1\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{D\+M\+A2\+\_\+\+Channel2}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{D\+M\+A2\+\_\+\+Channel2\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{D\+M\+A2\+\_\+\+Channel3}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{D\+M\+A2\+\_\+\+Channel3\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{D\+M\+A2\+\_\+\+Channel4}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{D\+M\+A2\+\_\+\+Channel4\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{D\+M\+A2\+\_\+\+Channel5}~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{D\+M\+A2\+\_\+\+Channel5\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}~((\hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{C\+RC}~((\hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+SH}~((\hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gad2d5f875cdc6d696735f20fa23a895c3}{OB}~((\hyperlink{struct_o_b___type_def}{O\+B\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{O\+B\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{E\+TH}~((\hyperlink{struct_e_t_h___type_def}{E\+T\+H\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{F\+S\+M\+C\+\_\+\+Bank1}~((\hyperlink{struct_f_s_m_c___bank1___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{F\+S\+M\+C\+\_\+\+Bank1E}~((\hyperlink{struct_f_s_m_c___bank1_e___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a}{F\+S\+M\+C\+\_\+\+Bank2}~((\hyperlink{struct_f_s_m_c___bank2___type_def}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+R\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736}{F\+S\+M\+C\+\_\+\+Bank3}~((\hyperlink{struct_f_s_m_c___bank3___type_def}{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7}{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}{F\+S\+M\+C\+\_\+\+Bank4}~((\hyperlink{struct_f_s_m_c___bank4___type_def}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{D\+B\+G\+M\+CU}~((\hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!A\+D\+C1@{A\+D\+C1}}
\index{A\+D\+C1@{A\+D\+C1}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{A\+D\+C1}{ADC1}}
{\footnotesize\ttfamily \#define A\+D\+C1~((\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE})}



Definition at line 1415 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!A\+D\+C2@{A\+D\+C2}}
\index{A\+D\+C2@{A\+D\+C2}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{A\+D\+C2}{ADC2}}
{\footnotesize\ttfamily \#define A\+D\+C2~((\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE})}



Definition at line 1416 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!A\+D\+C3@{A\+D\+C3}}
\index{A\+D\+C3@{A\+D\+C3}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{A\+D\+C3}{ADC3}}
{\footnotesize\ttfamily \#define A\+D\+C3~((\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE})}



Definition at line 1421 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga582e09473429414015b1de90cf767fa8}\label{group___peripheral__declaration_ga582e09473429414015b1de90cf767fa8}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!A\+F\+IO@{A\+F\+IO}}
\index{A\+F\+IO@{A\+F\+IO}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{A\+F\+IO}{AFIO}}
{\footnotesize\ttfamily \#define A\+F\+IO~((\hyperlink{struct_a_f_i_o___type_def}{A\+F\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga5f7e3eacfcf4c313c25012795148a680}{A\+F\+I\+O\+\_\+\+B\+A\+SE})}



Definition at line 1406 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gaa38716de06974ea948ad34ef7bfee00b}\label{group___peripheral__declaration_gaa38716de06974ea948ad34ef7bfee00b}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!B\+KP@{B\+KP}}
\index{B\+KP@{B\+KP}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{B\+KP}{BKP}}
{\footnotesize\ttfamily \#define B\+KP~((\hyperlink{struct_b_k_p___type_def}{B\+K\+P\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaa15d5a9f40794105397ba5ea567c4ae1}{B\+K\+P\+\_\+\+B\+A\+SE})}



Definition at line 1402 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!C\+A\+N1@{C\+A\+N1}}
\index{C\+A\+N1@{C\+A\+N1}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{C\+A\+N1}{CAN1}}
{\footnotesize\ttfamily \#define C\+A\+N1~((\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE})}



Definition at line 1400 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!C\+A\+N2@{C\+A\+N2}}
\index{C\+A\+N2@{C\+A\+N2}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{C\+A\+N2}{CAN2}}
{\footnotesize\ttfamily \#define C\+A\+N2~((\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE})}



Definition at line 1401 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}\label{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!C\+EC@{C\+EC}}
\index{C\+EC@{C\+EC}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{C\+EC}{CEC}}
{\footnotesize\ttfamily \#define C\+EC~((\hyperlink{struct_c_e_c___type_def}{C\+E\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{C\+E\+C\+\_\+\+B\+A\+SE})}



Definition at line 1405 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!C\+RC@{C\+RC}}
\index{C\+RC@{C\+RC}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{C\+RC}{CRC}}
{\footnotesize\ttfamily \#define C\+RC~((\hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE})}



Definition at line 1444 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+AC@{D\+AC}}
\index{D\+AC@{D\+AC}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+AC}{DAC}}
{\footnotesize\ttfamily \#define D\+AC~((\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE})}



Definition at line 1404 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+B\+G\+M\+CU@{D\+B\+G\+M\+CU}}
\index{D\+B\+G\+M\+CU@{D\+B\+G\+M\+CU}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+B\+G\+M\+CU}{DBGMCU}}
{\footnotesize\ttfamily \#define D\+B\+G\+M\+CU~((\hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE})}



Definition at line 1453 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A1@{D\+M\+A1}}
\index{D\+M\+A1@{D\+M\+A1}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A1}{DMA1}}
{\footnotesize\ttfamily \#define D\+M\+A1~((\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE})}



Definition at line 1429 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}\label{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A1\+\_\+\+Channel1@{D\+M\+A1\+\_\+\+Channel1}}
\index{D\+M\+A1\+\_\+\+Channel1@{D\+M\+A1\+\_\+\+Channel1}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A1\+\_\+\+Channel1}{DMA1\_Channel1}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Channel1~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{D\+M\+A1\+\_\+\+Channel1\+\_\+\+B\+A\+SE})}



Definition at line 1431 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}\label{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A1\+\_\+\+Channel2@{D\+M\+A1\+\_\+\+Channel2}}
\index{D\+M\+A1\+\_\+\+Channel2@{D\+M\+A1\+\_\+\+Channel2}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A1\+\_\+\+Channel2}{DMA1\_Channel2}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Channel2~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{D\+M\+A1\+\_\+\+Channel2\+\_\+\+B\+A\+SE})}



Definition at line 1432 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}\label{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A1\+\_\+\+Channel3@{D\+M\+A1\+\_\+\+Channel3}}
\index{D\+M\+A1\+\_\+\+Channel3@{D\+M\+A1\+\_\+\+Channel3}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A1\+\_\+\+Channel3}{DMA1\_Channel3}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Channel3~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{D\+M\+A1\+\_\+\+Channel3\+\_\+\+B\+A\+SE})}



Definition at line 1433 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}\label{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A1\+\_\+\+Channel4@{D\+M\+A1\+\_\+\+Channel4}}
\index{D\+M\+A1\+\_\+\+Channel4@{D\+M\+A1\+\_\+\+Channel4}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A1\+\_\+\+Channel4}{DMA1\_Channel4}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Channel4~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{D\+M\+A1\+\_\+\+Channel4\+\_\+\+B\+A\+SE})}



Definition at line 1434 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}\label{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A1\+\_\+\+Channel5@{D\+M\+A1\+\_\+\+Channel5}}
\index{D\+M\+A1\+\_\+\+Channel5@{D\+M\+A1\+\_\+\+Channel5}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A1\+\_\+\+Channel5}{DMA1\_Channel5}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Channel5~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{D\+M\+A1\+\_\+\+Channel5\+\_\+\+B\+A\+SE})}



Definition at line 1435 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}\label{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A1\+\_\+\+Channel6@{D\+M\+A1\+\_\+\+Channel6}}
\index{D\+M\+A1\+\_\+\+Channel6@{D\+M\+A1\+\_\+\+Channel6}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A1\+\_\+\+Channel6}{DMA1\_Channel6}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Channel6~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{D\+M\+A1\+\_\+\+Channel6\+\_\+\+B\+A\+SE})}



Definition at line 1436 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}\label{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A1\+\_\+\+Channel7@{D\+M\+A1\+\_\+\+Channel7}}
\index{D\+M\+A1\+\_\+\+Channel7@{D\+M\+A1\+\_\+\+Channel7}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A1\+\_\+\+Channel7}{DMA1\_Channel7}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Channel7~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{D\+M\+A1\+\_\+\+Channel7\+\_\+\+B\+A\+SE})}



Definition at line 1437 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A2@{D\+M\+A2}}
\index{D\+M\+A2@{D\+M\+A2}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A2}{DMA2}}
{\footnotesize\ttfamily \#define D\+M\+A2~((\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE})}



Definition at line 1430 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}\label{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A2\+\_\+\+Channel1@{D\+M\+A2\+\_\+\+Channel1}}
\index{D\+M\+A2\+\_\+\+Channel1@{D\+M\+A2\+\_\+\+Channel1}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A2\+\_\+\+Channel1}{DMA2\_Channel1}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Channel1~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{D\+M\+A2\+\_\+\+Channel1\+\_\+\+B\+A\+SE})}



Definition at line 1438 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}\label{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A2\+\_\+\+Channel2@{D\+M\+A2\+\_\+\+Channel2}}
\index{D\+M\+A2\+\_\+\+Channel2@{D\+M\+A2\+\_\+\+Channel2}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A2\+\_\+\+Channel2}{DMA2\_Channel2}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Channel2~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{D\+M\+A2\+\_\+\+Channel2\+\_\+\+B\+A\+SE})}



Definition at line 1439 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}\label{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A2\+\_\+\+Channel3@{D\+M\+A2\+\_\+\+Channel3}}
\index{D\+M\+A2\+\_\+\+Channel3@{D\+M\+A2\+\_\+\+Channel3}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A2\+\_\+\+Channel3}{DMA2\_Channel3}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Channel3~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{D\+M\+A2\+\_\+\+Channel3\+\_\+\+B\+A\+SE})}



Definition at line 1440 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}\label{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A2\+\_\+\+Channel4@{D\+M\+A2\+\_\+\+Channel4}}
\index{D\+M\+A2\+\_\+\+Channel4@{D\+M\+A2\+\_\+\+Channel4}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A2\+\_\+\+Channel4}{DMA2\_Channel4}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Channel4~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{D\+M\+A2\+\_\+\+Channel4\+\_\+\+B\+A\+SE})}



Definition at line 1441 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}\label{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!D\+M\+A2\+\_\+\+Channel5@{D\+M\+A2\+\_\+\+Channel5}}
\index{D\+M\+A2\+\_\+\+Channel5@{D\+M\+A2\+\_\+\+Channel5}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{D\+M\+A2\+\_\+\+Channel5}{DMA2\_Channel5}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Channel5~((\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{D\+M\+A2\+\_\+\+Channel5\+\_\+\+B\+A\+SE})}



Definition at line 1442 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!E\+TH@{E\+TH}}
\index{E\+TH@{E\+TH}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{E\+TH}{ETH}}
{\footnotesize\ttfamily \#define E\+TH~((\hyperlink{struct_e_t_h___type_def}{E\+T\+H\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE})}



Definition at line 1447 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!E\+X\+TI@{E\+X\+TI}}
\index{E\+X\+TI@{E\+X\+TI}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{E\+X\+TI}{EXTI}}
{\footnotesize\ttfamily \#define E\+X\+TI~((\hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE})}



Definition at line 1407 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!F\+L\+A\+SH@{F\+L\+A\+SH}}
\index{F\+L\+A\+SH@{F\+L\+A\+SH}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{F\+L\+A\+SH}{FLASH}}
{\footnotesize\ttfamily \#define F\+L\+A\+SH~((\hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE})}



Definition at line 1445 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!F\+S\+M\+C\+\_\+\+Bank1@{F\+S\+M\+C\+\_\+\+Bank1}}
\index{F\+S\+M\+C\+\_\+\+Bank1@{F\+S\+M\+C\+\_\+\+Bank1}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank1}{FSMC\_Bank1}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank1~((\hyperlink{struct_f_s_m_c___bank1___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE})}



Definition at line 1448 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!F\+S\+M\+C\+\_\+\+Bank1E@{F\+S\+M\+C\+\_\+\+Bank1E}}
\index{F\+S\+M\+C\+\_\+\+Bank1E@{F\+S\+M\+C\+\_\+\+Bank1E}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank1E}{FSMC\_Bank1E}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank1E~((\hyperlink{struct_f_s_m_c___bank1_e___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE})}



Definition at line 1449 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a}\label{group___peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!F\+S\+M\+C\+\_\+\+Bank2@{F\+S\+M\+C\+\_\+\+Bank2}}
\index{F\+S\+M\+C\+\_\+\+Bank2@{F\+S\+M\+C\+\_\+\+Bank2}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank2}{FSMC\_Bank2}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank2~((\hyperlink{struct_f_s_m_c___bank2___type_def}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+R\+\_\+\+B\+A\+SE})}



Definition at line 1450 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736}\label{group___peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!F\+S\+M\+C\+\_\+\+Bank3@{F\+S\+M\+C\+\_\+\+Bank3}}
\index{F\+S\+M\+C\+\_\+\+Bank3@{F\+S\+M\+C\+\_\+\+Bank3}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank3}{FSMC\_Bank3}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank3~((\hyperlink{struct_f_s_m_c___bank3___type_def}{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7}{F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE})}



Definition at line 1451 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}\label{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!F\+S\+M\+C\+\_\+\+Bank4@{F\+S\+M\+C\+\_\+\+Bank4}}
\index{F\+S\+M\+C\+\_\+\+Bank4@{F\+S\+M\+C\+\_\+\+Bank4}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank4}{FSMC\_Bank4}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank4~((\hyperlink{struct_f_s_m_c___bank4___type_def}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE})}



Definition at line 1452 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!G\+P\+I\+OA@{G\+P\+I\+OA}}
\index{G\+P\+I\+OA@{G\+P\+I\+OA}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{G\+P\+I\+OA}{GPIOA}}
{\footnotesize\ttfamily \#define G\+P\+I\+OA~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE})}



Definition at line 1408 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!G\+P\+I\+OB@{G\+P\+I\+OB}}
\index{G\+P\+I\+OB@{G\+P\+I\+OB}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{G\+P\+I\+OB}{GPIOB}}
{\footnotesize\ttfamily \#define G\+P\+I\+OB~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE})}



Definition at line 1409 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!G\+P\+I\+OC@{G\+P\+I\+OC}}
\index{G\+P\+I\+OC@{G\+P\+I\+OC}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{G\+P\+I\+OC}{GPIOC}}
{\footnotesize\ttfamily \#define G\+P\+I\+OC~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE})}



Definition at line 1410 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!G\+P\+I\+OD@{G\+P\+I\+OD}}
\index{G\+P\+I\+OD@{G\+P\+I\+OD}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{G\+P\+I\+OD}{GPIOD}}
{\footnotesize\ttfamily \#define G\+P\+I\+OD~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE})}



Definition at line 1411 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!G\+P\+I\+OE@{G\+P\+I\+OE}}
\index{G\+P\+I\+OE@{G\+P\+I\+OE}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{G\+P\+I\+OE}{GPIOE}}
{\footnotesize\ttfamily \#define G\+P\+I\+OE~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE})}



Definition at line 1412 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!G\+P\+I\+OF@{G\+P\+I\+OF}}
\index{G\+P\+I\+OF@{G\+P\+I\+OF}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{G\+P\+I\+OF}{GPIOF}}
{\footnotesize\ttfamily \#define G\+P\+I\+OF~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE})}



Definition at line 1413 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!G\+P\+I\+OG@{G\+P\+I\+OG}}
\index{G\+P\+I\+OG@{G\+P\+I\+OG}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{G\+P\+I\+OG}{GPIOG}}
{\footnotesize\ttfamily \#define G\+P\+I\+OG~((\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE})}



Definition at line 1414 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!I2\+C1@{I2\+C1}}
\index{I2\+C1@{I2\+C1}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{I2\+C1}{I2C1}}
{\footnotesize\ttfamily \#define I2\+C1~((\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE})}



Definition at line 1398 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!I2\+C2@{I2\+C2}}
\index{I2\+C2@{I2\+C2}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{I2\+C2}{I2C2}}
{\footnotesize\ttfamily \#define I2\+C2~((\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE})}



Definition at line 1399 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!I\+W\+DG@{I\+W\+DG}}
\index{I\+W\+DG@{I\+W\+DG}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{I\+W\+DG}{IWDG}}
{\footnotesize\ttfamily \#define I\+W\+DG~((\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE})}



Definition at line 1391 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gad2d5f875cdc6d696735f20fa23a895c3}\label{group___peripheral__declaration_gad2d5f875cdc6d696735f20fa23a895c3}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!OB@{OB}}
\index{OB@{OB}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{OB}{OB}}
{\footnotesize\ttfamily \#define OB~((\hyperlink{struct_o_b___type_def}{O\+B\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{O\+B\+\_\+\+B\+A\+SE})}



Definition at line 1446 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!P\+WR@{P\+WR}}
\index{P\+WR@{P\+WR}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{P\+WR}{PWR}}
{\footnotesize\ttfamily \#define P\+WR~((\hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE})}



Definition at line 1403 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!R\+CC@{R\+CC}}
\index{R\+CC@{R\+CC}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{R\+CC}{RCC}}
{\footnotesize\ttfamily \#define R\+CC~((\hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE})}



Definition at line 1443 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!R\+TC@{R\+TC}}
\index{R\+TC@{R\+TC}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{R\+TC}{RTC}}
{\footnotesize\ttfamily \#define R\+TC~((\hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE})}



Definition at line 1389 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!S\+D\+IO@{S\+D\+IO}}
\index{S\+D\+IO@{S\+D\+IO}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{S\+D\+IO}{SDIO}}
{\footnotesize\ttfamily \#define S\+D\+IO~((\hyperlink{struct_s_d_i_o___type_def}{S\+D\+I\+O\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE})}



Definition at line 1428 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!S\+P\+I1@{S\+P\+I1}}
\index{S\+P\+I1@{S\+P\+I1}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{S\+P\+I1}{SPI1}}
{\footnotesize\ttfamily \#define S\+P\+I1~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE})}



Definition at line 1418 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!S\+P\+I2@{S\+P\+I2}}
\index{S\+P\+I2@{S\+P\+I2}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{S\+P\+I2}{SPI2}}
{\footnotesize\ttfamily \#define S\+P\+I2~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE})}



Definition at line 1392 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!S\+P\+I3@{S\+P\+I3}}
\index{S\+P\+I3@{S\+P\+I3}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{S\+P\+I3}{SPI3}}
{\footnotesize\ttfamily \#define S\+P\+I3~((\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE})}



Definition at line 1393 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M1@{T\+I\+M1}}
\index{T\+I\+M1@{T\+I\+M1}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M1}{TIM1}}
{\footnotesize\ttfamily \#define T\+I\+M1~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE})}



Definition at line 1417 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M10@{T\+I\+M10}}
\index{T\+I\+M10@{T\+I\+M10}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M10}{TIM10}}
{\footnotesize\ttfamily \#define T\+I\+M10~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE})}



Definition at line 1426 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M11@{T\+I\+M11}}
\index{T\+I\+M11@{T\+I\+M11}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M11}{TIM11}}
{\footnotesize\ttfamily \#define T\+I\+M11~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE})}



Definition at line 1427 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M12@{T\+I\+M12}}
\index{T\+I\+M12@{T\+I\+M12}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M12}{TIM12}}
{\footnotesize\ttfamily \#define T\+I\+M12~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE})}



Definition at line 1386 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M13@{T\+I\+M13}}
\index{T\+I\+M13@{T\+I\+M13}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M13}{TIM13}}
{\footnotesize\ttfamily \#define T\+I\+M13~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE})}



Definition at line 1387 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M14@{T\+I\+M14}}
\index{T\+I\+M14@{T\+I\+M14}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M14}{TIM14}}
{\footnotesize\ttfamily \#define T\+I\+M14~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE})}



Definition at line 1388 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}\label{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M15@{T\+I\+M15}}
\index{T\+I\+M15@{T\+I\+M15}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M15}{TIM15}}
{\footnotesize\ttfamily \#define T\+I\+M15~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{T\+I\+M15\+\_\+\+B\+A\+SE})}



Definition at line 1422 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\label{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M16@{T\+I\+M16}}
\index{T\+I\+M16@{T\+I\+M16}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M16}{TIM16}}
{\footnotesize\ttfamily \#define T\+I\+M16~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{T\+I\+M16\+\_\+\+B\+A\+SE})}



Definition at line 1423 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}\label{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M17@{T\+I\+M17}}
\index{T\+I\+M17@{T\+I\+M17}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M17}{TIM17}}
{\footnotesize\ttfamily \#define T\+I\+M17~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{T\+I\+M17\+\_\+\+B\+A\+SE})}



Definition at line 1424 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M2@{T\+I\+M2}}
\index{T\+I\+M2@{T\+I\+M2}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M2}{TIM2}}
{\footnotesize\ttfamily \#define T\+I\+M2~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE})}



Definition at line 1380 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M3@{T\+I\+M3}}
\index{T\+I\+M3@{T\+I\+M3}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M3}{TIM3}}
{\footnotesize\ttfamily \#define T\+I\+M3~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE})}



Definition at line 1381 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M4@{T\+I\+M4}}
\index{T\+I\+M4@{T\+I\+M4}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M4}{TIM4}}
{\footnotesize\ttfamily \#define T\+I\+M4~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE})}



Definition at line 1382 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M5@{T\+I\+M5}}
\index{T\+I\+M5@{T\+I\+M5}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M5}{TIM5}}
{\footnotesize\ttfamily \#define T\+I\+M5~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE})}



Definition at line 1383 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M6@{T\+I\+M6}}
\index{T\+I\+M6@{T\+I\+M6}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M6}{TIM6}}
{\footnotesize\ttfamily \#define T\+I\+M6~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE})}



Definition at line 1384 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M7@{T\+I\+M7}}
\index{T\+I\+M7@{T\+I\+M7}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M7}{TIM7}}
{\footnotesize\ttfamily \#define T\+I\+M7~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE})}



Definition at line 1385 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M8@{T\+I\+M8}}
\index{T\+I\+M8@{T\+I\+M8}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M8}{TIM8}}
{\footnotesize\ttfamily \#define T\+I\+M8~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE})}



Definition at line 1419 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!T\+I\+M9@{T\+I\+M9}}
\index{T\+I\+M9@{T\+I\+M9}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{T\+I\+M9}{TIM9}}
{\footnotesize\ttfamily \#define T\+I\+M9~((\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE})}



Definition at line 1425 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!U\+A\+R\+T4@{U\+A\+R\+T4}}
\index{U\+A\+R\+T4@{U\+A\+R\+T4}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{U\+A\+R\+T4}{UART4}}
{\footnotesize\ttfamily \#define U\+A\+R\+T4~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE})}



Definition at line 1396 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!U\+A\+R\+T5@{U\+A\+R\+T5}}
\index{U\+A\+R\+T5@{U\+A\+R\+T5}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{U\+A\+R\+T5}{UART5}}
{\footnotesize\ttfamily \#define U\+A\+R\+T5~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE})}



Definition at line 1397 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!U\+S\+A\+R\+T1@{U\+S\+A\+R\+T1}}
\index{U\+S\+A\+R\+T1@{U\+S\+A\+R\+T1}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T1}{USART1}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T1~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE})}



Definition at line 1420 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!U\+S\+A\+R\+T2@{U\+S\+A\+R\+T2}}
\index{U\+S\+A\+R\+T2@{U\+S\+A\+R\+T2}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T2}{USART2}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T2~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE})}



Definition at line 1394 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!U\+S\+A\+R\+T3@{U\+S\+A\+R\+T3}}
\index{U\+S\+A\+R\+T3@{U\+S\+A\+R\+T3}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T3}{USART3}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T3~((\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE})}



Definition at line 1395 of file stm32f10x.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\index{Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}!W\+W\+DG@{W\+W\+DG}}
\index{W\+W\+DG@{W\+W\+DG}!Peripheral\+\_\+declaration@{Peripheral\+\_\+declaration}}
\subsubsection{\texorpdfstring{W\+W\+DG}{WWDG}}
{\footnotesize\ttfamily \#define W\+W\+DG~((\hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def} $\ast$) \hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE})}



Definition at line 1390 of file stm32f10x.\+h.

