# UART Control Project

---

## ğŸ“ìš”ì•½
RISC-Vì˜ RV32I ëª…ë ¹ì–´ ì…‹ì„ ê¸°ë°˜ìœ¼ë¡œ í•œ Multi Cycle CPUë¥¼ SystemVerilogë¡œ êµ¬í˜„ ë° ê²€ì¦ì„ ìˆ˜í–‰í•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

---
## ğŸ“šëª©ì°¨
- [ê°œìš”](#ê°œìš”)
- [ì„¤ê³„ ëª©í‘œ](#ì„¤ê³„-ëª©í‘œ)
- [Architecture](#Architecture)
- [Instruction Set](#Instruction-Set)
- [Simulation](#Simulation)
- [C Test Program Simulation](#C-Test-Program-Simulation)
