
COSAMS Interface PCB Mk2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005354  080001d0  080001d0  000011d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08005524  08005524  00006524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055bc  080055bc  00007064  2**0
                  CONTENTS
  4 .ARM          00000008  080055bc  080055bc  000065bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055c4  080055c4  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055c4  080055c4  000065c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055c8  080055c8  000065c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  080055cc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  20000064  08005630  00007064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08005630  00007350  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a5a7  00000000  00000000  0000708d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f6a  00000000  00000000  00011634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b48  00000000  00000000  000135a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008d6  00000000  00000000  000140e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011617  00000000  00000000  000149be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de52  00000000  00000000  00025fd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00068ff9  00000000  00000000  00033e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009ce20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000338c  00000000  00000000  0009ce64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000088  00000000  00000000  000a01f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800550c 	.word	0x0800550c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	0800550c 	.word	0x0800550c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <__aeabi_ldivmod>:
 8000220:	b97b      	cbnz	r3, 8000242 <__aeabi_ldivmod+0x22>
 8000222:	b972      	cbnz	r2, 8000242 <__aeabi_ldivmod+0x22>
 8000224:	2900      	cmp	r1, #0
 8000226:	bfbe      	ittt	lt
 8000228:	2000      	movlt	r0, #0
 800022a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800022e:	e006      	blt.n	800023e <__aeabi_ldivmod+0x1e>
 8000230:	bf08      	it	eq
 8000232:	2800      	cmpeq	r0, #0
 8000234:	bf1c      	itt	ne
 8000236:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800023a:	f04f 30ff 	movne.w	r0, #4294967295
 800023e:	f000 b99b 	b.w	8000578 <__aeabi_idiv0>
 8000242:	f1ad 0c08 	sub.w	ip, sp, #8
 8000246:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024a:	2900      	cmp	r1, #0
 800024c:	db09      	blt.n	8000262 <__aeabi_ldivmod+0x42>
 800024e:	2b00      	cmp	r3, #0
 8000250:	db1a      	blt.n	8000288 <__aeabi_ldivmod+0x68>
 8000252:	f000 f835 	bl	80002c0 <__udivmoddi4>
 8000256:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025e:	b004      	add	sp, #16
 8000260:	4770      	bx	lr
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	2b00      	cmp	r3, #0
 800026a:	db1b      	blt.n	80002a4 <__aeabi_ldivmod+0x84>
 800026c:	f000 f828 	bl	80002c0 <__udivmoddi4>
 8000270:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000274:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000278:	b004      	add	sp, #16
 800027a:	4240      	negs	r0, r0
 800027c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000280:	4252      	negs	r2, r2
 8000282:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000286:	4770      	bx	lr
 8000288:	4252      	negs	r2, r2
 800028a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028e:	f000 f817 	bl	80002c0 <__udivmoddi4>
 8000292:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000296:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029a:	b004      	add	sp, #16
 800029c:	4240      	negs	r0, r0
 800029e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a2:	4770      	bx	lr
 80002a4:	4252      	negs	r2, r2
 80002a6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002aa:	f000 f809 	bl	80002c0 <__udivmoddi4>
 80002ae:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b6:	b004      	add	sp, #16
 80002b8:	4252      	negs	r2, r2
 80002ba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fbb1 f4f7 	udiv	r4, r1, r7
 80002f6:	fb07 1114 	mls	r1, r7, r4, r1
 80002fa:	fa1f f68c 	uxth.w	r6, ip
 80002fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8110 	bcs.w	800053a <__udivmoddi4+0x27a>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810d 	bls.w	800053a <__udivmoddi4+0x27a>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fbb1 f0f7 	udiv	r0, r1, r7
 800032a:	fb07 1110 	mls	r1, r7, r0, r1
 800032e:	fb00 f606 	mul.w	r6, r0, r6
 8000332:	fa1f f38e 	uxth.w	r3, lr
 8000336:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fa 	bcs.w	800053e <__udivmoddi4+0x27e>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f7 	bls.w	800053e <__udivmoddi4+0x27e>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	2100      	movs	r1, #0
 8000356:	1b9b      	subs	r3, r3, r6
 8000358:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80ee 	bcc.w	8000568 <__udivmoddi4+0x2a8>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 808f 	bne.w	80004c2 <__udivmoddi4+0x202>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	2101      	movs	r1, #1
 80003aa:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ae:	fa1f f78c 	uxth.w	r7, ip
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	fb08 4416 	mls	r4, r8, r6, r4
 80003ba:	fb07 f006 	mul.w	r0, r7, r6
 80003be:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e2:	fb08 4410 	mls	r4, r8, r0, r4
 80003e6:	fb00 f707 	mul.w	r7, r0, r7
 80003ea:	fa1f f38e 	uxth.w	r3, lr
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80ae 	bhi.w	8000562 <__udivmoddi4+0x2a2>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0720 	rsb	r7, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa24 f607 	lsr.w	r6, r4, r7
 8000422:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000426:	fbb6 f8f9 	udiv	r8, r6, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 6618 	mls	r6, r9, r8, r6
 8000432:	fa20 f307 	lsr.w	r3, r0, r7
 8000436:	408c      	lsls	r4, r1
 8000438:	fa00 fa01 	lsl.w	sl, r0, r1
 800043c:	fb08 f00e 	mul.w	r0, r8, lr
 8000440:	431c      	orrs	r4, r3
 8000442:	0c23      	lsrs	r3, r4, #16
 8000444:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000448:	4298      	cmp	r0, r3
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	eb1c 0303 	adds.w	r3, ip, r3
 8000454:	f108 36ff 	add.w	r6, r8, #4294967295
 8000458:	f080 8081 	bcs.w	800055e <__udivmoddi4+0x29e>
 800045c:	4298      	cmp	r0, r3
 800045e:	d97e      	bls.n	800055e <__udivmoddi4+0x29e>
 8000460:	f1a8 0802 	sub.w	r8, r8, #2
 8000464:	4463      	add	r3, ip
 8000466:	1a1e      	subs	r6, r3, r0
 8000468:	fbb6 f3f9 	udiv	r3, r6, r9
 800046c:	fb09 6613 	mls	r6, r9, r3, r6
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	b2a4      	uxth	r4, r4
 8000476:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800047a:	45a6      	cmp	lr, r4
 800047c:	d908      	bls.n	8000490 <__udivmoddi4+0x1d0>
 800047e:	eb1c 0404 	adds.w	r4, ip, r4
 8000482:	f103 30ff 	add.w	r0, r3, #4294967295
 8000486:	d266      	bcs.n	8000556 <__udivmoddi4+0x296>
 8000488:	45a6      	cmp	lr, r4
 800048a:	d964      	bls.n	8000556 <__udivmoddi4+0x296>
 800048c:	3b02      	subs	r3, #2
 800048e:	4464      	add	r4, ip
 8000490:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000494:	fba0 8302 	umull	r8, r3, r0, r2
 8000498:	eba4 040e 	sub.w	r4, r4, lr
 800049c:	429c      	cmp	r4, r3
 800049e:	46c6      	mov	lr, r8
 80004a0:	461e      	mov	r6, r3
 80004a2:	d350      	bcc.n	8000546 <__udivmoddi4+0x286>
 80004a4:	d04d      	beq.n	8000542 <__udivmoddi4+0x282>
 80004a6:	b155      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a8:	ebba 030e 	subs.w	r3, sl, lr
 80004ac:	eb64 0406 	sbc.w	r4, r4, r6
 80004b0:	fa04 f707 	lsl.w	r7, r4, r7
 80004b4:	40cb      	lsrs	r3, r1
 80004b6:	431f      	orrs	r7, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 7400 	strd	r7, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e751      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c2:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c6:	f1c2 0320 	rsb	r3, r2, #32
 80004ca:	40d9      	lsrs	r1, r3
 80004cc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004d0:	fa20 f303 	lsr.w	r3, r0, r3
 80004d4:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d8:	fbb1 f0f8 	udiv	r0, r1, r8
 80004dc:	fb08 1110 	mls	r1, r8, r0, r1
 80004e0:	4094      	lsls	r4, r2
 80004e2:	431c      	orrs	r4, r3
 80004e4:	fa1f f78c 	uxth.w	r7, ip
 80004e8:	0c23      	lsrs	r3, r4, #16
 80004ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ee:	fb00 f107 	mul.w	r1, r0, r7
 80004f2:	4299      	cmp	r1, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x248>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 36ff 	add.w	r6, r0, #4294967295
 80004fe:	d22c      	bcs.n	800055a <__udivmoddi4+0x29a>
 8000500:	4299      	cmp	r1, r3
 8000502:	d92a      	bls.n	800055a <__udivmoddi4+0x29a>
 8000504:	3802      	subs	r0, #2
 8000506:	4463      	add	r3, ip
 8000508:	1a5b      	subs	r3, r3, r1
 800050a:	fbb3 f1f8 	udiv	r1, r3, r8
 800050e:	fb08 3311 	mls	r3, r8, r1, r3
 8000512:	b2a4      	uxth	r4, r4
 8000514:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000518:	fb01 f307 	mul.w	r3, r1, r7
 800051c:	42a3      	cmp	r3, r4
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x272>
 8000520:	eb1c 0404 	adds.w	r4, ip, r4
 8000524:	f101 36ff 	add.w	r6, r1, #4294967295
 8000528:	d213      	bcs.n	8000552 <__udivmoddi4+0x292>
 800052a:	42a3      	cmp	r3, r4
 800052c:	d911      	bls.n	8000552 <__udivmoddi4+0x292>
 800052e:	3902      	subs	r1, #2
 8000530:	4464      	add	r4, ip
 8000532:	1ae4      	subs	r4, r4, r3
 8000534:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000538:	e73b      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053a:	4604      	mov	r4, r0
 800053c:	e6f2      	b.n	8000324 <__udivmoddi4+0x64>
 800053e:	4608      	mov	r0, r1
 8000540:	e708      	b.n	8000354 <__udivmoddi4+0x94>
 8000542:	45c2      	cmp	sl, r8
 8000544:	d2af      	bcs.n	80004a6 <__udivmoddi4+0x1e6>
 8000546:	ebb8 0e02 	subs.w	lr, r8, r2
 800054a:	eb63 060c 	sbc.w	r6, r3, ip
 800054e:	3801      	subs	r0, #1
 8000550:	e7a9      	b.n	80004a6 <__udivmoddi4+0x1e6>
 8000552:	4631      	mov	r1, r6
 8000554:	e7ed      	b.n	8000532 <__udivmoddi4+0x272>
 8000556:	4603      	mov	r3, r0
 8000558:	e79a      	b.n	8000490 <__udivmoddi4+0x1d0>
 800055a:	4630      	mov	r0, r6
 800055c:	e7d4      	b.n	8000508 <__udivmoddi4+0x248>
 800055e:	46b0      	mov	r8, r6
 8000560:	e781      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000562:	4463      	add	r3, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e74f      	b.n	8000408 <__udivmoddi4+0x148>
 8000568:	4606      	mov	r6, r0
 800056a:	4623      	mov	r3, r4
 800056c:	4608      	mov	r0, r1
 800056e:	e711      	b.n	8000394 <__udivmoddi4+0xd4>
 8000570:	3e02      	subs	r6, #2
 8000572:	4463      	add	r3, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x11c>
 8000576:	bf00      	nop

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <PressureSense_Initialise>:
/// <summary>
///  Initialise the Pressure Sense device
/// </summary>
/// <Return> ErrorStatus - SUCCESS if device is successfully initialised, otherwise ERROR <\Return>
ErrorStatus PressureSense_Initialise()
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af02      	add	r7, sp, #8
	ErrorStatus PressureSuccess = ERROR;
 8000582:	2301      	movs	r3, #1
 8000584:	71fb      	strb	r3, [r7, #7]
	// Making this command code constant throws a warning as the const qualifier will be discarded, but
	//  I still think it's the right thing to do.
	uint8_t CMD_Reset[1] = { 0x1E };
 8000586:	231e      	movs	r3, #30
 8000588:	713b      	strb	r3, [r7, #4]
	
	// Reset the device and wait for it to reinitialise
	if(HAL_OK == HAL_I2C_Master_Transmit(&hi2c1, PressureSenseAddress_7Bit, CMD_Reset, 1, 30000))
 800058a:	21ee      	movs	r1, #238	@ 0xee
 800058c:	1d3a      	adds	r2, r7, #4
 800058e:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000592:	9300      	str	r3, [sp, #0]
 8000594:	2301      	movs	r3, #1
 8000596:	4809      	ldr	r0, [pc, #36]	@ (80005bc <PressureSense_Initialise+0x40>)
 8000598:	f002 fa06 	bl	80029a8 <HAL_I2C_Master_Transmit>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d106      	bne.n	80005b0 <PressureSense_Initialise+0x34>
	{
		//vTaskDelay(500u);
		HAL_Delay(1);//delay 1ms;
 80005a2:	2001      	movs	r0, #1
 80005a4:	f001 f8f0 	bl	8001788 <HAL_Delay>
		// Attempt to read the calibration coefficients back from the device. These will be used
		//  to calculate pressure readings later
		PressureSuccess = ReadPressureDeviceCoefficients();
 80005a8:	f000 f850 	bl	800064c <ReadPressureDeviceCoefficients>
 80005ac:	4603      	mov	r3, r0
 80005ae:	71fb      	strb	r3, [r7, #7]
	}
	
	return (PressureSuccess);
 80005b0:	79fb      	ldrb	r3, [r7, #7]
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000080 	.word	0x20000080

080005c0 <PressureSense_ReadPressure>:
/// <summary>
/// Get the current pressure measured in 0.01 mb (hundredths of a millibar) 
/// </summary>
/// <Return> int32_t - The pressure in 0.01mB. Not sure why it is signed, but that is what is provided in the device datasheet <\Return>
int32_t PressureSense_ReadPressure()
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b086      	sub	sp, #24
 80005c4:	af00      	add	r7, sp, #0
	ErrorStatus pressureSuccess = ERROR;
 80005c6:	2301      	movs	r3, #1
 80005c8:	75fb      	strb	r3, [r7, #23]
	
	uint32_t rawPressureReading = 0u;
 80005ca:	2300      	movs	r3, #0
 80005cc:	60bb      	str	r3, [r7, #8]
	uint32_t rawTemperatureReading = 0u;
 80005ce:	2300      	movs	r3, #0
 80005d0:	607b      	str	r3, [r7, #4]
	int32_t temperatureOffset = 0;
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
	int32_t compensatedPressure = 0;
 80005d6:	2300      	movs	r3, #0
 80005d8:	613b      	str	r3, [r7, #16]
	
	// Attempt to read raw pressure and temperature from device
	pressureSuccess  = ReadRawPressure(&rawPressureReading);
 80005da:	f107 0308 	add.w	r3, r7, #8
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f8b6 	bl	8000750 <ReadRawPressure>
 80005e4:	4603      	mov	r3, r0
 80005e6:	75fb      	strb	r3, [r7, #23]
	g_raw_pressure_sensor =  rawPressureReading;
 80005e8:	68bb      	ldr	r3, [r7, #8]
 80005ea:	4a15      	ldr	r2, [pc, #84]	@ (8000640 <PressureSense_ReadPressure+0x80>)
 80005ec:	6013      	str	r3, [r2, #0]
	
	if (SUCCESS == pressureSuccess)
 80005ee:	7dfb      	ldrb	r3, [r7, #23]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d108      	bne.n	8000606 <PressureSense_ReadPressure+0x46>
	{
		pressureSuccess  = ReadRawTemperature(&rawTemperatureReading);
 80005f4:	1d3b      	adds	r3, r7, #4
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 f898 	bl	800072c <ReadRawTemperature>
 80005fc:	4603      	mov	r3, r0
 80005fe:	75fb      	strb	r3, [r7, #23]
		g_raw_temperature_sensor = rawTemperatureReading;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	4a10      	ldr	r2, [pc, #64]	@ (8000644 <PressureSense_ReadPressure+0x84>)
 8000604:	6013      	str	r3, [r2, #0]
	}

	// If read was successful, then calculate the pressure in accordance with the device datasheet
	if(SUCCESS == pressureSuccess)
 8000606:	7dfb      	ldrb	r3, [r7, #23]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d10b      	bne.n	8000624 <PressureSense_ReadPressure+0x64>
	{
		temperatureOffset = CalculateTemperatureOffset(rawTemperatureReading);
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	4618      	mov	r0, r3
 8000610:	f000 f914 	bl	800083c <CalculateTemperatureOffset>
 8000614:	60f8      	str	r0, [r7, #12]
		compensatedPressure = CalculateCompensatedPressure(rawPressureReading, temperatureOffset);
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	68f9      	ldr	r1, [r7, #12]
 800061a:	4618      	mov	r0, r3
 800061c:	f000 f928 	bl	8000870 <CalculateCompensatedPressure>
 8000620:	6138      	str	r0, [r7, #16]
 8000622:	e002      	b.n	800062a <PressureSense_ReadPressure+0x6a>
	}
	else
	{
		compensatedPressure = PRESSURE_READ_ERROR_VALUE;
 8000624:	f04f 33ff 	mov.w	r3, #4294967295
 8000628:	613b      	str	r3, [r7, #16]
	}

	// Round to integer value
	compensatedPressure /= 100u;
 800062a:	693b      	ldr	r3, [r7, #16]
 800062c:	4a06      	ldr	r2, [pc, #24]	@ (8000648 <PressureSense_ReadPressure+0x88>)
 800062e:	fba2 2303 	umull	r2, r3, r2, r3
 8000632:	095b      	lsrs	r3, r3, #5
 8000634:	613b      	str	r3, [r7, #16]

	return (compensatedPressure);
 8000636:	693b      	ldr	r3, [r7, #16]
}
 8000638:	4618      	mov	r0, r3
 800063a:	3718      	adds	r7, #24
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	200001f4 	.word	0x200001f4
 8000644:	200001f8 	.word	0x200001f8
 8000648:	51eb851f 	.word	0x51eb851f

0800064c <ReadPressureDeviceCoefficients>:
/// Get the factory set Calibration Coefficients from PROM on the device
/// </summary>
/// <Param = pCoefficients> pointer to memory where coefficients should be stored </Param>
/// <Return> ErrorStatus - SUCCESS if coefficients are successfully read, otherwise ERROR <\Return>
ErrorStatus ReadPressureDeviceCoefficients()
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b089      	sub	sp, #36	@ 0x24
 8000650:	af02      	add	r7, sp, #8
	HAL_StatusTypeDef HALStatus = HAL_OK;
 8000652:	2300      	movs	r3, #0
 8000654:	75fb      	strb	r3, [r7, #23]
	// Addresses in the device PROM where calibration coefficients are held.
	// Making this command set constant throws a warning as the const qualifier will be discarded, but
	//  I still think it's the right thing to do.
	static uint8_t PROM_Read[8] = { 0xA0U, 0xA2U, 0xA4U, 0xA6U, 0xA8U, 0xAAU, 0xACU, 0xAEU };
	
	uint8_t buffer[16] = { 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U };
 8000656:	4b31      	ldr	r3, [pc, #196]	@ (800071c <ReadPressureDeviceCoefficients+0xd0>)
 8000658:	463c      	mov	r4, r7
 800065a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800065c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	
	// Read PROM memory from device, 1 byte at a time
	for (uint8_t loop = 0; loop < 8; loop++)
 8000660:	2300      	movs	r3, #0
 8000662:	75bb      	strb	r3, [r7, #22]
 8000664:	e023      	b.n	80006ae <ReadPressureDeviceCoefficients+0x62>
	{
		HALStatus = HAL_I2C_Master_Transmit(&hi2c1, PressureSenseAddress_7Bit, &PROM_Read[loop], 1, 30000);
 8000666:	21ee      	movs	r1, #238	@ 0xee
 8000668:	7dbb      	ldrb	r3, [r7, #22]
 800066a:	4a2d      	ldr	r2, [pc, #180]	@ (8000720 <ReadPressureDeviceCoefficients+0xd4>)
 800066c:	441a      	add	r2, r3
 800066e:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000672:	9300      	str	r3, [sp, #0]
 8000674:	2301      	movs	r3, #1
 8000676:	482b      	ldr	r0, [pc, #172]	@ (8000724 <ReadPressureDeviceCoefficients+0xd8>)
 8000678:	f002 f996 	bl	80029a8 <HAL_I2C_Master_Transmit>
 800067c:	4603      	mov	r3, r0
 800067e:	75fb      	strb	r3, [r7, #23]
		if (HAL_OK == HALStatus)
 8000680:	7dfb      	ldrb	r3, [r7, #23]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d10d      	bne.n	80006a2 <ReadPressureDeviceCoefficients+0x56>
		{
			HALStatus = HAL_I2C_Master_Receive(&hi2c1, PressureSenseAddress_7Bit, &buffer[loop * 2], 2, 30000);
 8000686:	21ee      	movs	r1, #238	@ 0xee
 8000688:	7dbb      	ldrb	r3, [r7, #22]
 800068a:	005b      	lsls	r3, r3, #1
 800068c:	463a      	mov	r2, r7
 800068e:	441a      	add	r2, r3
 8000690:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	2302      	movs	r3, #2
 8000698:	4822      	ldr	r0, [pc, #136]	@ (8000724 <ReadPressureDeviceCoefficients+0xd8>)
 800069a:	f002 fa83 	bl	8002ba4 <HAL_I2C_Master_Receive>
 800069e:	4603      	mov	r3, r0
 80006a0:	75fb      	strb	r3, [r7, #23]
		}
		if (HAL_OK != HALStatus)
 80006a2:	7dfb      	ldrb	r3, [r7, #23]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d106      	bne.n	80006b6 <ReadPressureDeviceCoefficients+0x6a>
	for (uint8_t loop = 0; loop < 8; loop++)
 80006a8:	7dbb      	ldrb	r3, [r7, #22]
 80006aa:	3301      	adds	r3, #1
 80006ac:	75bb      	strb	r3, [r7, #22]
 80006ae:	7dbb      	ldrb	r3, [r7, #22]
 80006b0:	2b07      	cmp	r3, #7
 80006b2:	d9d8      	bls.n	8000666 <ReadPressureDeviceCoefficients+0x1a>
 80006b4:	e000      	b.n	80006b8 <ReadPressureDeviceCoefficients+0x6c>
		{
			break;
 80006b6:	bf00      	nop
		}
	}
	
	if (HAL_OK == HALStatus)
 80006b8:	7dfb      	ldrb	r3, [r7, #23]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d123      	bne.n	8000706 <ReadPressureDeviceCoefficients+0xba>
	{
		// Reassemble the recieved bytes into 16 bit values
		for(uint8_t loop = 0 ; loop < 8 ; loop++)
 80006be:	2300      	movs	r3, #0
 80006c0:	757b      	strb	r3, [r7, #21]
 80006c2:	e01d      	b.n	8000700 <ReadPressureDeviceCoefficients+0xb4>
		{
			uint8_t index = loop * 2u;
 80006c4:	7d7b      	ldrb	r3, [r7, #21]
 80006c6:	005b      	lsls	r3, r3, #1
 80006c8:	753b      	strb	r3, [r7, #20]
			
			// High byte
			uint16_t highLowByte = buffer[index];
 80006ca:	7d3b      	ldrb	r3, [r7, #20]
 80006cc:	3318      	adds	r3, #24
 80006ce:	443b      	add	r3, r7
 80006d0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80006d4:	827b      	strh	r3, [r7, #18]
			highLowByte <<= 8u;
 80006d6:	8a7b      	ldrh	r3, [r7, #18]
 80006d8:	021b      	lsls	r3, r3, #8
 80006da:	827b      	strh	r3, [r7, #18]
			
			// Low byte
			highLowByte += buffer[index + 1u];
 80006dc:	7d3b      	ldrb	r3, [r7, #20]
 80006de:	3301      	adds	r3, #1
 80006e0:	3318      	adds	r3, #24
 80006e2:	443b      	add	r3, r7
 80006e4:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80006e8:	461a      	mov	r2, r3
 80006ea:	8a7b      	ldrh	r3, [r7, #18]
 80006ec:	4413      	add	r3, r2
 80006ee:	827b      	strh	r3, [r7, #18]
			
			CalibrationCoefficients[loop] = highLowByte;
 80006f0:	7d7b      	ldrb	r3, [r7, #21]
 80006f2:	490d      	ldr	r1, [pc, #52]	@ (8000728 <ReadPressureDeviceCoefficients+0xdc>)
 80006f4:	8a7a      	ldrh	r2, [r7, #18]
 80006f6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(uint8_t loop = 0 ; loop < 8 ; loop++)
 80006fa:	7d7b      	ldrb	r3, [r7, #21]
 80006fc:	3301      	adds	r3, #1
 80006fe:	757b      	strb	r3, [r7, #21]
 8000700:	7d7b      	ldrb	r3, [r7, #21]
 8000702:	2b07      	cmp	r3, #7
 8000704:	d9de      	bls.n	80006c4 <ReadPressureDeviceCoefficients+0x78>
		}
	}
	
	return ((HAL_OK == HALStatus) ? SUCCESS : ERROR);
 8000706:	7dfb      	ldrb	r3, [r7, #23]
 8000708:	2b00      	cmp	r3, #0
 800070a:	bf14      	ite	ne
 800070c:	2301      	movne	r3, #1
 800070e:	2300      	moveq	r3, #0
 8000710:	b2db      	uxtb	r3, r3
}
 8000712:	4618      	mov	r0, r3
 8000714:	371c      	adds	r7, #28
 8000716:	46bd      	mov	sp, r7
 8000718:	bd90      	pop	{r4, r7, pc}
 800071a:	bf00      	nop
 800071c:	08005524 	.word	0x08005524
 8000720:	20000000 	.word	0x20000000
 8000724:	20000080 	.word	0x20000080
 8000728:	200000d4 	.word	0x200000d4

0800072c <ReadRawTemperature>:
/// Read the raw temperature value from the device 
/// </summary>
/// <Param = rawTemperatureResult> Pointer to memory where value should be stored </Param>
/// <Return> ErrorStatus - SUCCESS if value is successfully read, otherwise ERROR <\Return>
ErrorStatus ReadRawTemperature(uint32_t* const rawTemperatureResult)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	const uint8_t readTemperatureCommand = 0x58U;
 8000734:	2358      	movs	r3, #88	@ 0x58
 8000736:	73fb      	strb	r3, [r7, #15]
	
	ErrorStatus readSuccess = ReadRawData(readTemperatureCommand, rawTemperatureResult);
 8000738:	7bfb      	ldrb	r3, [r7, #15]
 800073a:	6879      	ldr	r1, [r7, #4]
 800073c:	4618      	mov	r0, r3
 800073e:	f000 f819 	bl	8000774 <ReadRawData>
 8000742:	4603      	mov	r3, r0
 8000744:	73bb      	strb	r3, [r7, #14]
		
	return (readSuccess);
 8000746:	7bbb      	ldrb	r3, [r7, #14]
}	
 8000748:	4618      	mov	r0, r3
 800074a:	3710      	adds	r7, #16
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}

08000750 <ReadRawPressure>:
/// Read the raw pressure value from the device 
/// </summary>
/// <Param = rawPressureResult> Pointer to memory where value should be stored </Param>
/// <Return> ErrorStatus - SUCCESS if value is successfully read, otherwise ERROR <\Return>
ErrorStatus ReadRawPressure(uint32_t* const rawPressureResult)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
	const uint8_t readTemperatureCommand = 0x48U;
 8000758:	2348      	movs	r3, #72	@ 0x48
 800075a:	73fb      	strb	r3, [r7, #15]
	
	ErrorStatus readSuccess = ReadRawData(readTemperatureCommand, rawPressureResult);
 800075c:	7bfb      	ldrb	r3, [r7, #15]
 800075e:	6879      	ldr	r1, [r7, #4]
 8000760:	4618      	mov	r0, r3
 8000762:	f000 f807 	bl	8000774 <ReadRawData>
 8000766:	4603      	mov	r3, r0
 8000768:	73bb      	strb	r3, [r7, #14]
		
	return (readSuccess);
 800076a:	7bbb      	ldrb	r3, [r7, #14]
}	
 800076c:	4618      	mov	r0, r3
 800076e:	3710      	adds	r7, #16
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <ReadRawData>:
/// </summary>
/// <Param = command> Read command to be sent to the device </Param>
/// <Param = rawResult> pointer to memory where the value should be stored </Param>
/// <Return> ErrorStatus - SUCCESS if value is successfully read, otherwise ERROR <\Return>
ErrorStatus ReadRawData(uint8_t command, uint32_t* const rawResult)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af02      	add	r7, sp, #8
 800077a:	4603      	mov	r3, r0
 800077c:	6039      	str	r1, [r7, #0]
 800077e:	71fb      	strb	r3, [r7, #7]
	// Command code to read from ADC
	// Making this command set constant throws a warning as the const qualifier will be discarded, but
	//  I still think it's the right thing to do.
	static uint8_t CMD_ADC_Read = 0x00;
	
	uint8_t buffer[3] = { 0U, 0U, 0U };
 8000780:	4a2b      	ldr	r2, [pc, #172]	@ (8000830 <ReadRawData+0xbc>)
 8000782:	f107 0308 	add.w	r3, r7, #8
 8000786:	6812      	ldr	r2, [r2, #0]
 8000788:	4611      	mov	r1, r2
 800078a:	8019      	strh	r1, [r3, #0]
 800078c:	3302      	adds	r3, #2
 800078e:	0c12      	lsrs	r2, r2, #16
 8000790:	701a      	strb	r2, [r3, #0]
	ErrorStatus readSuccess = SUCCESS;
 8000792:	2300      	movs	r3, #0
 8000794:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef HalStatus = HAL_OK;
 8000796:	2300      	movs	r3, #0
 8000798:	73bb      	strb	r3, [r7, #14]
	
	// Set the Sensor to the correct conversion mode
	HalStatus = HAL_I2C_Master_Transmit(&hi2c1, PressureSenseAddress_7Bit, &command, 1, 30000);
 800079a:	21ee      	movs	r1, #238	@ 0xee
 800079c:	1dfa      	adds	r2, r7, #7
 800079e:	f247 5330 	movw	r3, #30000	@ 0x7530
 80007a2:	9300      	str	r3, [sp, #0]
 80007a4:	2301      	movs	r3, #1
 80007a6:	4823      	ldr	r0, [pc, #140]	@ (8000834 <ReadRawData+0xc0>)
 80007a8:	f002 f8fe 	bl	80029a8 <HAL_I2C_Master_Transmit>
 80007ac:	4603      	mov	r3, r0
 80007ae:	73bb      	strb	r3, [r7, #14]
	
	HAL_Delay(100); //give the conversion time to complete
 80007b0:	2064      	movs	r0, #100	@ 0x64
 80007b2:	f000 ffe9 	bl	8001788 <HAL_Delay>
	
	// Set the Sensor to ADC read mode
	if (HalStatus == HAL_OK)
 80007b6:	7bbb      	ldrb	r3, [r7, #14]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d108      	bne.n	80007ce <ReadRawData+0x5a>
	{
		HAL_I2C_Master_Transmit(&hi2c1, PressureSenseAddress_7Bit, &CMD_ADC_Read, 1, 30000);
 80007bc:	21ee      	movs	r1, #238	@ 0xee
 80007be:	f247 5330 	movw	r3, #30000	@ 0x7530
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2301      	movs	r3, #1
 80007c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000838 <ReadRawData+0xc4>)
 80007c8:	481a      	ldr	r0, [pc, #104]	@ (8000834 <ReadRawData+0xc0>)
 80007ca:	f002 f8ed 	bl	80029a8 <HAL_I2C_Master_Transmit>
	}
	
	// Read the data from the ADC
	if (HalStatus == HAL_OK)
 80007ce:	7bbb      	ldrb	r3, [r7, #14]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d10b      	bne.n	80007ec <ReadRawData+0x78>
	{
		HalStatus = HAL_I2C_Master_Receive(&hi2c1, PressureSenseAddress_7Bit, buffer, 3, 30000);
 80007d4:	21ee      	movs	r1, #238	@ 0xee
 80007d6:	f107 0208 	add.w	r2, r7, #8
 80007da:	f247 5330 	movw	r3, #30000	@ 0x7530
 80007de:	9300      	str	r3, [sp, #0]
 80007e0:	2303      	movs	r3, #3
 80007e2:	4814      	ldr	r0, [pc, #80]	@ (8000834 <ReadRawData+0xc0>)
 80007e4:	f002 f9de 	bl	8002ba4 <HAL_I2C_Master_Receive>
 80007e8:	4603      	mov	r3, r0
 80007ea:	73bb      	strb	r3, [r7, #14]
	}
	
	// If everything was successful, assemble the reading from the buffer
	if (HalStatus == HAL_OK)
 80007ec:	7bbb      	ldrb	r3, [r7, #14]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d113      	bne.n	800081a <ReadRawData+0xa6>
	{
		*rawResult = (buffer[0] << 16u);
 80007f2:	7a3b      	ldrb	r3, [r7, #8]
 80007f4:	041a      	lsls	r2, r3, #16
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	601a      	str	r2, [r3, #0]
		*rawResult += (buffer[1] << 8u);
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	7a7b      	ldrb	r3, [r7, #9]
 8000800:	021b      	lsls	r3, r3, #8
 8000802:	441a      	add	r2, r3
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	601a      	str	r2, [r3, #0]
		*rawResult += buffer[2];
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	7aba      	ldrb	r2, [r7, #10]
 800080e:	441a      	add	r2, r3
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	601a      	str	r2, [r3, #0]
		
		readSuccess = SUCCESS;
 8000814:	2300      	movs	r3, #0
 8000816:	73fb      	strb	r3, [r7, #15]
 8000818:	e004      	b.n	8000824 <ReadRawData+0xb0>
	}
	else
	{
		*rawResult = 0U;
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
		readSuccess = ERROR;
 8000820:	2301      	movs	r3, #1
 8000822:	73fb      	strb	r3, [r7, #15]
	}
	
	return (readSuccess);
 8000824:	7bfb      	ldrb	r3, [r7, #15]
}
 8000826:	4618      	mov	r0, r3
 8000828:	3710      	adds	r7, #16
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	08005534 	.word	0x08005534
 8000834:	20000080 	.word	0x20000080
 8000838:	200000e4 	.word	0x200000e4

0800083c <CalculateTemperatureOffset>:
/// - The calculation here is taken from the device datasheet
/// </summary>
/// <Param = rawTemperature> the raw temperature value from which to calculate the offset </Param>
/// <Return> int32_t - the temperature offset value. Not sure why it's signed, but that is what is given on the device datasheet <\Return>
int32_t CalculateTemperatureOffset(uint32_t rawTemperature)
{
 800083c:	b480      	push	{r7}
 800083e:	b087      	sub	sp, #28
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
	const int32_t referenceMultiplier = 1u << 8u; // 2^8 taken from datasheet
 8000844:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000848:	617b      	str	r3, [r7, #20]

	// First step in the calculation of pressure, is the measure the ambient temperature of the pressure sense device	
	int32_t referenceTemperature = (int32_t)CalibrationCoefficients[C5];	// referred to as 'C5' or 'Tref' in the datasheet
 800084a:	4b08      	ldr	r3, [pc, #32]	@ (800086c <CalculateTemperatureOffset+0x30>)
 800084c:	895b      	ldrh	r3, [r3, #10]
 800084e:	613b      	str	r3, [r7, #16]
	int32_t temperatureOffset = rawTemperature - (referenceTemperature * referenceMultiplier);	// referred to as 'dT' in the device datasheet
 8000850:	693b      	ldr	r3, [r7, #16]
 8000852:	697a      	ldr	r2, [r7, #20]
 8000854:	fb02 f303 	mul.w	r3, r2, r3
 8000858:	461a      	mov	r2, r3
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	1a9b      	subs	r3, r3, r2
 800085e:	60fb      	str	r3, [r7, #12]
	
	return (temperatureOffset);
 8000860:	68fb      	ldr	r3, [r7, #12]
}
 8000862:	4618      	mov	r0, r3
 8000864:	371c      	adds	r7, #28
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr
 800086c:	200000d4 	.word	0x200000d4

08000870 <CalculateCompensatedPressure>:
/// </summary>
/// <Param = rawPressure> the raw pressure value from the device</Param>
/// <Param = temperatureOffset> the temperature offset value, as calculated in accordance with the device datasheet</Param>
/// <Return> int32_t - the compensated temperature value. Not sure why it's signed, but that is what is given on the device datasheet <\Return>
int32_t CalculateCompensatedPressure(int32_t rawPressure, int32_t temperatureOffset)
{
 8000870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000874:	b0af      	sub	sp, #188	@ 0xbc
 8000876:	af00      	add	r7, sp, #0
 8000878:	6678      	str	r0, [r7, #100]	@ 0x64
 800087a:	6639      	str	r1, [r7, #96]	@ 0x60
	const int64_t pressureOffsetMultiplier = 1u << 17u;			// 2^17 taken from datasheet
 800087c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000880:	f04f 0300 	mov.w	r3, #0
 8000884:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
	const int64_t coefficientOfPressureDivider = 1u << 6u;		// 2^6 taken from datasheet
 8000888:	f04f 0240 	mov.w	r2, #64	@ 0x40
 800088c:	f04f 0300 	mov.w	r3, #0
 8000890:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
	const int64_t pressureSensitivityMultiplier = 1u << 16u;	// 2^16 taken from datasheet
 8000894:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000898:	f04f 0300 	mov.w	r3, #0
 800089c:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
	const int64_t coefficientOfSensitivityDivider = 1u << 7u;	// 2^7 taken from datasheet
 80008a0:	f04f 0280 	mov.w	r2, #128	@ 0x80
 80008a4:	f04f 0300 	mov.w	r3, #0
 80008a8:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
	const int64_t sensitivityDivider = 1u << 21u;				// 2^21 taken from datasheet
 80008ac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80008b0:	f04f 0300 	mov.w	r3, #0
 80008b4:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
	const int64_t finalPressureDivider = 1u << 15u;				// 2^15 taken from datasheet
 80008b8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80008bc:	f04f 0300 	mov.w	r3, #0
 80008c0:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
	
	
	int64_t pressureOffsetAtTemperature = (int64_t)CalibrationCoefficients[C2] * pressureOffsetMultiplier + (((int64_t)CalibrationCoefficients[C4] * (int64_t)temperatureOffset) / coefficientOfPressureDivider);             // referred to as 'OFF' on datasheet		
 80008c4:	4b69      	ldr	r3, [pc, #420]	@ (8000a6c <CalculateCompensatedPressure+0x1fc>)
 80008c6:	889b      	ldrh	r3, [r3, #4]
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	2200      	movs	r2, #0
 80008cc:	461c      	mov	r4, r3
 80008ce:	4615      	mov	r5, r2
 80008d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80008d4:	fb05 f203 	mul.w	r2, r5, r3
 80008d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80008dc:	fb04 f303 	mul.w	r3, r4, r3
 80008e0:	441a      	add	r2, r3
 80008e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80008e6:	fba3 8904 	umull	r8, r9, r3, r4
 80008ea:	eb02 0309 	add.w	r3, r2, r9
 80008ee:	4699      	mov	r9, r3
 80008f0:	4b5e      	ldr	r3, [pc, #376]	@ (8000a6c <CalculateCompensatedPressure+0x1fc>)
 80008f2:	891b      	ldrh	r3, [r3, #8]
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	2200      	movs	r2, #0
 80008f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80008fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80008fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80008fe:	17da      	asrs	r2, r3, #31
 8000900:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000902:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8000904:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8000908:	4622      	mov	r2, r4
 800090a:	e9d7 560e 	ldrd	r5, r6, [r7, #56]	@ 0x38
 800090e:	4629      	mov	r1, r5
 8000910:	fb01 f202 	mul.w	r2, r1, r2
 8000914:	46b4      	mov	ip, r6
 8000916:	4618      	mov	r0, r3
 8000918:	4621      	mov	r1, r4
 800091a:	4603      	mov	r3, r0
 800091c:	fb03 f30c 	mul.w	r3, r3, ip
 8000920:	4413      	add	r3, r2
 8000922:	4602      	mov	r2, r0
 8000924:	4629      	mov	r1, r5
 8000926:	fba2 ab01 	umull	sl, fp, r2, r1
 800092a:	445b      	add	r3, fp
 800092c:	469b      	mov	fp, r3
 800092e:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8000932:	4650      	mov	r0, sl
 8000934:	4659      	mov	r1, fp
 8000936:	f7ff fc73 	bl	8000220 <__aeabi_ldivmod>
 800093a:	4602      	mov	r2, r0
 800093c:	460b      	mov	r3, r1
 800093e:	eb18 0102 	adds.w	r1, r8, r2
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	eb49 0303 	adc.w	r3, r9, r3
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800094e:	e9c7 3420 	strd	r3, r4, [r7, #128]	@ 0x80
	int64_t pressureSensitivityAtTemperature = (int64_t)CalibrationCoefficients[C1] * pressureSensitivityMultiplier + (((int64_t)CalibrationCoefficients[C3] * (int64_t)temperatureOffset) / coefficientOfSensitivityDivider);        // referred to as 'SENS' on the datasheet
 8000952:	4b46      	ldr	r3, [pc, #280]	@ (8000a6c <CalculateCompensatedPressure+0x1fc>)
 8000954:	885b      	ldrh	r3, [r3, #2]
 8000956:	b29b      	uxth	r3, r3
 8000958:	2200      	movs	r2, #0
 800095a:	633b      	str	r3, [r7, #48]	@ 0x30
 800095c:	637a      	str	r2, [r7, #52]	@ 0x34
 800095e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000962:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8000966:	462a      	mov	r2, r5
 8000968:	fb02 f203 	mul.w	r2, r2, r3
 800096c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000970:	4621      	mov	r1, r4
 8000972:	fb01 f303 	mul.w	r3, r1, r3
 8000976:	441a      	add	r2, r3
 8000978:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800097c:	4621      	mov	r1, r4
 800097e:	fba3 3101 	umull	r3, r1, r3, r1
 8000982:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8000984:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000986:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000988:	18d3      	adds	r3, r2, r3
 800098a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800098c:	4b37      	ldr	r3, [pc, #220]	@ (8000a6c <CalculateCompensatedPressure+0x1fc>)
 800098e:	88db      	ldrh	r3, [r3, #6]
 8000990:	b29b      	uxth	r3, r3
 8000992:	2200      	movs	r2, #0
 8000994:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000996:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000998:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800099a:	17da      	asrs	r2, r3, #31
 800099c:	623b      	str	r3, [r7, #32]
 800099e:	627a      	str	r2, [r7, #36]	@ 0x24
 80009a0:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80009a4:	4622      	mov	r2, r4
 80009a6:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80009aa:	4641      	mov	r1, r8
 80009ac:	fb01 f202 	mul.w	r2, r1, r2
 80009b0:	464d      	mov	r5, r9
 80009b2:	4618      	mov	r0, r3
 80009b4:	4621      	mov	r1, r4
 80009b6:	4603      	mov	r3, r0
 80009b8:	fb03 f305 	mul.w	r3, r3, r5
 80009bc:	4413      	add	r3, r2
 80009be:	4602      	mov	r2, r0
 80009c0:	4641      	mov	r1, r8
 80009c2:	fba2 2101 	umull	r2, r1, r2, r1
 80009c6:	6579      	str	r1, [r7, #84]	@ 0x54
 80009c8:	653a      	str	r2, [r7, #80]	@ 0x50
 80009ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80009cc:	4413      	add	r3, r2
 80009ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80009d0:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80009d4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80009d8:	f7ff fc22 	bl	8000220 <__aeabi_ldivmod>
 80009dc:	4602      	mov	r2, r0
 80009de:	460b      	mov	r3, r1
 80009e0:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80009e4:	4621      	mov	r1, r4
 80009e6:	1889      	adds	r1, r1, r2
 80009e8:	6039      	str	r1, [r7, #0]
 80009ea:	4629      	mov	r1, r5
 80009ec:	eb43 0101 	adc.w	r1, r3, r1
 80009f0:	6079      	str	r1, [r7, #4]
 80009f2:	e9d7 3400 	ldrd	r3, r4, [r7]
 80009f6:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
	int64_t temperatureCompensatedPressure = (((int64_t)rawPressure * (pressureSensitivityAtTemperature / sensitivityDivider)) - pressureOffsetAtTemperature) / finalPressureDivider;
 80009fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80009fc:	17da      	asrs	r2, r3, #31
 80009fe:	61bb      	str	r3, [r7, #24]
 8000a00:	61fa      	str	r2, [r7, #28]
 8000a02:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8000a06:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8000a0a:	f7ff fc09 	bl	8000220 <__aeabi_ldivmod>
 8000a0e:	4602      	mov	r2, r0
 8000a10:	460b      	mov	r3, r1
 8000a12:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8000a16:	4629      	mov	r1, r5
 8000a18:	fb02 f001 	mul.w	r0, r2, r1
 8000a1c:	4621      	mov	r1, r4
 8000a1e:	fb01 f103 	mul.w	r1, r1, r3
 8000a22:	4401      	add	r1, r0
 8000a24:	4620      	mov	r0, r4
 8000a26:	fba0 3202 	umull	r3, r2, r0, r2
 8000a2a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a30:	18cb      	adds	r3, r1, r3
 8000a32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000a34:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8000a38:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8000a3c:	4604      	mov	r4, r0
 8000a3e:	1aa4      	subs	r4, r4, r2
 8000a40:	613c      	str	r4, [r7, #16]
 8000a42:	eb61 0303 	sbc.w	r3, r1, r3
 8000a46:	617b      	str	r3, [r7, #20]
 8000a48:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8000a4c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000a50:	f7ff fbe6 	bl	8000220 <__aeabi_ldivmod>
 8000a54:	4602      	mov	r2, r0
 8000a56:	460b      	mov	r3, r1
 8000a58:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
	
	//trace_assert(temperatureCompensatedPressure < INT32_MAX);
	
	int32_t actualPressure = (int32_t)temperatureCompensatedPressure;
 8000a5c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000a5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	
	return (actualPressure);
 8000a60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	37bc      	adds	r7, #188	@ 0xbc
 8000a66:	46bd      	mov	sp, r7
 8000a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a6c:	200000d4 	.word	0x200000d4

08000a70 <base_test_run>:
uint8_t rx_data_uart1;
uint8_t rx_data_uart2;
uint8_t rx_data_uart3;

void base_test_run()
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b0b4      	sub	sp, #208	@ 0xd0
 8000a74:	af00      	add	r7, sp, #0

	/***********START ENCODER*****************/
	encoder = (uint8_t)GPIOB->IDR & 0x0F;//read the encoder (lower 4 bits of port B)
 8000a76:	4b5f      	ldr	r3, [pc, #380]	@ (8000bf4 <base_test_run+0x184>)
 8000a78:	689b      	ldr	r3, [r3, #8]
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	f003 030f 	and.w	r3, r3, #15
 8000a80:	b2da      	uxtb	r2, r3
 8000a82:	4b5d      	ldr	r3, [pc, #372]	@ (8000bf8 <base_test_run+0x188>)
 8000a84:	701a      	strb	r2, [r3, #0]
	/***********END ENCODER*****************/

	/***********START READ DIGITAL INPUTS*****************/
	digital_input_1 = HAL_GPIO_ReadPin(Dig_In_1_GPIO_Port, Dig_In_1_Pin);//read digital input 1
 8000a86:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a8a:	485c      	ldr	r0, [pc, #368]	@ (8000bfc <base_test_run+0x18c>)
 8000a8c:	f001 fe00 	bl	8002690 <HAL_GPIO_ReadPin>
 8000a90:	4603      	mov	r3, r0
 8000a92:	461a      	mov	r2, r3
 8000a94:	4b5a      	ldr	r3, [pc, #360]	@ (8000c00 <base_test_run+0x190>)
 8000a96:	701a      	strb	r2, [r3, #0]
	digital_input_2 = HAL_GPIO_ReadPin(Dig_In_2_GPIO_Port, Dig_In_2_Pin);//read digital input 2
 8000a98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a9c:	4857      	ldr	r0, [pc, #348]	@ (8000bfc <base_test_run+0x18c>)
 8000a9e:	f001 fdf7 	bl	8002690 <HAL_GPIO_ReadPin>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4b57      	ldr	r3, [pc, #348]	@ (8000c04 <base_test_run+0x194>)
 8000aa8:	701a      	strb	r2, [r3, #0]

	if(digital_input_1)
 8000aaa:	4b55      	ldr	r3, [pc, #340]	@ (8000c00 <base_test_run+0x190>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d00c      	beq.n	8000acc <base_test_run+0x5c>
	{
		HAL_GPIO_WritePin(LED_Flow_OK_GPIO_Port, LED_Flow_OK_Pin, GPIO_PIN_RESET);//turn ON flow ok led
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ab8:	484e      	ldr	r0, [pc, #312]	@ (8000bf4 <base_test_run+0x184>)
 8000aba:	f001 fe00 	bl	80026be <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Pump_En_GPIO_Port, Pump_En_Pin, GPIO_PIN_RESET);//turn pump OFF as  logic zero turns on vcc iso
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ac4:	484b      	ldr	r0, [pc, #300]	@ (8000bf4 <base_test_run+0x184>)
 8000ac6:	f001 fdfa 	bl	80026be <HAL_GPIO_WritePin>
 8000aca:	e00b      	b.n	8000ae4 <base_test_run+0x74>
	}
	else
	{
		HAL_GPIO_WritePin(LED_Flow_OK_GPIO_Port, LED_Flow_OK_Pin, GPIO_PIN_SET);//turn OFF flow ok led
 8000acc:	2201      	movs	r2, #1
 8000ace:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ad2:	4848      	ldr	r0, [pc, #288]	@ (8000bf4 <base_test_run+0x184>)
 8000ad4:	f001 fdf3 	bl	80026be <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Pump_En_GPIO_Port, Pump_En_Pin, GPIO_PIN_RESET);//turn pump OFF as  logic zero turns on vcc iso
 8000ad8:	2200      	movs	r2, #0
 8000ada:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ade:	4845      	ldr	r0, [pc, #276]	@ (8000bf4 <base_test_run+0x184>)
 8000ae0:	f001 fded 	bl	80026be <HAL_GPIO_WritePin>
	}

	if(digital_input_2)
 8000ae4:	4b47      	ldr	r3, [pc, #284]	@ (8000c04 <base_test_run+0x194>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d006      	beq.n	8000afa <base_test_run+0x8a>
	{
		HAL_GPIO_WritePin(LED_GFC_OK_GPIO_Port, LED_GFC_OK_Pin, GPIO_PIN_RESET);//turn ON GFC led
 8000aec:	2200      	movs	r2, #0
 8000aee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000af2:	4840      	ldr	r0, [pc, #256]	@ (8000bf4 <base_test_run+0x184>)
 8000af4:	f001 fde3 	bl	80026be <HAL_GPIO_WritePin>
 8000af8:	e005      	b.n	8000b06 <base_test_run+0x96>
	}
	else
	{
		HAL_GPIO_WritePin(LED_GFC_OK_GPIO_Port, LED_GFC_OK_Pin, GPIO_PIN_SET);//turn OFF GFC led
 8000afa:	2201      	movs	r2, #1
 8000afc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b00:	483c      	ldr	r0, [pc, #240]	@ (8000bf4 <base_test_run+0x184>)
 8000b02:	f001 fddc 	bl	80026be <HAL_GPIO_WritePin>
	}

	//every 10 counts toggle the status led
	if(status_led_counter==10)
 8000b06:	4b40      	ldr	r3, [pc, #256]	@ (8000c08 <base_test_run+0x198>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b0a      	cmp	r3, #10
 8000b0c:	d107      	bne.n	8000b1e <base_test_run+0xae>
	{
		HAL_GPIO_TogglePin(LED_Status_GPIO_Port, LED_Status_Pin);
 8000b0e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b12:	4838      	ldr	r0, [pc, #224]	@ (8000bf4 <base_test_run+0x184>)
 8000b14:	f001 fdeb 	bl	80026ee <HAL_GPIO_TogglePin>
		status_led_counter=0;
 8000b18:	4b3b      	ldr	r3, [pc, #236]	@ (8000c08 <base_test_run+0x198>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	701a      	strb	r2, [r3, #0]
	}
	status_led_counter++;
 8000b1e:	4b3a      	ldr	r3, [pc, #232]	@ (8000c08 <base_test_run+0x198>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	3301      	adds	r3, #1
 8000b24:	b2da      	uxtb	r2, r3
 8000b26:	4b38      	ldr	r3, [pc, #224]	@ (8000c08 <base_test_run+0x198>)
 8000b28:	701a      	strb	r2, [r3, #0]
//	{
//
//	}
//	adc_conversion_complete=0;//reset conversion complete

	base_test_read_adc();//update the ADC values
 8000b2a:	f000 f87f 	bl	8000c2c <base_test_read_adc>

	pressure_sensor = PressureSense_ReadPressure();
 8000b2e:	f7ff fd47 	bl	80005c0 <PressureSense_ReadPressure>
 8000b32:	4603      	mov	r3, r0
 8000b34:	4a35      	ldr	r2, [pc, #212]	@ (8000c0c <base_test_run+0x19c>)
 8000b36:	6013      	str	r3, [r2, #0]
	//supply_mon_analogue = (uint16_t)adc_result[1];
	//flow_analogue = (uint16_t)adc_result[2];
	/*****************END ANALOGUES****************************/

	/*******************START UART1***************************/
	char buffer[200]={0};
 8000b38:	2300      	movs	r3, #0
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	f107 0308 	add.w	r3, r7, #8
 8000b40:	22c4      	movs	r2, #196	@ 0xc4
 8000b42:	2100      	movs	r1, #0
 8000b44:	4618      	mov	r0, r3
 8000b46:	f004 f851 	bl	8004bec <memset>
	int length=0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
//	length+= sprintf(buffer + strlen(buffer), "Flow %d ", flow_analogue);
//	length+= sprintf(buffer + strlen(buffer), "Encoder %d ", encoder);
//	length+= sprintf(buffer + strlen(buffer), "Dig1 %d ", digital_input_1);
//	length+= sprintf(buffer + strlen(buffer), "Dig2 %d ", digital_input_2);
///	length+= sprintf(buffer + strlen(buffer), "PTX %ld ", pressure_sensor); //this is not transmitted as the temp reading returns 0 so( compensated & ptxraw = 0)
	g_raw_pressure_sensor = (g_raw_pressure_sensor/6586); //scales the ptx sensor to 100 mbar 6658586/
 8000b50:	4b2f      	ldr	r3, [pc, #188]	@ (8000c10 <base_test_run+0x1a0>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	085b      	lsrs	r3, r3, #1
 8000b56:	4a2f      	ldr	r2, [pc, #188]	@ (8000c14 <base_test_run+0x1a4>)
 8000b58:	fba2 2303 	umull	r2, r3, r2, r3
 8000b5c:	0a1b      	lsrs	r3, r3, #8
 8000b5e:	4a2c      	ldr	r2, [pc, #176]	@ (8000c10 <base_test_run+0x1a0>)
 8000b60:	6013      	str	r3, [r2, #0]
	length+= sprintf(buffer + strlen(buffer), "PTX %ld ", g_raw_pressure_sensor);
 8000b62:	1d3b      	adds	r3, r7, #4
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff fb53 	bl	8000210 <strlen>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	1d3b      	adds	r3, r7, #4
 8000b6e:	4413      	add	r3, r2
 8000b70:	4a27      	ldr	r2, [pc, #156]	@ (8000c10 <base_test_run+0x1a0>)
 8000b72:	6812      	ldr	r2, [r2, #0]
 8000b74:	4928      	ldr	r1, [pc, #160]	@ (8000c18 <base_test_run+0x1a8>)
 8000b76:	4618      	mov	r0, r3
 8000b78:	f004 f818 	bl	8004bac <siprintf>
 8000b7c:	4602      	mov	r2, r0
 8000b7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000b82:	4413      	add	r3, r2
 8000b84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	length+= sprintf(buffer + strlen(buffer), "RT %ld ", g_raw_temperature_sensor);
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fb40 	bl	8000210 <strlen>
 8000b90:	4602      	mov	r2, r0
 8000b92:	1d3b      	adds	r3, r7, #4
 8000b94:	4413      	add	r3, r2
 8000b96:	4a21      	ldr	r2, [pc, #132]	@ (8000c1c <base_test_run+0x1ac>)
 8000b98:	6812      	ldr	r2, [r2, #0]
 8000b9a:	4921      	ldr	r1, [pc, #132]	@ (8000c20 <base_test_run+0x1b0>)
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f004 f805 	bl	8004bac <siprintf>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000ba8:	4413      	add	r3, r2
 8000baa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	length+= sprintf(buffer + strlen(buffer), "\r\n");
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff fb2d 	bl	8000210 <strlen>
 8000bb6:	4602      	mov	r2, r0
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	4413      	add	r3, r2
 8000bbc:	4919      	ldr	r1, [pc, #100]	@ (8000c24 <base_test_run+0x1b4>)
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f003 fff4 	bl	8004bac <siprintf>
 8000bc4:	4602      	mov	r2, r0
 8000bc6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000bca:	4413      	add	r3, r2
 8000bcc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc




	//HAL_UART_Transmit(&huart1,(uint8_t *)buffer,sizeof(buffer),1000);// Sending in normal mode
	UART1_transmit_mode();//set to receive mode
 8000bd0:	f000 f8b0 	bl	8000d34 <UART1_transmit_mode>
	HAL_UART_Transmit(&huart1,(uint8_t *)buffer,length,1000);// transmit buffer data
 8000bd4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	1d39      	adds	r1, r7, #4
 8000bdc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000be0:	4811      	ldr	r0, [pc, #68]	@ (8000c28 <base_test_run+0x1b8>)
 8000be2:	f003 faa2 	bl	800412a <HAL_UART_Transmit>
	UART1_receive_mode();//set to receive mode
 8000be6:	f000 f8b1 	bl	8000d4c <UART1_receive_mode>




	/*******************END UART1***************************/
} // end of void base test run
 8000bea:	bf00      	nop
 8000bec:	37d0      	adds	r7, #208	@ 0xd0
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40010c00 	.word	0x40010c00
 8000bf8:	200001e4 	.word	0x200001e4
 8000bfc:	40010800 	.word	0x40010800
 8000c00:	200001e5 	.word	0x200001e5
 8000c04:	200001e6 	.word	0x200001e6
 8000c08:	200001fc 	.word	0x200001fc
 8000c0c:	200001f0 	.word	0x200001f0
 8000c10:	200001f4 	.word	0x200001f4
 8000c14:	13e6cfe1 	.word	0x13e6cfe1
 8000c18:	08005538 	.word	0x08005538
 8000c1c:	200001f8 	.word	0x200001f8
 8000c20:	08005544 	.word	0x08005544
 8000c24:	0800554c 	.word	0x0800554c
 8000c28:	20000118 	.word	0x20000118

08000c2c <base_test_read_adc>:



void base_test_read_adc()
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
	  ADC_ChannelConfTypeDef sConfig = {0};
 8000c32:	1d3b      	adds	r3, r7, #4
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	605a      	str	r2, [r3, #4]
 8000c3a:	609a      	str	r2, [r3, #8]
	//select channel 1
	sConfig.Channel = ADC_CHANNEL_4;
 8000c3c:	2304      	movs	r3, #4
 8000c3e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c40:	2301      	movs	r3, #1
 8000c42:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c44:	2300      	movs	r3, #0
 8000c46:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c48:	1d3b      	adds	r3, r7, #4
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4835      	ldr	r0, [pc, #212]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000c4e:	f001 f849 	bl	8001ce4 <HAL_ADC_ConfigChannel>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <base_test_read_adc+0x30>
	{
		Error_Handler();
 8000c58:	f000 fb08 	bl	800126c <Error_Handler>
	}

	HAL_ADC_Start(&hadc1);
 8000c5c:	4831      	ldr	r0, [pc, #196]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000c5e:	f000 fe8f 	bl	8001980 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1, 1000) == HAL_OK)
 8000c62:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c66:	482f      	ldr	r0, [pc, #188]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000c68:	f000 ff2a 	bl	8001ac0 <HAL_ADC_PollForConversion>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d106      	bne.n	8000c80 <base_test_read_adc+0x54>
	{
		thermistor_analogue = HAL_ADC_GetValue(&hadc1);
 8000c72:	482c      	ldr	r0, [pc, #176]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000c74:	f001 f82a 	bl	8001ccc <HAL_ADC_GetValue>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8000d28 <base_test_read_adc+0xfc>)
 8000c7e:	801a      	strh	r2, [r3, #0]
	}
	HAL_ADC_Stop (&hadc1);
 8000c80:	4828      	ldr	r0, [pc, #160]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000c82:	f000 fef1 	bl	8001a68 <HAL_ADC_Stop>

	//select channel 2
	sConfig.Channel = ADC_CHANNEL_5;
 8000c86:	2305      	movs	r3, #5
 8000c88:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c92:	1d3b      	adds	r3, r7, #4
 8000c94:	4619      	mov	r1, r3
 8000c96:	4823      	ldr	r0, [pc, #140]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000c98:	f001 f824 	bl	8001ce4 <HAL_ADC_ConfigChannel>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <base_test_read_adc+0x7a>
	{
		Error_Handler();
 8000ca2:	f000 fae3 	bl	800126c <Error_Handler>
	}

	HAL_ADC_Start(&hadc1);
 8000ca6:	481f      	ldr	r0, [pc, #124]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000ca8:	f000 fe6a 	bl	8001980 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1, 1000) == HAL_OK)
 8000cac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000cb0:	481c      	ldr	r0, [pc, #112]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000cb2:	f000 ff05 	bl	8001ac0 <HAL_ADC_PollForConversion>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d106      	bne.n	8000cca <base_test_read_adc+0x9e>
	{
		supply_mon_analogue = HAL_ADC_GetValue(&hadc1);
 8000cbc:	4819      	ldr	r0, [pc, #100]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000cbe:	f001 f805 	bl	8001ccc <HAL_ADC_GetValue>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	b29a      	uxth	r2, r3
 8000cc6:	4b19      	ldr	r3, [pc, #100]	@ (8000d2c <base_test_read_adc+0x100>)
 8000cc8:	801a      	strh	r2, [r3, #0]
	}
	HAL_ADC_Stop (&hadc1);
 8000cca:	4816      	ldr	r0, [pc, #88]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000ccc:	f000 fecc 	bl	8001a68 <HAL_ADC_Stop>

	//select channel 3
	sConfig.Channel = ADC_CHANNEL_6;
 8000cd0:	2306      	movs	r3, #6
 8000cd2:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cdc:	1d3b      	adds	r3, r7, #4
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4810      	ldr	r0, [pc, #64]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000ce2:	f000 ffff 	bl	8001ce4 <HAL_ADC_ConfigChannel>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <base_test_read_adc+0xc4>
	{
		Error_Handler();
 8000cec:	f000 fabe 	bl	800126c <Error_Handler>
	}

	HAL_ADC_Start(&hadc1);
 8000cf0:	480c      	ldr	r0, [pc, #48]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000cf2:	f000 fe45 	bl	8001980 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1, 1000) == HAL_OK)
 8000cf6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000cfa:	480a      	ldr	r0, [pc, #40]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000cfc:	f000 fee0 	bl	8001ac0 <HAL_ADC_PollForConversion>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d106      	bne.n	8000d14 <base_test_read_adc+0xe8>
	{
		flow_analogue = HAL_ADC_GetValue(&hadc1);
 8000d06:	4807      	ldr	r0, [pc, #28]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000d08:	f000 ffe0 	bl	8001ccc <HAL_ADC_GetValue>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	b29a      	uxth	r2, r3
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <base_test_read_adc+0x104>)
 8000d12:	801a      	strh	r2, [r3, #0]
	}

	HAL_ADC_Stop (&hadc1);
 8000d14:	4803      	ldr	r0, [pc, #12]	@ (8000d24 <base_test_read_adc+0xf8>)
 8000d16:	f000 fea7 	bl	8001a68 <HAL_ADC_Stop>
}
 8000d1a:	bf00      	nop
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	200000e8 	.word	0x200000e8
 8000d28:	200001e8 	.word	0x200001e8
 8000d2c:	200001ea 	.word	0x200001ea
 8000d30:	200001ec 	.word	0x200001ec

08000d34 <UART1_transmit_mode>:

void UART1_transmit_mode()
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(USART1_RS485_En_GPIO_Port, USART1_RS485_En_Pin, GPIO_PIN_SET);//set UART1 in transmit mode
 8000d38:	2201      	movs	r2, #1
 8000d3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d3e:	4802      	ldr	r0, [pc, #8]	@ (8000d48 <UART1_transmit_mode+0x14>)
 8000d40:	f001 fcbd 	bl	80026be <HAL_GPIO_WritePin>
}
 8000d44:	bf00      	nop
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40010800 	.word	0x40010800

08000d4c <UART1_receive_mode>:


void UART1_receive_mode()
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(USART1_RS485_En_GPIO_Port, USART1_RS485_En_Pin, GPIO_PIN_RESET);//set UART1 in receive mode
 8000d50:	2200      	movs	r2, #0
 8000d52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d56:	4802      	ldr	r0, [pc, #8]	@ (8000d60 <UART1_receive_mode+0x14>)
 8000d58:	f001 fcb1 	bl	80026be <HAL_GPIO_WritePin>
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	40010800 	.word	0x40010800

08000d64 <UART2_transmit_mode>:

void UART2_transmit_mode()
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(USART2_RS485_En_GPIO_Port, USART1_RS485_En_Pin, GPIO_PIN_SET);//set UART2 in transmit mode
	HAL_GPIO_WritePin(USART2_RS485_En_GPIO_Port, USART2_RS485_En_Pin, GPIO_PIN_SET);//set UART2 in transmit mode
 8000d68:	2201      	movs	r2, #1
 8000d6a:	2102      	movs	r1, #2
 8000d6c:	4802      	ldr	r0, [pc, #8]	@ (8000d78 <UART2_transmit_mode+0x14>)
 8000d6e:	f001 fca6 	bl	80026be <HAL_GPIO_WritePin>
}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40010800 	.word	0x40010800

08000d7c <UART2_receive_mode>:


void UART2_receive_mode()
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(USART2_RS485_En_GPIO_Port, USART2_RS485_En_Pin, GPIO_PIN_RESET);//set UART2 in receive mode
 8000d80:	2200      	movs	r2, #0
 8000d82:	2102      	movs	r1, #2
 8000d84:	4802      	ldr	r0, [pc, #8]	@ (8000d90 <UART2_receive_mode+0x14>)
 8000d86:	f001 fc9a 	bl	80026be <HAL_GPIO_WritePin>
}
 8000d8a:	bf00      	nop
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40010800 	.word	0x40010800

08000d94 <UART3_transmit_mode>:

void UART3_transmit_mode()
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(USART3_RS485_En_GPIO_Port, USART3_RS485_En_Pin, GPIO_PIN_SET);//set UART3 in transmit mode
 8000d98:	2201      	movs	r2, #1
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	4802      	ldr	r0, [pc, #8]	@ (8000da8 <UART3_transmit_mode+0x14>)
 8000d9e:	f001 fc8e 	bl	80026be <HAL_GPIO_WritePin>
}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40010c00 	.word	0x40010c00

08000dac <UART3_receive_mode>:


void UART3_receive_mode()
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(USART3_RS485_En_GPIO_Port, USART3_RS485_En_Pin, GPIO_PIN_RESET);//set UART3 in receive mode
 8000db0:	2200      	movs	r2, #0
 8000db2:	2110      	movs	r1, #16
 8000db4:	4802      	ldr	r0, [pc, #8]	@ (8000dc0 <UART3_receive_mode+0x14>)
 8000db6:	f001 fc82 	bl	80026be <HAL_GPIO_WritePin>
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40010c00 	.word	0x40010c00

08000dc4 <HAL_UART_RxCpltCallback>:
{
	adc_conversion_complete=1;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a27      	ldr	r2, [pc, #156]	@ (8000e70 <HAL_UART_RxCpltCallback+0xac>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d114      	bne.n	8000e00 <HAL_UART_RxCpltCallback+0x3c>
	{
		 //Transmit one byte with 100 ms timeout this is an eco send an 'a' prints back a b // eco uart1
		UART1_transmit_mode();
 8000dd6:	f7ff ffad 	bl	8000d34 <UART1_transmit_mode>
		rx_data_uart1+=1;
 8000dda:	4b26      	ldr	r3, [pc, #152]	@ (8000e74 <HAL_UART_RxCpltCallback+0xb0>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	3301      	adds	r3, #1
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	4b24      	ldr	r3, [pc, #144]	@ (8000e74 <HAL_UART_RxCpltCallback+0xb0>)
 8000de4:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, &rx_data_uart1, 1, 100);
 8000de6:	2364      	movs	r3, #100	@ 0x64
 8000de8:	2201      	movs	r2, #1
 8000dea:	4922      	ldr	r1, [pc, #136]	@ (8000e74 <HAL_UART_RxCpltCallback+0xb0>)
 8000dec:	4822      	ldr	r0, [pc, #136]	@ (8000e78 <HAL_UART_RxCpltCallback+0xb4>)
 8000dee:	f003 f99c 	bl	800412a <HAL_UART_Transmit>

		UART1_receive_mode();
 8000df2:	f7ff ffab 	bl	8000d4c <UART1_receive_mode>
		//Receive one byte in interrupt mode
		HAL_UART_Receive_IT(&huart1, &rx_data_uart1, 1);
 8000df6:	2201      	movs	r2, #1
 8000df8:	491e      	ldr	r1, [pc, #120]	@ (8000e74 <HAL_UART_RxCpltCallback+0xb0>)
 8000dfa:	481f      	ldr	r0, [pc, #124]	@ (8000e78 <HAL_UART_RxCpltCallback+0xb4>)
 8000dfc:	f003 fa27 	bl	800424e <HAL_UART_Receive_IT>
	}

	if (huart->Instance == USART2)                // eco uart 2 send an 'a' prints back 'b'
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a1d      	ldr	r2, [pc, #116]	@ (8000e7c <HAL_UART_RxCpltCallback+0xb8>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d114      	bne.n	8000e34 <HAL_UART_RxCpltCallback+0x70>
	{
		UART2_transmit_mode();
 8000e0a:	f7ff ffab 	bl	8000d64 <UART2_transmit_mode>
		//HAL_Delay(10);
		rx_data_uart2+=1;
 8000e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e80 <HAL_UART_RxCpltCallback+0xbc>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	3301      	adds	r3, #1
 8000e14:	b2da      	uxtb	r2, r3
 8000e16:	4b1a      	ldr	r3, [pc, #104]	@ (8000e80 <HAL_UART_RxCpltCallback+0xbc>)
 8000e18:	701a      	strb	r2, [r3, #0]
		 //Transmit one byte with 100 ms timeout
		 HAL_UART_Transmit(&huart2, &rx_data_uart2, 1, 100);
 8000e1a:	2364      	movs	r3, #100	@ 0x64
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	4918      	ldr	r1, [pc, #96]	@ (8000e80 <HAL_UART_RxCpltCallback+0xbc>)
 8000e20:	4818      	ldr	r0, [pc, #96]	@ (8000e84 <HAL_UART_RxCpltCallback+0xc0>)
 8000e22:	f003 f982 	bl	800412a <HAL_UART_Transmit>

		 UART2_receive_mode();
 8000e26:	f7ff ffa9 	bl	8000d7c <UART2_receive_mode>
		//Receive one byte in interrupt mode
		HAL_UART_Receive_IT(&huart2, &rx_data_uart2, 1);
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4914      	ldr	r1, [pc, #80]	@ (8000e80 <HAL_UART_RxCpltCallback+0xbc>)
 8000e2e:	4815      	ldr	r0, [pc, #84]	@ (8000e84 <HAL_UART_RxCpltCallback+0xc0>)
 8000e30:	f003 fa0d 	bl	800424e <HAL_UART_Receive_IT>
	}

	if (huart->Instance == USART3)               //eco uart 3 send an 'a' prints back b
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a13      	ldr	r2, [pc, #76]	@ (8000e88 <HAL_UART_RxCpltCallback+0xc4>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d114      	bne.n	8000e68 <HAL_UART_RxCpltCallback+0xa4>
	{
		UART3_transmit_mode();
 8000e3e:	f7ff ffa9 	bl	8000d94 <UART3_transmit_mode>
		//HAL_Delay(10);
		rx_data_uart3+=1;
 8000e42:	4b12      	ldr	r3, [pc, #72]	@ (8000e8c <HAL_UART_RxCpltCallback+0xc8>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	3301      	adds	r3, #1
 8000e48:	b2da      	uxtb	r2, r3
 8000e4a:	4b10      	ldr	r3, [pc, #64]	@ (8000e8c <HAL_UART_RxCpltCallback+0xc8>)
 8000e4c:	701a      	strb	r2, [r3, #0]
		 //Transmit one byte with 100 ms timeout
		 HAL_UART_Transmit(&huart3, &rx_data_uart3, 1, 100);
 8000e4e:	2364      	movs	r3, #100	@ 0x64
 8000e50:	2201      	movs	r2, #1
 8000e52:	490e      	ldr	r1, [pc, #56]	@ (8000e8c <HAL_UART_RxCpltCallback+0xc8>)
 8000e54:	480e      	ldr	r0, [pc, #56]	@ (8000e90 <HAL_UART_RxCpltCallback+0xcc>)
 8000e56:	f003 f968 	bl	800412a <HAL_UART_Transmit>

		 UART3_receive_mode();
 8000e5a:	f7ff ffa7 	bl	8000dac <UART3_receive_mode>
		//Receive one byte in interrupt mode
		HAL_UART_Receive_IT(&huart3, &rx_data_uart3, 1);
 8000e5e:	2201      	movs	r2, #1
 8000e60:	490a      	ldr	r1, [pc, #40]	@ (8000e8c <HAL_UART_RxCpltCallback+0xc8>)
 8000e62:	480b      	ldr	r0, [pc, #44]	@ (8000e90 <HAL_UART_RxCpltCallback+0xcc>)
 8000e64:	f003 f9f3 	bl	800424e <HAL_UART_Receive_IT>




 // HAL_UART_Receive_IT(&huart2, Rx_data, 4);
}
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40013800 	.word	0x40013800
 8000e74:	200001fd 	.word	0x200001fd
 8000e78:	20000118 	.word	0x20000118
 8000e7c:	40004400 	.word	0x40004400
 8000e80:	200001fe 	.word	0x200001fe
 8000e84:	2000015c 	.word	0x2000015c
 8000e88:	40004800 	.word	0x40004800
 8000e8c:	200001ff 	.word	0x200001ff
 8000e90:	200001a0 	.word	0x200001a0

08000e94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e98:	f000 fc1d 	bl	80016d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e9c:	f000 f830 	bl	8000f00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea0:	f000 f968 	bl	8001174 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000ea4:	f000 f87c 	bl	8000fa0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000ea8:	f000 f8b8 	bl	800101c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000eac:	f000 f8e4 	bl	8001078 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000eb0:	f000 f90c 	bl	80010cc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000eb4:	f000 f934 	bl	8001120 <MX_USART3_UART_Init>

  /* USER CODE BEGIN 2 */
  PressureSense_Initialise();
 8000eb8:	f7ff fb60 	bl	800057c <PressureSense_Initialise>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  //Receive one byte in interrupt mode
  HAL_UART_Receive_IT(&huart1, &rx_data_uart1, 1);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	490a      	ldr	r1, [pc, #40]	@ (8000ee8 <main+0x54>)
 8000ec0:	480a      	ldr	r0, [pc, #40]	@ (8000eec <main+0x58>)
 8000ec2:	f003 f9c4 	bl	800424e <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &rx_data_uart2, 1);
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	4909      	ldr	r1, [pc, #36]	@ (8000ef0 <main+0x5c>)
 8000eca:	480a      	ldr	r0, [pc, #40]	@ (8000ef4 <main+0x60>)
 8000ecc:	f003 f9bf 	bl	800424e <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart3, &rx_data_uart3, 1);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	4909      	ldr	r1, [pc, #36]	@ (8000ef8 <main+0x64>)
 8000ed4:	4809      	ldr	r0, [pc, #36]	@ (8000efc <main+0x68>)
 8000ed6:	f003 f9ba 	bl	800424e <HAL_UART_Receive_IT>

  while (1)
  {
	  base_test_run();
 8000eda:	f7ff fdc9 	bl	8000a70 <base_test_run>
	  HAL_Delay(100);//delay 100ms;
 8000ede:	2064      	movs	r0, #100	@ 0x64
 8000ee0:	f000 fc52 	bl	8001788 <HAL_Delay>
	  base_test_run();
 8000ee4:	bf00      	nop
 8000ee6:	e7f8      	b.n	8000eda <main+0x46>
 8000ee8:	200001fd 	.word	0x200001fd
 8000eec:	20000118 	.word	0x20000118
 8000ef0:	200001fe 	.word	0x200001fe
 8000ef4:	2000015c 	.word	0x2000015c
 8000ef8:	200001ff 	.word	0x200001ff
 8000efc:	200001a0 	.word	0x200001a0

08000f00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b092      	sub	sp, #72	@ 0x48
 8000f04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f06:	f107 0320 	add.w	r3, r7, #32
 8000f0a:	2228      	movs	r2, #40	@ 0x28
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f003 fe6c 	bl	8004bec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f14:	f107 030c 	add.w	r3, r7, #12
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
 8000f22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f24:	463b      	mov	r3, r7
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
 8000f2c:	609a      	str	r2, [r3, #8]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f32:	2301      	movs	r3, #1
 8000f34:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f36:	2310      	movs	r3, #16
 8000f38:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f3e:	f107 0320 	add.w	r3, r7, #32
 8000f42:	4618      	mov	r0, r3
 8000f44:	f002 fbba 	bl	80036bc <HAL_RCC_OscConfig>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <SystemClock_Config+0x52>
  {
    Error_Handler();
 8000f4e:	f000 f98d 	bl	800126c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f52:	230f      	movs	r3, #15
 8000f54:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f56:	2300      	movs	r3, #0
 8000f58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f62:	2300      	movs	r3, #0
 8000f64:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f002 fe27 	bl	8003bc0 <HAL_RCC_ClockConfig>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000f78:	f000 f978 	bl	800126c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000f80:	2300      	movs	r3, #0
 8000f82:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f84:	463b      	mov	r3, r7
 8000f86:	4618      	mov	r0, r3
 8000f88:	f002 ff84 	bl	8003e94 <HAL_RCCEx_PeriphCLKConfig>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f92:	f000 f96b 	bl	800126c <Error_Handler>
  }
}
 8000f96:	bf00      	nop
 8000f98:	3748      	adds	r7, #72	@ 0x48
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
	...

08000fa0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fb0:	4b18      	ldr	r3, [pc, #96]	@ (8001014 <MX_ADC1_Init+0x74>)
 8000fb2:	4a19      	ldr	r2, [pc, #100]	@ (8001018 <MX_ADC1_Init+0x78>)
 8000fb4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fb6:	4b17      	ldr	r3, [pc, #92]	@ (8001014 <MX_ADC1_Init+0x74>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000fbc:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <MX_ADC1_Init+0x74>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fc2:	4b14      	ldr	r3, [pc, #80]	@ (8001014 <MX_ADC1_Init+0x74>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fc8:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <MX_ADC1_Init+0x74>)
 8000fca:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000fce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fd0:	4b10      	ldr	r3, [pc, #64]	@ (8001014 <MX_ADC1_Init+0x74>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000fd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001014 <MX_ADC1_Init+0x74>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fdc:	480d      	ldr	r0, [pc, #52]	@ (8001014 <MX_ADC1_Init+0x74>)
 8000fde:	f000 fbf7 	bl	80017d0 <HAL_ADC_Init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000fe8:	f000 f940 	bl	800126c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fec:	2304      	movs	r3, #4
 8000fee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4805      	ldr	r0, [pc, #20]	@ (8001014 <MX_ADC1_Init+0x74>)
 8000ffe:	f000 fe71 	bl	8001ce4 <HAL_ADC_ConfigChannel>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001008:	f000 f930 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200000e8 	.word	0x200000e8
 8001018:	40012400 	.word	0x40012400

0800101c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001020:	4b12      	ldr	r3, [pc, #72]	@ (800106c <MX_I2C1_Init+0x50>)
 8001022:	4a13      	ldr	r2, [pc, #76]	@ (8001070 <MX_I2C1_Init+0x54>)
 8001024:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001026:	4b11      	ldr	r3, [pc, #68]	@ (800106c <MX_I2C1_Init+0x50>)
 8001028:	4a12      	ldr	r2, [pc, #72]	@ (8001074 <MX_I2C1_Init+0x58>)
 800102a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800102c:	4b0f      	ldr	r3, [pc, #60]	@ (800106c <MX_I2C1_Init+0x50>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001032:	4b0e      	ldr	r3, [pc, #56]	@ (800106c <MX_I2C1_Init+0x50>)
 8001034:	2200      	movs	r2, #0
 8001036:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001038:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <MX_I2C1_Init+0x50>)
 800103a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800103e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001040:	4b0a      	ldr	r3, [pc, #40]	@ (800106c <MX_I2C1_Init+0x50>)
 8001042:	2200      	movs	r2, #0
 8001044:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001046:	4b09      	ldr	r3, [pc, #36]	@ (800106c <MX_I2C1_Init+0x50>)
 8001048:	2200      	movs	r2, #0
 800104a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800104c:	4b07      	ldr	r3, [pc, #28]	@ (800106c <MX_I2C1_Init+0x50>)
 800104e:	2200      	movs	r2, #0
 8001050:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001052:	4b06      	ldr	r3, [pc, #24]	@ (800106c <MX_I2C1_Init+0x50>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001058:	4804      	ldr	r0, [pc, #16]	@ (800106c <MX_I2C1_Init+0x50>)
 800105a:	f001 fb61 	bl	8002720 <HAL_I2C_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001064:	f000 f902 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001068:	bf00      	nop
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000080 	.word	0x20000080
 8001070:	40005400 	.word	0x40005400
 8001074:	000186a0 	.word	0x000186a0

08001078 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800107c:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <MX_USART1_UART_Init+0x4c>)
 800107e:	4a12      	ldr	r2, [pc, #72]	@ (80010c8 <MX_USART1_UART_Init+0x50>)
 8001080:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001082:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <MX_USART1_UART_Init+0x4c>)
 8001084:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001088:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <MX_USART1_UART_Init+0x4c>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001090:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <MX_USART1_UART_Init+0x4c>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001096:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <MX_USART1_UART_Init+0x4c>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800109c:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <MX_USART1_UART_Init+0x4c>)
 800109e:	220c      	movs	r2, #12
 80010a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a2:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <MX_USART1_UART_Init+0x4c>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <MX_USART1_UART_Init+0x4c>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010ae:	4805      	ldr	r0, [pc, #20]	@ (80010c4 <MX_USART1_UART_Init+0x4c>)
 80010b0:	f002 ffee 	bl	8004090 <HAL_UART_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010ba:	f000 f8d7 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000118 	.word	0x20000118
 80010c8:	40013800 	.word	0x40013800

080010cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010d0:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <MX_USART2_UART_Init+0x4c>)
 80010d2:	4a12      	ldr	r2, [pc, #72]	@ (800111c <MX_USART2_UART_Init+0x50>)
 80010d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010d6:	4b10      	ldr	r3, [pc, #64]	@ (8001118 <MX_USART2_UART_Init+0x4c>)
 80010d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010de:	4b0e      	ldr	r3, [pc, #56]	@ (8001118 <MX_USART2_UART_Init+0x4c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001118 <MX_USART2_UART_Init+0x4c>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001118 <MX_USART2_UART_Init+0x4c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010f0:	4b09      	ldr	r3, [pc, #36]	@ (8001118 <MX_USART2_UART_Init+0x4c>)
 80010f2:	220c      	movs	r2, #12
 80010f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010f6:	4b08      	ldr	r3, [pc, #32]	@ (8001118 <MX_USART2_UART_Init+0x4c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010fc:	4b06      	ldr	r3, [pc, #24]	@ (8001118 <MX_USART2_UART_Init+0x4c>)
 80010fe:	2200      	movs	r2, #0
 8001100:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001102:	4805      	ldr	r0, [pc, #20]	@ (8001118 <MX_USART2_UART_Init+0x4c>)
 8001104:	f002 ffc4 	bl	8004090 <HAL_UART_Init>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800110e:	f000 f8ad 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	2000015c 	.word	0x2000015c
 800111c:	40004400 	.word	0x40004400

08001120 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001124:	4b11      	ldr	r3, [pc, #68]	@ (800116c <MX_USART3_UART_Init+0x4c>)
 8001126:	4a12      	ldr	r2, [pc, #72]	@ (8001170 <MX_USART3_UART_Init+0x50>)
 8001128:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800112a:	4b10      	ldr	r3, [pc, #64]	@ (800116c <MX_USART3_UART_Init+0x4c>)
 800112c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001130:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001132:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <MX_USART3_UART_Init+0x4c>)
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001138:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <MX_USART3_UART_Init+0x4c>)
 800113a:	2200      	movs	r2, #0
 800113c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800113e:	4b0b      	ldr	r3, [pc, #44]	@ (800116c <MX_USART3_UART_Init+0x4c>)
 8001140:	2200      	movs	r2, #0
 8001142:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001144:	4b09      	ldr	r3, [pc, #36]	@ (800116c <MX_USART3_UART_Init+0x4c>)
 8001146:	220c      	movs	r2, #12
 8001148:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800114a:	4b08      	ldr	r3, [pc, #32]	@ (800116c <MX_USART3_UART_Init+0x4c>)
 800114c:	2200      	movs	r2, #0
 800114e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001150:	4b06      	ldr	r3, [pc, #24]	@ (800116c <MX_USART3_UART_Init+0x4c>)
 8001152:	2200      	movs	r2, #0
 8001154:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001156:	4805      	ldr	r0, [pc, #20]	@ (800116c <MX_USART3_UART_Init+0x4c>)
 8001158:	f002 ff9a 	bl	8004090 <HAL_UART_Init>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001162:	f000 f883 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	200001a0 	.word	0x200001a0
 8001170:	40004800 	.word	0x40004800

08001174 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117a:	f107 0310 	add.w	r3, r7, #16
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	609a      	str	r2, [r3, #8]
 8001186:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001188:	4b35      	ldr	r3, [pc, #212]	@ (8001260 <MX_GPIO_Init+0xec>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	4a34      	ldr	r2, [pc, #208]	@ (8001260 <MX_GPIO_Init+0xec>)
 800118e:	f043 0320 	orr.w	r3, r3, #32
 8001192:	6193      	str	r3, [r2, #24]
 8001194:	4b32      	ldr	r3, [pc, #200]	@ (8001260 <MX_GPIO_Init+0xec>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	f003 0320 	and.w	r3, r3, #32
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001260 <MX_GPIO_Init+0xec>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	4a2e      	ldr	r2, [pc, #184]	@ (8001260 <MX_GPIO_Init+0xec>)
 80011a6:	f043 0304 	orr.w	r3, r3, #4
 80011aa:	6193      	str	r3, [r2, #24]
 80011ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001260 <MX_GPIO_Init+0xec>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	f003 0304 	and.w	r3, r3, #4
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b8:	4b29      	ldr	r3, [pc, #164]	@ (8001260 <MX_GPIO_Init+0xec>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	4a28      	ldr	r2, [pc, #160]	@ (8001260 <MX_GPIO_Init+0xec>)
 80011be:	f043 0308 	orr.w	r3, r3, #8
 80011c2:	6193      	str	r3, [r2, #24]
 80011c4:	4b26      	ldr	r3, [pc, #152]	@ (8001260 <MX_GPIO_Init+0xec>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	f003 0308 	and.w	r3, r3, #8
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Spare_Pin_6_Pin|USART2_RS485_En_Pin|Spare_Pin_1_Pin|USART1_RS485_En_Pin
 80011d0:	2200      	movs	r2, #0
 80011d2:	f248 1183 	movw	r1, #33155	@ 0x8183
 80011d6:	4823      	ldr	r0, [pc, #140]	@ (8001264 <MX_GPIO_Init+0xf0>)
 80011d8:	f001 fa71 	bl	80026be <HAL_GPIO_WritePin>
                          |Spare_Pin_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Flow_OK_Pin|LED_GFC_OK_Pin|LED_Status_Pin|Pump_En_Pin
 80011dc:	2200      	movs	r2, #0
 80011de:	f24f 3130 	movw	r1, #62256	@ 0xf330
 80011e2:	4821      	ldr	r0, [pc, #132]	@ (8001268 <MX_GPIO_Init+0xf4>)
 80011e4:	f001 fa6b 	bl	80026be <HAL_GPIO_WritePin>
                          |USART3_RS485_En_Pin|Spare_Pin_3_Pin|Spare_Pin_4_Pin|Spare_Pin_5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Spare_Pin_6_Pin USART2_RS485_En_Pin Spare_Pin_1_Pin USART1_RS485_En_Pin
                           Spare_Pin_2_Pin */
  GPIO_InitStruct.Pin = Spare_Pin_6_Pin|USART2_RS485_En_Pin|Spare_Pin_1_Pin|USART1_RS485_En_Pin
 80011e8:	f248 1383 	movw	r3, #33155	@ 0x8183
 80011ec:	613b      	str	r3, [r7, #16]
                          |Spare_Pin_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ee:	2301      	movs	r3, #1
 80011f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f6:	2302      	movs	r3, #2
 80011f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fa:	f107 0310 	add.w	r3, r7, #16
 80011fe:	4619      	mov	r1, r3
 8001200:	4818      	ldr	r0, [pc, #96]	@ (8001264 <MX_GPIO_Init+0xf0>)
 8001202:	f001 f8c1 	bl	8002388 <HAL_GPIO_Init>

  /*Configure GPIO pins : Enc_Bit_1_Pin Enc_Bit_2_Pin Enc_Bit_4_Pin Enc_BIt_8_Pin */
  GPIO_InitStruct.Pin = Enc_Bit_1_Pin|Enc_Bit_2_Pin|Enc_Bit_4_Pin|Enc_BIt_8_Pin;
 8001206:	230f      	movs	r3, #15
 8001208:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800120a:	2300      	movs	r3, #0
 800120c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001212:	f107 0310 	add.w	r3, r7, #16
 8001216:	4619      	mov	r1, r3
 8001218:	4813      	ldr	r0, [pc, #76]	@ (8001268 <MX_GPIO_Init+0xf4>)
 800121a:	f001 f8b5 	bl	8002388 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Flow_OK_Pin LED_GFC_OK_Pin LED_Status_Pin Pump_En_Pin
                           USART3_RS485_En_Pin_Pin Spare_Pin_3_Pin Spare_Pin_4_Pin Spare_Pin_5_Pin */
  GPIO_InitStruct.Pin = LED_Flow_OK_Pin|LED_GFC_OK_Pin|LED_Status_Pin|Pump_En_Pin
 800121e:	f24f 3330 	movw	r3, #62256	@ 0xf330
 8001222:	613b      	str	r3, [r7, #16]
                          |USART3_RS485_En_Pin|Spare_Pin_3_Pin|Spare_Pin_4_Pin|Spare_Pin_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001224:	2301      	movs	r3, #1
 8001226:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122c:	2302      	movs	r3, #2
 800122e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001230:	f107 0310 	add.w	r3, r7, #16
 8001234:	4619      	mov	r1, r3
 8001236:	480c      	ldr	r0, [pc, #48]	@ (8001268 <MX_GPIO_Init+0xf4>)
 8001238:	f001 f8a6 	bl	8002388 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dig_In_1_Pin Dig_In_2_Pin */
  GPIO_InitStruct.Pin = Dig_In_1_Pin|Dig_In_2_Pin;
 800123c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001240:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124a:	f107 0310 	add.w	r3, r7, #16
 800124e:	4619      	mov	r1, r3
 8001250:	4804      	ldr	r0, [pc, #16]	@ (8001264 <MX_GPIO_Init+0xf0>)
 8001252:	f001 f899 	bl	8002388 <HAL_GPIO_Init>

}
 8001256:	bf00      	nop
 8001258:	3720      	adds	r7, #32
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40021000 	.word	0x40021000
 8001264:	40010800 	.word	0x40010800
 8001268:	40010c00 	.word	0x40010c00

0800126c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001270:	b672      	cpsid	i
}
 8001272:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <Error_Handler+0x8>

08001278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800127e:	4b15      	ldr	r3, [pc, #84]	@ (80012d4 <HAL_MspInit+0x5c>)
 8001280:	699b      	ldr	r3, [r3, #24]
 8001282:	4a14      	ldr	r2, [pc, #80]	@ (80012d4 <HAL_MspInit+0x5c>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	6193      	str	r3, [r2, #24]
 800128a:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <HAL_MspInit+0x5c>)
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	60bb      	str	r3, [r7, #8]
 8001294:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001296:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <HAL_MspInit+0x5c>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	4a0e      	ldr	r2, [pc, #56]	@ (80012d4 <HAL_MspInit+0x5c>)
 800129c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012a0:	61d3      	str	r3, [r2, #28]
 80012a2:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <HAL_MspInit+0x5c>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012ae:	4b0a      	ldr	r3, [pc, #40]	@ (80012d8 <HAL_MspInit+0x60>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	4a04      	ldr	r2, [pc, #16]	@ (80012d8 <HAL_MspInit+0x60>)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ca:	bf00      	nop
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr
 80012d4:	40021000 	.word	0x40021000
 80012d8:	40010000 	.word	0x40010000

080012dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e4:	f107 0310 	add.w	r3, r7, #16
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a14      	ldr	r2, [pc, #80]	@ (8001348 <HAL_ADC_MspInit+0x6c>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d121      	bne.n	8001340 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012fc:	4b13      	ldr	r3, [pc, #76]	@ (800134c <HAL_ADC_MspInit+0x70>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	4a12      	ldr	r2, [pc, #72]	@ (800134c <HAL_ADC_MspInit+0x70>)
 8001302:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001306:	6193      	str	r3, [r2, #24]
 8001308:	4b10      	ldr	r3, [pc, #64]	@ (800134c <HAL_ADC_MspInit+0x70>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001314:	4b0d      	ldr	r3, [pc, #52]	@ (800134c <HAL_ADC_MspInit+0x70>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	4a0c      	ldr	r2, [pc, #48]	@ (800134c <HAL_ADC_MspInit+0x70>)
 800131a:	f043 0304 	orr.w	r3, r3, #4
 800131e:	6193      	str	r3, [r2, #24]
 8001320:	4b0a      	ldr	r3, [pc, #40]	@ (800134c <HAL_ADC_MspInit+0x70>)
 8001322:	699b      	ldr	r3, [r3, #24]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	60bb      	str	r3, [r7, #8]
 800132a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN4_Temp_Pin|ADC1_IN5_Supply_Pin|ADC1_IN6_Flow_Pin;
 800132c:	2370      	movs	r3, #112	@ 0x70
 800132e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001330:	2303      	movs	r3, #3
 8001332:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001334:	f107 0310 	add.w	r3, r7, #16
 8001338:	4619      	mov	r1, r3
 800133a:	4805      	ldr	r0, [pc, #20]	@ (8001350 <HAL_ADC_MspInit+0x74>)
 800133c:	f001 f824 	bl	8002388 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001340:	bf00      	nop
 8001342:	3720      	adds	r7, #32
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40012400 	.word	0x40012400
 800134c:	40021000 	.word	0x40021000
 8001350:	40010800 	.word	0x40010800

08001354 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b088      	sub	sp, #32
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135c:	f107 0310 	add.w	r3, r7, #16
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a15      	ldr	r2, [pc, #84]	@ (80013c4 <HAL_I2C_MspInit+0x70>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d123      	bne.n	80013bc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001374:	4b14      	ldr	r3, [pc, #80]	@ (80013c8 <HAL_I2C_MspInit+0x74>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a13      	ldr	r2, [pc, #76]	@ (80013c8 <HAL_I2C_MspInit+0x74>)
 800137a:	f043 0308 	orr.w	r3, r3, #8
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <HAL_I2C_MspInit+0x74>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0308 	and.w	r3, r3, #8
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800138c:	23c0      	movs	r3, #192	@ 0xc0
 800138e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001390:	2312      	movs	r3, #18
 8001392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001394:	2303      	movs	r3, #3
 8001396:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001398:	f107 0310 	add.w	r3, r7, #16
 800139c:	4619      	mov	r1, r3
 800139e:	480b      	ldr	r0, [pc, #44]	@ (80013cc <HAL_I2C_MspInit+0x78>)
 80013a0:	f000 fff2 	bl	8002388 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013a4:	4b08      	ldr	r3, [pc, #32]	@ (80013c8 <HAL_I2C_MspInit+0x74>)
 80013a6:	69db      	ldr	r3, [r3, #28]
 80013a8:	4a07      	ldr	r2, [pc, #28]	@ (80013c8 <HAL_I2C_MspInit+0x74>)
 80013aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013ae:	61d3      	str	r3, [r2, #28]
 80013b0:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <HAL_I2C_MspInit+0x74>)
 80013b2:	69db      	ldr	r3, [r3, #28]
 80013b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013bc:	bf00      	nop
 80013be:	3720      	adds	r7, #32
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40005400 	.word	0x40005400
 80013c8:	40021000 	.word	0x40021000
 80013cc:	40010c00 	.word	0x40010c00

080013d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08c      	sub	sp, #48	@ 0x30
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d8:	f107 0320 	add.w	r3, r7, #32
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a5f      	ldr	r2, [pc, #380]	@ (8001568 <HAL_UART_MspInit+0x198>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d13a      	bne.n	8001466 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013f0:	4b5e      	ldr	r3, [pc, #376]	@ (800156c <HAL_UART_MspInit+0x19c>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a5d      	ldr	r2, [pc, #372]	@ (800156c <HAL_UART_MspInit+0x19c>)
 80013f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b5b      	ldr	r3, [pc, #364]	@ (800156c <HAL_UART_MspInit+0x19c>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001404:	61fb      	str	r3, [r7, #28]
 8001406:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001408:	4b58      	ldr	r3, [pc, #352]	@ (800156c <HAL_UART_MspInit+0x19c>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a57      	ldr	r2, [pc, #348]	@ (800156c <HAL_UART_MspInit+0x19c>)
 800140e:	f043 0304 	orr.w	r3, r3, #4
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b55      	ldr	r3, [pc, #340]	@ (800156c <HAL_UART_MspInit+0x19c>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0304 	and.w	r3, r3, #4
 800141c:	61bb      	str	r3, [r7, #24]
 800141e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001420:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800142a:	2303      	movs	r3, #3
 800142c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142e:	f107 0320 	add.w	r3, r7, #32
 8001432:	4619      	mov	r1, r3
 8001434:	484e      	ldr	r0, [pc, #312]	@ (8001570 <HAL_UART_MspInit+0x1a0>)
 8001436:	f000 ffa7 	bl	8002388 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800143a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800143e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001440:	2300      	movs	r3, #0
 8001442:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001448:	f107 0320 	add.w	r3, r7, #32
 800144c:	4619      	mov	r1, r3
 800144e:	4848      	ldr	r0, [pc, #288]	@ (8001570 <HAL_UART_MspInit+0x1a0>)
 8001450:	f000 ff9a 	bl	8002388 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001454:	2200      	movs	r2, #0
 8001456:	2100      	movs	r1, #0
 8001458:	2025      	movs	r0, #37	@ 0x25
 800145a:	f000 feae 	bl	80021ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800145e:	2025      	movs	r0, #37	@ 0x25
 8001460:	f000 fec7 	bl	80021f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001464:	e07c      	b.n	8001560 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART2)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a42      	ldr	r2, [pc, #264]	@ (8001574 <HAL_UART_MspInit+0x1a4>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d138      	bne.n	80014e2 <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001470:	4b3e      	ldr	r3, [pc, #248]	@ (800156c <HAL_UART_MspInit+0x19c>)
 8001472:	69db      	ldr	r3, [r3, #28]
 8001474:	4a3d      	ldr	r2, [pc, #244]	@ (800156c <HAL_UART_MspInit+0x19c>)
 8001476:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800147a:	61d3      	str	r3, [r2, #28]
 800147c:	4b3b      	ldr	r3, [pc, #236]	@ (800156c <HAL_UART_MspInit+0x19c>)
 800147e:	69db      	ldr	r3, [r3, #28]
 8001480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001484:	617b      	str	r3, [r7, #20]
 8001486:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001488:	4b38      	ldr	r3, [pc, #224]	@ (800156c <HAL_UART_MspInit+0x19c>)
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	4a37      	ldr	r2, [pc, #220]	@ (800156c <HAL_UART_MspInit+0x19c>)
 800148e:	f043 0304 	orr.w	r3, r3, #4
 8001492:	6193      	str	r3, [r2, #24]
 8001494:	4b35      	ldr	r3, [pc, #212]	@ (800156c <HAL_UART_MspInit+0x19c>)
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	f003 0304 	and.w	r3, r3, #4
 800149c:	613b      	str	r3, [r7, #16]
 800149e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014a0:	2304      	movs	r3, #4
 80014a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a4:	2302      	movs	r3, #2
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a8:	2303      	movs	r3, #3
 80014aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ac:	f107 0320 	add.w	r3, r7, #32
 80014b0:	4619      	mov	r1, r3
 80014b2:	482f      	ldr	r0, [pc, #188]	@ (8001570 <HAL_UART_MspInit+0x1a0>)
 80014b4:	f000 ff68 	bl	8002388 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80014b8:	2308      	movs	r3, #8
 80014ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014bc:	2300      	movs	r3, #0
 80014be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c4:	f107 0320 	add.w	r3, r7, #32
 80014c8:	4619      	mov	r1, r3
 80014ca:	4829      	ldr	r0, [pc, #164]	@ (8001570 <HAL_UART_MspInit+0x1a0>)
 80014cc:	f000 ff5c 	bl	8002388 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014d0:	2200      	movs	r2, #0
 80014d2:	2100      	movs	r1, #0
 80014d4:	2026      	movs	r0, #38	@ 0x26
 80014d6:	f000 fe70 	bl	80021ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014da:	2026      	movs	r0, #38	@ 0x26
 80014dc:	f000 fe89 	bl	80021f2 <HAL_NVIC_EnableIRQ>
}
 80014e0:	e03e      	b.n	8001560 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART3)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a24      	ldr	r2, [pc, #144]	@ (8001578 <HAL_UART_MspInit+0x1a8>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d139      	bne.n	8001560 <HAL_UART_MspInit+0x190>
    __HAL_RCC_USART3_CLK_ENABLE();
 80014ec:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <HAL_UART_MspInit+0x19c>)
 80014ee:	69db      	ldr	r3, [r3, #28]
 80014f0:	4a1e      	ldr	r2, [pc, #120]	@ (800156c <HAL_UART_MspInit+0x19c>)
 80014f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014f6:	61d3      	str	r3, [r2, #28]
 80014f8:	4b1c      	ldr	r3, [pc, #112]	@ (800156c <HAL_UART_MspInit+0x19c>)
 80014fa:	69db      	ldr	r3, [r3, #28]
 80014fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001504:	4b19      	ldr	r3, [pc, #100]	@ (800156c <HAL_UART_MspInit+0x19c>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	4a18      	ldr	r2, [pc, #96]	@ (800156c <HAL_UART_MspInit+0x19c>)
 800150a:	f043 0308 	orr.w	r3, r3, #8
 800150e:	6193      	str	r3, [r2, #24]
 8001510:	4b16      	ldr	r3, [pc, #88]	@ (800156c <HAL_UART_MspInit+0x19c>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	f003 0308 	and.w	r3, r3, #8
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800151c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001522:	2302      	movs	r3, #2
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001526:	2303      	movs	r3, #3
 8001528:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152a:	f107 0320 	add.w	r3, r7, #32
 800152e:	4619      	mov	r1, r3
 8001530:	4812      	ldr	r0, [pc, #72]	@ (800157c <HAL_UART_MspInit+0x1ac>)
 8001532:	f000 ff29 	bl	8002388 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001536:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800153a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800153c:	2300      	movs	r3, #0
 800153e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001544:	f107 0320 	add.w	r3, r7, #32
 8001548:	4619      	mov	r1, r3
 800154a:	480c      	ldr	r0, [pc, #48]	@ (800157c <HAL_UART_MspInit+0x1ac>)
 800154c:	f000 ff1c 	bl	8002388 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001550:	2200      	movs	r2, #0
 8001552:	2100      	movs	r1, #0
 8001554:	2027      	movs	r0, #39	@ 0x27
 8001556:	f000 fe30 	bl	80021ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800155a:	2027      	movs	r0, #39	@ 0x27
 800155c:	f000 fe49 	bl	80021f2 <HAL_NVIC_EnableIRQ>
}
 8001560:	bf00      	nop
 8001562:	3730      	adds	r7, #48	@ 0x30
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40013800 	.word	0x40013800
 800156c:	40021000 	.word	0x40021000
 8001570:	40010800 	.word	0x40010800
 8001574:	40004400 	.word	0x40004400
 8001578:	40004800 	.word	0x40004800
 800157c:	40010c00 	.word	0x40010c00

08001580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001584:	bf00      	nop
 8001586:	e7fd      	b.n	8001584 <NMI_Handler+0x4>

08001588 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <HardFault_Handler+0x4>

08001590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <MemManage_Handler+0x4>

08001598 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <BusFault_Handler+0x4>

080015a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <UsageFault_Handler+0x4>

080015a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr

080015b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr

080015c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr

080015cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d0:	f000 f8be 	bl	8001750 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80015dc:	4802      	ldr	r0, [pc, #8]	@ (80015e8 <USART1_IRQHandler+0x10>)
 80015de:	f002 fe67 	bl	80042b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000118 	.word	0x20000118

080015ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80015f0:	4802      	ldr	r0, [pc, #8]	@ (80015fc <USART2_IRQHandler+0x10>)
 80015f2:	f002 fe5d 	bl	80042b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	2000015c 	.word	0x2000015c

08001600 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001604:	4802      	ldr	r0, [pc, #8]	@ (8001610 <USART3_IRQHandler+0x10>)
 8001606:	f002 fe53 	bl	80042b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	200001a0 	.word	0x200001a0

08001614 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800161c:	4a14      	ldr	r2, [pc, #80]	@ (8001670 <_sbrk+0x5c>)
 800161e:	4b15      	ldr	r3, [pc, #84]	@ (8001674 <_sbrk+0x60>)
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001628:	4b13      	ldr	r3, [pc, #76]	@ (8001678 <_sbrk+0x64>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001630:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <_sbrk+0x64>)
 8001632:	4a12      	ldr	r2, [pc, #72]	@ (800167c <_sbrk+0x68>)
 8001634:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001636:	4b10      	ldr	r3, [pc, #64]	@ (8001678 <_sbrk+0x64>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4413      	add	r3, r2
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	429a      	cmp	r2, r3
 8001642:	d207      	bcs.n	8001654 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001644:	f003 fada 	bl	8004bfc <__errno>
 8001648:	4603      	mov	r3, r0
 800164a:	220c      	movs	r2, #12
 800164c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800164e:	f04f 33ff 	mov.w	r3, #4294967295
 8001652:	e009      	b.n	8001668 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001654:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <_sbrk+0x64>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800165a:	4b07      	ldr	r3, [pc, #28]	@ (8001678 <_sbrk+0x64>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4413      	add	r3, r2
 8001662:	4a05      	ldr	r2, [pc, #20]	@ (8001678 <_sbrk+0x64>)
 8001664:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001666:	68fb      	ldr	r3, [r7, #12]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3718      	adds	r7, #24
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20002000 	.word	0x20002000
 8001674:	00000400 	.word	0x00000400
 8001678:	20000200 	.word	0x20000200
 800167c:	20000350 	.word	0x20000350

08001680 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr

0800168c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800168c:	480c      	ldr	r0, [pc, #48]	@ (80016c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800168e:	490d      	ldr	r1, [pc, #52]	@ (80016c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001690:	4a0d      	ldr	r2, [pc, #52]	@ (80016c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001694:	e002      	b.n	800169c <LoopCopyDataInit>

08001696 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001696:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001698:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800169a:	3304      	adds	r3, #4

0800169c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800169c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800169e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016a0:	d3f9      	bcc.n	8001696 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016a2:	4a0a      	ldr	r2, [pc, #40]	@ (80016cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016a4:	4c0a      	ldr	r4, [pc, #40]	@ (80016d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016a8:	e001      	b.n	80016ae <LoopFillZerobss>

080016aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016ac:	3204      	adds	r2, #4

080016ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016b0:	d3fb      	bcc.n	80016aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80016b2:	f7ff ffe5 	bl	8001680 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016b6:	f003 faa7 	bl	8004c08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016ba:	f7ff fbeb 	bl	8000e94 <main>
  bx lr
 80016be:	4770      	bx	lr
  ldr r0, =_sdata
 80016c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80016c8:	080055cc 	.word	0x080055cc
  ldr r2, =_sbss
 80016cc:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80016d0:	20000350 	.word	0x20000350

080016d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016d4:	e7fe      	b.n	80016d4 <ADC1_IRQHandler>

080016d6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	af00      	add	r7, sp, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016da:	2003      	movs	r0, #3
 80016dc:	f000 fd62 	bl	80021a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016e0:	200f      	movs	r0, #15
 80016e2:	f000 f805 	bl	80016f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016e6:	f7ff fdc7 	bl	8001278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016f8:	4b12      	ldr	r3, [pc, #72]	@ (8001744 <HAL_InitTick+0x54>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b12      	ldr	r3, [pc, #72]	@ (8001748 <HAL_InitTick+0x58>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	4619      	mov	r1, r3
 8001702:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001706:	fbb3 f3f1 	udiv	r3, r3, r1
 800170a:	fbb2 f3f3 	udiv	r3, r2, r3
 800170e:	4618      	mov	r0, r3
 8001710:	f000 fd7d 	bl	800220e <HAL_SYSTICK_Config>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e00e      	b.n	800173c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2b0f      	cmp	r3, #15
 8001722:	d80a      	bhi.n	800173a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001724:	2200      	movs	r2, #0
 8001726:	6879      	ldr	r1, [r7, #4]
 8001728:	f04f 30ff 	mov.w	r0, #4294967295
 800172c:	f000 fd45 	bl	80021ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001730:	4a06      	ldr	r2, [pc, #24]	@ (800174c <HAL_InitTick+0x5c>)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001736:	2300      	movs	r3, #0
 8001738:	e000      	b.n	800173c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
}
 800173c:	4618      	mov	r0, r3
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20000008 	.word	0x20000008
 8001748:	20000010 	.word	0x20000010
 800174c:	2000000c 	.word	0x2000000c

08001750 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001754:	4b05      	ldr	r3, [pc, #20]	@ (800176c <HAL_IncTick+0x1c>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	461a      	mov	r2, r3
 800175a:	4b05      	ldr	r3, [pc, #20]	@ (8001770 <HAL_IncTick+0x20>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4413      	add	r3, r2
 8001760:	4a03      	ldr	r2, [pc, #12]	@ (8001770 <HAL_IncTick+0x20>)
 8001762:	6013      	str	r3, [r2, #0]
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr
 800176c:	20000010 	.word	0x20000010
 8001770:	20000204 	.word	0x20000204

08001774 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  return uwTick;
 8001778:	4b02      	ldr	r3, [pc, #8]	@ (8001784 <HAL_GetTick+0x10>)
 800177a:	681b      	ldr	r3, [r3, #0]
}
 800177c:	4618      	mov	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr
 8001784:	20000204 	.word	0x20000204

08001788 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001790:	f7ff fff0 	bl	8001774 <HAL_GetTick>
 8001794:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a0:	d005      	beq.n	80017ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017a2:	4b0a      	ldr	r3, [pc, #40]	@ (80017cc <HAL_Delay+0x44>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	461a      	mov	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	4413      	add	r3, r2
 80017ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ae:	bf00      	nop
 80017b0:	f7ff ffe0 	bl	8001774 <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d8f7      	bhi.n	80017b0 <HAL_Delay+0x28>
  {
  }
}
 80017c0:	bf00      	nop
 80017c2:	bf00      	nop
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000010 	.word	0x20000010

080017d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017d8:	2300      	movs	r3, #0
 80017da:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80017dc:	2300      	movs	r3, #0
 80017de:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80017e0:	2300      	movs	r3, #0
 80017e2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80017e4:	2300      	movs	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e0be      	b.n	8001970 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d109      	bne.n	8001814 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7ff fd64 	bl	80012dc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f000 fbb7 	bl	8001f88 <ADC_ConversionStop_Disable>
 800181a:	4603      	mov	r3, r0
 800181c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001822:	f003 0310 	and.w	r3, r3, #16
 8001826:	2b00      	cmp	r3, #0
 8001828:	f040 8099 	bne.w	800195e <HAL_ADC_Init+0x18e>
 800182c:	7dfb      	ldrb	r3, [r7, #23]
 800182e:	2b00      	cmp	r3, #0
 8001830:	f040 8095 	bne.w	800195e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001838:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800183c:	f023 0302 	bic.w	r3, r3, #2
 8001840:	f043 0202 	orr.w	r2, r3, #2
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001850:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	7b1b      	ldrb	r3, [r3, #12]
 8001856:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001858:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800185a:	68ba      	ldr	r2, [r7, #8]
 800185c:	4313      	orrs	r3, r2
 800185e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001868:	d003      	beq.n	8001872 <HAL_ADC_Init+0xa2>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	2b01      	cmp	r3, #1
 8001870:	d102      	bne.n	8001878 <HAL_ADC_Init+0xa8>
 8001872:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001876:	e000      	b.n	800187a <HAL_ADC_Init+0xaa>
 8001878:	2300      	movs	r3, #0
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	4313      	orrs	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	7d1b      	ldrb	r3, [r3, #20]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d119      	bne.n	80018bc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	7b1b      	ldrb	r3, [r3, #12]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d109      	bne.n	80018a4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	3b01      	subs	r3, #1
 8001896:	035a      	lsls	r2, r3, #13
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	4313      	orrs	r3, r2
 800189c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018a0:	613b      	str	r3, [r7, #16]
 80018a2:	e00b      	b.n	80018bc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a8:	f043 0220 	orr.w	r2, r3, #32
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b4:	f043 0201 	orr.w	r2, r3, #1
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	430a      	orrs	r2, r1
 80018ce:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689a      	ldr	r2, [r3, #8]
 80018d6:	4b28      	ldr	r3, [pc, #160]	@ (8001978 <HAL_ADC_Init+0x1a8>)
 80018d8:	4013      	ands	r3, r2
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	6812      	ldr	r2, [r2, #0]
 80018de:	68b9      	ldr	r1, [r7, #8]
 80018e0:	430b      	orrs	r3, r1
 80018e2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018ec:	d003      	beq.n	80018f6 <HAL_ADC_Init+0x126>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d104      	bne.n	8001900 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	691b      	ldr	r3, [r3, #16]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	051b      	lsls	r3, r3, #20
 80018fe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001906:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	430a      	orrs	r2, r1
 8001912:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	4b18      	ldr	r3, [pc, #96]	@ (800197c <HAL_ADC_Init+0x1ac>)
 800191c:	4013      	ands	r3, r2
 800191e:	68ba      	ldr	r2, [r7, #8]
 8001920:	429a      	cmp	r2, r3
 8001922:	d10b      	bne.n	800193c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2200      	movs	r2, #0
 8001928:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800192e:	f023 0303 	bic.w	r3, r3, #3
 8001932:	f043 0201 	orr.w	r2, r3, #1
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800193a:	e018      	b.n	800196e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001940:	f023 0312 	bic.w	r3, r3, #18
 8001944:	f043 0210 	orr.w	r2, r3, #16
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001950:	f043 0201 	orr.w	r2, r3, #1
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800195c:	e007      	b.n	800196e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001962:	f043 0210 	orr.w	r2, r3, #16
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800196e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001970:	4618      	mov	r0, r3
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	ffe1f7fd 	.word	0xffe1f7fd
 800197c:	ff1f0efe 	.word	0xff1f0efe

08001980 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001988:	2300      	movs	r3, #0
 800198a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001992:	2b01      	cmp	r3, #1
 8001994:	d101      	bne.n	800199a <HAL_ADC_Start+0x1a>
 8001996:	2302      	movs	r3, #2
 8001998:	e062      	b.n	8001a60 <HAL_ADC_Start+0xe0>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2201      	movs	r2, #1
 800199e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 fa96 	bl	8001ed4 <ADC_Enable>
 80019a8:	4603      	mov	r3, r0
 80019aa:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80019ac:	7bfb      	ldrb	r3, [r7, #15]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d151      	bne.n	8001a56 <HAL_ADC_Start+0xd6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80019ba:	f023 0301 	bic.w	r3, r3, #1
 80019be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	629a      	str	r2, [r3, #40]	@ 0x28
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ca:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d007      	beq.n	80019f0 <HAL_ADC_Start+0x70>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019e8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	629a      	str	r2, [r3, #40]	@ 0x28
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d006      	beq.n	8001a0a <HAL_ADC_Start+0x8a>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a00:	f023 0206 	bic.w	r2, r3, #6
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a08:	e002      	b.n	8001a10 <HAL_ADC_Start+0x90>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f06f 0202 	mvn.w	r2, #2
 8001a20:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001a2c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001a30:	d108      	bne.n	8001a44 <HAL_ADC_Start+0xc4>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001a40:	609a      	str	r2, [r3, #8]
 8001a42:	e00c      	b.n	8001a5e <HAL_ADC_Start+0xde>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	689a      	ldr	r2, [r3, #8]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	e003      	b.n	8001a5e <HAL_ADC_Start+0xde>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a70:	2300      	movs	r3, #0
 8001a72:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d101      	bne.n	8001a82 <HAL_ADC_Stop+0x1a>
 8001a7e:	2302      	movs	r3, #2
 8001a80:	e01a      	b.n	8001ab8 <HAL_ADC_Stop+0x50>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2201      	movs	r2, #1
 8001a86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f000 fa7c 	bl	8001f88 <ADC_ConversionStop_Disable>
 8001a90:	4603      	mov	r3, r0
 8001a92:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001a94:	7bfb      	ldrb	r3, [r7, #15]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d109      	bne.n	8001aae <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001aa2:	f023 0301 	bic.w	r3, r3, #1
 8001aa6:	f043 0201 	orr.w	r2, r3, #1
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3710      	adds	r7, #16
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001ac0:	b590      	push	{r4, r7, lr}
 8001ac2:	b087      	sub	sp, #28
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001aca:	2300      	movs	r3, #0
 8001acc:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001ad6:	f7ff fe4d 	bl	8001774 <HAL_GetTick>
 8001ada:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d00b      	beq.n	8001b02 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aee:	f043 0220 	orr.w	r2, r3, #32
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e0d3      	b.n	8001caa <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d131      	bne.n	8001b74 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b16:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d12a      	bne.n	8001b74 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b1e:	e021      	b.n	8001b64 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b26:	d01d      	beq.n	8001b64 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d007      	beq.n	8001b3e <HAL_ADC_PollForConversion+0x7e>
 8001b2e:	f7ff fe21 	bl	8001774 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d212      	bcs.n	8001b64 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d10b      	bne.n	8001b64 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b50:	f043 0204 	orr.w	r2, r3, #4
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e0a2      	b.n	8001caa <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0d6      	beq.n	8001b20 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b72:	e070      	b.n	8001c56 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001b74:	4b4f      	ldr	r3, [pc, #316]	@ (8001cb4 <HAL_ADC_PollForConversion+0x1f4>)
 8001b76:	681c      	ldr	r4, [r3, #0]
 8001b78:	2002      	movs	r0, #2
 8001b7a:	f002 fa31 	bl	8003fe0 <HAL_RCCEx_GetPeriphCLKFreq>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6919      	ldr	r1, [r3, #16]
 8001b8a:	4b4b      	ldr	r3, [pc, #300]	@ (8001cb8 <HAL_ADC_PollForConversion+0x1f8>)
 8001b8c:	400b      	ands	r3, r1
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d118      	bne.n	8001bc4 <HAL_ADC_PollForConversion+0x104>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	68d9      	ldr	r1, [r3, #12]
 8001b98:	4b48      	ldr	r3, [pc, #288]	@ (8001cbc <HAL_ADC_PollForConversion+0x1fc>)
 8001b9a:	400b      	ands	r3, r1
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d111      	bne.n	8001bc4 <HAL_ADC_PollForConversion+0x104>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6919      	ldr	r1, [r3, #16]
 8001ba6:	4b46      	ldr	r3, [pc, #280]	@ (8001cc0 <HAL_ADC_PollForConversion+0x200>)
 8001ba8:	400b      	ands	r3, r1
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d108      	bne.n	8001bc0 <HAL_ADC_PollForConversion+0x100>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68d9      	ldr	r1, [r3, #12]
 8001bb4:	4b43      	ldr	r3, [pc, #268]	@ (8001cc4 <HAL_ADC_PollForConversion+0x204>)
 8001bb6:	400b      	ands	r3, r1
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d101      	bne.n	8001bc0 <HAL_ADC_PollForConversion+0x100>
 8001bbc:	2314      	movs	r3, #20
 8001bbe:	e020      	b.n	8001c02 <HAL_ADC_PollForConversion+0x142>
 8001bc0:	2329      	movs	r3, #41	@ 0x29
 8001bc2:	e01e      	b.n	8001c02 <HAL_ADC_PollForConversion+0x142>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6919      	ldr	r1, [r3, #16]
 8001bca:	4b3d      	ldr	r3, [pc, #244]	@ (8001cc0 <HAL_ADC_PollForConversion+0x200>)
 8001bcc:	400b      	ands	r3, r1
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d106      	bne.n	8001be0 <HAL_ADC_PollForConversion+0x120>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	68d9      	ldr	r1, [r3, #12]
 8001bd8:	4b3a      	ldr	r3, [pc, #232]	@ (8001cc4 <HAL_ADC_PollForConversion+0x204>)
 8001bda:	400b      	ands	r3, r1
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d00d      	beq.n	8001bfc <HAL_ADC_PollForConversion+0x13c>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	6919      	ldr	r1, [r3, #16]
 8001be6:	4b38      	ldr	r3, [pc, #224]	@ (8001cc8 <HAL_ADC_PollForConversion+0x208>)
 8001be8:	400b      	ands	r3, r1
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d108      	bne.n	8001c00 <HAL_ADC_PollForConversion+0x140>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	68d9      	ldr	r1, [r3, #12]
 8001bf4:	4b34      	ldr	r3, [pc, #208]	@ (8001cc8 <HAL_ADC_PollForConversion+0x208>)
 8001bf6:	400b      	ands	r3, r1
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d101      	bne.n	8001c00 <HAL_ADC_PollForConversion+0x140>
 8001bfc:	2354      	movs	r3, #84	@ 0x54
 8001bfe:	e000      	b.n	8001c02 <HAL_ADC_PollForConversion+0x142>
 8001c00:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001c02:	fb02 f303 	mul.w	r3, r2, r3
 8001c06:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c08:	e021      	b.n	8001c4e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c10:	d01a      	beq.n	8001c48 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d007      	beq.n	8001c28 <HAL_ADC_PollForConversion+0x168>
 8001c18:	f7ff fdac 	bl	8001774 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d20f      	bcs.n	8001c48 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d90b      	bls.n	8001c48 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c34:	f043 0204 	orr.w	r2, r3, #4
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e030      	b.n	8001caa <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d8d9      	bhi.n	8001c0a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f06f 0212 	mvn.w	r2, #18
 8001c5e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c64:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001c76:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001c7a:	d115      	bne.n	8001ca8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d111      	bne.n	8001ca8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d105      	bne.n	8001ca8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca0:	f043 0201 	orr.w	r2, r3, #1
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	371c      	adds	r7, #28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd90      	pop	{r4, r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000008 	.word	0x20000008
 8001cb8:	24924924 	.word	0x24924924
 8001cbc:	00924924 	.word	0x00924924
 8001cc0:	12492492 	.word	0x12492492
 8001cc4:	00492492 	.word	0x00492492
 8001cc8:	00249249 	.word	0x00249249

08001ccc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d101      	bne.n	8001d04 <HAL_ADC_ConfigChannel+0x20>
 8001d00:	2302      	movs	r3, #2
 8001d02:	e0dc      	b.n	8001ebe <HAL_ADC_ConfigChannel+0x1da>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2b06      	cmp	r3, #6
 8001d12:	d81c      	bhi.n	8001d4e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	4613      	mov	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4413      	add	r3, r2
 8001d24:	3b05      	subs	r3, #5
 8001d26:	221f      	movs	r2, #31
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	4019      	ands	r1, r3
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	6818      	ldr	r0, [r3, #0]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685a      	ldr	r2, [r3, #4]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	4413      	add	r3, r2
 8001d3e:	3b05      	subs	r3, #5
 8001d40:	fa00 f203 	lsl.w	r2, r0, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d4c:	e03c      	b.n	8001dc8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b0c      	cmp	r3, #12
 8001d54:	d81c      	bhi.n	8001d90 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	4613      	mov	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	3b23      	subs	r3, #35	@ 0x23
 8001d68:	221f      	movs	r2, #31
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	4019      	ands	r1, r3
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	6818      	ldr	r0, [r3, #0]
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4413      	add	r3, r2
 8001d80:	3b23      	subs	r3, #35	@ 0x23
 8001d82:	fa00 f203 	lsl.w	r2, r0, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d8e:	e01b      	b.n	8001dc8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685a      	ldr	r2, [r3, #4]
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	4413      	add	r3, r2
 8001da0:	3b41      	subs	r3, #65	@ 0x41
 8001da2:	221f      	movs	r2, #31
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	4019      	ands	r1, r3
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	6818      	ldr	r0, [r3, #0]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	4613      	mov	r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4413      	add	r3, r2
 8001dba:	3b41      	subs	r3, #65	@ 0x41
 8001dbc:	fa00 f203 	lsl.w	r2, r0, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b09      	cmp	r3, #9
 8001dce:	d91c      	bls.n	8001e0a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	68d9      	ldr	r1, [r3, #12]
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	4413      	add	r3, r2
 8001de0:	3b1e      	subs	r3, #30
 8001de2:	2207      	movs	r2, #7
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	4019      	ands	r1, r3
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	6898      	ldr	r0, [r3, #8]
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	4613      	mov	r3, r2
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	4413      	add	r3, r2
 8001dfa:	3b1e      	subs	r3, #30
 8001dfc:	fa00 f203 	lsl.w	r2, r0, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	430a      	orrs	r2, r1
 8001e06:	60da      	str	r2, [r3, #12]
 8001e08:	e019      	b.n	8001e3e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6919      	ldr	r1, [r3, #16]
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	4613      	mov	r3, r2
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	4413      	add	r3, r2
 8001e1a:	2207      	movs	r2, #7
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	4019      	ands	r1, r3
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	6898      	ldr	r0, [r3, #8]
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	4413      	add	r3, r2
 8001e32:	fa00 f203 	lsl.w	r2, r0, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2b10      	cmp	r3, #16
 8001e44:	d003      	beq.n	8001e4e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e4a:	2b11      	cmp	r3, #17
 8001e4c:	d132      	bne.n	8001eb4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a1d      	ldr	r2, [pc, #116]	@ (8001ec8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d125      	bne.n	8001ea4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d126      	bne.n	8001eb4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	689a      	ldr	r2, [r3, #8]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001e74:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2b10      	cmp	r3, #16
 8001e7c:	d11a      	bne.n	8001eb4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e7e:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <HAL_ADC_ConfigChannel+0x1e8>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a13      	ldr	r2, [pc, #76]	@ (8001ed0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001e84:	fba2 2303 	umull	r2, r3, r2, r3
 8001e88:	0c9a      	lsrs	r2, r3, #18
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4413      	add	r3, r2
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e94:	e002      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1f9      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x1b2>
 8001ea2:	e007      	b.n	8001eb4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea8:	f043 0220 	orr.w	r2, r3, #32
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr
 8001ec8:	40012400 	.word	0x40012400
 8001ecc:	20000008 	.word	0x20000008
 8001ed0:	431bde83 	.word	0x431bde83

08001ed4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d040      	beq.n	8001f74 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689a      	ldr	r2, [r3, #8]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f042 0201 	orr.w	r2, r2, #1
 8001f00:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f02:	4b1f      	ldr	r3, [pc, #124]	@ (8001f80 <ADC_Enable+0xac>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a1f      	ldr	r2, [pc, #124]	@ (8001f84 <ADC_Enable+0xb0>)
 8001f08:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0c:	0c9b      	lsrs	r3, r3, #18
 8001f0e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f10:	e002      	b.n	8001f18 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	3b01      	subs	r3, #1
 8001f16:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1f9      	bne.n	8001f12 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f1e:	f7ff fc29 	bl	8001774 <HAL_GetTick>
 8001f22:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f24:	e01f      	b.n	8001f66 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f26:	f7ff fc25 	bl	8001774 <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d918      	bls.n	8001f66 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d011      	beq.n	8001f66 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f46:	f043 0210 	orr.w	r2, r3, #16
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f52:	f043 0201 	orr.w	r2, r3, #1
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e007      	b.n	8001f76 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d1d8      	bne.n	8001f26 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000008 	.word	0x20000008
 8001f84:	431bde83 	.word	0x431bde83

08001f88 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f90:	2300      	movs	r3, #0
 8001f92:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d12e      	bne.n	8002000 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f022 0201 	bic.w	r2, r2, #1
 8001fb0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fb2:	f7ff fbdf 	bl	8001774 <HAL_GetTick>
 8001fb6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001fb8:	e01b      	b.n	8001ff2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001fba:	f7ff fbdb 	bl	8001774 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d914      	bls.n	8001ff2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d10d      	bne.n	8001ff2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fda:	f043 0210 	orr.w	r2, r3, #16
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fe6:	f043 0201 	orr.w	r2, r3, #1
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e007      	b.n	8002002 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f003 0301 	and.w	r3, r3, #1
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d0dc      	beq.n	8001fba <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800201c:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002028:	4013      	ands	r3, r2
 800202a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002034:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800203c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800203e:	4a04      	ldr	r2, [pc, #16]	@ (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	60d3      	str	r3, [r2, #12]
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002058:	4b04      	ldr	r3, [pc, #16]	@ (800206c <__NVIC_GetPriorityGrouping+0x18>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	0a1b      	lsrs	r3, r3, #8
 800205e:	f003 0307 	and.w	r3, r3, #7
}
 8002062:	4618      	mov	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	bc80      	pop	{r7}
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800207a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207e:	2b00      	cmp	r3, #0
 8002080:	db0b      	blt.n	800209a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	f003 021f 	and.w	r2, r3, #31
 8002088:	4906      	ldr	r1, [pc, #24]	@ (80020a4 <__NVIC_EnableIRQ+0x34>)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	095b      	lsrs	r3, r3, #5
 8002090:	2001      	movs	r0, #1
 8002092:	fa00 f202 	lsl.w	r2, r0, r2
 8002096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr
 80020a4:	e000e100 	.word	0xe000e100

080020a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	6039      	str	r1, [r7, #0]
 80020b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	db0a      	blt.n	80020d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	b2da      	uxtb	r2, r3
 80020c0:	490c      	ldr	r1, [pc, #48]	@ (80020f4 <__NVIC_SetPriority+0x4c>)
 80020c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c6:	0112      	lsls	r2, r2, #4
 80020c8:	b2d2      	uxtb	r2, r2
 80020ca:	440b      	add	r3, r1
 80020cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020d0:	e00a      	b.n	80020e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	4908      	ldr	r1, [pc, #32]	@ (80020f8 <__NVIC_SetPriority+0x50>)
 80020d8:	79fb      	ldrb	r3, [r7, #7]
 80020da:	f003 030f 	and.w	r3, r3, #15
 80020de:	3b04      	subs	r3, #4
 80020e0:	0112      	lsls	r2, r2, #4
 80020e2:	b2d2      	uxtb	r2, r2
 80020e4:	440b      	add	r3, r1
 80020e6:	761a      	strb	r2, [r3, #24]
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bc80      	pop	{r7}
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	e000e100 	.word	0xe000e100
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b089      	sub	sp, #36	@ 0x24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f003 0307 	and.w	r3, r3, #7
 800210e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	f1c3 0307 	rsb	r3, r3, #7
 8002116:	2b04      	cmp	r3, #4
 8002118:	bf28      	it	cs
 800211a:	2304      	movcs	r3, #4
 800211c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	3304      	adds	r3, #4
 8002122:	2b06      	cmp	r3, #6
 8002124:	d902      	bls.n	800212c <NVIC_EncodePriority+0x30>
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	3b03      	subs	r3, #3
 800212a:	e000      	b.n	800212e <NVIC_EncodePriority+0x32>
 800212c:	2300      	movs	r3, #0
 800212e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002130:	f04f 32ff 	mov.w	r2, #4294967295
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	43da      	mvns	r2, r3
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	401a      	ands	r2, r3
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002144:	f04f 31ff 	mov.w	r1, #4294967295
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	fa01 f303 	lsl.w	r3, r1, r3
 800214e:	43d9      	mvns	r1, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002154:	4313      	orrs	r3, r2
         );
}
 8002156:	4618      	mov	r0, r3
 8002158:	3724      	adds	r7, #36	@ 0x24
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3b01      	subs	r3, #1
 800216c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002170:	d301      	bcc.n	8002176 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002172:	2301      	movs	r3, #1
 8002174:	e00f      	b.n	8002196 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002176:	4a0a      	ldr	r2, [pc, #40]	@ (80021a0 <SysTick_Config+0x40>)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3b01      	subs	r3, #1
 800217c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800217e:	210f      	movs	r1, #15
 8002180:	f04f 30ff 	mov.w	r0, #4294967295
 8002184:	f7ff ff90 	bl	80020a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002188:	4b05      	ldr	r3, [pc, #20]	@ (80021a0 <SysTick_Config+0x40>)
 800218a:	2200      	movs	r2, #0
 800218c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800218e:	4b04      	ldr	r3, [pc, #16]	@ (80021a0 <SysTick_Config+0x40>)
 8002190:	2207      	movs	r2, #7
 8002192:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	e000e010 	.word	0xe000e010

080021a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f7ff ff2d 	bl	800200c <__NVIC_SetPriorityGrouping>
}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b086      	sub	sp, #24
 80021be:	af00      	add	r7, sp, #0
 80021c0:	4603      	mov	r3, r0
 80021c2:	60b9      	str	r1, [r7, #8]
 80021c4:	607a      	str	r2, [r7, #4]
 80021c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021cc:	f7ff ff42 	bl	8002054 <__NVIC_GetPriorityGrouping>
 80021d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	68b9      	ldr	r1, [r7, #8]
 80021d6:	6978      	ldr	r0, [r7, #20]
 80021d8:	f7ff ff90 	bl	80020fc <NVIC_EncodePriority>
 80021dc:	4602      	mov	r2, r0
 80021de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021e2:	4611      	mov	r1, r2
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff ff5f 	bl	80020a8 <__NVIC_SetPriority>
}
 80021ea:	bf00      	nop
 80021ec:	3718      	adds	r7, #24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	4603      	mov	r3, r0
 80021fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff ff35 	bl	8002070 <__NVIC_EnableIRQ>
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f7ff ffa2 	bl	8002160 <SysTick_Config>
 800221c:	4603      	mov	r3, r0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002226:	b480      	push	{r7}
 8002228:	b085      	sub	sp, #20
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800222e:	2300      	movs	r3, #0
 8002230:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002238:	2b02      	cmp	r3, #2
 800223a:	d008      	beq.n	800224e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2204      	movs	r2, #4
 8002240:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e020      	b.n	8002290 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f022 020e 	bic.w	r2, r2, #14
 800225c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f022 0201 	bic.w	r2, r2, #1
 800226c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002276:	2101      	movs	r1, #1
 8002278:	fa01 f202 	lsl.w	r2, r1, r2
 800227c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2201      	movs	r2, #1
 8002282:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800228e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002290:	4618      	mov	r0, r3
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr
	...

0800229c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022a4:	2300      	movs	r3, #0
 80022a6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d005      	beq.n	80022be <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2204      	movs	r2, #4
 80022b6:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	73fb      	strb	r3, [r7, #15]
 80022bc:	e051      	b.n	8002362 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f022 020e 	bic.w	r2, r2, #14
 80022cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f022 0201 	bic.w	r2, r2, #1
 80022dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a22      	ldr	r2, [pc, #136]	@ (800236c <HAL_DMA_Abort_IT+0xd0>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d029      	beq.n	800233c <HAL_DMA_Abort_IT+0xa0>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a20      	ldr	r2, [pc, #128]	@ (8002370 <HAL_DMA_Abort_IT+0xd4>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d022      	beq.n	8002338 <HAL_DMA_Abort_IT+0x9c>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a1f      	ldr	r2, [pc, #124]	@ (8002374 <HAL_DMA_Abort_IT+0xd8>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d01a      	beq.n	8002332 <HAL_DMA_Abort_IT+0x96>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a1d      	ldr	r2, [pc, #116]	@ (8002378 <HAL_DMA_Abort_IT+0xdc>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d012      	beq.n	800232c <HAL_DMA_Abort_IT+0x90>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a1c      	ldr	r2, [pc, #112]	@ (800237c <HAL_DMA_Abort_IT+0xe0>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d00a      	beq.n	8002326 <HAL_DMA_Abort_IT+0x8a>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a1a      	ldr	r2, [pc, #104]	@ (8002380 <HAL_DMA_Abort_IT+0xe4>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d102      	bne.n	8002320 <HAL_DMA_Abort_IT+0x84>
 800231a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800231e:	e00e      	b.n	800233e <HAL_DMA_Abort_IT+0xa2>
 8002320:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002324:	e00b      	b.n	800233e <HAL_DMA_Abort_IT+0xa2>
 8002326:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800232a:	e008      	b.n	800233e <HAL_DMA_Abort_IT+0xa2>
 800232c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002330:	e005      	b.n	800233e <HAL_DMA_Abort_IT+0xa2>
 8002332:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002336:	e002      	b.n	800233e <HAL_DMA_Abort_IT+0xa2>
 8002338:	2310      	movs	r3, #16
 800233a:	e000      	b.n	800233e <HAL_DMA_Abort_IT+0xa2>
 800233c:	2301      	movs	r3, #1
 800233e:	4a11      	ldr	r2, [pc, #68]	@ (8002384 <HAL_DMA_Abort_IT+0xe8>)
 8002340:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2201      	movs	r2, #1
 8002346:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	4798      	blx	r3
    } 
  }
  return status;
 8002362:	7bfb      	ldrb	r3, [r7, #15]
}
 8002364:	4618      	mov	r0, r3
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40020008 	.word	0x40020008
 8002370:	4002001c 	.word	0x4002001c
 8002374:	40020030 	.word	0x40020030
 8002378:	40020044 	.word	0x40020044
 800237c:	40020058 	.word	0x40020058
 8002380:	4002006c 	.word	0x4002006c
 8002384:	40020000 	.word	0x40020000

08002388 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002388:	b480      	push	{r7}
 800238a:	b08b      	sub	sp, #44	@ 0x2c
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002392:	2300      	movs	r3, #0
 8002394:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002396:	2300      	movs	r3, #0
 8002398:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800239a:	e169      	b.n	8002670 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800239c:	2201      	movs	r2, #1
 800239e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	69fa      	ldr	r2, [r7, #28]
 80023ac:	4013      	ands	r3, r2
 80023ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	f040 8158 	bne.w	800266a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	4a9a      	ldr	r2, [pc, #616]	@ (8002628 <HAL_GPIO_Init+0x2a0>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d05e      	beq.n	8002482 <HAL_GPIO_Init+0xfa>
 80023c4:	4a98      	ldr	r2, [pc, #608]	@ (8002628 <HAL_GPIO_Init+0x2a0>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d875      	bhi.n	80024b6 <HAL_GPIO_Init+0x12e>
 80023ca:	4a98      	ldr	r2, [pc, #608]	@ (800262c <HAL_GPIO_Init+0x2a4>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d058      	beq.n	8002482 <HAL_GPIO_Init+0xfa>
 80023d0:	4a96      	ldr	r2, [pc, #600]	@ (800262c <HAL_GPIO_Init+0x2a4>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d86f      	bhi.n	80024b6 <HAL_GPIO_Init+0x12e>
 80023d6:	4a96      	ldr	r2, [pc, #600]	@ (8002630 <HAL_GPIO_Init+0x2a8>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d052      	beq.n	8002482 <HAL_GPIO_Init+0xfa>
 80023dc:	4a94      	ldr	r2, [pc, #592]	@ (8002630 <HAL_GPIO_Init+0x2a8>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d869      	bhi.n	80024b6 <HAL_GPIO_Init+0x12e>
 80023e2:	4a94      	ldr	r2, [pc, #592]	@ (8002634 <HAL_GPIO_Init+0x2ac>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d04c      	beq.n	8002482 <HAL_GPIO_Init+0xfa>
 80023e8:	4a92      	ldr	r2, [pc, #584]	@ (8002634 <HAL_GPIO_Init+0x2ac>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d863      	bhi.n	80024b6 <HAL_GPIO_Init+0x12e>
 80023ee:	4a92      	ldr	r2, [pc, #584]	@ (8002638 <HAL_GPIO_Init+0x2b0>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d046      	beq.n	8002482 <HAL_GPIO_Init+0xfa>
 80023f4:	4a90      	ldr	r2, [pc, #576]	@ (8002638 <HAL_GPIO_Init+0x2b0>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d85d      	bhi.n	80024b6 <HAL_GPIO_Init+0x12e>
 80023fa:	2b12      	cmp	r3, #18
 80023fc:	d82a      	bhi.n	8002454 <HAL_GPIO_Init+0xcc>
 80023fe:	2b12      	cmp	r3, #18
 8002400:	d859      	bhi.n	80024b6 <HAL_GPIO_Init+0x12e>
 8002402:	a201      	add	r2, pc, #4	@ (adr r2, 8002408 <HAL_GPIO_Init+0x80>)
 8002404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002408:	08002483 	.word	0x08002483
 800240c:	0800245d 	.word	0x0800245d
 8002410:	0800246f 	.word	0x0800246f
 8002414:	080024b1 	.word	0x080024b1
 8002418:	080024b7 	.word	0x080024b7
 800241c:	080024b7 	.word	0x080024b7
 8002420:	080024b7 	.word	0x080024b7
 8002424:	080024b7 	.word	0x080024b7
 8002428:	080024b7 	.word	0x080024b7
 800242c:	080024b7 	.word	0x080024b7
 8002430:	080024b7 	.word	0x080024b7
 8002434:	080024b7 	.word	0x080024b7
 8002438:	080024b7 	.word	0x080024b7
 800243c:	080024b7 	.word	0x080024b7
 8002440:	080024b7 	.word	0x080024b7
 8002444:	080024b7 	.word	0x080024b7
 8002448:	080024b7 	.word	0x080024b7
 800244c:	08002465 	.word	0x08002465
 8002450:	08002479 	.word	0x08002479
 8002454:	4a79      	ldr	r2, [pc, #484]	@ (800263c <HAL_GPIO_Init+0x2b4>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d013      	beq.n	8002482 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800245a:	e02c      	b.n	80024b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	623b      	str	r3, [r7, #32]
          break;
 8002462:	e029      	b.n	80024b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	3304      	adds	r3, #4
 800246a:	623b      	str	r3, [r7, #32]
          break;
 800246c:	e024      	b.n	80024b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	3308      	adds	r3, #8
 8002474:	623b      	str	r3, [r7, #32]
          break;
 8002476:	e01f      	b.n	80024b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	330c      	adds	r3, #12
 800247e:	623b      	str	r3, [r7, #32]
          break;
 8002480:	e01a      	b.n	80024b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d102      	bne.n	8002490 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800248a:	2304      	movs	r3, #4
 800248c:	623b      	str	r3, [r7, #32]
          break;
 800248e:	e013      	b.n	80024b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d105      	bne.n	80024a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002498:	2308      	movs	r3, #8
 800249a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	69fa      	ldr	r2, [r7, #28]
 80024a0:	611a      	str	r2, [r3, #16]
          break;
 80024a2:	e009      	b.n	80024b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024a4:	2308      	movs	r3, #8
 80024a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	69fa      	ldr	r2, [r7, #28]
 80024ac:	615a      	str	r2, [r3, #20]
          break;
 80024ae:	e003      	b.n	80024b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80024b0:	2300      	movs	r3, #0
 80024b2:	623b      	str	r3, [r7, #32]
          break;
 80024b4:	e000      	b.n	80024b8 <HAL_GPIO_Init+0x130>
          break;
 80024b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	2bff      	cmp	r3, #255	@ 0xff
 80024bc:	d801      	bhi.n	80024c2 <HAL_GPIO_Init+0x13a>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	e001      	b.n	80024c6 <HAL_GPIO_Init+0x13e>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3304      	adds	r3, #4
 80024c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	2bff      	cmp	r3, #255	@ 0xff
 80024cc:	d802      	bhi.n	80024d4 <HAL_GPIO_Init+0x14c>
 80024ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	e002      	b.n	80024da <HAL_GPIO_Init+0x152>
 80024d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d6:	3b08      	subs	r3, #8
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	210f      	movs	r1, #15
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	fa01 f303 	lsl.w	r3, r1, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	401a      	ands	r2, r3
 80024ec:	6a39      	ldr	r1, [r7, #32]
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	fa01 f303 	lsl.w	r3, r1, r3
 80024f4:	431a      	orrs	r2, r3
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002502:	2b00      	cmp	r3, #0
 8002504:	f000 80b1 	beq.w	800266a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002508:	4b4d      	ldr	r3, [pc, #308]	@ (8002640 <HAL_GPIO_Init+0x2b8>)
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	4a4c      	ldr	r2, [pc, #304]	@ (8002640 <HAL_GPIO_Init+0x2b8>)
 800250e:	f043 0301 	orr.w	r3, r3, #1
 8002512:	6193      	str	r3, [r2, #24]
 8002514:	4b4a      	ldr	r3, [pc, #296]	@ (8002640 <HAL_GPIO_Init+0x2b8>)
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	60bb      	str	r3, [r7, #8]
 800251e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002520:	4a48      	ldr	r2, [pc, #288]	@ (8002644 <HAL_GPIO_Init+0x2bc>)
 8002522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002524:	089b      	lsrs	r3, r3, #2
 8002526:	3302      	adds	r3, #2
 8002528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800252c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800252e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002530:	f003 0303 	and.w	r3, r3, #3
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	220f      	movs	r2, #15
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	43db      	mvns	r3, r3
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	4013      	ands	r3, r2
 8002542:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a40      	ldr	r2, [pc, #256]	@ (8002648 <HAL_GPIO_Init+0x2c0>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d013      	beq.n	8002574 <HAL_GPIO_Init+0x1ec>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a3f      	ldr	r2, [pc, #252]	@ (800264c <HAL_GPIO_Init+0x2c4>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d00d      	beq.n	8002570 <HAL_GPIO_Init+0x1e8>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a3e      	ldr	r2, [pc, #248]	@ (8002650 <HAL_GPIO_Init+0x2c8>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d007      	beq.n	800256c <HAL_GPIO_Init+0x1e4>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a3d      	ldr	r2, [pc, #244]	@ (8002654 <HAL_GPIO_Init+0x2cc>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d101      	bne.n	8002568 <HAL_GPIO_Init+0x1e0>
 8002564:	2303      	movs	r3, #3
 8002566:	e006      	b.n	8002576 <HAL_GPIO_Init+0x1ee>
 8002568:	2304      	movs	r3, #4
 800256a:	e004      	b.n	8002576 <HAL_GPIO_Init+0x1ee>
 800256c:	2302      	movs	r3, #2
 800256e:	e002      	b.n	8002576 <HAL_GPIO_Init+0x1ee>
 8002570:	2301      	movs	r3, #1
 8002572:	e000      	b.n	8002576 <HAL_GPIO_Init+0x1ee>
 8002574:	2300      	movs	r3, #0
 8002576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002578:	f002 0203 	and.w	r2, r2, #3
 800257c:	0092      	lsls	r2, r2, #2
 800257e:	4093      	lsls	r3, r2
 8002580:	68fa      	ldr	r2, [r7, #12]
 8002582:	4313      	orrs	r3, r2
 8002584:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002586:	492f      	ldr	r1, [pc, #188]	@ (8002644 <HAL_GPIO_Init+0x2bc>)
 8002588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258a:	089b      	lsrs	r3, r3, #2
 800258c:	3302      	adds	r3, #2
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d006      	beq.n	80025ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80025a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	492c      	ldr	r1, [pc, #176]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	600b      	str	r3, [r1, #0]
 80025ac:	e006      	b.n	80025bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80025ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	43db      	mvns	r3, r3
 80025b6:	4928      	ldr	r1, [pc, #160]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 80025b8:	4013      	ands	r3, r2
 80025ba:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d006      	beq.n	80025d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025c8:	4b23      	ldr	r3, [pc, #140]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	4922      	ldr	r1, [pc, #136]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	604b      	str	r3, [r1, #4]
 80025d4:	e006      	b.n	80025e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80025d6:	4b20      	ldr	r3, [pc, #128]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	43db      	mvns	r3, r3
 80025de:	491e      	ldr	r1, [pc, #120]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 80025e0:	4013      	ands	r3, r2
 80025e2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d006      	beq.n	80025fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80025f0:	4b19      	ldr	r3, [pc, #100]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	4918      	ldr	r1, [pc, #96]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	608b      	str	r3, [r1, #8]
 80025fc:	e006      	b.n	800260c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025fe:	4b16      	ldr	r3, [pc, #88]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	43db      	mvns	r3, r3
 8002606:	4914      	ldr	r1, [pc, #80]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 8002608:	4013      	ands	r3, r2
 800260a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d021      	beq.n	800265c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002618:	4b0f      	ldr	r3, [pc, #60]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	490e      	ldr	r1, [pc, #56]	@ (8002658 <HAL_GPIO_Init+0x2d0>)
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	4313      	orrs	r3, r2
 8002622:	60cb      	str	r3, [r1, #12]
 8002624:	e021      	b.n	800266a <HAL_GPIO_Init+0x2e2>
 8002626:	bf00      	nop
 8002628:	10320000 	.word	0x10320000
 800262c:	10310000 	.word	0x10310000
 8002630:	10220000 	.word	0x10220000
 8002634:	10210000 	.word	0x10210000
 8002638:	10120000 	.word	0x10120000
 800263c:	10110000 	.word	0x10110000
 8002640:	40021000 	.word	0x40021000
 8002644:	40010000 	.word	0x40010000
 8002648:	40010800 	.word	0x40010800
 800264c:	40010c00 	.word	0x40010c00
 8002650:	40011000 	.word	0x40011000
 8002654:	40011400 	.word	0x40011400
 8002658:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800265c:	4b0b      	ldr	r3, [pc, #44]	@ (800268c <HAL_GPIO_Init+0x304>)
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	43db      	mvns	r3, r3
 8002664:	4909      	ldr	r1, [pc, #36]	@ (800268c <HAL_GPIO_Init+0x304>)
 8002666:	4013      	ands	r3, r2
 8002668:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	3301      	adds	r3, #1
 800266e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002676:	fa22 f303 	lsr.w	r3, r2, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	f47f ae8e 	bne.w	800239c <HAL_GPIO_Init+0x14>
  }
}
 8002680:	bf00      	nop
 8002682:	bf00      	nop
 8002684:	372c      	adds	r7, #44	@ 0x2c
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr
 800268c:	40010400 	.word	0x40010400

08002690 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	460b      	mov	r3, r1
 800269a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	887b      	ldrh	r3, [r7, #2]
 80026a2:	4013      	ands	r3, r2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d002      	beq.n	80026ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026a8:	2301      	movs	r3, #1
 80026aa:	73fb      	strb	r3, [r7, #15]
 80026ac:	e001      	b.n	80026b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026ae:	2300      	movs	r3, #0
 80026b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bc80      	pop	{r7}
 80026bc:	4770      	bx	lr

080026be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
 80026c6:	460b      	mov	r3, r1
 80026c8:	807b      	strh	r3, [r7, #2]
 80026ca:	4613      	mov	r3, r2
 80026cc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026ce:	787b      	ldrb	r3, [r7, #1]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026d4:	887a      	ldrh	r2, [r7, #2]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80026da:	e003      	b.n	80026e4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026dc:	887b      	ldrh	r3, [r7, #2]
 80026de:	041a      	lsls	r2, r3, #16
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	611a      	str	r2, [r3, #16]
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr

080026ee <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b085      	sub	sp, #20
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	460b      	mov	r3, r1
 80026f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002700:	887a      	ldrh	r2, [r7, #2]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4013      	ands	r3, r2
 8002706:	041a      	lsls	r2, r3, #16
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	43d9      	mvns	r1, r3
 800270c:	887b      	ldrh	r3, [r7, #2]
 800270e:	400b      	ands	r3, r1
 8002710:	431a      	orrs	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	611a      	str	r2, [r3, #16]
}
 8002716:	bf00      	nop
 8002718:	3714      	adds	r7, #20
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e12b      	b.n	800298a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002738:	b2db      	uxtb	r3, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	d106      	bne.n	800274c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7fe fe04 	bl	8001354 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2224      	movs	r2, #36	@ 0x24
 8002750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f022 0201 	bic.w	r2, r2, #1
 8002762:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002772:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002782:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002784:	f001 fb40 	bl	8003e08 <HAL_RCC_GetPCLK1Freq>
 8002788:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	4a81      	ldr	r2, [pc, #516]	@ (8002994 <HAL_I2C_Init+0x274>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d807      	bhi.n	80027a4 <HAL_I2C_Init+0x84>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	4a80      	ldr	r2, [pc, #512]	@ (8002998 <HAL_I2C_Init+0x278>)
 8002798:	4293      	cmp	r3, r2
 800279a:	bf94      	ite	ls
 800279c:	2301      	movls	r3, #1
 800279e:	2300      	movhi	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	e006      	b.n	80027b2 <HAL_I2C_Init+0x92>
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	4a7d      	ldr	r2, [pc, #500]	@ (800299c <HAL_I2C_Init+0x27c>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	bf94      	ite	ls
 80027ac:	2301      	movls	r3, #1
 80027ae:	2300      	movhi	r3, #0
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e0e7      	b.n	800298a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	4a78      	ldr	r2, [pc, #480]	@ (80029a0 <HAL_I2C_Init+0x280>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	0c9b      	lsrs	r3, r3, #18
 80027c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68ba      	ldr	r2, [r7, #8]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	4a6a      	ldr	r2, [pc, #424]	@ (8002994 <HAL_I2C_Init+0x274>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d802      	bhi.n	80027f4 <HAL_I2C_Init+0xd4>
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	3301      	adds	r3, #1
 80027f2:	e009      	b.n	8002808 <HAL_I2C_Init+0xe8>
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80027fa:	fb02 f303 	mul.w	r3, r2, r3
 80027fe:	4a69      	ldr	r2, [pc, #420]	@ (80029a4 <HAL_I2C_Init+0x284>)
 8002800:	fba2 2303 	umull	r2, r3, r2, r3
 8002804:	099b      	lsrs	r3, r3, #6
 8002806:	3301      	adds	r3, #1
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	6812      	ldr	r2, [r2, #0]
 800280c:	430b      	orrs	r3, r1
 800280e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	69db      	ldr	r3, [r3, #28]
 8002816:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800281a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	495c      	ldr	r1, [pc, #368]	@ (8002994 <HAL_I2C_Init+0x274>)
 8002824:	428b      	cmp	r3, r1
 8002826:	d819      	bhi.n	800285c <HAL_I2C_Init+0x13c>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	1e59      	subs	r1, r3, #1
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	fbb1 f3f3 	udiv	r3, r1, r3
 8002836:	1c59      	adds	r1, r3, #1
 8002838:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800283c:	400b      	ands	r3, r1
 800283e:	2b00      	cmp	r3, #0
 8002840:	d00a      	beq.n	8002858 <HAL_I2C_Init+0x138>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	1e59      	subs	r1, r3, #1
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002850:	3301      	adds	r3, #1
 8002852:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002856:	e051      	b.n	80028fc <HAL_I2C_Init+0x1dc>
 8002858:	2304      	movs	r3, #4
 800285a:	e04f      	b.n	80028fc <HAL_I2C_Init+0x1dc>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d111      	bne.n	8002888 <HAL_I2C_Init+0x168>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	1e58      	subs	r0, r3, #1
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6859      	ldr	r1, [r3, #4]
 800286c:	460b      	mov	r3, r1
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	440b      	add	r3, r1
 8002872:	fbb0 f3f3 	udiv	r3, r0, r3
 8002876:	3301      	adds	r3, #1
 8002878:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800287c:	2b00      	cmp	r3, #0
 800287e:	bf0c      	ite	eq
 8002880:	2301      	moveq	r3, #1
 8002882:	2300      	movne	r3, #0
 8002884:	b2db      	uxtb	r3, r3
 8002886:	e012      	b.n	80028ae <HAL_I2C_Init+0x18e>
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	1e58      	subs	r0, r3, #1
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6859      	ldr	r1, [r3, #4]
 8002890:	460b      	mov	r3, r1
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	440b      	add	r3, r1
 8002896:	0099      	lsls	r1, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	fbb0 f3f3 	udiv	r3, r0, r3
 800289e:	3301      	adds	r3, #1
 80028a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	bf0c      	ite	eq
 80028a8:	2301      	moveq	r3, #1
 80028aa:	2300      	movne	r3, #0
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_I2C_Init+0x196>
 80028b2:	2301      	movs	r3, #1
 80028b4:	e022      	b.n	80028fc <HAL_I2C_Init+0x1dc>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10e      	bne.n	80028dc <HAL_I2C_Init+0x1bc>
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	1e58      	subs	r0, r3, #1
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6859      	ldr	r1, [r3, #4]
 80028c6:	460b      	mov	r3, r1
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	440b      	add	r3, r1
 80028cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80028d0:	3301      	adds	r3, #1
 80028d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028da:	e00f      	b.n	80028fc <HAL_I2C_Init+0x1dc>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	1e58      	subs	r0, r3, #1
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6859      	ldr	r1, [r3, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	440b      	add	r3, r1
 80028ea:	0099      	lsls	r1, r3, #2
 80028ec:	440b      	add	r3, r1
 80028ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80028f2:	3301      	adds	r3, #1
 80028f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028fc:	6879      	ldr	r1, [r7, #4]
 80028fe:	6809      	ldr	r1, [r1, #0]
 8002900:	4313      	orrs	r3, r2
 8002902:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	69da      	ldr	r2, [r3, #28]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	431a      	orrs	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	430a      	orrs	r2, r1
 800291e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800292a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	6911      	ldr	r1, [r2, #16]
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	68d2      	ldr	r2, [r2, #12]
 8002936:	4311      	orrs	r1, r2
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	6812      	ldr	r2, [r2, #0]
 800293c:	430b      	orrs	r3, r1
 800293e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	695a      	ldr	r2, [r3, #20]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	431a      	orrs	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	430a      	orrs	r2, r1
 800295a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f042 0201 	orr.w	r2, r2, #1
 800296a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2220      	movs	r2, #32
 8002976:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2200      	movs	r2, #0
 800297e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3710      	adds	r7, #16
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	000186a0 	.word	0x000186a0
 8002998:	001e847f 	.word	0x001e847f
 800299c:	003d08ff 	.word	0x003d08ff
 80029a0:	431bde83 	.word	0x431bde83
 80029a4:	10624dd3 	.word	0x10624dd3

080029a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b088      	sub	sp, #32
 80029ac:	af02      	add	r7, sp, #8
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	607a      	str	r2, [r7, #4]
 80029b2:	461a      	mov	r2, r3
 80029b4:	460b      	mov	r3, r1
 80029b6:	817b      	strh	r3, [r7, #10]
 80029b8:	4613      	mov	r3, r2
 80029ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029bc:	f7fe feda 	bl	8001774 <HAL_GetTick>
 80029c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b20      	cmp	r3, #32
 80029cc:	f040 80e0 	bne.w	8002b90 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	2319      	movs	r3, #25
 80029d6:	2201      	movs	r2, #1
 80029d8:	4970      	ldr	r1, [pc, #448]	@ (8002b9c <HAL_I2C_Master_Transmit+0x1f4>)
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f000 fc92 	bl	8003304 <I2C_WaitOnFlagUntilTimeout>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80029e6:	2302      	movs	r3, #2
 80029e8:	e0d3      	b.n	8002b92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d101      	bne.n	80029f8 <HAL_I2C_Master_Transmit+0x50>
 80029f4:	2302      	movs	r3, #2
 80029f6:	e0cc      	b.n	8002b92 <HAL_I2C_Master_Transmit+0x1ea>
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d007      	beq.n	8002a1e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f042 0201 	orr.w	r2, r2, #1
 8002a1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a2c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2221      	movs	r2, #33	@ 0x21
 8002a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2210      	movs	r2, #16
 8002a3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	893a      	ldrh	r2, [r7, #8]
 8002a4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	4a50      	ldr	r2, [pc, #320]	@ (8002ba0 <HAL_I2C_Master_Transmit+0x1f8>)
 8002a5e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a60:	8979      	ldrh	r1, [r7, #10]
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	6a3a      	ldr	r2, [r7, #32]
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f000 fafc 	bl	8003064 <I2C_MasterRequestWrite>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e08d      	b.n	8002b92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a76:	2300      	movs	r3, #0
 8002a78:	613b      	str	r3, [r7, #16]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	695b      	ldr	r3, [r3, #20]
 8002a80:	613b      	str	r3, [r7, #16]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	613b      	str	r3, [r7, #16]
 8002a8a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002a8c:	e066      	b.n	8002b5c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	6a39      	ldr	r1, [r7, #32]
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 fd0c 	bl	80034b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00d      	beq.n	8002aba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d107      	bne.n	8002ab6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ab4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e06b      	b.n	8002b92 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abe:	781a      	ldrb	r2, [r3, #0]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aca:	1c5a      	adds	r2, r3, #1
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	f003 0304 	and.w	r3, r3, #4
 8002af4:	2b04      	cmp	r3, #4
 8002af6:	d11b      	bne.n	8002b30 <HAL_I2C_Master_Transmit+0x188>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d017      	beq.n	8002b30 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b04:	781a      	ldrb	r2, [r3, #0]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b10:	1c5a      	adds	r2, r3, #1
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b30:	697a      	ldr	r2, [r7, #20]
 8002b32:	6a39      	ldr	r1, [r7, #32]
 8002b34:	68f8      	ldr	r0, [r7, #12]
 8002b36:	f000 fcfc 	bl	8003532 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00d      	beq.n	8002b5c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d107      	bne.n	8002b58 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b56:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e01a      	b.n	8002b92 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d194      	bne.n	8002a8e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2220      	movs	r2, #32
 8002b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	e000      	b.n	8002b92 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002b90:	2302      	movs	r3, #2
  }
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3718      	adds	r7, #24
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	00100002 	.word	0x00100002
 8002ba0:	ffff0000 	.word	0xffff0000

08002ba4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b08c      	sub	sp, #48	@ 0x30
 8002ba8:	af02      	add	r7, sp, #8
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	607a      	str	r2, [r7, #4]
 8002bae:	461a      	mov	r2, r3
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	817b      	strh	r3, [r7, #10]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002bbc:	f7fe fdda 	bl	8001774 <HAL_GetTick>
 8002bc0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b20      	cmp	r3, #32
 8002bcc:	f040 823f 	bne.w	800304e <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	2319      	movs	r3, #25
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	497f      	ldr	r1, [pc, #508]	@ (8002dd8 <HAL_I2C_Master_Receive+0x234>)
 8002bda:	68f8      	ldr	r0, [r7, #12]
 8002bdc:	f000 fb92 	bl	8003304 <I2C_WaitOnFlagUntilTimeout>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002be6:	2302      	movs	r3, #2
 8002be8:	e232      	b.n	8003050 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <HAL_I2C_Master_Receive+0x54>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e22b      	b.n	8003050 <HAL_I2C_Master_Receive+0x4ac>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d007      	beq.n	8002c1e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f042 0201 	orr.w	r2, r2, #1
 8002c1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c2c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2222      	movs	r2, #34	@ 0x22
 8002c32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2210      	movs	r2, #16
 8002c3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	893a      	ldrh	r2, [r7, #8]
 8002c4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	4a5f      	ldr	r2, [pc, #380]	@ (8002ddc <HAL_I2C_Master_Receive+0x238>)
 8002c5e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c60:	8979      	ldrh	r1, [r7, #10]
 8002c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f000 fa7e 	bl	8003168 <I2C_MasterRequestRead>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e1ec      	b.n	8003050 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d113      	bne.n	8002ca6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61fb      	str	r3, [r7, #28]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	61fb      	str	r3, [r7, #28]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	699b      	ldr	r3, [r3, #24]
 8002c90:	61fb      	str	r3, [r7, #28]
 8002c92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	e1c0      	b.n	8003028 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d11e      	bne.n	8002cec <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cbc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002cbe:	b672      	cpsid	i
}
 8002cc0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	61bb      	str	r3, [r7, #24]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	61bb      	str	r3, [r7, #24]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	61bb      	str	r3, [r7, #24]
 8002cd6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ce6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ce8:	b662      	cpsie	i
}
 8002cea:	e035      	b.n	8002d58 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d11e      	bne.n	8002d32 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d02:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d04:	b672      	cpsid	i
}
 8002d06:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d08:	2300      	movs	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	617b      	str	r3, [r7, #20]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	617b      	str	r3, [r7, #20]
 8002d1c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d2c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d2e:	b662      	cpsie	i
}
 8002d30:	e012      	b.n	8002d58 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002d40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d42:	2300      	movs	r3, #0
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	695b      	ldr	r3, [r3, #20]
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002d58:	e166      	b.n	8003028 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d5e:	2b03      	cmp	r3, #3
 8002d60:	f200 811f 	bhi.w	8002fa2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d123      	bne.n	8002db4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d6e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 fc1f 	bl	80035b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e167      	b.n	8003050 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	691a      	ldr	r2, [r3, #16]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8a:	b2d2      	uxtb	r2, r2
 8002d8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d92:	1c5a      	adds	r2, r3, #1
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	3b01      	subs	r3, #1
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002db2:	e139      	b.n	8003028 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d152      	bne.n	8002e62 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	4906      	ldr	r1, [pc, #24]	@ (8002de0 <HAL_I2C_Master_Receive+0x23c>)
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f000 fa9c 	bl	8003304 <I2C_WaitOnFlagUntilTimeout>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d008      	beq.n	8002de4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e13c      	b.n	8003050 <HAL_I2C_Master_Receive+0x4ac>
 8002dd6:	bf00      	nop
 8002dd8:	00100002 	.word	0x00100002
 8002ddc:	ffff0000 	.word	0xffff0000
 8002de0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002de4:	b672      	cpsid	i
}
 8002de6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002df6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	691a      	ldr	r2, [r3, #16]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e02:	b2d2      	uxtb	r2, r2
 8002e04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0a:	1c5a      	adds	r2, r3, #1
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e14:	3b01      	subs	r3, #1
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	3b01      	subs	r3, #1
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002e2a:	b662      	cpsie	i
}
 8002e2c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	691a      	ldr	r2, [r3, #16]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e38:	b2d2      	uxtb	r2, r2
 8002e3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e40:	1c5a      	adds	r2, r3, #1
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002e60:	e0e2      	b.n	8003028 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e64:	9300      	str	r3, [sp, #0]
 8002e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e68:	2200      	movs	r2, #0
 8002e6a:	497b      	ldr	r1, [pc, #492]	@ (8003058 <HAL_I2C_Master_Receive+0x4b4>)
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f000 fa49 	bl	8003304 <I2C_WaitOnFlagUntilTimeout>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d001      	beq.n	8002e7c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e0e9      	b.n	8003050 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e8a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e8c:	b672      	cpsid	i
}
 8002e8e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	691a      	ldr	r2, [r3, #16]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9a:	b2d2      	uxtb	r2, r2
 8002e9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea2:	1c5a      	adds	r2, r3, #1
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eac:	3b01      	subs	r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002ec2:	4b66      	ldr	r3, [pc, #408]	@ (800305c <HAL_I2C_Master_Receive+0x4b8>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	08db      	lsrs	r3, r3, #3
 8002ec8:	4a65      	ldr	r2, [pc, #404]	@ (8003060 <HAL_I2C_Master_Receive+0x4bc>)
 8002eca:	fba2 2303 	umull	r2, r3, r2, r3
 8002ece:	0a1a      	lsrs	r2, r3, #8
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	00da      	lsls	r2, r3, #3
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002ee2:	6a3b      	ldr	r3, [r7, #32]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d118      	bne.n	8002f1a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2200      	movs	r2, #0
 8002eec:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2220      	movs	r2, #32
 8002ef2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f02:	f043 0220 	orr.w	r2, r3, #32
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002f0a:	b662      	cpsie	i
}
 8002f0c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e09a      	b.n	8003050 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b04      	cmp	r3, #4
 8002f26:	d1d9      	bne.n	8002edc <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	691a      	ldr	r2, [r3, #16]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f42:	b2d2      	uxtb	r2, r2
 8002f44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4a:	1c5a      	adds	r2, r3, #1
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	3b01      	subs	r3, #1
 8002f64:	b29a      	uxth	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f6a:	b662      	cpsie	i
}
 8002f6c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	691a      	ldr	r2, [r3, #16]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f78:	b2d2      	uxtb	r2, r2
 8002f7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f80:	1c5a      	adds	r2, r3, #1
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002fa0:	e042      	b.n	8003028 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fa4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f000 fb04 	bl	80035b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e04c      	b.n	8003050 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	691a      	ldr	r2, [r3, #16]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc0:	b2d2      	uxtb	r2, r2
 8002fc2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc8:	1c5a      	adds	r2, r3, #1
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	b29a      	uxth	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	f003 0304 	and.w	r3, r3, #4
 8002ff2:	2b04      	cmp	r3, #4
 8002ff4:	d118      	bne.n	8003028 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	691a      	ldr	r2, [r3, #16]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003000:	b2d2      	uxtb	r2, r2
 8003002:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003008:	1c5a      	adds	r2, r3, #1
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003012:	3b01      	subs	r3, #1
 8003014:	b29a      	uxth	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800301e:	b29b      	uxth	r3, r3
 8003020:	3b01      	subs	r3, #1
 8003022:	b29a      	uxth	r2, r3
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800302c:	2b00      	cmp	r3, #0
 800302e:	f47f ae94 	bne.w	8002d5a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2220      	movs	r2, #32
 8003036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800304a:	2300      	movs	r3, #0
 800304c:	e000      	b.n	8003050 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 800304e:	2302      	movs	r3, #2
  }
}
 8003050:	4618      	mov	r0, r3
 8003052:	3728      	adds	r7, #40	@ 0x28
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	00010004 	.word	0x00010004
 800305c:	20000008 	.word	0x20000008
 8003060:	14f8b589 	.word	0x14f8b589

08003064 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b088      	sub	sp, #32
 8003068:	af02      	add	r7, sp, #8
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	607a      	str	r2, [r7, #4]
 800306e:	603b      	str	r3, [r7, #0]
 8003070:	460b      	mov	r3, r1
 8003072:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003078:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	2b08      	cmp	r3, #8
 800307e:	d006      	beq.n	800308e <I2C_MasterRequestWrite+0x2a>
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d003      	beq.n	800308e <I2C_MasterRequestWrite+0x2a>
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800308c:	d108      	bne.n	80030a0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	e00b      	b.n	80030b8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a4:	2b12      	cmp	r3, #18
 80030a6:	d107      	bne.n	80030b8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030b6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	f000 f91d 	bl	8003304 <I2C_WaitOnFlagUntilTimeout>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00d      	beq.n	80030ec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030de:	d103      	bne.n	80030e8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e035      	b.n	8003158 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030f4:	d108      	bne.n	8003108 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030f6:	897b      	ldrh	r3, [r7, #10]
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	461a      	mov	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003104:	611a      	str	r2, [r3, #16]
 8003106:	e01b      	b.n	8003140 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003108:	897b      	ldrh	r3, [r7, #10]
 800310a:	11db      	asrs	r3, r3, #7
 800310c:	b2db      	uxtb	r3, r3
 800310e:	f003 0306 	and.w	r3, r3, #6
 8003112:	b2db      	uxtb	r3, r3
 8003114:	f063 030f 	orn	r3, r3, #15
 8003118:	b2da      	uxtb	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	490e      	ldr	r1, [pc, #56]	@ (8003160 <I2C_MasterRequestWrite+0xfc>)
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 f943 	bl	80033b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e010      	b.n	8003158 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003136:	897b      	ldrh	r3, [r7, #10]
 8003138:	b2da      	uxtb	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	4907      	ldr	r1, [pc, #28]	@ (8003164 <I2C_MasterRequestWrite+0x100>)
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 f933 	bl	80033b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e000      	b.n	8003158 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3718      	adds	r7, #24
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	00010008 	.word	0x00010008
 8003164:	00010002 	.word	0x00010002

08003168 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b088      	sub	sp, #32
 800316c:	af02      	add	r7, sp, #8
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	607a      	str	r2, [r7, #4]
 8003172:	603b      	str	r3, [r7, #0]
 8003174:	460b      	mov	r3, r1
 8003176:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800317c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800318c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	2b08      	cmp	r3, #8
 8003192:	d006      	beq.n	80031a2 <I2C_MasterRequestRead+0x3a>
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d003      	beq.n	80031a2 <I2C_MasterRequestRead+0x3a>
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80031a0:	d108      	bne.n	80031b4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031b0:	601a      	str	r2, [r3, #0]
 80031b2:	e00b      	b.n	80031cc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b8:	2b11      	cmp	r3, #17
 80031ba:	d107      	bne.n	80031cc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f000 f893 	bl	8003304 <I2C_WaitOnFlagUntilTimeout>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00d      	beq.n	8003200 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031f2:	d103      	bne.n	80031fc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e079      	b.n	80032f4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003208:	d108      	bne.n	800321c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800320a:	897b      	ldrh	r3, [r7, #10]
 800320c:	b2db      	uxtb	r3, r3
 800320e:	f043 0301 	orr.w	r3, r3, #1
 8003212:	b2da      	uxtb	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	611a      	str	r2, [r3, #16]
 800321a:	e05f      	b.n	80032dc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800321c:	897b      	ldrh	r3, [r7, #10]
 800321e:	11db      	asrs	r3, r3, #7
 8003220:	b2db      	uxtb	r3, r3
 8003222:	f003 0306 	and.w	r3, r3, #6
 8003226:	b2db      	uxtb	r3, r3
 8003228:	f063 030f 	orn	r3, r3, #15
 800322c:	b2da      	uxtb	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	4930      	ldr	r1, [pc, #192]	@ (80032fc <I2C_MasterRequestRead+0x194>)
 800323a:	68f8      	ldr	r0, [r7, #12]
 800323c:	f000 f8b9 	bl	80033b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e054      	b.n	80032f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800324a:	897b      	ldrh	r3, [r7, #10]
 800324c:	b2da      	uxtb	r2, r3
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	4929      	ldr	r1, [pc, #164]	@ (8003300 <I2C_MasterRequestRead+0x198>)
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f000 f8a9 	bl	80033b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e044      	b.n	80032f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800326a:	2300      	movs	r3, #0
 800326c:	613b      	str	r3, [r7, #16]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	695b      	ldr	r3, [r3, #20]
 8003274:	613b      	str	r3, [r7, #16]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	613b      	str	r3, [r7, #16]
 800327e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800328e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	9300      	str	r3, [sp, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 f831 	bl	8003304 <I2C_WaitOnFlagUntilTimeout>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00d      	beq.n	80032c4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b6:	d103      	bne.n	80032c0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032be:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e017      	b.n	80032f4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80032c4:	897b      	ldrh	r3, [r7, #10]
 80032c6:	11db      	asrs	r3, r3, #7
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	f003 0306 	and.w	r3, r3, #6
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	f063 030e 	orn	r3, r3, #14
 80032d4:	b2da      	uxtb	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	4907      	ldr	r1, [pc, #28]	@ (8003300 <I2C_MasterRequestRead+0x198>)
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f000 f865 	bl	80033b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	00010008 	.word	0x00010008
 8003300:	00010002 	.word	0x00010002

08003304 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	603b      	str	r3, [r7, #0]
 8003310:	4613      	mov	r3, r2
 8003312:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003314:	e025      	b.n	8003362 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800331c:	d021      	beq.n	8003362 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800331e:	f7fe fa29 	bl	8001774 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	429a      	cmp	r2, r3
 800332c:	d302      	bcc.n	8003334 <I2C_WaitOnFlagUntilTimeout+0x30>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d116      	bne.n	8003362 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2220      	movs	r2, #32
 800333e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	f043 0220 	orr.w	r2, r3, #32
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e023      	b.n	80033aa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	0c1b      	lsrs	r3, r3, #16
 8003366:	b2db      	uxtb	r3, r3
 8003368:	2b01      	cmp	r3, #1
 800336a:	d10d      	bne.n	8003388 <I2C_WaitOnFlagUntilTimeout+0x84>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	43da      	mvns	r2, r3
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	4013      	ands	r3, r2
 8003378:	b29b      	uxth	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	bf0c      	ite	eq
 800337e:	2301      	moveq	r3, #1
 8003380:	2300      	movne	r3, #0
 8003382:	b2db      	uxtb	r3, r3
 8003384:	461a      	mov	r2, r3
 8003386:	e00c      	b.n	80033a2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	43da      	mvns	r2, r3
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	4013      	ands	r3, r2
 8003394:	b29b      	uxth	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	bf0c      	ite	eq
 800339a:	2301      	moveq	r3, #1
 800339c:	2300      	movne	r3, #0
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	461a      	mov	r2, r3
 80033a2:	79fb      	ldrb	r3, [r7, #7]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d0b6      	beq.n	8003316 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b084      	sub	sp, #16
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	60f8      	str	r0, [r7, #12]
 80033ba:	60b9      	str	r1, [r7, #8]
 80033bc:	607a      	str	r2, [r7, #4]
 80033be:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033c0:	e051      	b.n	8003466 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	695b      	ldr	r3, [r3, #20]
 80033c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033d0:	d123      	bne.n	800341a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033e0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033ea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2220      	movs	r2, #32
 80033f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003406:	f043 0204 	orr.w	r2, r3, #4
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e046      	b.n	80034a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003420:	d021      	beq.n	8003466 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003422:	f7fe f9a7 	bl	8001774 <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	429a      	cmp	r2, r3
 8003430:	d302      	bcc.n	8003438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d116      	bne.n	8003466 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2220      	movs	r2, #32
 8003442:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003452:	f043 0220 	orr.w	r2, r3, #32
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e020      	b.n	80034a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	0c1b      	lsrs	r3, r3, #16
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b01      	cmp	r3, #1
 800346e:	d10c      	bne.n	800348a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	43da      	mvns	r2, r3
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	4013      	ands	r3, r2
 800347c:	b29b      	uxth	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	bf14      	ite	ne
 8003482:	2301      	movne	r3, #1
 8003484:	2300      	moveq	r3, #0
 8003486:	b2db      	uxtb	r3, r3
 8003488:	e00b      	b.n	80034a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	43da      	mvns	r2, r3
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	4013      	ands	r3, r2
 8003496:	b29b      	uxth	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	bf14      	ite	ne
 800349c:	2301      	movne	r3, #1
 800349e:	2300      	moveq	r3, #0
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d18d      	bne.n	80033c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034bc:	e02d      	b.n	800351a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 f8ce 	bl	8003660 <I2C_IsAcknowledgeFailed>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e02d      	b.n	800352a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d4:	d021      	beq.n	800351a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034d6:	f7fe f94d 	bl	8001774 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d302      	bcc.n	80034ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d116      	bne.n	800351a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2220      	movs	r2, #32
 80034f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	f043 0220 	orr.w	r2, r3, #32
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e007      	b.n	800352a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003524:	2b80      	cmp	r3, #128	@ 0x80
 8003526:	d1ca      	bne.n	80034be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b084      	sub	sp, #16
 8003536:	af00      	add	r7, sp, #0
 8003538:	60f8      	str	r0, [r7, #12]
 800353a:	60b9      	str	r1, [r7, #8]
 800353c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800353e:	e02d      	b.n	800359c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 f88d 	bl	8003660 <I2C_IsAcknowledgeFailed>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e02d      	b.n	80035ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003556:	d021      	beq.n	800359c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003558:	f7fe f90c 	bl	8001774 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	68ba      	ldr	r2, [r7, #8]
 8003564:	429a      	cmp	r2, r3
 8003566:	d302      	bcc.n	800356e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d116      	bne.n	800359c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2220      	movs	r2, #32
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003588:	f043 0220 	orr.w	r2, r3, #32
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e007      	b.n	80035ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b04      	cmp	r3, #4
 80035a8:	d1ca      	bne.n	8003540 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035c0:	e042      	b.n	8003648 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	f003 0310 	and.w	r3, r3, #16
 80035cc:	2b10      	cmp	r3, #16
 80035ce:	d119      	bne.n	8003604 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f06f 0210 	mvn.w	r2, #16
 80035d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2220      	movs	r2, #32
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e029      	b.n	8003658 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003604:	f7fe f8b6 	bl	8001774 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	429a      	cmp	r2, r3
 8003612:	d302      	bcc.n	800361a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d116      	bne.n	8003648 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	f043 0220 	orr.w	r2, r3, #32
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e007      	b.n	8003658 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003652:	2b40      	cmp	r3, #64	@ 0x40
 8003654:	d1b5      	bne.n	80035c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3710      	adds	r7, #16
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003676:	d11b      	bne.n	80036b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003680:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2220      	movs	r2, #32
 800368c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369c:	f043 0204 	orr.w	r2, r3, #4
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e000      	b.n	80036b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr

080036bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b086      	sub	sp, #24
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e272      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f000 8087 	beq.w	80037ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036dc:	4b92      	ldr	r3, [pc, #584]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 030c 	and.w	r3, r3, #12
 80036e4:	2b04      	cmp	r3, #4
 80036e6:	d00c      	beq.n	8003702 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036e8:	4b8f      	ldr	r3, [pc, #572]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f003 030c 	and.w	r3, r3, #12
 80036f0:	2b08      	cmp	r3, #8
 80036f2:	d112      	bne.n	800371a <HAL_RCC_OscConfig+0x5e>
 80036f4:	4b8c      	ldr	r3, [pc, #560]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003700:	d10b      	bne.n	800371a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003702:	4b89      	ldr	r3, [pc, #548]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d06c      	beq.n	80037e8 <HAL_RCC_OscConfig+0x12c>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d168      	bne.n	80037e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e24c      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003722:	d106      	bne.n	8003732 <HAL_RCC_OscConfig+0x76>
 8003724:	4b80      	ldr	r3, [pc, #512]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a7f      	ldr	r2, [pc, #508]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 800372a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800372e:	6013      	str	r3, [r2, #0]
 8003730:	e02e      	b.n	8003790 <HAL_RCC_OscConfig+0xd4>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10c      	bne.n	8003754 <HAL_RCC_OscConfig+0x98>
 800373a:	4b7b      	ldr	r3, [pc, #492]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a7a      	ldr	r2, [pc, #488]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003740:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003744:	6013      	str	r3, [r2, #0]
 8003746:	4b78      	ldr	r3, [pc, #480]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a77      	ldr	r2, [pc, #476]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 800374c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003750:	6013      	str	r3, [r2, #0]
 8003752:	e01d      	b.n	8003790 <HAL_RCC_OscConfig+0xd4>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800375c:	d10c      	bne.n	8003778 <HAL_RCC_OscConfig+0xbc>
 800375e:	4b72      	ldr	r3, [pc, #456]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a71      	ldr	r2, [pc, #452]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003764:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003768:	6013      	str	r3, [r2, #0]
 800376a:	4b6f      	ldr	r3, [pc, #444]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a6e      	ldr	r2, [pc, #440]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003770:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003774:	6013      	str	r3, [r2, #0]
 8003776:	e00b      	b.n	8003790 <HAL_RCC_OscConfig+0xd4>
 8003778:	4b6b      	ldr	r3, [pc, #428]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a6a      	ldr	r2, [pc, #424]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 800377e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003782:	6013      	str	r3, [r2, #0]
 8003784:	4b68      	ldr	r3, [pc, #416]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a67      	ldr	r2, [pc, #412]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 800378a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800378e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d013      	beq.n	80037c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003798:	f7fd ffec 	bl	8001774 <HAL_GetTick>
 800379c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379e:	e008      	b.n	80037b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037a0:	f7fd ffe8 	bl	8001774 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	2b64      	cmp	r3, #100	@ 0x64
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e200      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d0f0      	beq.n	80037a0 <HAL_RCC_OscConfig+0xe4>
 80037be:	e014      	b.n	80037ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c0:	f7fd ffd8 	bl	8001774 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037c8:	f7fd ffd4 	bl	8001774 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b64      	cmp	r3, #100	@ 0x64
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e1ec      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037da:	4b53      	ldr	r3, [pc, #332]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCC_OscConfig+0x10c>
 80037e6:	e000      	b.n	80037ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d063      	beq.n	80038be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f003 030c 	and.w	r3, r3, #12
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00b      	beq.n	800381a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003802:	4b49      	ldr	r3, [pc, #292]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f003 030c 	and.w	r3, r3, #12
 800380a:	2b08      	cmp	r3, #8
 800380c:	d11c      	bne.n	8003848 <HAL_RCC_OscConfig+0x18c>
 800380e:	4b46      	ldr	r3, [pc, #280]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d116      	bne.n	8003848 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800381a:	4b43      	ldr	r3, [pc, #268]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d005      	beq.n	8003832 <HAL_RCC_OscConfig+0x176>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	2b01      	cmp	r3, #1
 800382c:	d001      	beq.n	8003832 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e1c0      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003832:	4b3d      	ldr	r3, [pc, #244]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	4939      	ldr	r1, [pc, #228]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003842:	4313      	orrs	r3, r2
 8003844:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003846:	e03a      	b.n	80038be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	691b      	ldr	r3, [r3, #16]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d020      	beq.n	8003892 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003850:	4b36      	ldr	r3, [pc, #216]	@ (800392c <HAL_RCC_OscConfig+0x270>)
 8003852:	2201      	movs	r2, #1
 8003854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003856:	f7fd ff8d 	bl	8001774 <HAL_GetTick>
 800385a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800385c:	e008      	b.n	8003870 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800385e:	f7fd ff89 	bl	8001774 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	2b02      	cmp	r3, #2
 800386a:	d901      	bls.n	8003870 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e1a1      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003870:	4b2d      	ldr	r3, [pc, #180]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0f0      	beq.n	800385e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800387c:	4b2a      	ldr	r3, [pc, #168]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	695b      	ldr	r3, [r3, #20]
 8003888:	00db      	lsls	r3, r3, #3
 800388a:	4927      	ldr	r1, [pc, #156]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 800388c:	4313      	orrs	r3, r2
 800388e:	600b      	str	r3, [r1, #0]
 8003890:	e015      	b.n	80038be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003892:	4b26      	ldr	r3, [pc, #152]	@ (800392c <HAL_RCC_OscConfig+0x270>)
 8003894:	2200      	movs	r2, #0
 8003896:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003898:	f7fd ff6c 	bl	8001774 <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800389e:	e008      	b.n	80038b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038a0:	f7fd ff68 	bl	8001774 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e180      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1f0      	bne.n	80038a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0308 	and.w	r3, r3, #8
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d03a      	beq.n	8003940 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d019      	beq.n	8003906 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038d2:	4b17      	ldr	r3, [pc, #92]	@ (8003930 <HAL_RCC_OscConfig+0x274>)
 80038d4:	2201      	movs	r2, #1
 80038d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038d8:	f7fd ff4c 	bl	8001774 <HAL_GetTick>
 80038dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038de:	e008      	b.n	80038f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038e0:	f7fd ff48 	bl	8001774 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d901      	bls.n	80038f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e160      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003928 <HAL_RCC_OscConfig+0x26c>)
 80038f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d0f0      	beq.n	80038e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80038fe:	2001      	movs	r0, #1
 8003900:	f000 faaa 	bl	8003e58 <RCC_Delay>
 8003904:	e01c      	b.n	8003940 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003906:	4b0a      	ldr	r3, [pc, #40]	@ (8003930 <HAL_RCC_OscConfig+0x274>)
 8003908:	2200      	movs	r2, #0
 800390a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800390c:	f7fd ff32 	bl	8001774 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003912:	e00f      	b.n	8003934 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003914:	f7fd ff2e 	bl	8001774 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d908      	bls.n	8003934 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e146      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
 8003926:	bf00      	nop
 8003928:	40021000 	.word	0x40021000
 800392c:	42420000 	.word	0x42420000
 8003930:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003934:	4b92      	ldr	r3, [pc, #584]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003938:	f003 0302 	and.w	r3, r3, #2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1e9      	bne.n	8003914 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b00      	cmp	r3, #0
 800394a:	f000 80a6 	beq.w	8003a9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800394e:	2300      	movs	r3, #0
 8003950:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003952:	4b8b      	ldr	r3, [pc, #556]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003954:	69db      	ldr	r3, [r3, #28]
 8003956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10d      	bne.n	800397a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800395e:	4b88      	ldr	r3, [pc, #544]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	4a87      	ldr	r2, [pc, #540]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003964:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003968:	61d3      	str	r3, [r2, #28]
 800396a:	4b85      	ldr	r3, [pc, #532]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003972:	60bb      	str	r3, [r7, #8]
 8003974:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003976:	2301      	movs	r3, #1
 8003978:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397a:	4b82      	ldr	r3, [pc, #520]	@ (8003b84 <HAL_RCC_OscConfig+0x4c8>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003982:	2b00      	cmp	r3, #0
 8003984:	d118      	bne.n	80039b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003986:	4b7f      	ldr	r3, [pc, #508]	@ (8003b84 <HAL_RCC_OscConfig+0x4c8>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a7e      	ldr	r2, [pc, #504]	@ (8003b84 <HAL_RCC_OscConfig+0x4c8>)
 800398c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003990:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003992:	f7fd feef 	bl	8001774 <HAL_GetTick>
 8003996:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003998:	e008      	b.n	80039ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800399a:	f7fd feeb 	bl	8001774 <HAL_GetTick>
 800399e:	4602      	mov	r2, r0
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	2b64      	cmp	r3, #100	@ 0x64
 80039a6:	d901      	bls.n	80039ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e103      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ac:	4b75      	ldr	r3, [pc, #468]	@ (8003b84 <HAL_RCC_OscConfig+0x4c8>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d0f0      	beq.n	800399a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d106      	bne.n	80039ce <HAL_RCC_OscConfig+0x312>
 80039c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	4a6e      	ldr	r2, [pc, #440]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 80039c6:	f043 0301 	orr.w	r3, r3, #1
 80039ca:	6213      	str	r3, [r2, #32]
 80039cc:	e02d      	b.n	8003a2a <HAL_RCC_OscConfig+0x36e>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d10c      	bne.n	80039f0 <HAL_RCC_OscConfig+0x334>
 80039d6:	4b6a      	ldr	r3, [pc, #424]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 80039d8:	6a1b      	ldr	r3, [r3, #32]
 80039da:	4a69      	ldr	r2, [pc, #420]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 80039dc:	f023 0301 	bic.w	r3, r3, #1
 80039e0:	6213      	str	r3, [r2, #32]
 80039e2:	4b67      	ldr	r3, [pc, #412]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 80039e4:	6a1b      	ldr	r3, [r3, #32]
 80039e6:	4a66      	ldr	r2, [pc, #408]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 80039e8:	f023 0304 	bic.w	r3, r3, #4
 80039ec:	6213      	str	r3, [r2, #32]
 80039ee:	e01c      	b.n	8003a2a <HAL_RCC_OscConfig+0x36e>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	2b05      	cmp	r3, #5
 80039f6:	d10c      	bne.n	8003a12 <HAL_RCC_OscConfig+0x356>
 80039f8:	4b61      	ldr	r3, [pc, #388]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	4a60      	ldr	r2, [pc, #384]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 80039fe:	f043 0304 	orr.w	r3, r3, #4
 8003a02:	6213      	str	r3, [r2, #32]
 8003a04:	4b5e      	ldr	r3, [pc, #376]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	4a5d      	ldr	r2, [pc, #372]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003a0a:	f043 0301 	orr.w	r3, r3, #1
 8003a0e:	6213      	str	r3, [r2, #32]
 8003a10:	e00b      	b.n	8003a2a <HAL_RCC_OscConfig+0x36e>
 8003a12:	4b5b      	ldr	r3, [pc, #364]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	4a5a      	ldr	r2, [pc, #360]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003a18:	f023 0301 	bic.w	r3, r3, #1
 8003a1c:	6213      	str	r3, [r2, #32]
 8003a1e:	4b58      	ldr	r3, [pc, #352]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	4a57      	ldr	r2, [pc, #348]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003a24:	f023 0304 	bic.w	r3, r3, #4
 8003a28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d015      	beq.n	8003a5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a32:	f7fd fe9f 	bl	8001774 <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a38:	e00a      	b.n	8003a50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a3a:	f7fd fe9b 	bl	8001774 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e0b1      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a50:	4b4b      	ldr	r3, [pc, #300]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d0ee      	beq.n	8003a3a <HAL_RCC_OscConfig+0x37e>
 8003a5c:	e014      	b.n	8003a88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a5e:	f7fd fe89 	bl	8001774 <HAL_GetTick>
 8003a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a64:	e00a      	b.n	8003a7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a66:	f7fd fe85 	bl	8001774 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d901      	bls.n	8003a7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e09b      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a7c:	4b40      	ldr	r3, [pc, #256]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003a7e:	6a1b      	ldr	r3, [r3, #32]
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1ee      	bne.n	8003a66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a88:	7dfb      	ldrb	r3, [r7, #23]
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d105      	bne.n	8003a9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a8e:	4b3c      	ldr	r3, [pc, #240]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003a90:	69db      	ldr	r3, [r3, #28]
 8003a92:	4a3b      	ldr	r2, [pc, #236]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003a94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	69db      	ldr	r3, [r3, #28]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 8087 	beq.w	8003bb2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aa4:	4b36      	ldr	r3, [pc, #216]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f003 030c 	and.w	r3, r3, #12
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	d061      	beq.n	8003b74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	69db      	ldr	r3, [r3, #28]
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d146      	bne.n	8003b46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab8:	4b33      	ldr	r3, [pc, #204]	@ (8003b88 <HAL_RCC_OscConfig+0x4cc>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003abe:	f7fd fe59 	bl	8001774 <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ac6:	f7fd fe55 	bl	8001774 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e06d      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad8:	4b29      	ldr	r3, [pc, #164]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1f0      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aec:	d108      	bne.n	8003b00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003aee:	4b24      	ldr	r3, [pc, #144]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af2:	f023 020f 	bic.w	r2, r3, #15
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	4921      	ldr	r1, [pc, #132]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b00:	4b1f      	ldr	r3, [pc, #124]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a19      	ldr	r1, [r3, #32]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b10:	430b      	orrs	r3, r1
 8003b12:	491b      	ldr	r1, [pc, #108]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b18:	4b1b      	ldr	r3, [pc, #108]	@ (8003b88 <HAL_RCC_OscConfig+0x4cc>)
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b1e:	f7fd fe29 	bl	8001774 <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b24:	e008      	b.n	8003b38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b26:	f7fd fe25 	bl	8001774 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d901      	bls.n	8003b38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e03d      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b38:	4b11      	ldr	r3, [pc, #68]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0f0      	beq.n	8003b26 <HAL_RCC_OscConfig+0x46a>
 8003b44:	e035      	b.n	8003bb2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b46:	4b10      	ldr	r3, [pc, #64]	@ (8003b88 <HAL_RCC_OscConfig+0x4cc>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b4c:	f7fd fe12 	bl	8001774 <HAL_GetTick>
 8003b50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b52:	e008      	b.n	8003b66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b54:	f7fd fe0e 	bl	8001774 <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e026      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b66:	4b06      	ldr	r3, [pc, #24]	@ (8003b80 <HAL_RCC_OscConfig+0x4c4>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d1f0      	bne.n	8003b54 <HAL_RCC_OscConfig+0x498>
 8003b72:	e01e      	b.n	8003bb2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	69db      	ldr	r3, [r3, #28]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d107      	bne.n	8003b8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e019      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
 8003b80:	40021000 	.word	0x40021000
 8003b84:	40007000 	.word	0x40007000
 8003b88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003bbc <HAL_RCC_OscConfig+0x500>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d106      	bne.n	8003bae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d001      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e000      	b.n	8003bb4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3718      	adds	r7, #24
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	40021000 	.word	0x40021000

08003bc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d101      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e0a0      	b.n	8003d16 <HAL_RCC_ClockConfig+0x156>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0302 	and.w	r3, r3, #2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d020      	beq.n	8003c22 <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0304 	and.w	r3, r3, #4
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d005      	beq.n	8003bf8 <HAL_RCC_ClockConfig+0x38>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bec:	4b4c      	ldr	r3, [pc, #304]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	4a4b      	ldr	r2, [pc, #300]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003bf2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003bf6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0308 	and.w	r3, r3, #8
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d005      	beq.n	8003c10 <HAL_RCC_ClockConfig+0x50>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c04:	4b46      	ldr	r3, [pc, #280]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	4a45      	ldr	r2, [pc, #276]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003c0a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003c0e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c10:	4b43      	ldr	r3, [pc, #268]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	4940      	ldr	r1, [pc, #256]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d040      	beq.n	8003cb0 <HAL_RCC_ClockConfig+0xf0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d107      	bne.n	8003c46 <HAL_RCC_ClockConfig+0x86>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c36:	4b3a      	ldr	r3, [pc, #232]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d115      	bne.n	8003c6e <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e067      	b.n	8003d16 <HAL_RCC_ClockConfig+0x156>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d107      	bne.n	8003c5e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c4e:	4b34      	ldr	r3, [pc, #208]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d109      	bne.n	8003c6e <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e05b      	b.n	8003d16 <HAL_RCC_ClockConfig+0x156>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c5e:	4b30      	ldr	r3, [pc, #192]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e053      	b.n	8003d16 <HAL_RCC_ClockConfig+0x156>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c6e:	4b2c      	ldr	r3, [pc, #176]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f023 0203 	bic.w	r2, r3, #3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	4929      	ldr	r1, [pc, #164]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c80:	f7fd fd78 	bl	8001774 <HAL_GetTick>
 8003c84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c86:	e00a      	b.n	8003c9e <HAL_RCC_ClockConfig+0xde>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c88:	f7fd fd74 	bl	8001774 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e03b      	b.n	8003d16 <HAL_RCC_ClockConfig+0x156>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c9e:	4b20      	ldr	r3, [pc, #128]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f003 020c 	and.w	r2, r3, #12
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d1eb      	bne.n	8003c88 <HAL_RCC_ClockConfig+0xc8>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0304 	and.w	r3, r3, #4
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d008      	beq.n	8003cce <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cbc:	4b18      	ldr	r3, [pc, #96]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	4915      	ldr	r1, [pc, #84]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0308 	and.w	r3, r3, #8
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d009      	beq.n	8003cee <HAL_RCC_ClockConfig+0x12e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cda:	4b11      	ldr	r3, [pc, #68]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	00db      	lsls	r3, r3, #3
 8003ce8:	490d      	ldr	r1, [pc, #52]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cee:	f000 f81f 	bl	8003d30 <HAL_RCC_GetSysClockFreq>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d20 <HAL_RCC_ClockConfig+0x160>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	091b      	lsrs	r3, r3, #4
 8003cfa:	f003 030f 	and.w	r3, r3, #15
 8003cfe:	4909      	ldr	r1, [pc, #36]	@ (8003d24 <HAL_RCC_ClockConfig+0x164>)
 8003d00:	5ccb      	ldrb	r3, [r1, r3]
 8003d02:	fa22 f303 	lsr.w	r3, r2, r3
 8003d06:	4a08      	ldr	r2, [pc, #32]	@ (8003d28 <HAL_RCC_ClockConfig+0x168>)
 8003d08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d0a:	4b08      	ldr	r3, [pc, #32]	@ (8003d2c <HAL_RCC_ClockConfig+0x16c>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fd fcee 	bl	80016f0 <HAL_InitTick>

  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	40021000 	.word	0x40021000
 8003d24:	08005570 	.word	0x08005570
 8003d28:	20000008 	.word	0x20000008
 8003d2c:	2000000c 	.word	0x2000000c

08003d30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d30:	b490      	push	{r4, r7}
 8003d32:	b08e      	sub	sp, #56	@ 0x38
 8003d34:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003d36:	4b2a      	ldr	r3, [pc, #168]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003d38:	f107 0414 	add.w	r4, r7, #20
 8003d3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8003d42:	4b28      	ldr	r3, [pc, #160]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003d44:	1d3c      	adds	r4, r7, #4
 8003d46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d50:	2300      	movs	r3, #0
 8003d52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d54:	2300      	movs	r3, #0
 8003d56:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d58:	2300      	movs	r3, #0
 8003d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	633b      	str	r3, [r7, #48]	@ 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d60:	4b21      	ldr	r3, [pc, #132]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d68:	f003 030c 	and.w	r3, r3, #12
 8003d6c:	2b04      	cmp	r3, #4
 8003d6e:	d002      	beq.n	8003d76 <HAL_RCC_GetSysClockFreq+0x46>
 8003d70:	2b08      	cmp	r3, #8
 8003d72:	d003      	beq.n	8003d7c <HAL_RCC_GetSysClockFreq+0x4c>
 8003d74:	e02a      	b.n	8003dcc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d76:	4b1d      	ldr	r3, [pc, #116]	@ (8003dec <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d78:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8003d7a:	e02a      	b.n	8003dd2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d7e:	0c9b      	lsrs	r3, r3, #18
 8003d80:	f003 030f 	and.w	r3, r3, #15
 8003d84:	3338      	adds	r3, #56	@ 0x38
 8003d86:	443b      	add	r3, r7
 8003d88:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003d8c:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d011      	beq.n	8003dbc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003d98:	4b13      	ldr	r3, [pc, #76]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9c:	f003 030f 	and.w	r3, r3, #15
 8003da0:	3338      	adds	r3, #56	@ 0x38
 8003da2:	443b      	add	r3, r7
 8003da4:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8003da8:	62bb      	str	r3, [r7, #40]	@ 0x28
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dac:	4a0f      	ldr	r2, [pc, #60]	@ (8003dec <HAL_RCC_GetSysClockFreq+0xbc>)
 8003dae:	fb03 f202 	mul.w	r2, r3, r2
 8003db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dba:	e004      	b.n	8003dc6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dbe:	4a0c      	ldr	r2, [pc, #48]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003dc0:	fb02 f303 	mul.w	r3, r2, r3
 8003dc4:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllclk;
 8003dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dc8:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8003dca:	e002      	b.n	8003dd2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003dcc:	4b07      	ldr	r3, [pc, #28]	@ (8003dec <HAL_RCC_GetSysClockFreq+0xbc>)
 8003dce:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8003dd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3738      	adds	r7, #56	@ 0x38
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bc90      	pop	{r4, r7}
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	08005550 	.word	0x08005550
 8003de4:	08005560 	.word	0x08005560
 8003de8:	40021000 	.word	0x40021000
 8003dec:	007a1200 	.word	0x007a1200
 8003df0:	003d0900 	.word	0x003d0900

08003df4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003df8:	4b02      	ldr	r3, [pc, #8]	@ (8003e04 <HAL_RCC_GetHCLKFreq+0x10>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bc80      	pop	{r7}
 8003e02:	4770      	bx	lr
 8003e04:	20000008 	.word	0x20000008

08003e08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e0c:	f7ff fff2 	bl	8003df4 <HAL_RCC_GetHCLKFreq>
 8003e10:	4602      	mov	r2, r0
 8003e12:	4b05      	ldr	r3, [pc, #20]	@ (8003e28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	0a1b      	lsrs	r3, r3, #8
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	4903      	ldr	r1, [pc, #12]	@ (8003e2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e1e:	5ccb      	ldrb	r3, [r1, r3]
 8003e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	08005580 	.word	0x08005580

08003e30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e34:	f7ff ffde 	bl	8003df4 <HAL_RCC_GetHCLKFreq>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	4b05      	ldr	r3, [pc, #20]	@ (8003e50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	0adb      	lsrs	r3, r3, #11
 8003e40:	f003 0307 	and.w	r3, r3, #7
 8003e44:	4903      	ldr	r1, [pc, #12]	@ (8003e54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e46:	5ccb      	ldrb	r3, [r1, r3]
 8003e48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	40021000 	.word	0x40021000
 8003e54:	08005580 	.word	0x08005580

08003e58 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e60:	4b0a      	ldr	r3, [pc, #40]	@ (8003e8c <RCC_Delay+0x34>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a0a      	ldr	r2, [pc, #40]	@ (8003e90 <RCC_Delay+0x38>)
 8003e66:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6a:	0a5b      	lsrs	r3, r3, #9
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	fb02 f303 	mul.w	r3, r2, r3
 8003e72:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e74:	bf00      	nop
  }
  while (Delay --);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	1e5a      	subs	r2, r3, #1
 8003e7a:	60fa      	str	r2, [r7, #12]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1f9      	bne.n	8003e74 <RCC_Delay+0x1c>
}
 8003e80:	bf00      	nop
 8003e82:	bf00      	nop
 8003e84:	3714      	adds	r7, #20
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bc80      	pop	{r7}
 8003e8a:	4770      	bx	lr
 8003e8c:	20000008 	.word	0x20000008
 8003e90:	10624dd3 	.word	0x10624dd3

08003e94 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b086      	sub	sp, #24
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	613b      	str	r3, [r7, #16]
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0301 	and.w	r3, r3, #1
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d07d      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eb4:	4b47      	ldr	r3, [pc, #284]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003eb6:	69db      	ldr	r3, [r3, #28]
 8003eb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d10d      	bne.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ec0:	4b44      	ldr	r3, [pc, #272]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003ec2:	69db      	ldr	r3, [r3, #28]
 8003ec4:	4a43      	ldr	r2, [pc, #268]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003ec6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003eca:	61d3      	str	r3, [r2, #28]
 8003ecc:	4b41      	ldr	r3, [pc, #260]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003ece:	69db      	ldr	r3, [r3, #28]
 8003ed0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ed4:	60bb      	str	r3, [r7, #8]
 8003ed6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003edc:	4b3e      	ldr	r3, [pc, #248]	@ (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d118      	bne.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ee8:	4b3b      	ldr	r3, [pc, #236]	@ (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a3a      	ldr	r2, [pc, #232]	@ (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8003eee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ef2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ef4:	f7fd fc3e 	bl	8001774 <HAL_GetTick>
 8003ef8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003efa:	e008      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003efc:	f7fd fc3a 	bl	8001774 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b64      	cmp	r3, #100	@ 0x64
 8003f08:	d901      	bls.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e05e      	b.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x138>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f0e:	4b32      	ldr	r3, [pc, #200]	@ (8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d0f0      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f1a:	4b2e      	ldr	r3, [pc, #184]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003f1c:	6a1b      	ldr	r3, [r3, #32]
 8003f1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f22:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d02e      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d027      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f38:	4b26      	ldr	r3, [pc, #152]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003f3a:	6a1b      	ldr	r3, [r3, #32]
 8003f3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f40:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f42:	4b26      	ldr	r3, [pc, #152]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003f44:	2201      	movs	r2, #1
 8003f46:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f48:	4b24      	ldr	r3, [pc, #144]	@ (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f4e:	4a21      	ldr	r2, [pc, #132]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d014      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5e:	f7fd fc09 	bl	8001774 <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f64:	e00a      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f66:	f7fd fc05 	bl	8001774 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e027      	b.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x138>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f7c:	4b15      	ldr	r3, [pc, #84]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d0ee      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f88:	4b12      	ldr	r3, [pc, #72]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	490f      	ldr	r1, [pc, #60]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f9a:	7dfb      	ldrb	r3, [r7, #23]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d105      	bne.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003fa2:	69db      	ldr	r3, [r3, #28]
 8003fa4:	4a0b      	ldr	r2, [pc, #44]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003fa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003faa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d008      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fb8:	4b06      	ldr	r3, [pc, #24]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	4903      	ldr	r1, [pc, #12]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	604b      	str	r3, [r1, #4]
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3718      	adds	r7, #24
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	40007000 	.word	0x40007000
 8003fdc:	42420440 	.word	0x42420440

08003fe0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	60bb      	str	r3, [r7, #8]
 8003fec:	2300      	movs	r3, #0
 8003fee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d003      	beq.n	8003ffe <HAL_RCCEx_GetPeriphCLKFreq+0x1e>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d033      	beq.n	8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003ffc:	e041      	b.n	8004082 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      temp_reg = RCC->BDCR;
 8003ffe:	4b23      	ldr	r3, [pc, #140]	@ (800408c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004000:	6a1b      	ldr	r3, [r3, #32]
 8004002:	60bb      	str	r3, [r7, #8]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800400a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800400e:	d108      	bne.n	8004022 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = LSE_VALUE;
 800401a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800401e:	60fb      	str	r3, [r7, #12]
 8004020:	e01f      	b.n	8004062 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800402c:	d109      	bne.n	8004042 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 800402e:	4b17      	ldr	r3, [pc, #92]	@ (800408c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = LSI_VALUE;
 800403a:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	e00f      	b.n	8004062 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004048:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800404c:	d118      	bne.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 800404e:	4b0f      	ldr	r3, [pc, #60]	@ (800408c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d012      	beq.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        frequency = HSE_VALUE / 128U;
 800405a:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800405e:	60fb      	str	r3, [r7, #12]
      break;
 8004060:	e00e      	b.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 8004062:	e00d      	b.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004064:	f7ff fee4 	bl	8003e30 <HAL_RCC_GetPCLK2Freq>
 8004068:	4602      	mov	r2, r0
 800406a:	4b08      	ldr	r3, [pc, #32]	@ (800408c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	0b9b      	lsrs	r3, r3, #14
 8004070:	f003 0303 	and.w	r3, r3, #3
 8004074:	3301      	adds	r3, #1
 8004076:	005b      	lsls	r3, r3, #1
 8004078:	fbb2 f3f3 	udiv	r3, r2, r3
 800407c:	60fb      	str	r3, [r7, #12]
      break;
 800407e:	e000      	b.n	8004082 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      break;
 8004080:	bf00      	nop
    }
  }
  return (frequency);
 8004082:	68fb      	ldr	r3, [r7, #12]
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40021000 	.word	0x40021000

08004090 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e03f      	b.n	8004122 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d106      	bne.n	80040bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f7fd f98a 	bl	80013d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2224      	movs	r2, #36	@ 0x24
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68da      	ldr	r2, [r3, #12]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 fc85 	bl	80049e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	691a      	ldr	r2, [r3, #16]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	695a      	ldr	r2, [r3, #20]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80040f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	68da      	ldr	r2, [r3, #12]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004108:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2220      	movs	r2, #32
 8004114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2220      	movs	r2, #32
 800411c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b08a      	sub	sp, #40	@ 0x28
 800412e:	af02      	add	r7, sp, #8
 8004130:	60f8      	str	r0, [r7, #12]
 8004132:	60b9      	str	r1, [r7, #8]
 8004134:	603b      	str	r3, [r7, #0]
 8004136:	4613      	mov	r3, r2
 8004138:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800413a:	2300      	movs	r3, #0
 800413c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b20      	cmp	r3, #32
 8004148:	d17c      	bne.n	8004244 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d002      	beq.n	8004156 <HAL_UART_Transmit+0x2c>
 8004150:	88fb      	ldrh	r3, [r7, #6]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e075      	b.n	8004246 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004160:	2b01      	cmp	r3, #1
 8004162:	d101      	bne.n	8004168 <HAL_UART_Transmit+0x3e>
 8004164:	2302      	movs	r3, #2
 8004166:	e06e      	b.n	8004246 <HAL_UART_Transmit+0x11c>
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2221      	movs	r2, #33	@ 0x21
 800417a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800417e:	f7fd faf9 	bl	8001774 <HAL_GetTick>
 8004182:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	88fa      	ldrh	r2, [r7, #6]
 8004188:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	88fa      	ldrh	r2, [r7, #6]
 800418e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004198:	d108      	bne.n	80041ac <HAL_UART_Transmit+0x82>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d104      	bne.n	80041ac <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80041a2:	2300      	movs	r3, #0
 80041a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	61bb      	str	r3, [r7, #24]
 80041aa:	e003      	b.n	80041b4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041b0:	2300      	movs	r3, #0
 80041b2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 80041bc:	e02a      	b.n	8004214 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	9300      	str	r3, [sp, #0]
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	2200      	movs	r2, #0
 80041c6:	2180      	movs	r1, #128	@ 0x80
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f000 fa38 	bl	800463e <UART_WaitOnFlagUntilTimeout>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e036      	b.n	8004246 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10b      	bne.n	80041f6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	461a      	mov	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	3302      	adds	r3, #2
 80041f2:	61bb      	str	r3, [r7, #24]
 80041f4:	e007      	b.n	8004206 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	781a      	ldrb	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	3301      	adds	r3, #1
 8004204:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004218:	b29b      	uxth	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d1cf      	bne.n	80041be <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	2200      	movs	r2, #0
 8004226:	2140      	movs	r1, #64	@ 0x40
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 fa08 	bl	800463e <UART_WaitOnFlagUntilTimeout>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e006      	b.n	8004246 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2220      	movs	r2, #32
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004240:	2300      	movs	r3, #0
 8004242:	e000      	b.n	8004246 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004244:	2302      	movs	r3, #2
  }
}
 8004246:	4618      	mov	r0, r3
 8004248:	3720      	adds	r7, #32
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b084      	sub	sp, #16
 8004252:	af00      	add	r7, sp, #0
 8004254:	60f8      	str	r0, [r7, #12]
 8004256:	60b9      	str	r1, [r7, #8]
 8004258:	4613      	mov	r3, r2
 800425a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b20      	cmp	r3, #32
 8004266:	d11d      	bne.n	80042a4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d002      	beq.n	8004274 <HAL_UART_Receive_IT+0x26>
 800426e:	88fb      	ldrh	r3, [r7, #6]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d101      	bne.n	8004278 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e016      	b.n	80042a6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800427e:	2b01      	cmp	r3, #1
 8004280:	d101      	bne.n	8004286 <HAL_UART_Receive_IT+0x38>
 8004282:	2302      	movs	r3, #2
 8004284:	e00f      	b.n	80042a6 <HAL_UART_Receive_IT+0x58>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	631a      	str	r2, [r3, #48]	@ 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004294:	88fb      	ldrh	r3, [r7, #6]
 8004296:	461a      	mov	r2, r3
 8004298:	68b9      	ldr	r1, [r7, #8]
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f000 fa19 	bl	80046d2 <UART_Start_Receive_IT>
 80042a0:	4603      	mov	r3, r0
 80042a2:	e000      	b.n	80042a6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80042a4:	2302      	movs	r3, #2
  }
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
	...

080042b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b08a      	sub	sp, #40	@ 0x28
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80042d0:	2300      	movs	r3, #0
 80042d2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80042d4:	2300      	movs	r3, #0
 80042d6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80042d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042da:	f003 030f 	and.w	r3, r3, #15
 80042de:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10d      	bne.n	8004302 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e8:	f003 0320 	and.w	r3, r3, #32
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d008      	beq.n	8004302 <HAL_UART_IRQHandler+0x52>
 80042f0:	6a3b      	ldr	r3, [r7, #32]
 80042f2:	f003 0320 	and.w	r3, r3, #32
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d003      	beq.n	8004302 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 fac9 	bl	8004892 <UART_Receive_IT>
      return;
 8004300:	e17b      	b.n	80045fa <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 80b1 	beq.w	800446c <HAL_UART_IRQHandler+0x1bc>
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	2b00      	cmp	r3, #0
 8004312:	d105      	bne.n	8004320 <HAL_UART_IRQHandler+0x70>
 8004314:	6a3b      	ldr	r3, [r7, #32]
 8004316:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800431a:	2b00      	cmp	r3, #0
 800431c:	f000 80a6 	beq.w	800446c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00a      	beq.n	8004340 <HAL_UART_IRQHandler+0x90>
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004330:	2b00      	cmp	r3, #0
 8004332:	d005      	beq.n	8004340 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004338:	f043 0201 	orr.w	r2, r3, #1
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004342:	f003 0304 	and.w	r3, r3, #4
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00a      	beq.n	8004360 <HAL_UART_IRQHandler+0xb0>
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	d005      	beq.n	8004360 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004358:	f043 0202 	orr.w	r2, r3, #2
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00a      	beq.n	8004380 <HAL_UART_IRQHandler+0xd0>
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	f003 0301 	and.w	r3, r3, #1
 8004370:	2b00      	cmp	r3, #0
 8004372:	d005      	beq.n	8004380 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004378:	f043 0204 	orr.w	r2, r3, #4
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004382:	f003 0308 	and.w	r3, r3, #8
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00f      	beq.n	80043aa <HAL_UART_IRQHandler+0xfa>
 800438a:	6a3b      	ldr	r3, [r7, #32]
 800438c:	f003 0320 	and.w	r3, r3, #32
 8004390:	2b00      	cmp	r3, #0
 8004392:	d104      	bne.n	800439e <HAL_UART_IRQHandler+0xee>
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b00      	cmp	r3, #0
 800439c:	d005      	beq.n	80043aa <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a2:	f043 0208 	orr.w	r2, r3, #8
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	f000 811e 	beq.w	80045f0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b6:	f003 0320 	and.w	r3, r3, #32
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d007      	beq.n	80043ce <HAL_UART_IRQHandler+0x11e>
 80043be:	6a3b      	ldr	r3, [r7, #32]
 80043c0:	f003 0320 	and.w	r3, r3, #32
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d002      	beq.n	80043ce <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fa62 	bl	8004892 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bf14      	ite	ne
 80043dc:	2301      	movne	r3, #1
 80043de:	2300      	moveq	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d102      	bne.n	80043f6 <HAL_UART_IRQHandler+0x146>
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d031      	beq.n	800445a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f9a4 	bl	8004744 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d023      	beq.n	8004452 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695a      	ldr	r2, [r3, #20]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004418:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800441e:	2b00      	cmp	r3, #0
 8004420:	d013      	beq.n	800444a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004426:	4a76      	ldr	r2, [pc, #472]	@ (8004600 <HAL_UART_IRQHandler+0x350>)
 8004428:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800442e:	4618      	mov	r0, r3
 8004430:	f7fd ff34 	bl	800229c <HAL_DMA_Abort_IT>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d016      	beq.n	8004468 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800443e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004444:	4610      	mov	r0, r2
 8004446:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004448:	e00e      	b.n	8004468 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f8e3 	bl	8004616 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004450:	e00a      	b.n	8004468 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f8df 	bl	8004616 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004458:	e006      	b.n	8004468 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f8db 	bl	8004616 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8004466:	e0c3      	b.n	80045f0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004468:	bf00      	nop
    return;
 800446a:	e0c1      	b.n	80045f0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004470:	2b01      	cmp	r3, #1
 8004472:	f040 80a1 	bne.w	80045b8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004478:	f003 0310 	and.w	r3, r3, #16
 800447c:	2b00      	cmp	r3, #0
 800447e:	f000 809b 	beq.w	80045b8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004482:	6a3b      	ldr	r3, [r7, #32]
 8004484:	f003 0310 	and.w	r3, r3, #16
 8004488:	2b00      	cmp	r3, #0
 800448a:	f000 8095 	beq.w	80045b8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800448e:	2300      	movs	r3, #0
 8004490:	60fb      	str	r3, [r7, #12]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	60fb      	str	r3, [r7, #12]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	60fb      	str	r3, [r7, #12]
 80044a2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d04e      	beq.n	8004550 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80044bc:	8a3b      	ldrh	r3, [r7, #16]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f000 8098 	beq.w	80045f4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044c8:	8a3a      	ldrh	r2, [r7, #16]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	f080 8092 	bcs.w	80045f4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	8a3a      	ldrh	r2, [r7, #16]
 80044d4:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	2b20      	cmp	r3, #32
 80044de:	d02b      	beq.n	8004538 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68da      	ldr	r2, [r3, #12]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044ee:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	695a      	ldr	r2, [r3, #20]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0201 	bic.w	r2, r2, #1
 80044fe:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695a      	ldr	r2, [r3, #20]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800450e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2220      	movs	r2, #32
 8004514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	631a      	str	r2, [r3, #48]	@ 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68da      	ldr	r2, [r3, #12]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0210 	bic.w	r2, r2, #16
 800452c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004532:	4618      	mov	r0, r3
 8004534:	f7fd fe77 	bl	8002226 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004540:	b29b      	uxth	r3, r3
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	b29b      	uxth	r3, r3
 8004546:	4619      	mov	r1, r3
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 f86d 	bl	8004628 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800454e:	e051      	b.n	80045f4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004558:	b29b      	uxth	r3, r3
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004562:	b29b      	uxth	r3, r3
 8004564:	2b00      	cmp	r3, #0
 8004566:	d047      	beq.n	80045f8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004568:	8a7b      	ldrh	r3, [r7, #18]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d044      	beq.n	80045f8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68da      	ldr	r2, [r3, #12]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800457c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	695a      	ldr	r2, [r3, #20]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 0201 	bic.w	r2, r2, #1
 800458c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2220      	movs	r2, #32
 8004592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	631a      	str	r2, [r3, #48]	@ 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68da      	ldr	r2, [r3, #12]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 0210 	bic.w	r2, r2, #16
 80045aa:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80045ac:	8a7b      	ldrh	r3, [r7, #18]
 80045ae:	4619      	mov	r1, r3
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 f839 	bl	8004628 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80045b6:	e01f      	b.n	80045f8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80045b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d008      	beq.n	80045d4 <HAL_UART_IRQHandler+0x324>
 80045c2:	6a3b      	ldr	r3, [r7, #32]
 80045c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d003      	beq.n	80045d4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 f8f9 	bl	80047c4 <UART_Transmit_IT>
    return;
 80045d2:	e012      	b.n	80045fa <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80045d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00d      	beq.n	80045fa <HAL_UART_IRQHandler+0x34a>
 80045de:	6a3b      	ldr	r3, [r7, #32]
 80045e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d008      	beq.n	80045fa <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f93a 	bl	8004862 <UART_EndTransmit_IT>
    return;
 80045ee:	e004      	b.n	80045fa <HAL_UART_IRQHandler+0x34a>
    return;
 80045f0:	bf00      	nop
 80045f2:	e002      	b.n	80045fa <HAL_UART_IRQHandler+0x34a>
      return;
 80045f4:	bf00      	nop
 80045f6:	e000      	b.n	80045fa <HAL_UART_IRQHandler+0x34a>
      return;
 80045f8:	bf00      	nop
  }
}
 80045fa:	3728      	adds	r7, #40	@ 0x28
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	0800479d 	.word	0x0800479d

08004604 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	bc80      	pop	{r7}
 8004614:	4770      	bx	lr

08004616 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004616:	b480      	push	{r7}
 8004618:	b083      	sub	sp, #12
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800461e:	bf00      	nop
 8004620:	370c      	adds	r7, #12
 8004622:	46bd      	mov	sp, r7
 8004624:	bc80      	pop	{r7}
 8004626:	4770      	bx	lr

08004628 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	bc80      	pop	{r7}
 800463c:	4770      	bx	lr

0800463e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b084      	sub	sp, #16
 8004642:	af00      	add	r7, sp, #0
 8004644:	60f8      	str	r0, [r7, #12]
 8004646:	60b9      	str	r1, [r7, #8]
 8004648:	603b      	str	r3, [r7, #0]
 800464a:	4613      	mov	r3, r2
 800464c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800464e:	e02c      	b.n	80046aa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004656:	d028      	beq.n	80046aa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d007      	beq.n	800466e <UART_WaitOnFlagUntilTimeout+0x30>
 800465e:	f7fd f889 	bl	8001774 <HAL_GetTick>
 8004662:	4602      	mov	r2, r0
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	429a      	cmp	r2, r3
 800466c:	d21d      	bcs.n	80046aa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68da      	ldr	r2, [r3, #12]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 800467c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	695a      	ldr	r2, [r3, #20]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 0201 	bic.w	r2, r2, #1
 800468c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2220      	movs	r2, #32
 8004692:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2220      	movs	r2, #32
 800469a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e00f      	b.n	80046ca <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	4013      	ands	r3, r2
 80046b4:	68ba      	ldr	r2, [r7, #8]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	bf0c      	ite	eq
 80046ba:	2301      	moveq	r3, #1
 80046bc:	2300      	movne	r3, #0
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	461a      	mov	r2, r3
 80046c2:	79fb      	ldrb	r3, [r7, #7]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d0c3      	beq.n	8004650 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b085      	sub	sp, #20
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	60f8      	str	r0, [r7, #12]
 80046da:	60b9      	str	r1, [r7, #8]
 80046dc:	4613      	mov	r3, r2
 80046de:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	68ba      	ldr	r2, [r7, #8]
 80046e4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	88fa      	ldrh	r2, [r7, #6]
 80046ea:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	88fa      	ldrh	r2, [r7, #6]
 80046f0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2222      	movs	r2, #34	@ 0x22
 80046fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68da      	ldr	r2, [r3, #12]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004716:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	695a      	ldr	r2, [r3, #20]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f042 0201 	orr.w	r2, r2, #1
 8004726:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 0220 	orr.w	r2, r2, #32
 8004736:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3714      	adds	r7, #20
 800473e:	46bd      	mov	sp, r7
 8004740:	bc80      	pop	{r7}
 8004742:	4770      	bx	lr

08004744 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68da      	ldr	r2, [r3, #12]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 800475a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	695a      	ldr	r2, [r3, #20]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0201 	bic.w	r2, r2, #1
 800476a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004770:	2b01      	cmp	r3, #1
 8004772:	d107      	bne.n	8004784 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f022 0210 	bic.w	r2, r2, #16
 8004782:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2220      	movs	r2, #32
 8004788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004792:	bf00      	nop
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	bc80      	pop	{r7}
 800479a:	4770      	bx	lr

0800479c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f7ff ff2d 	bl	8004616 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b21      	cmp	r3, #33	@ 0x21
 80047d6:	d13e      	bne.n	8004856 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047e0:	d114      	bne.n	800480c <UART_Transmit_IT+0x48>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d110      	bne.n	800480c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	881b      	ldrh	r3, [r3, #0]
 80047f4:	461a      	mov	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047fe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	1c9a      	adds	r2, r3, #2
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	621a      	str	r2, [r3, #32]
 800480a:	e008      	b.n	800481e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a1b      	ldr	r3, [r3, #32]
 8004810:	1c59      	adds	r1, r3, #1
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	6211      	str	r1, [r2, #32]
 8004816:	781a      	ldrb	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004822:	b29b      	uxth	r3, r3
 8004824:	3b01      	subs	r3, #1
 8004826:	b29b      	uxth	r3, r3
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	4619      	mov	r1, r3
 800482c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10f      	bne.n	8004852 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	68da      	ldr	r2, [r3, #12]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004840:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68da      	ldr	r2, [r3, #12]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004850:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004852:	2300      	movs	r3, #0
 8004854:	e000      	b.n	8004858 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004856:	2302      	movs	r3, #2
  }
}
 8004858:	4618      	mov	r0, r3
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	bc80      	pop	{r7}
 8004860:	4770      	bx	lr

08004862 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b082      	sub	sp, #8
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68da      	ldr	r2, [r3, #12]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004878:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2220      	movs	r2, #32
 800487e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f7ff febe 	bl	8004604 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004888:	2300      	movs	r3, #0
}
 800488a:	4618      	mov	r0, r3
 800488c:	3708      	adds	r7, #8
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}

08004892 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004892:	b580      	push	{r7, lr}
 8004894:	b086      	sub	sp, #24
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b22      	cmp	r3, #34	@ 0x22
 80048a4:	f040 8099 	bne.w	80049da <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048b0:	d117      	bne.n	80048e2 <UART_Receive_IT+0x50>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d113      	bne.n	80048e2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80048ba:	2300      	movs	r3, #0
 80048bc:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c2:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048da:	1c9a      	adds	r2, r3, #2
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	629a      	str	r2, [r3, #40]	@ 0x28
 80048e0:	e026      	b.n	8004930 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80048e8:	2300      	movs	r3, #0
 80048ea:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048f4:	d007      	beq.n	8004906 <UART_Receive_IT+0x74>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10a      	bne.n	8004914 <UART_Receive_IT+0x82>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d106      	bne.n	8004914 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	b2da      	uxtb	r2, r3
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	701a      	strb	r2, [r3, #0]
 8004912:	e008      	b.n	8004926 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	b2db      	uxtb	r3, r3
 800491c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004920:	b2da      	uxtb	r2, r3
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004934:	b29b      	uxth	r3, r3
 8004936:	3b01      	subs	r3, #1
 8004938:	b29b      	uxth	r3, r3
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	4619      	mov	r1, r3
 800493e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004940:	2b00      	cmp	r3, #0
 8004942:	d148      	bne.n	80049d6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68da      	ldr	r2, [r3, #12]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 0220 	bic.w	r2, r2, #32
 8004952:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68da      	ldr	r2, [r3, #12]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004962:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695a      	ldr	r2, [r3, #20]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f022 0201 	bic.w	r2, r2, #1
 8004972:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2220      	movs	r2, #32
 8004978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004980:	2b01      	cmp	r3, #1
 8004982:	d123      	bne.n	80049cc <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68da      	ldr	r2, [r3, #12]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f022 0210 	bic.w	r2, r2, #16
 8004998:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0310 	and.w	r3, r3, #16
 80049a4:	2b10      	cmp	r3, #16
 80049a6:	d10a      	bne.n	80049be <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049a8:	2300      	movs	r3, #0
 80049aa:	60fb      	str	r3, [r7, #12]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	60fb      	str	r3, [r7, #12]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	60fb      	str	r3, [r7, #12]
 80049bc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049c2:	4619      	mov	r1, r3
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7ff fe2f 	bl	8004628 <HAL_UARTEx_RxEventCallback>
 80049ca:	e002      	b.n	80049d2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f7fc f9f9 	bl	8000dc4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80049d2:	2300      	movs	r3, #0
 80049d4:	e002      	b.n	80049dc <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80049d6:	2300      	movs	r3, #0
 80049d8:	e000      	b.n	80049dc <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80049da:	2302      	movs	r3, #2
  }
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3718      	adds	r7, #24
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68da      	ldr	r2, [r3, #12]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	430a      	orrs	r2, r1
 8004a00:	611a      	str	r2, [r3, #16]
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

#if defined(USART_CR1_OVER8)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	689a      	ldr	r2, [r3, #8]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	431a      	orrs	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004a24:	f023 030c 	bic.w	r3, r3, #12
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	6812      	ldr	r2, [r2, #0]
 8004a2c:	68b9      	ldr	r1, [r7, #8]
 8004a2e:	430b      	orrs	r3, r1
 8004a30:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	695b      	ldr	r3, [r3, #20]
 8004a38:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	699a      	ldr	r2, [r3, #24]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a55      	ldr	r2, [pc, #340]	@ (8004ba4 <UART_SetConfig+0x1c0>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d103      	bne.n	8004a5a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a52:	f7ff f9ed 	bl	8003e30 <HAL_RCC_GetPCLK2Freq>
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	e002      	b.n	8004a60 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a5a:	f7ff f9d5 	bl	8003e08 <HAL_RCC_GetPCLK1Freq>
 8004a5e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART_CR1_OVER8)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	69db      	ldr	r3, [r3, #28]
 8004a64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a68:	d14c      	bne.n	8004b04 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4413      	add	r3, r2
 8004a72:	009a      	lsls	r2, r3, #2
 8004a74:	441a      	add	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	005b      	lsls	r3, r3, #1
 8004a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a80:	4a49      	ldr	r2, [pc, #292]	@ (8004ba8 <UART_SetConfig+0x1c4>)
 8004a82:	fba2 2303 	umull	r2, r3, r2, r3
 8004a86:	095b      	lsrs	r3, r3, #5
 8004a88:	0119      	lsls	r1, r3, #4
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	4413      	add	r3, r2
 8004a92:	009a      	lsls	r2, r3, #2
 8004a94:	441a      	add	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	005b      	lsls	r3, r3, #1
 8004a9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004aa0:	4b41      	ldr	r3, [pc, #260]	@ (8004ba8 <UART_SetConfig+0x1c4>)
 8004aa2:	fba3 0302 	umull	r0, r3, r3, r2
 8004aa6:	095b      	lsrs	r3, r3, #5
 8004aa8:	2064      	movs	r0, #100	@ 0x64
 8004aaa:	fb00 f303 	mul.w	r3, r0, r3
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	00db      	lsls	r3, r3, #3
 8004ab2:	3332      	adds	r3, #50	@ 0x32
 8004ab4:	4a3c      	ldr	r2, [pc, #240]	@ (8004ba8 <UART_SetConfig+0x1c4>)
 8004ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aba:	095b      	lsrs	r3, r3, #5
 8004abc:	005b      	lsls	r3, r3, #1
 8004abe:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004ac2:	4419      	add	r1, r3
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	4413      	add	r3, r2
 8004acc:	009a      	lsls	r2, r3, #2
 8004ace:	441a      	add	r2, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	005b      	lsls	r3, r3, #1
 8004ad6:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ada:	4b33      	ldr	r3, [pc, #204]	@ (8004ba8 <UART_SetConfig+0x1c4>)
 8004adc:	fba3 0302 	umull	r0, r3, r3, r2
 8004ae0:	095b      	lsrs	r3, r3, #5
 8004ae2:	2064      	movs	r0, #100	@ 0x64
 8004ae4:	fb00 f303 	mul.w	r3, r0, r3
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	3332      	adds	r3, #50	@ 0x32
 8004aee:	4a2e      	ldr	r2, [pc, #184]	@ (8004ba8 <UART_SetConfig+0x1c4>)
 8004af0:	fba2 2303 	umull	r2, r3, r2, r3
 8004af4:	095b      	lsrs	r3, r3, #5
 8004af6:	f003 0207 	and.w	r2, r3, #7
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	440a      	add	r2, r1
 8004b00:	609a      	str	r2, [r3, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
#endif /* USART_CR1_OVER8 */
}
 8004b02:	e04a      	b.n	8004b9a <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	4613      	mov	r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	4413      	add	r3, r2
 8004b0c:	009a      	lsls	r2, r3, #2
 8004b0e:	441a      	add	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b1a:	4a23      	ldr	r2, [pc, #140]	@ (8004ba8 <UART_SetConfig+0x1c4>)
 8004b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b20:	095b      	lsrs	r3, r3, #5
 8004b22:	0119      	lsls	r1, r3, #4
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	4613      	mov	r3, r2
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	4413      	add	r3, r2
 8004b2c:	009a      	lsls	r2, r3, #2
 8004b2e:	441a      	add	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ba8 <UART_SetConfig+0x1c4>)
 8004b3c:	fba3 0302 	umull	r0, r3, r3, r2
 8004b40:	095b      	lsrs	r3, r3, #5
 8004b42:	2064      	movs	r0, #100	@ 0x64
 8004b44:	fb00 f303 	mul.w	r3, r0, r3
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	011b      	lsls	r3, r3, #4
 8004b4c:	3332      	adds	r3, #50	@ 0x32
 8004b4e:	4a16      	ldr	r2, [pc, #88]	@ (8004ba8 <UART_SetConfig+0x1c4>)
 8004b50:	fba2 2303 	umull	r2, r3, r2, r3
 8004b54:	095b      	lsrs	r3, r3, #5
 8004b56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b5a:	4419      	add	r1, r3
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	4413      	add	r3, r2
 8004b64:	009a      	lsls	r2, r3, #2
 8004b66:	441a      	add	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba8 <UART_SetConfig+0x1c4>)
 8004b74:	fba3 0302 	umull	r0, r3, r3, r2
 8004b78:	095b      	lsrs	r3, r3, #5
 8004b7a:	2064      	movs	r0, #100	@ 0x64
 8004b7c:	fb00 f303 	mul.w	r3, r0, r3
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	011b      	lsls	r3, r3, #4
 8004b84:	3332      	adds	r3, #50	@ 0x32
 8004b86:	4a08      	ldr	r2, [pc, #32]	@ (8004ba8 <UART_SetConfig+0x1c4>)
 8004b88:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8c:	095b      	lsrs	r3, r3, #5
 8004b8e:	f003 020f 	and.w	r2, r3, #15
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	440a      	add	r2, r1
 8004b98:	609a      	str	r2, [r3, #8]
}
 8004b9a:	bf00      	nop
 8004b9c:	3710      	adds	r7, #16
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	40013800 	.word	0x40013800
 8004ba8:	51eb851f 	.word	0x51eb851f

08004bac <siprintf>:
 8004bac:	b40e      	push	{r1, r2, r3}
 8004bae:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004bb2:	b500      	push	{lr}
 8004bb4:	b09c      	sub	sp, #112	@ 0x70
 8004bb6:	ab1d      	add	r3, sp, #116	@ 0x74
 8004bb8:	9002      	str	r0, [sp, #8]
 8004bba:	9006      	str	r0, [sp, #24]
 8004bbc:	9107      	str	r1, [sp, #28]
 8004bbe:	9104      	str	r1, [sp, #16]
 8004bc0:	4808      	ldr	r0, [pc, #32]	@ (8004be4 <siprintf+0x38>)
 8004bc2:	4909      	ldr	r1, [pc, #36]	@ (8004be8 <siprintf+0x3c>)
 8004bc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bc8:	9105      	str	r1, [sp, #20]
 8004bca:	6800      	ldr	r0, [r0, #0]
 8004bcc:	a902      	add	r1, sp, #8
 8004bce:	9301      	str	r3, [sp, #4]
 8004bd0:	f000 f992 	bl	8004ef8 <_svfiprintf_r>
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	9b02      	ldr	r3, [sp, #8]
 8004bd8:	701a      	strb	r2, [r3, #0]
 8004bda:	b01c      	add	sp, #112	@ 0x70
 8004bdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004be0:	b003      	add	sp, #12
 8004be2:	4770      	bx	lr
 8004be4:	20000014 	.word	0x20000014
 8004be8:	ffff0208 	.word	0xffff0208

08004bec <memset>:
 8004bec:	4603      	mov	r3, r0
 8004bee:	4402      	add	r2, r0
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d100      	bne.n	8004bf6 <memset+0xa>
 8004bf4:	4770      	bx	lr
 8004bf6:	f803 1b01 	strb.w	r1, [r3], #1
 8004bfa:	e7f9      	b.n	8004bf0 <memset+0x4>

08004bfc <__errno>:
 8004bfc:	4b01      	ldr	r3, [pc, #4]	@ (8004c04 <__errno+0x8>)
 8004bfe:	6818      	ldr	r0, [r3, #0]
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	20000014 	.word	0x20000014

08004c08 <__libc_init_array>:
 8004c08:	b570      	push	{r4, r5, r6, lr}
 8004c0a:	2600      	movs	r6, #0
 8004c0c:	4d0c      	ldr	r5, [pc, #48]	@ (8004c40 <__libc_init_array+0x38>)
 8004c0e:	4c0d      	ldr	r4, [pc, #52]	@ (8004c44 <__libc_init_array+0x3c>)
 8004c10:	1b64      	subs	r4, r4, r5
 8004c12:	10a4      	asrs	r4, r4, #2
 8004c14:	42a6      	cmp	r6, r4
 8004c16:	d109      	bne.n	8004c2c <__libc_init_array+0x24>
 8004c18:	f000 fc78 	bl	800550c <_init>
 8004c1c:	2600      	movs	r6, #0
 8004c1e:	4d0a      	ldr	r5, [pc, #40]	@ (8004c48 <__libc_init_array+0x40>)
 8004c20:	4c0a      	ldr	r4, [pc, #40]	@ (8004c4c <__libc_init_array+0x44>)
 8004c22:	1b64      	subs	r4, r4, r5
 8004c24:	10a4      	asrs	r4, r4, #2
 8004c26:	42a6      	cmp	r6, r4
 8004c28:	d105      	bne.n	8004c36 <__libc_init_array+0x2e>
 8004c2a:	bd70      	pop	{r4, r5, r6, pc}
 8004c2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c30:	4798      	blx	r3
 8004c32:	3601      	adds	r6, #1
 8004c34:	e7ee      	b.n	8004c14 <__libc_init_array+0xc>
 8004c36:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c3a:	4798      	blx	r3
 8004c3c:	3601      	adds	r6, #1
 8004c3e:	e7f2      	b.n	8004c26 <__libc_init_array+0x1e>
 8004c40:	080055c4 	.word	0x080055c4
 8004c44:	080055c4 	.word	0x080055c4
 8004c48:	080055c4 	.word	0x080055c4
 8004c4c:	080055c8 	.word	0x080055c8

08004c50 <__retarget_lock_acquire_recursive>:
 8004c50:	4770      	bx	lr

08004c52 <__retarget_lock_release_recursive>:
 8004c52:	4770      	bx	lr

08004c54 <_free_r>:
 8004c54:	b538      	push	{r3, r4, r5, lr}
 8004c56:	4605      	mov	r5, r0
 8004c58:	2900      	cmp	r1, #0
 8004c5a:	d040      	beq.n	8004cde <_free_r+0x8a>
 8004c5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c60:	1f0c      	subs	r4, r1, #4
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	bfb8      	it	lt
 8004c66:	18e4      	addlt	r4, r4, r3
 8004c68:	f000 f8de 	bl	8004e28 <__malloc_lock>
 8004c6c:	4a1c      	ldr	r2, [pc, #112]	@ (8004ce0 <_free_r+0x8c>)
 8004c6e:	6813      	ldr	r3, [r2, #0]
 8004c70:	b933      	cbnz	r3, 8004c80 <_free_r+0x2c>
 8004c72:	6063      	str	r3, [r4, #4]
 8004c74:	6014      	str	r4, [r2, #0]
 8004c76:	4628      	mov	r0, r5
 8004c78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c7c:	f000 b8da 	b.w	8004e34 <__malloc_unlock>
 8004c80:	42a3      	cmp	r3, r4
 8004c82:	d908      	bls.n	8004c96 <_free_r+0x42>
 8004c84:	6820      	ldr	r0, [r4, #0]
 8004c86:	1821      	adds	r1, r4, r0
 8004c88:	428b      	cmp	r3, r1
 8004c8a:	bf01      	itttt	eq
 8004c8c:	6819      	ldreq	r1, [r3, #0]
 8004c8e:	685b      	ldreq	r3, [r3, #4]
 8004c90:	1809      	addeq	r1, r1, r0
 8004c92:	6021      	streq	r1, [r4, #0]
 8004c94:	e7ed      	b.n	8004c72 <_free_r+0x1e>
 8004c96:	461a      	mov	r2, r3
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	b10b      	cbz	r3, 8004ca0 <_free_r+0x4c>
 8004c9c:	42a3      	cmp	r3, r4
 8004c9e:	d9fa      	bls.n	8004c96 <_free_r+0x42>
 8004ca0:	6811      	ldr	r1, [r2, #0]
 8004ca2:	1850      	adds	r0, r2, r1
 8004ca4:	42a0      	cmp	r0, r4
 8004ca6:	d10b      	bne.n	8004cc0 <_free_r+0x6c>
 8004ca8:	6820      	ldr	r0, [r4, #0]
 8004caa:	4401      	add	r1, r0
 8004cac:	1850      	adds	r0, r2, r1
 8004cae:	4283      	cmp	r3, r0
 8004cb0:	6011      	str	r1, [r2, #0]
 8004cb2:	d1e0      	bne.n	8004c76 <_free_r+0x22>
 8004cb4:	6818      	ldr	r0, [r3, #0]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	4408      	add	r0, r1
 8004cba:	6010      	str	r0, [r2, #0]
 8004cbc:	6053      	str	r3, [r2, #4]
 8004cbe:	e7da      	b.n	8004c76 <_free_r+0x22>
 8004cc0:	d902      	bls.n	8004cc8 <_free_r+0x74>
 8004cc2:	230c      	movs	r3, #12
 8004cc4:	602b      	str	r3, [r5, #0]
 8004cc6:	e7d6      	b.n	8004c76 <_free_r+0x22>
 8004cc8:	6820      	ldr	r0, [r4, #0]
 8004cca:	1821      	adds	r1, r4, r0
 8004ccc:	428b      	cmp	r3, r1
 8004cce:	bf01      	itttt	eq
 8004cd0:	6819      	ldreq	r1, [r3, #0]
 8004cd2:	685b      	ldreq	r3, [r3, #4]
 8004cd4:	1809      	addeq	r1, r1, r0
 8004cd6:	6021      	streq	r1, [r4, #0]
 8004cd8:	6063      	str	r3, [r4, #4]
 8004cda:	6054      	str	r4, [r2, #4]
 8004cdc:	e7cb      	b.n	8004c76 <_free_r+0x22>
 8004cde:	bd38      	pop	{r3, r4, r5, pc}
 8004ce0:	2000034c 	.word	0x2000034c

08004ce4 <sbrk_aligned>:
 8004ce4:	b570      	push	{r4, r5, r6, lr}
 8004ce6:	4e0f      	ldr	r6, [pc, #60]	@ (8004d24 <sbrk_aligned+0x40>)
 8004ce8:	460c      	mov	r4, r1
 8004cea:	6831      	ldr	r1, [r6, #0]
 8004cec:	4605      	mov	r5, r0
 8004cee:	b911      	cbnz	r1, 8004cf6 <sbrk_aligned+0x12>
 8004cf0:	f000 fbaa 	bl	8005448 <_sbrk_r>
 8004cf4:	6030      	str	r0, [r6, #0]
 8004cf6:	4621      	mov	r1, r4
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	f000 fba5 	bl	8005448 <_sbrk_r>
 8004cfe:	1c43      	adds	r3, r0, #1
 8004d00:	d103      	bne.n	8004d0a <sbrk_aligned+0x26>
 8004d02:	f04f 34ff 	mov.w	r4, #4294967295
 8004d06:	4620      	mov	r0, r4
 8004d08:	bd70      	pop	{r4, r5, r6, pc}
 8004d0a:	1cc4      	adds	r4, r0, #3
 8004d0c:	f024 0403 	bic.w	r4, r4, #3
 8004d10:	42a0      	cmp	r0, r4
 8004d12:	d0f8      	beq.n	8004d06 <sbrk_aligned+0x22>
 8004d14:	1a21      	subs	r1, r4, r0
 8004d16:	4628      	mov	r0, r5
 8004d18:	f000 fb96 	bl	8005448 <_sbrk_r>
 8004d1c:	3001      	adds	r0, #1
 8004d1e:	d1f2      	bne.n	8004d06 <sbrk_aligned+0x22>
 8004d20:	e7ef      	b.n	8004d02 <sbrk_aligned+0x1e>
 8004d22:	bf00      	nop
 8004d24:	20000348 	.word	0x20000348

08004d28 <_malloc_r>:
 8004d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d2c:	1ccd      	adds	r5, r1, #3
 8004d2e:	f025 0503 	bic.w	r5, r5, #3
 8004d32:	3508      	adds	r5, #8
 8004d34:	2d0c      	cmp	r5, #12
 8004d36:	bf38      	it	cc
 8004d38:	250c      	movcc	r5, #12
 8004d3a:	2d00      	cmp	r5, #0
 8004d3c:	4606      	mov	r6, r0
 8004d3e:	db01      	blt.n	8004d44 <_malloc_r+0x1c>
 8004d40:	42a9      	cmp	r1, r5
 8004d42:	d904      	bls.n	8004d4e <_malloc_r+0x26>
 8004d44:	230c      	movs	r3, #12
 8004d46:	6033      	str	r3, [r6, #0]
 8004d48:	2000      	movs	r0, #0
 8004d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004e24 <_malloc_r+0xfc>
 8004d52:	f000 f869 	bl	8004e28 <__malloc_lock>
 8004d56:	f8d8 3000 	ldr.w	r3, [r8]
 8004d5a:	461c      	mov	r4, r3
 8004d5c:	bb44      	cbnz	r4, 8004db0 <_malloc_r+0x88>
 8004d5e:	4629      	mov	r1, r5
 8004d60:	4630      	mov	r0, r6
 8004d62:	f7ff ffbf 	bl	8004ce4 <sbrk_aligned>
 8004d66:	1c43      	adds	r3, r0, #1
 8004d68:	4604      	mov	r4, r0
 8004d6a:	d158      	bne.n	8004e1e <_malloc_r+0xf6>
 8004d6c:	f8d8 4000 	ldr.w	r4, [r8]
 8004d70:	4627      	mov	r7, r4
 8004d72:	2f00      	cmp	r7, #0
 8004d74:	d143      	bne.n	8004dfe <_malloc_r+0xd6>
 8004d76:	2c00      	cmp	r4, #0
 8004d78:	d04b      	beq.n	8004e12 <_malloc_r+0xea>
 8004d7a:	6823      	ldr	r3, [r4, #0]
 8004d7c:	4639      	mov	r1, r7
 8004d7e:	4630      	mov	r0, r6
 8004d80:	eb04 0903 	add.w	r9, r4, r3
 8004d84:	f000 fb60 	bl	8005448 <_sbrk_r>
 8004d88:	4581      	cmp	r9, r0
 8004d8a:	d142      	bne.n	8004e12 <_malloc_r+0xea>
 8004d8c:	6821      	ldr	r1, [r4, #0]
 8004d8e:	4630      	mov	r0, r6
 8004d90:	1a6d      	subs	r5, r5, r1
 8004d92:	4629      	mov	r1, r5
 8004d94:	f7ff ffa6 	bl	8004ce4 <sbrk_aligned>
 8004d98:	3001      	adds	r0, #1
 8004d9a:	d03a      	beq.n	8004e12 <_malloc_r+0xea>
 8004d9c:	6823      	ldr	r3, [r4, #0]
 8004d9e:	442b      	add	r3, r5
 8004da0:	6023      	str	r3, [r4, #0]
 8004da2:	f8d8 3000 	ldr.w	r3, [r8]
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	bb62      	cbnz	r2, 8004e04 <_malloc_r+0xdc>
 8004daa:	f8c8 7000 	str.w	r7, [r8]
 8004dae:	e00f      	b.n	8004dd0 <_malloc_r+0xa8>
 8004db0:	6822      	ldr	r2, [r4, #0]
 8004db2:	1b52      	subs	r2, r2, r5
 8004db4:	d420      	bmi.n	8004df8 <_malloc_r+0xd0>
 8004db6:	2a0b      	cmp	r2, #11
 8004db8:	d917      	bls.n	8004dea <_malloc_r+0xc2>
 8004dba:	1961      	adds	r1, r4, r5
 8004dbc:	42a3      	cmp	r3, r4
 8004dbe:	6025      	str	r5, [r4, #0]
 8004dc0:	bf18      	it	ne
 8004dc2:	6059      	strne	r1, [r3, #4]
 8004dc4:	6863      	ldr	r3, [r4, #4]
 8004dc6:	bf08      	it	eq
 8004dc8:	f8c8 1000 	streq.w	r1, [r8]
 8004dcc:	5162      	str	r2, [r4, r5]
 8004dce:	604b      	str	r3, [r1, #4]
 8004dd0:	4630      	mov	r0, r6
 8004dd2:	f000 f82f 	bl	8004e34 <__malloc_unlock>
 8004dd6:	f104 000b 	add.w	r0, r4, #11
 8004dda:	1d23      	adds	r3, r4, #4
 8004ddc:	f020 0007 	bic.w	r0, r0, #7
 8004de0:	1ac2      	subs	r2, r0, r3
 8004de2:	bf1c      	itt	ne
 8004de4:	1a1b      	subne	r3, r3, r0
 8004de6:	50a3      	strne	r3, [r4, r2]
 8004de8:	e7af      	b.n	8004d4a <_malloc_r+0x22>
 8004dea:	6862      	ldr	r2, [r4, #4]
 8004dec:	42a3      	cmp	r3, r4
 8004dee:	bf0c      	ite	eq
 8004df0:	f8c8 2000 	streq.w	r2, [r8]
 8004df4:	605a      	strne	r2, [r3, #4]
 8004df6:	e7eb      	b.n	8004dd0 <_malloc_r+0xa8>
 8004df8:	4623      	mov	r3, r4
 8004dfa:	6864      	ldr	r4, [r4, #4]
 8004dfc:	e7ae      	b.n	8004d5c <_malloc_r+0x34>
 8004dfe:	463c      	mov	r4, r7
 8004e00:	687f      	ldr	r7, [r7, #4]
 8004e02:	e7b6      	b.n	8004d72 <_malloc_r+0x4a>
 8004e04:	461a      	mov	r2, r3
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	42a3      	cmp	r3, r4
 8004e0a:	d1fb      	bne.n	8004e04 <_malloc_r+0xdc>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	6053      	str	r3, [r2, #4]
 8004e10:	e7de      	b.n	8004dd0 <_malloc_r+0xa8>
 8004e12:	230c      	movs	r3, #12
 8004e14:	4630      	mov	r0, r6
 8004e16:	6033      	str	r3, [r6, #0]
 8004e18:	f000 f80c 	bl	8004e34 <__malloc_unlock>
 8004e1c:	e794      	b.n	8004d48 <_malloc_r+0x20>
 8004e1e:	6005      	str	r5, [r0, #0]
 8004e20:	e7d6      	b.n	8004dd0 <_malloc_r+0xa8>
 8004e22:	bf00      	nop
 8004e24:	2000034c 	.word	0x2000034c

08004e28 <__malloc_lock>:
 8004e28:	4801      	ldr	r0, [pc, #4]	@ (8004e30 <__malloc_lock+0x8>)
 8004e2a:	f7ff bf11 	b.w	8004c50 <__retarget_lock_acquire_recursive>
 8004e2e:	bf00      	nop
 8004e30:	20000344 	.word	0x20000344

08004e34 <__malloc_unlock>:
 8004e34:	4801      	ldr	r0, [pc, #4]	@ (8004e3c <__malloc_unlock+0x8>)
 8004e36:	f7ff bf0c 	b.w	8004c52 <__retarget_lock_release_recursive>
 8004e3a:	bf00      	nop
 8004e3c:	20000344 	.word	0x20000344

08004e40 <__ssputs_r>:
 8004e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e44:	461f      	mov	r7, r3
 8004e46:	688e      	ldr	r6, [r1, #8]
 8004e48:	4682      	mov	sl, r0
 8004e4a:	42be      	cmp	r6, r7
 8004e4c:	460c      	mov	r4, r1
 8004e4e:	4690      	mov	r8, r2
 8004e50:	680b      	ldr	r3, [r1, #0]
 8004e52:	d82d      	bhi.n	8004eb0 <__ssputs_r+0x70>
 8004e54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004e5c:	d026      	beq.n	8004eac <__ssputs_r+0x6c>
 8004e5e:	6965      	ldr	r5, [r4, #20]
 8004e60:	6909      	ldr	r1, [r1, #16]
 8004e62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e66:	eba3 0901 	sub.w	r9, r3, r1
 8004e6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e6e:	1c7b      	adds	r3, r7, #1
 8004e70:	444b      	add	r3, r9
 8004e72:	106d      	asrs	r5, r5, #1
 8004e74:	429d      	cmp	r5, r3
 8004e76:	bf38      	it	cc
 8004e78:	461d      	movcc	r5, r3
 8004e7a:	0553      	lsls	r3, r2, #21
 8004e7c:	d527      	bpl.n	8004ece <__ssputs_r+0x8e>
 8004e7e:	4629      	mov	r1, r5
 8004e80:	f7ff ff52 	bl	8004d28 <_malloc_r>
 8004e84:	4606      	mov	r6, r0
 8004e86:	b360      	cbz	r0, 8004ee2 <__ssputs_r+0xa2>
 8004e88:	464a      	mov	r2, r9
 8004e8a:	6921      	ldr	r1, [r4, #16]
 8004e8c:	f000 fafa 	bl	8005484 <memcpy>
 8004e90:	89a3      	ldrh	r3, [r4, #12]
 8004e92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e9a:	81a3      	strh	r3, [r4, #12]
 8004e9c:	6126      	str	r6, [r4, #16]
 8004e9e:	444e      	add	r6, r9
 8004ea0:	6026      	str	r6, [r4, #0]
 8004ea2:	463e      	mov	r6, r7
 8004ea4:	6165      	str	r5, [r4, #20]
 8004ea6:	eba5 0509 	sub.w	r5, r5, r9
 8004eaa:	60a5      	str	r5, [r4, #8]
 8004eac:	42be      	cmp	r6, r7
 8004eae:	d900      	bls.n	8004eb2 <__ssputs_r+0x72>
 8004eb0:	463e      	mov	r6, r7
 8004eb2:	4632      	mov	r2, r6
 8004eb4:	4641      	mov	r1, r8
 8004eb6:	6820      	ldr	r0, [r4, #0]
 8004eb8:	f000 faac 	bl	8005414 <memmove>
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	68a3      	ldr	r3, [r4, #8]
 8004ec0:	1b9b      	subs	r3, r3, r6
 8004ec2:	60a3      	str	r3, [r4, #8]
 8004ec4:	6823      	ldr	r3, [r4, #0]
 8004ec6:	4433      	add	r3, r6
 8004ec8:	6023      	str	r3, [r4, #0]
 8004eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ece:	462a      	mov	r2, r5
 8004ed0:	f000 fae6 	bl	80054a0 <_realloc_r>
 8004ed4:	4606      	mov	r6, r0
 8004ed6:	2800      	cmp	r0, #0
 8004ed8:	d1e0      	bne.n	8004e9c <__ssputs_r+0x5c>
 8004eda:	4650      	mov	r0, sl
 8004edc:	6921      	ldr	r1, [r4, #16]
 8004ede:	f7ff feb9 	bl	8004c54 <_free_r>
 8004ee2:	230c      	movs	r3, #12
 8004ee4:	f8ca 3000 	str.w	r3, [sl]
 8004ee8:	89a3      	ldrh	r3, [r4, #12]
 8004eea:	f04f 30ff 	mov.w	r0, #4294967295
 8004eee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ef2:	81a3      	strh	r3, [r4, #12]
 8004ef4:	e7e9      	b.n	8004eca <__ssputs_r+0x8a>
	...

08004ef8 <_svfiprintf_r>:
 8004ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004efc:	4698      	mov	r8, r3
 8004efe:	898b      	ldrh	r3, [r1, #12]
 8004f00:	4607      	mov	r7, r0
 8004f02:	061b      	lsls	r3, r3, #24
 8004f04:	460d      	mov	r5, r1
 8004f06:	4614      	mov	r4, r2
 8004f08:	b09d      	sub	sp, #116	@ 0x74
 8004f0a:	d510      	bpl.n	8004f2e <_svfiprintf_r+0x36>
 8004f0c:	690b      	ldr	r3, [r1, #16]
 8004f0e:	b973      	cbnz	r3, 8004f2e <_svfiprintf_r+0x36>
 8004f10:	2140      	movs	r1, #64	@ 0x40
 8004f12:	f7ff ff09 	bl	8004d28 <_malloc_r>
 8004f16:	6028      	str	r0, [r5, #0]
 8004f18:	6128      	str	r0, [r5, #16]
 8004f1a:	b930      	cbnz	r0, 8004f2a <_svfiprintf_r+0x32>
 8004f1c:	230c      	movs	r3, #12
 8004f1e:	603b      	str	r3, [r7, #0]
 8004f20:	f04f 30ff 	mov.w	r0, #4294967295
 8004f24:	b01d      	add	sp, #116	@ 0x74
 8004f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f2a:	2340      	movs	r3, #64	@ 0x40
 8004f2c:	616b      	str	r3, [r5, #20]
 8004f2e:	2300      	movs	r3, #0
 8004f30:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f32:	2320      	movs	r3, #32
 8004f34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004f38:	2330      	movs	r3, #48	@ 0x30
 8004f3a:	f04f 0901 	mov.w	r9, #1
 8004f3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f42:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80050dc <_svfiprintf_r+0x1e4>
 8004f46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004f4a:	4623      	mov	r3, r4
 8004f4c:	469a      	mov	sl, r3
 8004f4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f52:	b10a      	cbz	r2, 8004f58 <_svfiprintf_r+0x60>
 8004f54:	2a25      	cmp	r2, #37	@ 0x25
 8004f56:	d1f9      	bne.n	8004f4c <_svfiprintf_r+0x54>
 8004f58:	ebba 0b04 	subs.w	fp, sl, r4
 8004f5c:	d00b      	beq.n	8004f76 <_svfiprintf_r+0x7e>
 8004f5e:	465b      	mov	r3, fp
 8004f60:	4622      	mov	r2, r4
 8004f62:	4629      	mov	r1, r5
 8004f64:	4638      	mov	r0, r7
 8004f66:	f7ff ff6b 	bl	8004e40 <__ssputs_r>
 8004f6a:	3001      	adds	r0, #1
 8004f6c:	f000 80a7 	beq.w	80050be <_svfiprintf_r+0x1c6>
 8004f70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f72:	445a      	add	r2, fp
 8004f74:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f76:	f89a 3000 	ldrb.w	r3, [sl]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	f000 809f 	beq.w	80050be <_svfiprintf_r+0x1c6>
 8004f80:	2300      	movs	r3, #0
 8004f82:	f04f 32ff 	mov.w	r2, #4294967295
 8004f86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f8a:	f10a 0a01 	add.w	sl, sl, #1
 8004f8e:	9304      	str	r3, [sp, #16]
 8004f90:	9307      	str	r3, [sp, #28]
 8004f92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004f96:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f98:	4654      	mov	r4, sl
 8004f9a:	2205      	movs	r2, #5
 8004f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fa0:	484e      	ldr	r0, [pc, #312]	@ (80050dc <_svfiprintf_r+0x1e4>)
 8004fa2:	f000 fa61 	bl	8005468 <memchr>
 8004fa6:	9a04      	ldr	r2, [sp, #16]
 8004fa8:	b9d8      	cbnz	r0, 8004fe2 <_svfiprintf_r+0xea>
 8004faa:	06d0      	lsls	r0, r2, #27
 8004fac:	bf44      	itt	mi
 8004fae:	2320      	movmi	r3, #32
 8004fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004fb4:	0711      	lsls	r1, r2, #28
 8004fb6:	bf44      	itt	mi
 8004fb8:	232b      	movmi	r3, #43	@ 0x2b
 8004fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004fbe:	f89a 3000 	ldrb.w	r3, [sl]
 8004fc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fc4:	d015      	beq.n	8004ff2 <_svfiprintf_r+0xfa>
 8004fc6:	4654      	mov	r4, sl
 8004fc8:	2000      	movs	r0, #0
 8004fca:	f04f 0c0a 	mov.w	ip, #10
 8004fce:	9a07      	ldr	r2, [sp, #28]
 8004fd0:	4621      	mov	r1, r4
 8004fd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004fd6:	3b30      	subs	r3, #48	@ 0x30
 8004fd8:	2b09      	cmp	r3, #9
 8004fda:	d94b      	bls.n	8005074 <_svfiprintf_r+0x17c>
 8004fdc:	b1b0      	cbz	r0, 800500c <_svfiprintf_r+0x114>
 8004fde:	9207      	str	r2, [sp, #28]
 8004fe0:	e014      	b.n	800500c <_svfiprintf_r+0x114>
 8004fe2:	eba0 0308 	sub.w	r3, r0, r8
 8004fe6:	fa09 f303 	lsl.w	r3, r9, r3
 8004fea:	4313      	orrs	r3, r2
 8004fec:	46a2      	mov	sl, r4
 8004fee:	9304      	str	r3, [sp, #16]
 8004ff0:	e7d2      	b.n	8004f98 <_svfiprintf_r+0xa0>
 8004ff2:	9b03      	ldr	r3, [sp, #12]
 8004ff4:	1d19      	adds	r1, r3, #4
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	9103      	str	r1, [sp, #12]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	bfbb      	ittet	lt
 8004ffe:	425b      	neglt	r3, r3
 8005000:	f042 0202 	orrlt.w	r2, r2, #2
 8005004:	9307      	strge	r3, [sp, #28]
 8005006:	9307      	strlt	r3, [sp, #28]
 8005008:	bfb8      	it	lt
 800500a:	9204      	strlt	r2, [sp, #16]
 800500c:	7823      	ldrb	r3, [r4, #0]
 800500e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005010:	d10a      	bne.n	8005028 <_svfiprintf_r+0x130>
 8005012:	7863      	ldrb	r3, [r4, #1]
 8005014:	2b2a      	cmp	r3, #42	@ 0x2a
 8005016:	d132      	bne.n	800507e <_svfiprintf_r+0x186>
 8005018:	9b03      	ldr	r3, [sp, #12]
 800501a:	3402      	adds	r4, #2
 800501c:	1d1a      	adds	r2, r3, #4
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	9203      	str	r2, [sp, #12]
 8005022:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005026:	9305      	str	r3, [sp, #20]
 8005028:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80050e0 <_svfiprintf_r+0x1e8>
 800502c:	2203      	movs	r2, #3
 800502e:	4650      	mov	r0, sl
 8005030:	7821      	ldrb	r1, [r4, #0]
 8005032:	f000 fa19 	bl	8005468 <memchr>
 8005036:	b138      	cbz	r0, 8005048 <_svfiprintf_r+0x150>
 8005038:	2240      	movs	r2, #64	@ 0x40
 800503a:	9b04      	ldr	r3, [sp, #16]
 800503c:	eba0 000a 	sub.w	r0, r0, sl
 8005040:	4082      	lsls	r2, r0
 8005042:	4313      	orrs	r3, r2
 8005044:	3401      	adds	r4, #1
 8005046:	9304      	str	r3, [sp, #16]
 8005048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800504c:	2206      	movs	r2, #6
 800504e:	4825      	ldr	r0, [pc, #148]	@ (80050e4 <_svfiprintf_r+0x1ec>)
 8005050:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005054:	f000 fa08 	bl	8005468 <memchr>
 8005058:	2800      	cmp	r0, #0
 800505a:	d036      	beq.n	80050ca <_svfiprintf_r+0x1d2>
 800505c:	4b22      	ldr	r3, [pc, #136]	@ (80050e8 <_svfiprintf_r+0x1f0>)
 800505e:	bb1b      	cbnz	r3, 80050a8 <_svfiprintf_r+0x1b0>
 8005060:	9b03      	ldr	r3, [sp, #12]
 8005062:	3307      	adds	r3, #7
 8005064:	f023 0307 	bic.w	r3, r3, #7
 8005068:	3308      	adds	r3, #8
 800506a:	9303      	str	r3, [sp, #12]
 800506c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800506e:	4433      	add	r3, r6
 8005070:	9309      	str	r3, [sp, #36]	@ 0x24
 8005072:	e76a      	b.n	8004f4a <_svfiprintf_r+0x52>
 8005074:	460c      	mov	r4, r1
 8005076:	2001      	movs	r0, #1
 8005078:	fb0c 3202 	mla	r2, ip, r2, r3
 800507c:	e7a8      	b.n	8004fd0 <_svfiprintf_r+0xd8>
 800507e:	2300      	movs	r3, #0
 8005080:	f04f 0c0a 	mov.w	ip, #10
 8005084:	4619      	mov	r1, r3
 8005086:	3401      	adds	r4, #1
 8005088:	9305      	str	r3, [sp, #20]
 800508a:	4620      	mov	r0, r4
 800508c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005090:	3a30      	subs	r2, #48	@ 0x30
 8005092:	2a09      	cmp	r2, #9
 8005094:	d903      	bls.n	800509e <_svfiprintf_r+0x1a6>
 8005096:	2b00      	cmp	r3, #0
 8005098:	d0c6      	beq.n	8005028 <_svfiprintf_r+0x130>
 800509a:	9105      	str	r1, [sp, #20]
 800509c:	e7c4      	b.n	8005028 <_svfiprintf_r+0x130>
 800509e:	4604      	mov	r4, r0
 80050a0:	2301      	movs	r3, #1
 80050a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80050a6:	e7f0      	b.n	800508a <_svfiprintf_r+0x192>
 80050a8:	ab03      	add	r3, sp, #12
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	462a      	mov	r2, r5
 80050ae:	4638      	mov	r0, r7
 80050b0:	4b0e      	ldr	r3, [pc, #56]	@ (80050ec <_svfiprintf_r+0x1f4>)
 80050b2:	a904      	add	r1, sp, #16
 80050b4:	f3af 8000 	nop.w
 80050b8:	1c42      	adds	r2, r0, #1
 80050ba:	4606      	mov	r6, r0
 80050bc:	d1d6      	bne.n	800506c <_svfiprintf_r+0x174>
 80050be:	89ab      	ldrh	r3, [r5, #12]
 80050c0:	065b      	lsls	r3, r3, #25
 80050c2:	f53f af2d 	bmi.w	8004f20 <_svfiprintf_r+0x28>
 80050c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80050c8:	e72c      	b.n	8004f24 <_svfiprintf_r+0x2c>
 80050ca:	ab03      	add	r3, sp, #12
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	462a      	mov	r2, r5
 80050d0:	4638      	mov	r0, r7
 80050d2:	4b06      	ldr	r3, [pc, #24]	@ (80050ec <_svfiprintf_r+0x1f4>)
 80050d4:	a904      	add	r1, sp, #16
 80050d6:	f000 f87d 	bl	80051d4 <_printf_i>
 80050da:	e7ed      	b.n	80050b8 <_svfiprintf_r+0x1c0>
 80050dc:	08005588 	.word	0x08005588
 80050e0:	0800558e 	.word	0x0800558e
 80050e4:	08005592 	.word	0x08005592
 80050e8:	00000000 	.word	0x00000000
 80050ec:	08004e41 	.word	0x08004e41

080050f0 <_printf_common>:
 80050f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050f4:	4616      	mov	r6, r2
 80050f6:	4698      	mov	r8, r3
 80050f8:	688a      	ldr	r2, [r1, #8]
 80050fa:	690b      	ldr	r3, [r1, #16]
 80050fc:	4607      	mov	r7, r0
 80050fe:	4293      	cmp	r3, r2
 8005100:	bfb8      	it	lt
 8005102:	4613      	movlt	r3, r2
 8005104:	6033      	str	r3, [r6, #0]
 8005106:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800510a:	460c      	mov	r4, r1
 800510c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005110:	b10a      	cbz	r2, 8005116 <_printf_common+0x26>
 8005112:	3301      	adds	r3, #1
 8005114:	6033      	str	r3, [r6, #0]
 8005116:	6823      	ldr	r3, [r4, #0]
 8005118:	0699      	lsls	r1, r3, #26
 800511a:	bf42      	ittt	mi
 800511c:	6833      	ldrmi	r3, [r6, #0]
 800511e:	3302      	addmi	r3, #2
 8005120:	6033      	strmi	r3, [r6, #0]
 8005122:	6825      	ldr	r5, [r4, #0]
 8005124:	f015 0506 	ands.w	r5, r5, #6
 8005128:	d106      	bne.n	8005138 <_printf_common+0x48>
 800512a:	f104 0a19 	add.w	sl, r4, #25
 800512e:	68e3      	ldr	r3, [r4, #12]
 8005130:	6832      	ldr	r2, [r6, #0]
 8005132:	1a9b      	subs	r3, r3, r2
 8005134:	42ab      	cmp	r3, r5
 8005136:	dc2b      	bgt.n	8005190 <_printf_common+0xa0>
 8005138:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800513c:	6822      	ldr	r2, [r4, #0]
 800513e:	3b00      	subs	r3, #0
 8005140:	bf18      	it	ne
 8005142:	2301      	movne	r3, #1
 8005144:	0692      	lsls	r2, r2, #26
 8005146:	d430      	bmi.n	80051aa <_printf_common+0xba>
 8005148:	4641      	mov	r1, r8
 800514a:	4638      	mov	r0, r7
 800514c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005150:	47c8      	blx	r9
 8005152:	3001      	adds	r0, #1
 8005154:	d023      	beq.n	800519e <_printf_common+0xae>
 8005156:	6823      	ldr	r3, [r4, #0]
 8005158:	6922      	ldr	r2, [r4, #16]
 800515a:	f003 0306 	and.w	r3, r3, #6
 800515e:	2b04      	cmp	r3, #4
 8005160:	bf14      	ite	ne
 8005162:	2500      	movne	r5, #0
 8005164:	6833      	ldreq	r3, [r6, #0]
 8005166:	f04f 0600 	mov.w	r6, #0
 800516a:	bf08      	it	eq
 800516c:	68e5      	ldreq	r5, [r4, #12]
 800516e:	f104 041a 	add.w	r4, r4, #26
 8005172:	bf08      	it	eq
 8005174:	1aed      	subeq	r5, r5, r3
 8005176:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800517a:	bf08      	it	eq
 800517c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005180:	4293      	cmp	r3, r2
 8005182:	bfc4      	itt	gt
 8005184:	1a9b      	subgt	r3, r3, r2
 8005186:	18ed      	addgt	r5, r5, r3
 8005188:	42b5      	cmp	r5, r6
 800518a:	d11a      	bne.n	80051c2 <_printf_common+0xd2>
 800518c:	2000      	movs	r0, #0
 800518e:	e008      	b.n	80051a2 <_printf_common+0xb2>
 8005190:	2301      	movs	r3, #1
 8005192:	4652      	mov	r2, sl
 8005194:	4641      	mov	r1, r8
 8005196:	4638      	mov	r0, r7
 8005198:	47c8      	blx	r9
 800519a:	3001      	adds	r0, #1
 800519c:	d103      	bne.n	80051a6 <_printf_common+0xb6>
 800519e:	f04f 30ff 	mov.w	r0, #4294967295
 80051a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051a6:	3501      	adds	r5, #1
 80051a8:	e7c1      	b.n	800512e <_printf_common+0x3e>
 80051aa:	2030      	movs	r0, #48	@ 0x30
 80051ac:	18e1      	adds	r1, r4, r3
 80051ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80051b2:	1c5a      	adds	r2, r3, #1
 80051b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80051b8:	4422      	add	r2, r4
 80051ba:	3302      	adds	r3, #2
 80051bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80051c0:	e7c2      	b.n	8005148 <_printf_common+0x58>
 80051c2:	2301      	movs	r3, #1
 80051c4:	4622      	mov	r2, r4
 80051c6:	4641      	mov	r1, r8
 80051c8:	4638      	mov	r0, r7
 80051ca:	47c8      	blx	r9
 80051cc:	3001      	adds	r0, #1
 80051ce:	d0e6      	beq.n	800519e <_printf_common+0xae>
 80051d0:	3601      	adds	r6, #1
 80051d2:	e7d9      	b.n	8005188 <_printf_common+0x98>

080051d4 <_printf_i>:
 80051d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051d8:	7e0f      	ldrb	r7, [r1, #24]
 80051da:	4691      	mov	r9, r2
 80051dc:	2f78      	cmp	r7, #120	@ 0x78
 80051de:	4680      	mov	r8, r0
 80051e0:	460c      	mov	r4, r1
 80051e2:	469a      	mov	sl, r3
 80051e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80051e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80051ea:	d807      	bhi.n	80051fc <_printf_i+0x28>
 80051ec:	2f62      	cmp	r7, #98	@ 0x62
 80051ee:	d80a      	bhi.n	8005206 <_printf_i+0x32>
 80051f0:	2f00      	cmp	r7, #0
 80051f2:	f000 80d3 	beq.w	800539c <_printf_i+0x1c8>
 80051f6:	2f58      	cmp	r7, #88	@ 0x58
 80051f8:	f000 80ba 	beq.w	8005370 <_printf_i+0x19c>
 80051fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005200:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005204:	e03a      	b.n	800527c <_printf_i+0xa8>
 8005206:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800520a:	2b15      	cmp	r3, #21
 800520c:	d8f6      	bhi.n	80051fc <_printf_i+0x28>
 800520e:	a101      	add	r1, pc, #4	@ (adr r1, 8005214 <_printf_i+0x40>)
 8005210:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005214:	0800526d 	.word	0x0800526d
 8005218:	08005281 	.word	0x08005281
 800521c:	080051fd 	.word	0x080051fd
 8005220:	080051fd 	.word	0x080051fd
 8005224:	080051fd 	.word	0x080051fd
 8005228:	080051fd 	.word	0x080051fd
 800522c:	08005281 	.word	0x08005281
 8005230:	080051fd 	.word	0x080051fd
 8005234:	080051fd 	.word	0x080051fd
 8005238:	080051fd 	.word	0x080051fd
 800523c:	080051fd 	.word	0x080051fd
 8005240:	08005383 	.word	0x08005383
 8005244:	080052ab 	.word	0x080052ab
 8005248:	0800533d 	.word	0x0800533d
 800524c:	080051fd 	.word	0x080051fd
 8005250:	080051fd 	.word	0x080051fd
 8005254:	080053a5 	.word	0x080053a5
 8005258:	080051fd 	.word	0x080051fd
 800525c:	080052ab 	.word	0x080052ab
 8005260:	080051fd 	.word	0x080051fd
 8005264:	080051fd 	.word	0x080051fd
 8005268:	08005345 	.word	0x08005345
 800526c:	6833      	ldr	r3, [r6, #0]
 800526e:	1d1a      	adds	r2, r3, #4
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	6032      	str	r2, [r6, #0]
 8005274:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005278:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800527c:	2301      	movs	r3, #1
 800527e:	e09e      	b.n	80053be <_printf_i+0x1ea>
 8005280:	6833      	ldr	r3, [r6, #0]
 8005282:	6820      	ldr	r0, [r4, #0]
 8005284:	1d19      	adds	r1, r3, #4
 8005286:	6031      	str	r1, [r6, #0]
 8005288:	0606      	lsls	r6, r0, #24
 800528a:	d501      	bpl.n	8005290 <_printf_i+0xbc>
 800528c:	681d      	ldr	r5, [r3, #0]
 800528e:	e003      	b.n	8005298 <_printf_i+0xc4>
 8005290:	0645      	lsls	r5, r0, #25
 8005292:	d5fb      	bpl.n	800528c <_printf_i+0xb8>
 8005294:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005298:	2d00      	cmp	r5, #0
 800529a:	da03      	bge.n	80052a4 <_printf_i+0xd0>
 800529c:	232d      	movs	r3, #45	@ 0x2d
 800529e:	426d      	negs	r5, r5
 80052a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052a4:	230a      	movs	r3, #10
 80052a6:	4859      	ldr	r0, [pc, #356]	@ (800540c <_printf_i+0x238>)
 80052a8:	e011      	b.n	80052ce <_printf_i+0xfa>
 80052aa:	6821      	ldr	r1, [r4, #0]
 80052ac:	6833      	ldr	r3, [r6, #0]
 80052ae:	0608      	lsls	r0, r1, #24
 80052b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80052b4:	d402      	bmi.n	80052bc <_printf_i+0xe8>
 80052b6:	0649      	lsls	r1, r1, #25
 80052b8:	bf48      	it	mi
 80052ba:	b2ad      	uxthmi	r5, r5
 80052bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80052be:	6033      	str	r3, [r6, #0]
 80052c0:	bf14      	ite	ne
 80052c2:	230a      	movne	r3, #10
 80052c4:	2308      	moveq	r3, #8
 80052c6:	4851      	ldr	r0, [pc, #324]	@ (800540c <_printf_i+0x238>)
 80052c8:	2100      	movs	r1, #0
 80052ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80052ce:	6866      	ldr	r6, [r4, #4]
 80052d0:	2e00      	cmp	r6, #0
 80052d2:	bfa8      	it	ge
 80052d4:	6821      	ldrge	r1, [r4, #0]
 80052d6:	60a6      	str	r6, [r4, #8]
 80052d8:	bfa4      	itt	ge
 80052da:	f021 0104 	bicge.w	r1, r1, #4
 80052de:	6021      	strge	r1, [r4, #0]
 80052e0:	b90d      	cbnz	r5, 80052e6 <_printf_i+0x112>
 80052e2:	2e00      	cmp	r6, #0
 80052e4:	d04b      	beq.n	800537e <_printf_i+0x1aa>
 80052e6:	4616      	mov	r6, r2
 80052e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80052ec:	fb03 5711 	mls	r7, r3, r1, r5
 80052f0:	5dc7      	ldrb	r7, [r0, r7]
 80052f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052f6:	462f      	mov	r7, r5
 80052f8:	42bb      	cmp	r3, r7
 80052fa:	460d      	mov	r5, r1
 80052fc:	d9f4      	bls.n	80052e8 <_printf_i+0x114>
 80052fe:	2b08      	cmp	r3, #8
 8005300:	d10b      	bne.n	800531a <_printf_i+0x146>
 8005302:	6823      	ldr	r3, [r4, #0]
 8005304:	07df      	lsls	r7, r3, #31
 8005306:	d508      	bpl.n	800531a <_printf_i+0x146>
 8005308:	6923      	ldr	r3, [r4, #16]
 800530a:	6861      	ldr	r1, [r4, #4]
 800530c:	4299      	cmp	r1, r3
 800530e:	bfde      	ittt	le
 8005310:	2330      	movle	r3, #48	@ 0x30
 8005312:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005316:	f106 36ff 	addle.w	r6, r6, #4294967295
 800531a:	1b92      	subs	r2, r2, r6
 800531c:	6122      	str	r2, [r4, #16]
 800531e:	464b      	mov	r3, r9
 8005320:	4621      	mov	r1, r4
 8005322:	4640      	mov	r0, r8
 8005324:	f8cd a000 	str.w	sl, [sp]
 8005328:	aa03      	add	r2, sp, #12
 800532a:	f7ff fee1 	bl	80050f0 <_printf_common>
 800532e:	3001      	adds	r0, #1
 8005330:	d14a      	bne.n	80053c8 <_printf_i+0x1f4>
 8005332:	f04f 30ff 	mov.w	r0, #4294967295
 8005336:	b004      	add	sp, #16
 8005338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800533c:	6823      	ldr	r3, [r4, #0]
 800533e:	f043 0320 	orr.w	r3, r3, #32
 8005342:	6023      	str	r3, [r4, #0]
 8005344:	2778      	movs	r7, #120	@ 0x78
 8005346:	4832      	ldr	r0, [pc, #200]	@ (8005410 <_printf_i+0x23c>)
 8005348:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800534c:	6823      	ldr	r3, [r4, #0]
 800534e:	6831      	ldr	r1, [r6, #0]
 8005350:	061f      	lsls	r7, r3, #24
 8005352:	f851 5b04 	ldr.w	r5, [r1], #4
 8005356:	d402      	bmi.n	800535e <_printf_i+0x18a>
 8005358:	065f      	lsls	r7, r3, #25
 800535a:	bf48      	it	mi
 800535c:	b2ad      	uxthmi	r5, r5
 800535e:	6031      	str	r1, [r6, #0]
 8005360:	07d9      	lsls	r1, r3, #31
 8005362:	bf44      	itt	mi
 8005364:	f043 0320 	orrmi.w	r3, r3, #32
 8005368:	6023      	strmi	r3, [r4, #0]
 800536a:	b11d      	cbz	r5, 8005374 <_printf_i+0x1a0>
 800536c:	2310      	movs	r3, #16
 800536e:	e7ab      	b.n	80052c8 <_printf_i+0xf4>
 8005370:	4826      	ldr	r0, [pc, #152]	@ (800540c <_printf_i+0x238>)
 8005372:	e7e9      	b.n	8005348 <_printf_i+0x174>
 8005374:	6823      	ldr	r3, [r4, #0]
 8005376:	f023 0320 	bic.w	r3, r3, #32
 800537a:	6023      	str	r3, [r4, #0]
 800537c:	e7f6      	b.n	800536c <_printf_i+0x198>
 800537e:	4616      	mov	r6, r2
 8005380:	e7bd      	b.n	80052fe <_printf_i+0x12a>
 8005382:	6833      	ldr	r3, [r6, #0]
 8005384:	6825      	ldr	r5, [r4, #0]
 8005386:	1d18      	adds	r0, r3, #4
 8005388:	6961      	ldr	r1, [r4, #20]
 800538a:	6030      	str	r0, [r6, #0]
 800538c:	062e      	lsls	r6, r5, #24
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	d501      	bpl.n	8005396 <_printf_i+0x1c2>
 8005392:	6019      	str	r1, [r3, #0]
 8005394:	e002      	b.n	800539c <_printf_i+0x1c8>
 8005396:	0668      	lsls	r0, r5, #25
 8005398:	d5fb      	bpl.n	8005392 <_printf_i+0x1be>
 800539a:	8019      	strh	r1, [r3, #0]
 800539c:	2300      	movs	r3, #0
 800539e:	4616      	mov	r6, r2
 80053a0:	6123      	str	r3, [r4, #16]
 80053a2:	e7bc      	b.n	800531e <_printf_i+0x14a>
 80053a4:	6833      	ldr	r3, [r6, #0]
 80053a6:	2100      	movs	r1, #0
 80053a8:	1d1a      	adds	r2, r3, #4
 80053aa:	6032      	str	r2, [r6, #0]
 80053ac:	681e      	ldr	r6, [r3, #0]
 80053ae:	6862      	ldr	r2, [r4, #4]
 80053b0:	4630      	mov	r0, r6
 80053b2:	f000 f859 	bl	8005468 <memchr>
 80053b6:	b108      	cbz	r0, 80053bc <_printf_i+0x1e8>
 80053b8:	1b80      	subs	r0, r0, r6
 80053ba:	6060      	str	r0, [r4, #4]
 80053bc:	6863      	ldr	r3, [r4, #4]
 80053be:	6123      	str	r3, [r4, #16]
 80053c0:	2300      	movs	r3, #0
 80053c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053c6:	e7aa      	b.n	800531e <_printf_i+0x14a>
 80053c8:	4632      	mov	r2, r6
 80053ca:	4649      	mov	r1, r9
 80053cc:	4640      	mov	r0, r8
 80053ce:	6923      	ldr	r3, [r4, #16]
 80053d0:	47d0      	blx	sl
 80053d2:	3001      	adds	r0, #1
 80053d4:	d0ad      	beq.n	8005332 <_printf_i+0x15e>
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	079b      	lsls	r3, r3, #30
 80053da:	d413      	bmi.n	8005404 <_printf_i+0x230>
 80053dc:	68e0      	ldr	r0, [r4, #12]
 80053de:	9b03      	ldr	r3, [sp, #12]
 80053e0:	4298      	cmp	r0, r3
 80053e2:	bfb8      	it	lt
 80053e4:	4618      	movlt	r0, r3
 80053e6:	e7a6      	b.n	8005336 <_printf_i+0x162>
 80053e8:	2301      	movs	r3, #1
 80053ea:	4632      	mov	r2, r6
 80053ec:	4649      	mov	r1, r9
 80053ee:	4640      	mov	r0, r8
 80053f0:	47d0      	blx	sl
 80053f2:	3001      	adds	r0, #1
 80053f4:	d09d      	beq.n	8005332 <_printf_i+0x15e>
 80053f6:	3501      	adds	r5, #1
 80053f8:	68e3      	ldr	r3, [r4, #12]
 80053fa:	9903      	ldr	r1, [sp, #12]
 80053fc:	1a5b      	subs	r3, r3, r1
 80053fe:	42ab      	cmp	r3, r5
 8005400:	dcf2      	bgt.n	80053e8 <_printf_i+0x214>
 8005402:	e7eb      	b.n	80053dc <_printf_i+0x208>
 8005404:	2500      	movs	r5, #0
 8005406:	f104 0619 	add.w	r6, r4, #25
 800540a:	e7f5      	b.n	80053f8 <_printf_i+0x224>
 800540c:	08005599 	.word	0x08005599
 8005410:	080055aa 	.word	0x080055aa

08005414 <memmove>:
 8005414:	4288      	cmp	r0, r1
 8005416:	b510      	push	{r4, lr}
 8005418:	eb01 0402 	add.w	r4, r1, r2
 800541c:	d902      	bls.n	8005424 <memmove+0x10>
 800541e:	4284      	cmp	r4, r0
 8005420:	4623      	mov	r3, r4
 8005422:	d807      	bhi.n	8005434 <memmove+0x20>
 8005424:	1e43      	subs	r3, r0, #1
 8005426:	42a1      	cmp	r1, r4
 8005428:	d008      	beq.n	800543c <memmove+0x28>
 800542a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800542e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005432:	e7f8      	b.n	8005426 <memmove+0x12>
 8005434:	4601      	mov	r1, r0
 8005436:	4402      	add	r2, r0
 8005438:	428a      	cmp	r2, r1
 800543a:	d100      	bne.n	800543e <memmove+0x2a>
 800543c:	bd10      	pop	{r4, pc}
 800543e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005442:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005446:	e7f7      	b.n	8005438 <memmove+0x24>

08005448 <_sbrk_r>:
 8005448:	b538      	push	{r3, r4, r5, lr}
 800544a:	2300      	movs	r3, #0
 800544c:	4d05      	ldr	r5, [pc, #20]	@ (8005464 <_sbrk_r+0x1c>)
 800544e:	4604      	mov	r4, r0
 8005450:	4608      	mov	r0, r1
 8005452:	602b      	str	r3, [r5, #0]
 8005454:	f7fc f8de 	bl	8001614 <_sbrk>
 8005458:	1c43      	adds	r3, r0, #1
 800545a:	d102      	bne.n	8005462 <_sbrk_r+0x1a>
 800545c:	682b      	ldr	r3, [r5, #0]
 800545e:	b103      	cbz	r3, 8005462 <_sbrk_r+0x1a>
 8005460:	6023      	str	r3, [r4, #0]
 8005462:	bd38      	pop	{r3, r4, r5, pc}
 8005464:	20000340 	.word	0x20000340

08005468 <memchr>:
 8005468:	4603      	mov	r3, r0
 800546a:	b510      	push	{r4, lr}
 800546c:	b2c9      	uxtb	r1, r1
 800546e:	4402      	add	r2, r0
 8005470:	4293      	cmp	r3, r2
 8005472:	4618      	mov	r0, r3
 8005474:	d101      	bne.n	800547a <memchr+0x12>
 8005476:	2000      	movs	r0, #0
 8005478:	e003      	b.n	8005482 <memchr+0x1a>
 800547a:	7804      	ldrb	r4, [r0, #0]
 800547c:	3301      	adds	r3, #1
 800547e:	428c      	cmp	r4, r1
 8005480:	d1f6      	bne.n	8005470 <memchr+0x8>
 8005482:	bd10      	pop	{r4, pc}

08005484 <memcpy>:
 8005484:	440a      	add	r2, r1
 8005486:	4291      	cmp	r1, r2
 8005488:	f100 33ff 	add.w	r3, r0, #4294967295
 800548c:	d100      	bne.n	8005490 <memcpy+0xc>
 800548e:	4770      	bx	lr
 8005490:	b510      	push	{r4, lr}
 8005492:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005496:	4291      	cmp	r1, r2
 8005498:	f803 4f01 	strb.w	r4, [r3, #1]!
 800549c:	d1f9      	bne.n	8005492 <memcpy+0xe>
 800549e:	bd10      	pop	{r4, pc}

080054a0 <_realloc_r>:
 80054a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054a4:	4680      	mov	r8, r0
 80054a6:	4615      	mov	r5, r2
 80054a8:	460c      	mov	r4, r1
 80054aa:	b921      	cbnz	r1, 80054b6 <_realloc_r+0x16>
 80054ac:	4611      	mov	r1, r2
 80054ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054b2:	f7ff bc39 	b.w	8004d28 <_malloc_r>
 80054b6:	b92a      	cbnz	r2, 80054c4 <_realloc_r+0x24>
 80054b8:	f7ff fbcc 	bl	8004c54 <_free_r>
 80054bc:	2400      	movs	r4, #0
 80054be:	4620      	mov	r0, r4
 80054c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054c4:	f000 f81a 	bl	80054fc <_malloc_usable_size_r>
 80054c8:	4285      	cmp	r5, r0
 80054ca:	4606      	mov	r6, r0
 80054cc:	d802      	bhi.n	80054d4 <_realloc_r+0x34>
 80054ce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80054d2:	d8f4      	bhi.n	80054be <_realloc_r+0x1e>
 80054d4:	4629      	mov	r1, r5
 80054d6:	4640      	mov	r0, r8
 80054d8:	f7ff fc26 	bl	8004d28 <_malloc_r>
 80054dc:	4607      	mov	r7, r0
 80054de:	2800      	cmp	r0, #0
 80054e0:	d0ec      	beq.n	80054bc <_realloc_r+0x1c>
 80054e2:	42b5      	cmp	r5, r6
 80054e4:	462a      	mov	r2, r5
 80054e6:	4621      	mov	r1, r4
 80054e8:	bf28      	it	cs
 80054ea:	4632      	movcs	r2, r6
 80054ec:	f7ff ffca 	bl	8005484 <memcpy>
 80054f0:	4621      	mov	r1, r4
 80054f2:	4640      	mov	r0, r8
 80054f4:	f7ff fbae 	bl	8004c54 <_free_r>
 80054f8:	463c      	mov	r4, r7
 80054fa:	e7e0      	b.n	80054be <_realloc_r+0x1e>

080054fc <_malloc_usable_size_r>:
 80054fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005500:	1f18      	subs	r0, r3, #4
 8005502:	2b00      	cmp	r3, #0
 8005504:	bfbc      	itt	lt
 8005506:	580b      	ldrlt	r3, [r1, r0]
 8005508:	18c0      	addlt	r0, r0, r3
 800550a:	4770      	bx	lr

0800550c <_init>:
 800550c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800550e:	bf00      	nop
 8005510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005512:	bc08      	pop	{r3}
 8005514:	469e      	mov	lr, r3
 8005516:	4770      	bx	lr

08005518 <_fini>:
 8005518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800551a:	bf00      	nop
 800551c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800551e:	bc08      	pop	{r3}
 8005520:	469e      	mov	lr, r3
 8005522:	4770      	bx	lr
