

================================================================
== Vitis HLS Report for 'maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1'
================================================================
* Date:           Mon Oct 28 10:46:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxPool_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.735 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_1  |       32|       32|         1|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [maxPool_1.cpp:139]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_12, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_13, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_14, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_15, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln139 = store i6 0, i6 %j" [maxPool_1.cpp:139]   --->   Operation 21 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_140_2"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [maxPool_1.cpp:139]   --->   Operation 23 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%icmp_ln139 = icmp_eq  i6 %j_1, i6 32" [maxPool_1.cpp:139]   --->   Operation 24 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln139 = add i6 %j_1, i6 1" [maxPool_1.cpp:139]   --->   Operation 25 'add' 'add_ln139' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %VITIS_LOOP_140_2.split, void %for.inc46.exitStub" [maxPool_1.cpp:139]   --->   Operation 26 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i6 %j_1" [maxPool_1.cpp:139]   --->   Operation 27 'zext' 'zext_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [maxPool_1.cpp:139]   --->   Operation 28 'specpipeline' 'specpipeline_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [maxPool_1.cpp:139]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [maxPool_1.cpp:139]   --->   Operation 30 'specloopname' 'specloopname_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 31 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 32 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 33 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 34 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 35 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 36 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 37 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 38 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_8_addr = getelementptr i32 %buf_8, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 39 'getelementptr' 'buf_8_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_9_addr = getelementptr i32 %buf_9, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 40 'getelementptr' 'buf_9_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf_10_addr = getelementptr i32 %buf_10, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 41 'getelementptr' 'buf_10_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_11_addr = getelementptr i32 %buf_11, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 42 'getelementptr' 'buf_11_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_12_addr = getelementptr i32 %buf_12, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 43 'getelementptr' 'buf_12_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_13_addr = getelementptr i32 %buf_13, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 44 'getelementptr' 'buf_13_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_14_addr = getelementptr i32 %buf_14, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 45 'getelementptr' 'buf_14_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_15_addr = getelementptr i32 %buf_15, i64 0, i64 %zext_ln139" [maxPool_1.cpp:142]   --->   Operation 46 'getelementptr' 'buf_15_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_addr" [maxPool_1.cpp:142]   --->   Operation 47 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_1_addr" [maxPool_1.cpp:142]   --->   Operation 48 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_2_addr" [maxPool_1.cpp:142]   --->   Operation 49 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_3_addr" [maxPool_1.cpp:142]   --->   Operation 50 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_4_addr" [maxPool_1.cpp:142]   --->   Operation 51 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_5_addr" [maxPool_1.cpp:142]   --->   Operation 52 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_6_addr" [maxPool_1.cpp:142]   --->   Operation 53 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_7_addr" [maxPool_1.cpp:142]   --->   Operation 54 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_8_addr" [maxPool_1.cpp:142]   --->   Operation 55 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_9_addr" [maxPool_1.cpp:142]   --->   Operation 56 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_10_addr" [maxPool_1.cpp:142]   --->   Operation 57 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_11_addr" [maxPool_1.cpp:142]   --->   Operation 58 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_12_addr" [maxPool_1.cpp:142]   --->   Operation 59 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_13_addr" [maxPool_1.cpp:142]   --->   Operation 60 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_14_addr" [maxPool_1.cpp:142]   --->   Operation 61 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln142 = store i32 4293967297, i5 %buf_15_addr" [maxPool_1.cpp:142]   --->   Operation 62 'store' 'store_ln142' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln139 = store i6 %add_ln139, i6 %j" [maxPool_1.cpp:139]   --->   Operation 63 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln139 = br void %VITIS_LOOP_140_2" [maxPool_1.cpp:139]   --->   Operation 64 'br' 'br_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.735ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln139', maxPool_1.cpp:139) of constant 0 on local variable 'j', maxPool_1.cpp:139 [34]  (1.588 ns)
	'load' operation 6 bit ('j', maxPool_1.cpp:139) on local variable 'j', maxPool_1.cpp:139 [37]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln139', maxPool_1.cpp:139) [38]  (1.825 ns)
	'store' operation 0 bit ('store_ln142', maxPool_1.cpp:142) of constant 4293967297 on array 'buf_r' [62]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
