// Seed: 1948169583
macromodule module_0 #(
    parameter id_2 = 32'd12,
    parameter id_5 = 32'd90
) (
    input supply1 id_0,
    input uwire id_1,
    input wire _id_2,
    input wand id_3,
    input tri0 id_4,
    input supply1 _id_5,
    input wor id_6,
    input wire id_7,
    output wand id_8,
    input wand id_9,
    output tri id_10,
    output wand id_11,
    output wand id_12,
    input tri0 id_13,
    output tri0 id_14,
    input wor id_15,
    input wire id_16
);
  parameter id_18 = 1;
  logic id_19;
  parameter [id_2 : ~  -1] id_20 = id_18[id_5];
  assign id_12 = -1'b0;
  assign id_8  = id_3;
  wire [id_2 : -1] id_21;
endmodule
module module_1 #(
    parameter id_2 = 32'd34,
    parameter id_5 = 32'd7,
    parameter id_7 = 32'd10,
    parameter id_8 = 32'd34,
    parameter id_9 = 32'd69
) (
    output tri0  id_0,
    input  tri   id_1
    , _id_7,
    input  wor   _id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  wand  _id_5
);
  logic [1 : id_5] _id_8;
  wire _id_9;
  timeunit 1ps;
  assign id_8 = id_4;
  wire id_10;
  wire [id_7 : id_2] id_11;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_8,
      id_1,
      id_4,
      id_8,
      id_1,
      id_1,
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1
  );
  wire [-1 : id_9] id_12;
  wire [id_8 : -1 'b0] id_13;
  parameter id_14 = 1;
endmodule
