
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004330                       # Number of seconds simulated
sim_ticks                                  4330308144                       # Number of ticks simulated
final_tick                               533901652398                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 319031                       # Simulator instruction rate (inst/s)
host_op_rate                                   403576                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 340492                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922424                       # Number of bytes of host memory used
host_seconds                                 12717.81                       # Real time elapsed on the host
sim_insts                                  4057371638                       # Number of instructions simulated
sim_ops                                    5132605730                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       964096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       786944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       412032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       338560                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2523904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       367616                       # Number of bytes written to this memory
system.physmem.bytes_written::total            367616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7532                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6148                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2645                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19718                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2872                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2872                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1418837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    222639121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1271041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    181729331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1241482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     95150734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1211923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     78183813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               582846282                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1418837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1271041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1241482                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1211923                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5143283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84893728                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84893728                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84893728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1418837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    222639121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1271041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    181729331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1241482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     95150734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1211923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     78183813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              667740009                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084842                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532486                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1278439                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194065                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299253                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8803                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16787787                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084842                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493318                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037465                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1524650                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632655                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9267939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.221884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.245740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5672605     61.21%     61.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354366      3.82%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337098      3.64%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315852      3.41%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261268      2.82%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187423      2.02%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135575      1.46%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209490      2.26%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794262     19.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9267939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.297064                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.616630                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476510                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1490045                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436381                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40792                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824208                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496547                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3886                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19947313                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10533                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824208                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657538                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1039062                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       171846                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289100                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286182                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19352036                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          468                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156721                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79093                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26832203                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90146612                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90146612                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10037065                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3566                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1841                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699831                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1894212                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23569                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414230                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18038214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605577                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23733                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5708911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17439046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9267939                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.575925                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.823611                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3780933     40.80%     40.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1718877     18.55%     59.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356244     14.63%     73.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818537      8.83%     82.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834975      9.01%     91.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378547      4.08%     95.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242573      2.62%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67496      0.73%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69757      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9267939                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63475     59.58%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20117     18.88%     78.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        22937     21.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12007958     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200417      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1546795     10.59%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848813      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605577                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.406488                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             106529                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007294                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38609355                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23750782                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712106                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45932                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       661853                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          407                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234355                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824208                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         942970                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        19968                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18041670                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1894212                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016322                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1835                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         14033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1439                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238252                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365097                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468373                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240480                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303164                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834791                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.383330                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245307                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234482                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200256                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24879736                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.370752                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369789                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239195                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5803529                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3250                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205378                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8443731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.449501                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.067580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3856294     45.67%     45.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046508     24.24%     69.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849502     10.06%     79.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431444      5.11%     85.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451240      5.34%     90.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225584      2.67%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154805      1.83%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89191      1.06%     95.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339163      4.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8443731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239195                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009341                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339163                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26147136                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36910172                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1116494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.038443                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.038443                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.962980                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.962980                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64941169                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475828                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727426                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3241785                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2630003                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       220606                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1346523                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1280528                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          344432                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9549                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3395797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17869435                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3241785                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1624960                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3775284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1161337                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        903289                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1671584                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       101777                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9010047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.445910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5234763     58.10%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          235853      2.62%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269444      2.99%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          493705      5.48%     69.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          220936      2.45%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          339066      3.76%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          184345      2.05%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          158715      1.76%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1873220     20.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9010047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.312177                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.720791                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3584217                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       852663                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3601852                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        37774                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        933538                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       552314                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2136                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21283439                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4971                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        933538                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3780081                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         200642                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       376953                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3439468                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279358                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20459687                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         6248                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        150086                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        79951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1930                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     28648543                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95302079                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95302079                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17627990                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11020515                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4325                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2605                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           711749                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1907565                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       974987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13762                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       361484                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19215855                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15471044                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30742                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6479769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19417190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          852                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9010047                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.717088                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3330372     36.96%     36.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1845318     20.48%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1289094     14.31%     71.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       876090      9.72%     81.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       720580      8.00%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       396351      4.40%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       386961      4.29%     98.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88821      0.99%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76460      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9010047                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         112055     77.11%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15725     10.82%     87.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17536     12.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12903124     83.40%     83.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       219051      1.42%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1705      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1541674      9.96%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       805490      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15471044                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.489830                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             145317                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009393                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40128190                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25700104                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15027223                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15616361                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        30783                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       744975                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246411                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        933538                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          87914                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10573                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19220190                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1907565                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       974987                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2597                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130055                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       127001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       257056                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15182078                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1438927                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       288962                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2215217                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2150522                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            776290                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.462004                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15038929                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15027223                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9839736                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27605399                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.447091                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356442                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10331948                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12689508                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6530749                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       223469                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8076509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.571162                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3368204     41.70%     41.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2117296     26.22%     67.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       866681     10.73%     78.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       433537      5.37%     84.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       444346      5.50%     89.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       175905      2.18%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       192317      2.38%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        98356      1.22%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       379867      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8076509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10331948                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12689508                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1891163                       # Number of memory references committed
system.switch_cpus1.commit.loads              1162590                       # Number of loads committed
system.switch_cpus1.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1824237                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11432338                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258191                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       379867                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26916730                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39374904                       # The number of ROB writes
system.switch_cpus1.timesIdled                   7902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1374386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10331948                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12689508                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10331948                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.005080                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.005080                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.994946                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.994946                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68254498                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20774770                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19680975                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3470                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3579669                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2917094                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       237018                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1457912                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1390009                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          381704                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10512                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3683195                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              19551765                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3579669                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1771713                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4096639                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1279852                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        763580                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1807776                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9582817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.357917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5486178     57.25%     57.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          285590      2.98%     60.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          297498      3.10%     63.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          469973      4.90%     68.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          222654      2.32%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          314265      3.28%     73.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          210697      2.20%     76.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          156232      1.63%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2139730     22.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9582817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.344715                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.882796                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3879584                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       712837                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3918950                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33286                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1038159                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       606698                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1241                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      23364636                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4616                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1038159                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         4075425                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         139743                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       318571                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3754186                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       256725                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      22525796                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           90                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        148627                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        75571                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     31529232                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    105026399                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    105026399                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19221095                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        12308093                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3857                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1965                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           675639                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2101217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1084197                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11562                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       360499                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          21114917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3876                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16757231                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30336                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      7292593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     22517444                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9582817                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748675                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.927097                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3458418     36.09%     36.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2032094     21.21%     57.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1329517     13.87%     71.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       891723      9.31%     80.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       820963      8.57%     89.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       458892      4.79%     93.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       412861      4.31%     98.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        91336      0.95%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        87013      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9582817                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126656     77.60%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18637     11.42%     89.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17923     10.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13984973     83.46%     83.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       222917      1.33%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1891      0.01%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1660617      9.91%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       886833      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16757231                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.613688                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             163216                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009740                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     43290825                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     28411515                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16279238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16920447                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        23778                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       843174                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       287751                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1038159                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          90328                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        15125                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     21118796                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2101217                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1084197                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1958                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         12183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       141690                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       134655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       276345                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16454406                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1550183                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       302819                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2405141                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2337906                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            854958                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.584526                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16291657                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16279238                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10687830                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         30396975                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.567658                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351608                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11200942                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13791264                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      7327552                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3850                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       239142                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8544658                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.614022                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163357                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3399957     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2359747     27.62%     67.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       938461     10.98%     78.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       469895      5.50%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       434076      5.08%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       197299      2.31%     91.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       214920      2.52%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109833      1.29%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       420470      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8544658                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11200942                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13791264                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2054486                       # Number of memory references committed
system.switch_cpus2.commit.loads              1258040                       # Number of loads committed
system.switch_cpus2.commit.membars               1918                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1991253                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12424066                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       284367                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       420470                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            29242822                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           43276932                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 801616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11200942                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13791264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11200942                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.927104                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.927104                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.078628                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.078628                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        73878586                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22568573                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       21505116                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3836                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  16                       # Number of system calls
system.switch_cpus3.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3579790                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2915137                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       242137                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1496644                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1401390                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          378821                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10785                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3757631                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              19541714                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3579790                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1780211                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4335437                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1242378                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        964423                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1841126                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        98248                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     10055523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.403210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5720086     56.89%     56.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          449730      4.47%     61.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          448861      4.46%     65.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          560934      5.58%     71.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          170246      1.69%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219328      2.18%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          182318      1.81%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          168415      1.67%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         2135605     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     10055523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.344727                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.881828                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3940039                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       933401                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          4145300                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        39069                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        997707                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       607152                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      23298014                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1857                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        997707                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         4117806                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          72141                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       654144                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          4004228                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       209490                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      22502542                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130997                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        55600                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     31593791                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    104856063                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    104856063                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19665562                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11928188                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4260                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2301                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           572796                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2079832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1080490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10105                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       365123                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          21156230                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4274                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         17055515                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        35379                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      7018824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     21217620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          284                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     10055523                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.696134                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.900934                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3834663     38.13%     38.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1998473     19.87%     58.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1355189     13.48%     71.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       932254      9.27%     80.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       920534      9.15%     89.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       445707      4.43%     94.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       421369      4.19%     98.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67655      0.67%     99.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        79679      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     10055523                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         108008     76.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17319     12.19%     88.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16786     11.81%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     14255606     83.58%     83.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       213521      1.25%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1950      0.01%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1689883      9.91%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       894555      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      17055515                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.642412                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             142113                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008332                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44344045                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     28179478                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     16582934                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      17197628                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        21854                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       796035                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       265512                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        997707                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          45439                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5791                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     21160508                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        47039                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2079832                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1080490                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2290                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       147985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       135673                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       283658                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     16764882                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1578008                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       290633                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2443717                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2395066                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            865709                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.614424                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              16602046                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             16582934                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10767329                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         30379834                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.596903                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354424                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11439518                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14101674                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      7058838                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3989                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       243957                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      9057816                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.556851                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.138205                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3814975     42.12%     42.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2359784     26.05%     68.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       960072     10.60%     78.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       523203      5.78%     84.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       459345      5.07%     89.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       188408      2.08%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       210030      2.32%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       123455      1.36%     95.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       418544      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      9057816                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11439518                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14101674                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2098752                       # Number of memory references committed
system.switch_cpus3.commit.loads              1283786                       # Number of loads committed
system.switch_cpus3.commit.membars               1982                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2046543                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12694198                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       291463                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       418544                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            29799576                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           43319684                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 328910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11439518                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14101674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11439518                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.907768                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.907768                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.101603                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.101603                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        75256853                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       23046440                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       21523267                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3982                       # number of misc regfile writes
system.l20.replacements                          7597                       # number of replacements
system.l20.tagsinuse                       511.744960                       # Cycle average of tags in use
system.l20.total_refs                            4471                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8109                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.551363                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.433752                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.890500                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   483.113669                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            21.307040                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008660                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005646                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.943581                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041615                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999502                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2934                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2935                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             872                       # number of Writeback hits
system.l20.Writeback_hits::total                  872                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2952                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2953                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2952                       # number of overall hits
system.l20.overall_hits::total                   2953                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         7502                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 7550                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           30                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 30                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         7532                       # number of demand (read+write) misses
system.l20.demand_misses::total                  7580                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         7532                       # number of overall misses
system.l20.overall_misses::total                 7580                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     10158044                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1250335008                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1260493052                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      4663406                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      4663406                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     10158044                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1254998414                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1265156458                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     10158044                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1254998414                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1265156458                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10436                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10485                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              872                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10484                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10533                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10484                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10533                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.718858                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.720076                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.625000                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.625000                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.718428                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.719643                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.718428                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.719643                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 211625.916667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166666.889896                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166952.722119                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 155446.866667                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 155446.866667                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 211625.916667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166622.200478                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166907.184433                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 211625.916667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166622.200478                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166907.184433                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 720                       # number of writebacks
system.l20.writebacks::total                      720                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         7502                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            7550                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           30                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            30                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         7532                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             7580                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         7532                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            7580                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      9610939                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1164961651                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1174572590                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      4321814                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      4321814                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      9610939                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1169283465                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1178894404                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      9610939                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1169283465                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1178894404                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.718858                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.720076                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.718428                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.719643                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.718428                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.719643                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 200227.895833                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155286.810317                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155572.528477                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 144060.466667                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 144060.466667                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 200227.895833                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155242.095725                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155526.966227                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 200227.895833                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155242.095725                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155526.966227                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6208                       # number of replacements
system.l21.tagsinuse                       511.600152                       # Cycle average of tags in use
system.l21.total_refs                            3036                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6720                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.451786                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            6.400441                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.651324                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   465.644476                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            34.903911                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012501                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009085                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.909462                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.068172                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999219                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1624                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1626                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             845                       # number of Writeback hits
system.l21.Writeback_hits::total                  845                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           43                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   43                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1667                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1669                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1667                       # number of overall hits
system.l21.overall_hits::total                   1669                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6129                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6172                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           21                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 21                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6150                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6193                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6150                       # number of overall misses
system.l21.overall_misses::total                 6193                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      9123469                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1003344866                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1012468335                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3826145                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3826145                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      9123469                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1007171011                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1016294480                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      9123469                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1007171011                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1016294480                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7753                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7798                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          845                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              845                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           64                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7817                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7862                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7817                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7862                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.790533                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.791485                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.328125                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.328125                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.786747                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.787713                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.786747                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.787713                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 212173.697674                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 163704.497634                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 164042.180006                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 182197.380952                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 182197.380952                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 212173.697674                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 163767.644065                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 164103.742936                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 212173.697674                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 163767.644065                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 164103.742936                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 658                       # number of writebacks
system.l21.writebacks::total                      658                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            2                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 2                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  2                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            2                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 2                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6127                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6170                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            21                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6148                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6191                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6148                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6191                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      8620632                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    930526805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    939147437                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      3577977                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      3577977                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      8620632                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    934104782                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    942725414                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      8620632                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    934104782                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    942725414                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.790275                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.791229                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.328125                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.328125                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.786491                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.787459                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.786491                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.787459                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200479.813953                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151873.152440                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 152211.902269                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 170379.857143                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 170379.857143                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 200479.813953                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 151936.366623                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 152273.528348                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 200479.813953                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 151936.366623                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 152273.528348                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3275                       # number of replacements
system.l22.tagsinuse                       511.358667                       # Cycle average of tags in use
system.l22.total_refs                            6287                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3787                       # Sample count of references to valid blocks.
system.l22.avg_refs                          1.660153                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            6.807074                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.799280                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   438.978126                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            60.774187                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013295                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.009374                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.857379                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.118700                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998747                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1731                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1733                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1037                       # number of Writeback hits
system.l22.Writeback_hits::total                 1037                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           56                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1787                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1789                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1787                       # number of overall hits
system.l22.overall_hits::total                   1789                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3219                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3261                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3219                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3261                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3219                       # number of overall misses
system.l22.overall_misses::total                 3261                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      8363032                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    479416263                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      487779295                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      8363032                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    479416263                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       487779295                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      8363032                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    479416263                       # number of overall miss cycles
system.l22.overall_miss_latency::total      487779295                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4950                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4994                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1037                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1037                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           56                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5006                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5050                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5006                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5050                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.650303                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.652984                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.643028                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.645743                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.643028                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.645743                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 199119.809524                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 148933.290774                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 149579.667280                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 199119.809524                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 148933.290774                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 149579.667280                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 199119.809524                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 148933.290774                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 149579.667280                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 793                       # number of writebacks
system.l22.writebacks::total                      793                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3219                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3261                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3219                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3261                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3219                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3261                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      7884266                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    442728073                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    450612339                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      7884266                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    442728073                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    450612339                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      7884266                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    442728073                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    450612339                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.650303                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.652984                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.643028                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.645743                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.643028                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.645743                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 187720.619048                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 137535.903386                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 138182.256670                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 187720.619048                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 137535.903386                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 138182.256670                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 187720.619048                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 137535.903386                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 138182.256670                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2692                       # number of replacements
system.l23.tagsinuse                       511.514495                       # Cycle average of tags in use
system.l23.total_refs                            7009                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3203                       # Sample count of references to valid blocks.
system.l23.avg_refs                          2.188261                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks            9.904620                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     5.764728                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   424.343063                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            71.502084                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019345                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.011259                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.828795                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.139653                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999052                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1821                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1823                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             965                       # number of Writeback hits
system.l23.Writeback_hits::total                  965                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           47                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   47                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1868                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1870                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1868                       # number of overall hits
system.l23.overall_hits::total                   1870                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2646                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2687                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2646                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2687                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2646                       # number of overall misses
system.l23.overall_misses::total                 2687                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     11522890                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    393597993                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      405120883                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     11522890                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    393597993                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       405120883                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     11522890                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    393597993                       # number of overall miss cycles
system.l23.overall_miss_latency::total      405120883                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4467                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4510                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          965                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              965                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           47                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               47                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4514                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4557                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4514                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4557                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.592344                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.595787                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.586176                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.589642                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.586176                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.589642                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 281046.097561                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148752.075964                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150770.704503                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 281046.097561                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148752.075964                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150770.704503                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 281046.097561                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148752.075964                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150770.704503                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 701                       # number of writebacks
system.l23.writebacks::total                      701                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2646                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2687                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2646                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2687                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2646                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2687                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     11057442                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    363413748                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    374471190                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     11057442                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    363413748                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    374471190                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     11057442                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    363413748                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    374471190                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.592344                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.595787                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.586176                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.589642                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.586176                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.589642                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 269693.707317                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137344.575964                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139364.045404                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 269693.707317                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137344.575964                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139364.045404                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 269693.707317                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137344.575964                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139364.045404                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               582.068679                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641275                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   590                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1697697.076271                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.728145                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.340534                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070077                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.932802                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632581                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632581                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632581                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632581                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632581                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632581                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     14650326                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14650326                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     14650326                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14650326                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     14650326                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14650326                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632655                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632655                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632655                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632655                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 197977.378378                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 197977.378378                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 197977.378378                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 197977.378378                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 197977.378378                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 197977.378378                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     10214809                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     10214809                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     10214809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     10214809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     10214809                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     10214809                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 208465.489796                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 208465.489796                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 208465.489796                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 208465.489796                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 208465.489796                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 208465.489796                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10484                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372652                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10740                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16235.814898                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.383058                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.616942                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899934                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100066                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127980                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127980                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778457                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778457                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1689                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1689                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1620                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906437                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906437                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906437                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906437                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        40921                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40921                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        41109                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         41109                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        41109                       # number of overall misses
system.cpu0.dcache.overall_misses::total        41109                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5073110904                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5073110904                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18762597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18762597                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5091873501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5091873501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5091873501                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5091873501                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168901                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168901                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1947546                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1947546                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1947546                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1947546                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000241                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021108                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021108                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021108                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021108                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123973.287652                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123973.287652                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99801.047872                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99801.047872                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 123862.742976                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 123862.742976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 123862.742976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 123862.742976                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu0.dcache.writebacks::total              872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        30485                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30485                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          140                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        30625                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30625                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        30625                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30625                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10436                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10436                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10484                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10484                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1278512490                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1278512490                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4847109                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4847109                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1283359599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1283359599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1283359599                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1283359599                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005383                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005383                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122509.820813                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122509.820813                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 100981.437500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 100981.437500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122411.255151                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122411.255151                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122411.255151                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122411.255151                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.102221                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006715772                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947225.864603                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.102221                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067472                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823882                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1671526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1671526                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1671526                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1671526                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1671526                       # number of overall hits
system.cpu1.icache.overall_hits::total        1671526                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     12656673                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12656673                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     12656673                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12656673                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     12656673                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12656673                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1671584                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1671584                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1671584                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1671584                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1671584                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1671584                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 218218.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 218218.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 218218.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 218218.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 218218.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 218218.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      9217888                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9217888                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      9217888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9217888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      9217888                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9217888                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204841.955556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 204841.955556                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7817                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165403913                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8073                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              20488.531277                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.687853                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.312147                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.889406                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.110594                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1119329                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1119329                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       724806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        724806                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2525                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2525                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1735                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1735                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1844135                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1844135                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1844135                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1844135                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17143                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17143                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          223                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          223                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17366                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17366                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17366                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17366                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2350940452                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2350940452                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18384382                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18384382                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2369324834                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2369324834                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2369324834                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2369324834                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1136472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1136472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       725029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       725029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1861501                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1861501                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1861501                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1861501                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015084                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015084                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009329                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009329                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009329                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009329                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137137.050225                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137137.050225                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82441.174888                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82441.174888                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136434.690430                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136434.690430                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136434.690430                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136434.690430                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          845                       # number of writebacks
system.cpu1.dcache.writebacks::total              845                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9390                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9390                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          159                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9549                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9549                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7753                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7817                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7817                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1024149967                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1024149967                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4567485                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4567485                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1028717452                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1028717452                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1028717452                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1028717452                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 132097.248420                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 132097.248420                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71366.953125                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71366.953125                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 131600.032237                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 131600.032237                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 131600.032237                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 131600.032237                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.091001                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004856282                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1985881.980237                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.091001                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064248                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804633                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1807719                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1807719                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1807719                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1807719                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1807719                       # number of overall hits
system.cpu2.icache.overall_hits::total        1807719                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     10604001                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10604001                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     10604001                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10604001                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     10604001                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10604001                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1807776                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1807776                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1807776                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1807776                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1807776                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1807776                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 186035.105263                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 186035.105263                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 186035.105263                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 186035.105263                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 186035.105263                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 186035.105263                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8459447                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8459447                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8459447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8459447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8459447                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8459447                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 192260.159091                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 192260.159091                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 192260.159091                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 192260.159091                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 192260.159091                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 192260.159091                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5006                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               154015228                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5262                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29269.332573                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.394332                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.605668                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.880447                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.119553                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1212583                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1212583                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       792414                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        792414                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1919                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1919                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1918                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1918                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2004997                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2004997                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2004997                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2004997                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13354                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13354                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          176                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          176                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13530                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13530                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13530                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13530                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1660810546                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1660810546                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5585813                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5585813                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1666396359                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1666396359                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1666396359                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1666396359                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1225937                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1225937                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       792590                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       792590                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1918                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1918                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2018527                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2018527                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2018527                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2018527                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010893                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010893                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000222                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000222                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006703                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 124368.020518                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 124368.020518                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31737.573864                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31737.573864                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 123163.071619                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 123163.071619                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 123163.071619                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 123163.071619                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1037                       # number of writebacks
system.cpu2.dcache.writebacks::total             1037                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8404                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8404                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8524                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8524                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8524                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8524                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4950                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4950                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5006                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5006                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    498314910                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    498314910                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1196039                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1196039                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    499510949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    499510949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    499510949                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    499510949                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004038                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004038                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002480                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002480                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002480                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002480                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100669.678788                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100669.678788                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21357.839286                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21357.839286                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99782.450859                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99782.450859                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99782.450859                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99782.450859                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.183170                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008173809                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1972942.874755                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.183170                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062794                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.812794                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1841061                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1841061                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1841061                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1841061                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1841061                       # number of overall hits
system.cpu3.icache.overall_hits::total        1841061                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           65                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           65                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           65                       # number of overall misses
system.cpu3.icache.overall_misses::total           65                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     17653764                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     17653764                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     17653764                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     17653764                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     17653764                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     17653764                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1841126                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1841126                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1841126                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1841126                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1841126                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1841126                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 271596.369231                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 271596.369231                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 271596.369231                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 271596.369231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 271596.369231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 271596.369231                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11628545                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11628545                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11628545                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11628545                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11628545                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11628545                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 270431.279070                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 270431.279070                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 270431.279070                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 270431.279070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 270431.279070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 270431.279070                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4513                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               149123615                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4769                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31269.367792                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   224.443078                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    31.556922                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.876731                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.123269                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1235013                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1235013                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       810652                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        810652                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2220                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2220                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1991                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1991                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2045665                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2045665                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2045665                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2045665                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9694                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9694                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          197                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          197                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9891                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9891                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9891                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9891                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1025383153                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1025383153                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6239228                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6239228                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1031622381                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1031622381                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1031622381                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1031622381                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1244707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1244707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       810849                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       810849                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1991                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1991                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2055556                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2055556                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2055556                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2055556                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007788                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000243                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000243                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004812                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004812                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004812                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004812                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 105775.031256                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105775.031256                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 31671.208122                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31671.208122                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 104299.098271                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104299.098271                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 104299.098271                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104299.098271                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          965                       # number of writebacks
system.cpu3.dcache.writebacks::total              965                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5227                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5227                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          150                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5377                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5377                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5377                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5377                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4467                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4467                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           47                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4514                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4514                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4514                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4514                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    414091366                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    414091366                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1010091                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1010091                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    415101457                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    415101457                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    415101457                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    415101457                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003589                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003589                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002196                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002196                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002196                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002196                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92700.104321                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92700.104321                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21491.297872                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21491.297872                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91958.674568                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91958.674568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91958.674568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91958.674568                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
