/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Feb  2 13:25:19 2017
 *                 Full Compile MD5 Checksum  58abe74557319e3069fbd53a8216f666
 *                     (minus title and desc)
 *                 MD5 Checksum               51a937223d1c9c36a33b87dd7a9b9e52
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_LEAP_L2_H__
#define BCHP_LEAP_L2_H__

/***************************************************************************
 *LEAP_L2 - L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_LEAP_L2_CPU_STATUS                  0x02100500 /* [RO][32] CPU interrupt Status Register */
#define BCHP_LEAP_L2_CPU_SET                     0x02100504 /* [WO][32] CPU interrupt Set Register */
#define BCHP_LEAP_L2_CPU_CLEAR                   0x02100508 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_LEAP_L2_CPU_MASK_STATUS             0x0210050c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_LEAP_L2_CPU_MASK_SET                0x02100510 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR              0x02100514 /* [WO][32] CPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_STATUS :: SW_INTR [31:26] */
#define BCHP_LEAP_L2_CPU_STATUS_SW_INTR_MASK                       0xfc000000
#define BCHP_LEAP_L2_CPU_STATUS_SW_INTR_SHIFT                      26
#define BCHP_LEAP_L2_CPU_STATUS_SW_INTR_DEFAULT                    0x00000000

/* LEAP_L2 :: CPU_STATUS :: DIAG_CAPTURE_DONE [25:25] */
#define BCHP_LEAP_L2_CPU_STATUS_DIAG_CAPTURE_DONE_MASK             0x02000000
#define BCHP_LEAP_L2_CPU_STATUS_DIAG_CAPTURE_DONE_SHIFT            25
#define BCHP_LEAP_L2_CPU_STATUS_DIAG_CAPTURE_DONE_DEFAULT          0x00000000

/* LEAP_L2 :: CPU_STATUS :: MBOX_NOT_EMPTY_INTR [24:24] */
#define BCHP_LEAP_L2_CPU_STATUS_MBOX_NOT_EMPTY_INTR_MASK           0x01000000
#define BCHP_LEAP_L2_CPU_STATUS_MBOX_NOT_EMPTY_INTR_SHIFT          24
#define BCHP_LEAP_L2_CPU_STATUS_MBOX_NOT_EMPTY_INTR_DEFAULT        0x00000000

/* LEAP_L2 :: CPU_STATUS :: HAB_DONE_STAT [23:23] */
#define BCHP_LEAP_L2_CPU_STATUS_HAB_DONE_STAT_MASK                 0x00800000
#define BCHP_LEAP_L2_CPU_STATUS_HAB_DONE_STAT_SHIFT                23
#define BCHP_LEAP_L2_CPU_STATUS_HAB_DONE_STAT_DEFAULT              0x00000000

/* LEAP_L2 :: CPU_STATUS :: HAB_REQ_STAT [22:22] */
#define BCHP_LEAP_L2_CPU_STATUS_HAB_REQ_STAT_MASK                  0x00400000
#define BCHP_LEAP_L2_CPU_STATUS_HAB_REQ_STAT_SHIFT                 22
#define BCHP_LEAP_L2_CPU_STATUS_HAB_REQ_STAT_DEFAULT               0x00000000

/* LEAP_L2 :: CPU_STATUS :: UART_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_STATUS_UART_INTR_MASK                     0x00200000
#define BCHP_LEAP_L2_CPU_STATUS_UART_INTR_SHIFT                    21
#define BCHP_LEAP_L2_CPU_STATUS_UART_INTR_DEFAULT                  0x00000000

/* LEAP_L2 :: CPU_STATUS :: SW_INTR0 [20:18] */
#define BCHP_LEAP_L2_CPU_STATUS_SW_INTR0_MASK                      0x001c0000
#define BCHP_LEAP_L2_CPU_STATUS_SW_INTR0_SHIFT                     18
#define BCHP_LEAP_L2_CPU_STATUS_SW_INTR0_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_STATUS :: HOST_CLEARED_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_STATUS_HOST_CLEARED_INTR_MASK             0x00020000
#define BCHP_LEAP_L2_CPU_STATUS_HOST_CLEARED_INTR_SHIFT            17
#define BCHP_LEAP_L2_CPU_STATUS_HOST_CLEARED_INTR_DEFAULT          0x00000000

/* LEAP_L2 :: CPU_STATUS :: WDOG_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_STATUS_WDOG_INTR_MASK                     0x00010000
#define BCHP_LEAP_L2_CPU_STATUS_WDOG_INTR_SHIFT                    16
#define BCHP_LEAP_L2_CPU_STATUS_WDOG_INTR_DEFAULT                  0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER15_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER15_INTR_MASK                  0x00008000
#define BCHP_LEAP_L2_CPU_STATUS_TIMER15_INTR_SHIFT                 15
#define BCHP_LEAP_L2_CPU_STATUS_TIMER15_INTR_DEFAULT               0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER14_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER14_INTR_MASK                  0x00004000
#define BCHP_LEAP_L2_CPU_STATUS_TIMER14_INTR_SHIFT                 14
#define BCHP_LEAP_L2_CPU_STATUS_TIMER14_INTR_DEFAULT               0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER13_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER13_INTR_MASK                  0x00002000
#define BCHP_LEAP_L2_CPU_STATUS_TIMER13_INTR_SHIFT                 13
#define BCHP_LEAP_L2_CPU_STATUS_TIMER13_INTR_DEFAULT               0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER12_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER12_INTR_MASK                  0x00001000
#define BCHP_LEAP_L2_CPU_STATUS_TIMER12_INTR_SHIFT                 12
#define BCHP_LEAP_L2_CPU_STATUS_TIMER12_INTR_DEFAULT               0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER11_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER11_INTR_MASK                  0x00000800
#define BCHP_LEAP_L2_CPU_STATUS_TIMER11_INTR_SHIFT                 11
#define BCHP_LEAP_L2_CPU_STATUS_TIMER11_INTR_DEFAULT               0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER10_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER10_INTR_MASK                  0x00000400
#define BCHP_LEAP_L2_CPU_STATUS_TIMER10_INTR_SHIFT                 10
#define BCHP_LEAP_L2_CPU_STATUS_TIMER10_INTR_DEFAULT               0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER9_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER9_INTR_MASK                   0x00000200
#define BCHP_LEAP_L2_CPU_STATUS_TIMER9_INTR_SHIFT                  9
#define BCHP_LEAP_L2_CPU_STATUS_TIMER9_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER8_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER8_INTR_MASK                   0x00000100
#define BCHP_LEAP_L2_CPU_STATUS_TIMER8_INTR_SHIFT                  8
#define BCHP_LEAP_L2_CPU_STATUS_TIMER8_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER7_INTR_MASK                   0x00000080
#define BCHP_LEAP_L2_CPU_STATUS_TIMER7_INTR_SHIFT                  7
#define BCHP_LEAP_L2_CPU_STATUS_TIMER7_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER6_INTR_MASK                   0x00000040
#define BCHP_LEAP_L2_CPU_STATUS_TIMER6_INTR_SHIFT                  6
#define BCHP_LEAP_L2_CPU_STATUS_TIMER6_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER5_INTR_MASK                   0x00000020
#define BCHP_LEAP_L2_CPU_STATUS_TIMER5_INTR_SHIFT                  5
#define BCHP_LEAP_L2_CPU_STATUS_TIMER5_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER4_INTR_MASK                   0x00000010
#define BCHP_LEAP_L2_CPU_STATUS_TIMER4_INTR_SHIFT                  4
#define BCHP_LEAP_L2_CPU_STATUS_TIMER4_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER3_INTR_MASK                   0x00000008
#define BCHP_LEAP_L2_CPU_STATUS_TIMER3_INTR_SHIFT                  3
#define BCHP_LEAP_L2_CPU_STATUS_TIMER3_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER2_INTR_MASK                   0x00000004
#define BCHP_LEAP_L2_CPU_STATUS_TIMER2_INTR_SHIFT                  2
#define BCHP_LEAP_L2_CPU_STATUS_TIMER2_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER1_INTR_MASK                   0x00000002
#define BCHP_LEAP_L2_CPU_STATUS_TIMER1_INTR_SHIFT                  1
#define BCHP_LEAP_L2_CPU_STATUS_TIMER1_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_STATUS_TIMER0_INTR_MASK                   0x00000001
#define BCHP_LEAP_L2_CPU_STATUS_TIMER0_INTR_SHIFT                  0
#define BCHP_LEAP_L2_CPU_STATUS_TIMER0_INTR_DEFAULT                0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_SET :: SW_INTR [31:26] */
#define BCHP_LEAP_L2_CPU_SET_SW_INTR_MASK                          0xfc000000
#define BCHP_LEAP_L2_CPU_SET_SW_INTR_SHIFT                         26
#define BCHP_LEAP_L2_CPU_SET_SW_INTR_DEFAULT                       0x00000000

/* LEAP_L2 :: CPU_SET :: DIAG_CAPTURE_DONE [25:25] */
#define BCHP_LEAP_L2_CPU_SET_DIAG_CAPTURE_DONE_MASK                0x02000000
#define BCHP_LEAP_L2_CPU_SET_DIAG_CAPTURE_DONE_SHIFT               25
#define BCHP_LEAP_L2_CPU_SET_DIAG_CAPTURE_DONE_DEFAULT             0x00000000

/* LEAP_L2 :: CPU_SET :: MBOX_NOT_EMPTY_INTR [24:24] */
#define BCHP_LEAP_L2_CPU_SET_MBOX_NOT_EMPTY_INTR_MASK              0x01000000
#define BCHP_LEAP_L2_CPU_SET_MBOX_NOT_EMPTY_INTR_SHIFT             24
#define BCHP_LEAP_L2_CPU_SET_MBOX_NOT_EMPTY_INTR_DEFAULT           0x00000000

/* LEAP_L2 :: CPU_SET :: HAB_DONE_STAT [23:23] */
#define BCHP_LEAP_L2_CPU_SET_HAB_DONE_STAT_MASK                    0x00800000
#define BCHP_LEAP_L2_CPU_SET_HAB_DONE_STAT_SHIFT                   23
#define BCHP_LEAP_L2_CPU_SET_HAB_DONE_STAT_DEFAULT                 0x00000000

/* LEAP_L2 :: CPU_SET :: HAB_REQ_STAT [22:22] */
#define BCHP_LEAP_L2_CPU_SET_HAB_REQ_STAT_MASK                     0x00400000
#define BCHP_LEAP_L2_CPU_SET_HAB_REQ_STAT_SHIFT                    22
#define BCHP_LEAP_L2_CPU_SET_HAB_REQ_STAT_DEFAULT                  0x00000000

/* LEAP_L2 :: CPU_SET :: UART_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_SET_UART_INTR_MASK                        0x00200000
#define BCHP_LEAP_L2_CPU_SET_UART_INTR_SHIFT                       21
#define BCHP_LEAP_L2_CPU_SET_UART_INTR_DEFAULT                     0x00000000

/* LEAP_L2 :: CPU_SET :: SW_INTR0 [20:18] */
#define BCHP_LEAP_L2_CPU_SET_SW_INTR0_MASK                         0x001c0000
#define BCHP_LEAP_L2_CPU_SET_SW_INTR0_SHIFT                        18
#define BCHP_LEAP_L2_CPU_SET_SW_INTR0_DEFAULT                      0x00000000

/* LEAP_L2 :: CPU_SET :: HOST_CLEARED_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_SET_HOST_CLEARED_INTR_MASK                0x00020000
#define BCHP_LEAP_L2_CPU_SET_HOST_CLEARED_INTR_SHIFT               17
#define BCHP_LEAP_L2_CPU_SET_HOST_CLEARED_INTR_DEFAULT             0x00000000

/* LEAP_L2 :: CPU_SET :: WDOG_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_SET_WDOG_INTR_MASK                        0x00010000
#define BCHP_LEAP_L2_CPU_SET_WDOG_INTR_SHIFT                       16
#define BCHP_LEAP_L2_CPU_SET_WDOG_INTR_DEFAULT                     0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER15_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_SET_TIMER15_INTR_MASK                     0x00008000
#define BCHP_LEAP_L2_CPU_SET_TIMER15_INTR_SHIFT                    15
#define BCHP_LEAP_L2_CPU_SET_TIMER15_INTR_DEFAULT                  0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER14_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_SET_TIMER14_INTR_MASK                     0x00004000
#define BCHP_LEAP_L2_CPU_SET_TIMER14_INTR_SHIFT                    14
#define BCHP_LEAP_L2_CPU_SET_TIMER14_INTR_DEFAULT                  0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER13_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_SET_TIMER13_INTR_MASK                     0x00002000
#define BCHP_LEAP_L2_CPU_SET_TIMER13_INTR_SHIFT                    13
#define BCHP_LEAP_L2_CPU_SET_TIMER13_INTR_DEFAULT                  0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER12_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_SET_TIMER12_INTR_MASK                     0x00001000
#define BCHP_LEAP_L2_CPU_SET_TIMER12_INTR_SHIFT                    12
#define BCHP_LEAP_L2_CPU_SET_TIMER12_INTR_DEFAULT                  0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER11_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_SET_TIMER11_INTR_MASK                     0x00000800
#define BCHP_LEAP_L2_CPU_SET_TIMER11_INTR_SHIFT                    11
#define BCHP_LEAP_L2_CPU_SET_TIMER11_INTR_DEFAULT                  0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER10_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_SET_TIMER10_INTR_MASK                     0x00000400
#define BCHP_LEAP_L2_CPU_SET_TIMER10_INTR_SHIFT                    10
#define BCHP_LEAP_L2_CPU_SET_TIMER10_INTR_DEFAULT                  0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER9_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_SET_TIMER9_INTR_MASK                      0x00000200
#define BCHP_LEAP_L2_CPU_SET_TIMER9_INTR_SHIFT                     9
#define BCHP_LEAP_L2_CPU_SET_TIMER9_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER8_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_SET_TIMER8_INTR_MASK                      0x00000100
#define BCHP_LEAP_L2_CPU_SET_TIMER8_INTR_SHIFT                     8
#define BCHP_LEAP_L2_CPU_SET_TIMER8_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_SET_TIMER7_INTR_MASK                      0x00000080
#define BCHP_LEAP_L2_CPU_SET_TIMER7_INTR_SHIFT                     7
#define BCHP_LEAP_L2_CPU_SET_TIMER7_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_SET_TIMER6_INTR_MASK                      0x00000040
#define BCHP_LEAP_L2_CPU_SET_TIMER6_INTR_SHIFT                     6
#define BCHP_LEAP_L2_CPU_SET_TIMER6_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_SET_TIMER5_INTR_MASK                      0x00000020
#define BCHP_LEAP_L2_CPU_SET_TIMER5_INTR_SHIFT                     5
#define BCHP_LEAP_L2_CPU_SET_TIMER5_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_SET_TIMER4_INTR_MASK                      0x00000010
#define BCHP_LEAP_L2_CPU_SET_TIMER4_INTR_SHIFT                     4
#define BCHP_LEAP_L2_CPU_SET_TIMER4_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_SET_TIMER3_INTR_MASK                      0x00000008
#define BCHP_LEAP_L2_CPU_SET_TIMER3_INTR_SHIFT                     3
#define BCHP_LEAP_L2_CPU_SET_TIMER3_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_SET_TIMER2_INTR_MASK                      0x00000004
#define BCHP_LEAP_L2_CPU_SET_TIMER2_INTR_SHIFT                     2
#define BCHP_LEAP_L2_CPU_SET_TIMER2_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_SET_TIMER1_INTR_MASK                      0x00000002
#define BCHP_LEAP_L2_CPU_SET_TIMER1_INTR_SHIFT                     1
#define BCHP_LEAP_L2_CPU_SET_TIMER1_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_SET :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_SET_TIMER0_INTR_MASK                      0x00000001
#define BCHP_LEAP_L2_CPU_SET_TIMER0_INTR_SHIFT                     0
#define BCHP_LEAP_L2_CPU_SET_TIMER0_INTR_DEFAULT                   0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_CLEAR :: SW_INTR [31:26] */
#define BCHP_LEAP_L2_CPU_CLEAR_SW_INTR_MASK                        0xfc000000
#define BCHP_LEAP_L2_CPU_CLEAR_SW_INTR_SHIFT                       26
#define BCHP_LEAP_L2_CPU_CLEAR_SW_INTR_DEFAULT                     0x00000000

/* LEAP_L2 :: CPU_CLEAR :: DIAG_CAPTURE_DONE [25:25] */
#define BCHP_LEAP_L2_CPU_CLEAR_DIAG_CAPTURE_DONE_MASK              0x02000000
#define BCHP_LEAP_L2_CPU_CLEAR_DIAG_CAPTURE_DONE_SHIFT             25
#define BCHP_LEAP_L2_CPU_CLEAR_DIAG_CAPTURE_DONE_DEFAULT           0x00000000

/* LEAP_L2 :: CPU_CLEAR :: MBOX_NOT_EMPTY_INTR [24:24] */
#define BCHP_LEAP_L2_CPU_CLEAR_MBOX_NOT_EMPTY_INTR_MASK            0x01000000
#define BCHP_LEAP_L2_CPU_CLEAR_MBOX_NOT_EMPTY_INTR_SHIFT           24
#define BCHP_LEAP_L2_CPU_CLEAR_MBOX_NOT_EMPTY_INTR_DEFAULT         0x00000000

/* LEAP_L2 :: CPU_CLEAR :: HAB_DONE_STAT [23:23] */
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_DONE_STAT_MASK                  0x00800000
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_DONE_STAT_SHIFT                 23
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_DONE_STAT_DEFAULT               0x00000000

/* LEAP_L2 :: CPU_CLEAR :: HAB_REQ_STAT [22:22] */
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_REQ_STAT_MASK                   0x00400000
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_REQ_STAT_SHIFT                  22
#define BCHP_LEAP_L2_CPU_CLEAR_HAB_REQ_STAT_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_CLEAR :: UART_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_CLEAR_UART_INTR_MASK                      0x00200000
#define BCHP_LEAP_L2_CPU_CLEAR_UART_INTR_SHIFT                     21
#define BCHP_LEAP_L2_CPU_CLEAR_UART_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_CLEAR :: SW_INTR0 [20:18] */
#define BCHP_LEAP_L2_CPU_CLEAR_SW_INTR0_MASK                       0x001c0000
#define BCHP_LEAP_L2_CPU_CLEAR_SW_INTR0_SHIFT                      18
#define BCHP_LEAP_L2_CPU_CLEAR_SW_INTR0_DEFAULT                    0x00000000

/* LEAP_L2 :: CPU_CLEAR :: HOST_CLEARED_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_CLEAR_HOST_CLEARED_INTR_MASK              0x00020000
#define BCHP_LEAP_L2_CPU_CLEAR_HOST_CLEARED_INTR_SHIFT             17
#define BCHP_LEAP_L2_CPU_CLEAR_HOST_CLEARED_INTR_DEFAULT           0x00000000

/* LEAP_L2 :: CPU_CLEAR :: WDOG_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_CLEAR_WDOG_INTR_MASK                      0x00010000
#define BCHP_LEAP_L2_CPU_CLEAR_WDOG_INTR_SHIFT                     16
#define BCHP_LEAP_L2_CPU_CLEAR_WDOG_INTR_DEFAULT                   0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER15_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER15_INTR_MASK                   0x00008000
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER15_INTR_SHIFT                  15
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER15_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER14_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER14_INTR_MASK                   0x00004000
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER14_INTR_SHIFT                  14
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER14_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER13_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER13_INTR_MASK                   0x00002000
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER13_INTR_SHIFT                  13
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER13_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER12_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER12_INTR_MASK                   0x00001000
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER12_INTR_SHIFT                  12
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER12_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER11_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER11_INTR_MASK                   0x00000800
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER11_INTR_SHIFT                  11
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER11_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER10_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER10_INTR_MASK                   0x00000400
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER10_INTR_SHIFT                  10
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER10_INTR_DEFAULT                0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER9_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER9_INTR_MASK                    0x00000200
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER9_INTR_SHIFT                   9
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER9_INTR_DEFAULT                 0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER8_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER8_INTR_MASK                    0x00000100
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER8_INTR_SHIFT                   8
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER8_INTR_DEFAULT                 0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER7_INTR_MASK                    0x00000080
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER7_INTR_SHIFT                   7
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER7_INTR_DEFAULT                 0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER6_INTR_MASK                    0x00000040
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER6_INTR_SHIFT                   6
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER6_INTR_DEFAULT                 0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER5_INTR_MASK                    0x00000020
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER5_INTR_SHIFT                   5
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER5_INTR_DEFAULT                 0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER4_INTR_MASK                    0x00000010
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER4_INTR_SHIFT                   4
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER4_INTR_DEFAULT                 0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER3_INTR_MASK                    0x00000008
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER3_INTR_SHIFT                   3
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER3_INTR_DEFAULT                 0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER2_INTR_MASK                    0x00000004
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER2_INTR_SHIFT                   2
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER2_INTR_DEFAULT                 0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER1_INTR_MASK                    0x00000002
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER1_INTR_SHIFT                   1
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER1_INTR_DEFAULT                 0x00000000

/* LEAP_L2 :: CPU_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER0_INTR_MASK                    0x00000001
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER0_INTR_SHIFT                   0
#define BCHP_LEAP_L2_CPU_CLEAR_TIMER0_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_MASK_STATUS :: SW_INTR [31:25] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_SW_INTR_MASK                  0xfe000000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_SW_INTR_SHIFT                 25
#define BCHP_LEAP_L2_CPU_MASK_STATUS_SW_INTR_DEFAULT               0x0000003f

/* LEAP_L2 :: CPU_MASK_STATUS :: MBOX_NOT_EMPTY_INTR [24:24] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_MBOX_NOT_EMPTY_INTR_MASK      0x01000000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_MBOX_NOT_EMPTY_INTR_SHIFT     24
#define BCHP_LEAP_L2_CPU_MASK_STATUS_MBOX_NOT_EMPTY_INTR_DEFAULT   0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: HAB_DONE_STAT [23:23] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_DONE_STAT_MASK            0x00800000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_DONE_STAT_SHIFT           23
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_DONE_STAT_DEFAULT         0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: HAB_REQ_STAT [22:22] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_REQ_STAT_MASK             0x00400000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_REQ_STAT_SHIFT            22
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HAB_REQ_STAT_DEFAULT          0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: UART_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_INTR_MASK                0x00200000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_INTR_SHIFT               21
#define BCHP_LEAP_L2_CPU_MASK_STATUS_UART_INTR_DEFAULT             0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: SW_INTR0 [20:18] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_SW_INTR0_MASK                 0x001c0000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_SW_INTR0_SHIFT                18
#define BCHP_LEAP_L2_CPU_MASK_STATUS_SW_INTR0_DEFAULT              0x00000007

/* LEAP_L2 :: CPU_MASK_STATUS :: HOST_CLEARED_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HOST_CLEARED_INTR_MASK        0x00020000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HOST_CLEARED_INTR_SHIFT       17
#define BCHP_LEAP_L2_CPU_MASK_STATUS_HOST_CLEARED_INTR_DEFAULT     0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: WDOG_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_WDOG_INTR_MASK                0x00010000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_WDOG_INTR_SHIFT               16
#define BCHP_LEAP_L2_CPU_MASK_STATUS_WDOG_INTR_DEFAULT             0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER15_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER15_INTR_MASK             0x00008000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER15_INTR_SHIFT            15
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER15_INTR_DEFAULT          0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER14_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER14_INTR_MASK             0x00004000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER14_INTR_SHIFT            14
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER14_INTR_DEFAULT          0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER13_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER13_INTR_MASK             0x00002000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER13_INTR_SHIFT            13
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER13_INTR_DEFAULT          0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER12_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER12_INTR_MASK             0x00001000
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER12_INTR_SHIFT            12
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER12_INTR_DEFAULT          0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER11_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER11_INTR_MASK             0x00000800
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER11_INTR_SHIFT            11
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER11_INTR_DEFAULT          0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER10_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER10_INTR_MASK             0x00000400
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER10_INTR_SHIFT            10
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER10_INTR_DEFAULT          0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER9_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER9_INTR_MASK              0x00000200
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER9_INTR_SHIFT             9
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER9_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER8_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER8_INTR_MASK              0x00000100
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER8_INTR_SHIFT             8
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER8_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER7_INTR_MASK              0x00000080
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER7_INTR_SHIFT             7
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER7_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER6_INTR_MASK              0x00000040
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER6_INTR_SHIFT             6
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER6_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER5_INTR_MASK              0x00000020
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER5_INTR_SHIFT             5
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER5_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER4_INTR_MASK              0x00000010
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER4_INTR_SHIFT             4
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER4_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER3_INTR_MASK              0x00000008
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER3_INTR_SHIFT             3
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER3_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER2_INTR_MASK              0x00000004
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER2_INTR_SHIFT             2
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER2_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER1_INTR_MASK              0x00000002
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER1_INTR_SHIFT             1
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER1_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER0_INTR_MASK              0x00000001
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER0_INTR_SHIFT             0
#define BCHP_LEAP_L2_CPU_MASK_STATUS_TIMER0_INTR_DEFAULT           0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_MASK_SET :: SW_INTR [31:25] */
#define BCHP_LEAP_L2_CPU_MASK_SET_SW_INTR_MASK                     0xfe000000
#define BCHP_LEAP_L2_CPU_MASK_SET_SW_INTR_SHIFT                    25
#define BCHP_LEAP_L2_CPU_MASK_SET_SW_INTR_DEFAULT                  0x0000003f

/* LEAP_L2 :: CPU_MASK_SET :: MBOX_NOT_EMPTY_INTR [24:24] */
#define BCHP_LEAP_L2_CPU_MASK_SET_MBOX_NOT_EMPTY_INTR_MASK         0x01000000
#define BCHP_LEAP_L2_CPU_MASK_SET_MBOX_NOT_EMPTY_INTR_SHIFT        24
#define BCHP_LEAP_L2_CPU_MASK_SET_MBOX_NOT_EMPTY_INTR_DEFAULT      0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: HAB_DONE_STAT [23:23] */
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_DONE_STAT_MASK               0x00800000
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_DONE_STAT_SHIFT              23
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_DONE_STAT_DEFAULT            0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: HAB_REQ_STAT [22:22] */
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_REQ_STAT_MASK                0x00400000
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_REQ_STAT_SHIFT               22
#define BCHP_LEAP_L2_CPU_MASK_SET_HAB_REQ_STAT_DEFAULT             0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: UART_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_INTR_MASK                   0x00200000
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_INTR_SHIFT                  21
#define BCHP_LEAP_L2_CPU_MASK_SET_UART_INTR_DEFAULT                0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: SW_INTR0 [20:18] */
#define BCHP_LEAP_L2_CPU_MASK_SET_SW_INTR0_MASK                    0x001c0000
#define BCHP_LEAP_L2_CPU_MASK_SET_SW_INTR0_SHIFT                   18
#define BCHP_LEAP_L2_CPU_MASK_SET_SW_INTR0_DEFAULT                 0x00000007

/* LEAP_L2 :: CPU_MASK_SET :: HOST_CLEARED_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_MASK_SET_HOST_CLEARED_INTR_MASK           0x00020000
#define BCHP_LEAP_L2_CPU_MASK_SET_HOST_CLEARED_INTR_SHIFT          17
#define BCHP_LEAP_L2_CPU_MASK_SET_HOST_CLEARED_INTR_DEFAULT        0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: WDOG_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_MASK_SET_WDOG_INTR_MASK                   0x00010000
#define BCHP_LEAP_L2_CPU_MASK_SET_WDOG_INTR_SHIFT                  16
#define BCHP_LEAP_L2_CPU_MASK_SET_WDOG_INTR_DEFAULT                0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER15_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER15_INTR_MASK                0x00008000
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER15_INTR_SHIFT               15
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER15_INTR_DEFAULT             0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER14_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER14_INTR_MASK                0x00004000
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER14_INTR_SHIFT               14
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER14_INTR_DEFAULT             0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER13_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER13_INTR_MASK                0x00002000
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER13_INTR_SHIFT               13
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER13_INTR_DEFAULT             0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER12_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER12_INTR_MASK                0x00001000
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER12_INTR_SHIFT               12
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER12_INTR_DEFAULT             0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER11_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER11_INTR_MASK                0x00000800
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER11_INTR_SHIFT               11
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER11_INTR_DEFAULT             0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER10_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER10_INTR_MASK                0x00000400
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER10_INTR_SHIFT               10
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER10_INTR_DEFAULT             0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER9_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER9_INTR_MASK                 0x00000200
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER9_INTR_SHIFT                9
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER9_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER8_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER8_INTR_MASK                 0x00000100
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER8_INTR_SHIFT                8
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER8_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER7_INTR_MASK                 0x00000080
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER7_INTR_SHIFT                7
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER7_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER6_INTR_MASK                 0x00000040
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER6_INTR_SHIFT                6
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER6_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER5_INTR_MASK                 0x00000020
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER5_INTR_SHIFT                5
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER5_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER4_INTR_MASK                 0x00000010
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER4_INTR_SHIFT                4
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER4_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER3_INTR_MASK                 0x00000008
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER3_INTR_SHIFT                3
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER3_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER2_INTR_MASK                 0x00000004
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER2_INTR_SHIFT                2
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER2_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER1_INTR_MASK                 0x00000002
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER1_INTR_SHIFT                1
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER1_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_SET :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER0_INTR_MASK                 0x00000001
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER0_INTR_SHIFT                0
#define BCHP_LEAP_L2_CPU_MASK_SET_TIMER0_INTR_DEFAULT              0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* LEAP_L2 :: CPU_MASK_CLEAR :: SW_INTR [31:25] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_SW_INTR_MASK                   0xfe000000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_SW_INTR_SHIFT                  25
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_SW_INTR_DEFAULT                0x0000003f

/* LEAP_L2 :: CPU_MASK_CLEAR :: MBOX_NOT_EMPTY_INTR [24:24] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_MBOX_NOT_EMPTY_INTR_MASK       0x01000000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_MBOX_NOT_EMPTY_INTR_SHIFT      24
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_MBOX_NOT_EMPTY_INTR_DEFAULT    0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: HAB_DONE_STAT [23:23] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_DONE_STAT_MASK             0x00800000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_DONE_STAT_SHIFT            23
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_DONE_STAT_DEFAULT          0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: HAB_REQ_STAT [22:22] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_REQ_STAT_MASK              0x00400000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_REQ_STAT_SHIFT             22
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HAB_REQ_STAT_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: UART_INTR [21:21] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_INTR_MASK                 0x00200000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_INTR_SHIFT                21
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_UART_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: SW_INTR0 [20:18] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_SW_INTR0_MASK                  0x001c0000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_SW_INTR0_SHIFT                 18
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_SW_INTR0_DEFAULT               0x00000007

/* LEAP_L2 :: CPU_MASK_CLEAR :: HOST_CLEARED_INTR [17:17] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HOST_CLEARED_INTR_MASK         0x00020000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HOST_CLEARED_INTR_SHIFT        17
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_HOST_CLEARED_INTR_DEFAULT      0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: WDOG_INTR [16:16] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_WDOG_INTR_MASK                 0x00010000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_WDOG_INTR_SHIFT                16
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_WDOG_INTR_DEFAULT              0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER15_INTR [15:15] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER15_INTR_MASK              0x00008000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER15_INTR_SHIFT             15
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER15_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER14_INTR [14:14] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER14_INTR_MASK              0x00004000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER14_INTR_SHIFT             14
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER14_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER13_INTR [13:13] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER13_INTR_MASK              0x00002000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER13_INTR_SHIFT             13
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER13_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER12_INTR [12:12] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER12_INTR_MASK              0x00001000
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER12_INTR_SHIFT             12
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER12_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER11_INTR [11:11] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER11_INTR_MASK              0x00000800
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER11_INTR_SHIFT             11
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER11_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER10_INTR [10:10] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER10_INTR_MASK              0x00000400
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER10_INTR_SHIFT             10
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER10_INTR_DEFAULT           0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER9_INTR [09:09] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER9_INTR_MASK               0x00000200
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER9_INTR_SHIFT              9
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER9_INTR_DEFAULT            0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER8_INTR [08:08] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER8_INTR_MASK               0x00000100
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER8_INTR_SHIFT              8
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER8_INTR_DEFAULT            0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER7_INTR [07:07] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER7_INTR_MASK               0x00000080
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER7_INTR_SHIFT              7
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER7_INTR_DEFAULT            0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER6_INTR [06:06] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER6_INTR_MASK               0x00000040
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER6_INTR_SHIFT              6
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER6_INTR_DEFAULT            0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER5_INTR [05:05] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER5_INTR_MASK               0x00000020
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER5_INTR_SHIFT              5
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER5_INTR_DEFAULT            0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER4_INTR [04:04] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER4_INTR_MASK               0x00000010
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER4_INTR_SHIFT              4
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER4_INTR_DEFAULT            0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER3_INTR [03:03] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER3_INTR_MASK               0x00000008
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER3_INTR_SHIFT              3
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER3_INTR_DEFAULT            0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER2_INTR [02:02] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER2_INTR_MASK               0x00000004
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER2_INTR_SHIFT              2
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER2_INTR_DEFAULT            0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER1_INTR_MASK               0x00000002
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER1_INTR_SHIFT              1
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER1_INTR_DEFAULT            0x00000001

/* LEAP_L2 :: CPU_MASK_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER0_INTR_MASK               0x00000001
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER0_INTR_SHIFT              0
#define BCHP_LEAP_L2_CPU_MASK_CLEAR_TIMER0_INTR_DEFAULT            0x00000001

#endif /* #ifndef BCHP_LEAP_L2_H__ */

/* End of File */
