// Seed: 536933682
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd73,
    parameter id_3 = 32'd62
) (
    input  supply1 _id_0,
    output supply0 id_1
);
  wire _id_3 = id_0;
  logic [7:0] id_4;
  assign id_4[1'b0 : 1'd0] = id_0;
  wire [1 : id_3] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic [7:0][-1 : id_0] id_6;
  assign id_6[1] = -1 ? -1 : id_5;
endmodule
