[
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804374",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097873",
        "articleTitle": "Digital filter synthesis based on an algorithm to generate all minimal signed digit representations",
        "volume": "21",
        "issue": "12",
        "startPage": "1525",
        "endPage": "1529",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Digital filter synthesis based on an algorithm to generate all minimal signed digit representations",
        "authors": [
            {
                "id": 37087143345,
                "preferredName": "In-Cheol Park",
                "firstName": null,
                "lastName": "In-Cheol Park"
            },
            {
                "id": 37087163908,
                "preferredName": "Hyeong-Ju Kang",
                "firstName": null,
                "lastName": "Hyeong-Ju Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1004318",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1004318",
        "articleTitle": "Power distribution analysis of VLSI interconnects using model order reduction",
        "volume": "21",
        "issue": "6",
        "startPage": "739",
        "endPage": "745",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Power distribution analysis of VLSI interconnects using model order reduction",
        "authors": [
            {
                "id": 37066701800,
                "preferredName": "Y. Shin",
                "firstName": "Y.",
                "lastName": "Shin"
            },
            {
                "id": 37275966400,
                "preferredName": "T. Sakurai",
                "firstName": "T.",
                "lastName": "Sakurai"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804379",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097869",
        "articleTitle": "Implementation of a comprehensive and robust MOSFET model in cadence SPICE for ESD applications",
        "volume": "21",
        "issue": "12",
        "startPage": "1497",
        "endPage": "1502",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Implementation of a comprehensive and robust MOSFET model in cadence SPICE for ESD applications",
        "authors": [
            {
                "id": 37277464700,
                "preferredName": "X.F. Gao",
                "firstName": "X.F.",
                "lastName": "Gao"
            },
            {
                "id": 37273980400,
                "preferredName": "J.J. Liou",
                "firstName": "J.J.",
                "lastName": "Liou"
            },
            {
                "id": 37282664300,
                "preferredName": "J. Bernier",
                "firstName": "J.",
                "lastName": "Bernier"
            },
            {
                "id": 37446564000,
                "preferredName": "G. Croft",
                "firstName": "G.",
                "lastName": "Croft"
            },
            {
                "id": 38274299200,
                "preferredName": "A. Ortiz-Conde",
                "firstName": "A.",
                "lastName": "Ortiz-Conde"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802260",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043903",
        "articleTitle": "Maze routing with buffer insertion and wiresizing",
        "volume": "21",
        "issue": "10",
        "startPage": "1205",
        "endPage": "1209",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Maze routing with buffer insertion and wiresizing",
        "authors": [
            {
                "id": 37087299261,
                "preferredName": "Minghorng Lai",
                "firstName": null,
                "lastName": "Minghorng Lai"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804105",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047056",
        "articleTitle": "Preferred direction Steiner trees",
        "volume": "21",
        "issue": "11",
        "startPage": "1368",
        "endPage": "1372",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Preferred direction Steiner trees",
        "authors": [
            {
                "id": 37290261500,
                "preferredName": "M.C. Yildiz",
                "firstName": "M.C.",
                "lastName": "Yildiz"
            },
            {
                "id": 37265964600,
                "preferredName": "P.H. Madden",
                "firstName": "P.H.",
                "lastName": "Madden"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801090",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028110",
        "articleTitle": "Table look-up model of thin-film transistors for circuit simulation using spline interpolation with transformation by y=x+log(x)",
        "volume": "21",
        "issue": "9",
        "startPage": "1101",
        "endPage": "1104",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Table look-up model of thin-film transistors for circuit simulation using spline interpolation with transformation by y=x+log(x)",
        "authors": [
            {
                "id": 37309652900,
                "preferredName": "M. Kimura",
                "firstName": "M.",
                "lastName": "Kimura"
            },
            {
                "id": 37275331300,
                "preferredName": "S. Inoue",
                "firstName": "S.",
                "lastName": "Inoue"
            },
            {
                "id": 37274311000,
                "preferredName": "T. Shimoda",
                "firstName": "T.",
                "lastName": "Shimoda"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802262",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043904",
        "articleTitle": "Comments on \"Filling algorithms and analyses for layout density control\"",
        "volume": "21",
        "issue": "10",
        "startPage": "1209",
        "endPage": "1211",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Comments on \"Filling algorithms and analyses for layout density control\"",
        "authors": [
            {
                "id": 37087142988,
                "preferredName": "Rung-Bin Lin",
                "firstName": null,
                "lastName": "Rung-Bin Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.986428",
        "publicationYear": "2002",
        "publicationDate": "March 2002",
        "articleNumber": "986428",
        "articleTitle": "Prediction of analog performance parameters using fast transient testing",
        "volume": "21",
        "issue": "3",
        "startPage": "349",
        "endPage": "361",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Prediction of analog performance parameters using fast transient testing",
        "authors": [
            {
                "id": 37330312200,
                "preferredName": "P.N. Variyam",
                "firstName": "P.N.",
                "lastName": "Variyam"
            },
            {
                "id": 37300743200,
                "preferredName": "S. Cherubal",
                "firstName": "S.",
                "lastName": "Cherubal"
            },
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804386",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097859",
        "articleTitle": "Robust Boolean reasoning for equivalence checking and functional property verification",
        "volume": "21",
        "issue": "12",
        "startPage": "1377",
        "endPage": "1394",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Robust Boolean reasoning for equivalence checking and functional property verification",
        "authors": [
            {
                "id": 37274633400,
                "preferredName": "A. Kuehlmann",
                "firstName": "A.",
                "lastName": "Kuehlmann"
            },
            {
                "id": 37371690300,
                "preferredName": "V. Paruthi",
                "firstName": "V.",
                "lastName": "Paruthi"
            },
            {
                "id": 37354021100,
                "preferredName": "F. Krohm",
                "firstName": "F.",
                "lastName": "Krohm"
            },
            {
                "id": 37295478300,
                "preferredName": "M.K. Ganai",
                "firstName": "M.K.",
                "lastName": "Ganai"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802271",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043895",
        "articleTitle": "A multigrid-like technique for power grid analysis",
        "volume": "21",
        "issue": "10",
        "startPage": "1148",
        "endPage": "1160",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A multigrid-like technique for power grid analysis",
        "authors": [
            {
                "id": 37282353500,
                "preferredName": "J.N. Kozhaya",
                "firstName": "J.N.",
                "lastName": "Kozhaya"
            },
            {
                "id": 37276060600,
                "preferredName": "S.R. Nassif",
                "firstName": "S.R.",
                "lastName": "Nassif"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804385",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097863",
        "articleTitle": "3-D Thermal-ADI: a linear-time chip level transient thermal simulator",
        "volume": "21",
        "issue": "12",
        "startPage": "1434",
        "endPage": "1445",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "3-D Thermal-ADI: a linear-time chip level transient thermal simulator",
        "authors": [
            {
                "id": 37087174613,
                "preferredName": "Ting-Yuan Wang",
                "firstName": null,
                "lastName": "Ting-Yuan Wang"
            },
            {
                "id": 37087169010,
                "preferredName": "Charlie Chung-Ping Chen",
                "firstName": null,
                "lastName": "Charlie Chung-Ping Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.980256",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "980256",
        "articleTitle": "Hierarchical analysis of power distribution networks",
        "volume": "21",
        "issue": "2",
        "startPage": "159",
        "endPage": "168",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Hierarchical analysis of power distribution networks",
        "authors": [
            {
                "id": 37279756600,
                "preferredName": "M. Zhao",
                "firstName": "M.",
                "lastName": "Zhao"
            },
            {
                "id": 37276092000,
                "preferredName": "R.V. Panda",
                "firstName": "R.V.",
                "lastName": "Panda"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            },
            {
                "id": 37276099100,
                "preferredName": "D. Blaauw",
                "firstName": "D.",
                "lastName": "Blaauw"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800459",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020348",
        "articleTitle": "Analysis of on-chip inductance effects for distributed RLC interconnects",
        "volume": "21",
        "issue": "8",
        "startPage": "904",
        "endPage": "915",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis of on-chip inductance effects for distributed RLC interconnects",
        "authors": [
            {
                "id": 37272724900,
                "preferredName": "K. Banerjee",
                "firstName": "K.",
                "lastName": "Banerjee"
            },
            {
                "id": 37266460600,
                "preferredName": "A. Mehrotra",
                "firstName": "A.",
                "lastName": "Mehrotra"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804378",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097871",
        "articleTitle": "Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers",
        "volume": "21",
        "issue": "12",
        "startPage": "1509",
        "endPage": "1517",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers",
        "authors": [
            {
                "id": 37269471300,
                "preferredName": "R. Karri",
                "firstName": "R.",
                "lastName": "Karri"
            },
            {
                "id": 37085452964,
                "preferredName": "K. Wu",
                "firstName": "K.",
                "lastName": "Wu"
            },
            {
                "id": 37285478700,
                "preferredName": "P. Mishra",
                "firstName": "P.",
                "lastName": "Mishra"
            },
            {
                "id": 37087312322,
                "preferredName": "Yongkook Kim",
                "firstName": null,
                "lastName": "Yongkook Kim"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.974140",
        "publicationYear": "2002",
        "publicationDate": "Jan. 2002",
        "articleNumber": "974140",
        "articleTitle": "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning",
        "volume": "21",
        "issue": "1",
        "startPage": "81",
        "endPage": "92",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning",
        "authors": [
            {
                "id": 37087531979,
                "preferredName": "Shiyou Zhao",
                "firstName": null,
                "lastName": "Shiyou Zhao"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37087144939,
                "preferredName": "Cheng-Kok Koh",
                "firstName": null,
                "lastName": "Cheng-Kok Koh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013899",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013899",
        "articleTitle": "BDS: a BDD-based logic optimization system",
        "volume": "21",
        "issue": "7",
        "startPage": "866",
        "endPage": "876",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "BDS: a BDD-based logic optimization system",
        "authors": [
            {
                "id": 37087570502,
                "preferredName": "Congguang Yang",
                "firstName": null,
                "lastName": "Congguang Yang"
            },
            {
                "id": 37282519700,
                "preferredName": "M. Ciesielski",
                "firstName": "M.",
                "lastName": "Ciesielski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804107",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047050",
        "articleTitle": "Platune: a tuning framework for system-on-a-chip platforms",
        "volume": "21",
        "issue": "11",
        "startPage": "1317",
        "endPage": "1327",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Platune: a tuning framework for system-on-a-chip platforms",
        "authors": [
            {
                "id": 37299293000,
                "preferredName": "T. Givargis",
                "firstName": "T.",
                "lastName": "Givargis"
            },
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998626",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998626",
        "articleTitle": "Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits",
        "volume": "21",
        "issue": "5",
        "startPage": "544",
        "endPage": "553",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits",
        "authors": [
            {
                "id": 37274704100,
                "preferredName": "M. Orshansky",
                "firstName": "M.",
                "lastName": "Orshansky"
            },
            {
                "id": 37344775200,
                "preferredName": "L. Milor",
                "firstName": "L.",
                "lastName": "Milor"
            },
            {
                "id": 37087299527,
                "preferredName": "Pinhong Chen",
                "firstName": null,
                "lastName": "Pinhong Chen"
            },
            {
                "id": 37267034900,
                "preferredName": "K. Keutzer",
                "firstName": "K.",
                "lastName": "Keutzer"
            },
            {
                "id": 37087074328,
                "preferredName": "Chenming Hu",
                "firstName": null,
                "lastName": "Chenming Hu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013891",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013891",
        "articleTitle": "Pattern routing: use and theory for increasing predictability and avoiding coupling",
        "volume": "21",
        "issue": "7",
        "startPage": "777",
        "endPage": "790",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Pattern routing: use and theory for increasing predictability and avoiding coupling",
        "authors": [
            {
                "id": 37266396600,
                "preferredName": "R. Kastner",
                "firstName": "R.",
                "lastName": "Kastner"
            },
            {
                "id": 37278939300,
                "preferredName": "E. Bozorgzadeh",
                "firstName": "E.",
                "lastName": "Bozorgzadeh"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013896",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013896",
        "articleTitle": "DS-LFSR: a BIST TPG for low switching activity",
        "volume": "21",
        "issue": "7",
        "startPage": "842",
        "endPage": "851",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "DS-LFSR: a BIST TPG for low switching activity",
        "authors": [
            {
                "id": 37280454100,
                "preferredName": "S. Wang",
                "firstName": "S.",
                "lastName": "Wang"
            },
            {
                "id": 37279066900,
                "preferredName": "S.K. Gupta",
                "firstName": "S.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804109",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047045",
        "articleTitle": "The invention of CMOS amplifiers using genetic programming and current-flow analysis",
        "volume": "21",
        "issue": "11",
        "startPage": "1237",
        "endPage": "1252",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The invention of CMOS amplifiers using genetic programming and current-flow analysis",
        "authors": [
            {
                "id": 37331508500,
                "preferredName": "T. Sripramong",
                "firstName": "T.",
                "lastName": "Sripramong"
            },
            {
                "id": 37271540100,
                "preferredName": "C. Toumazou",
                "firstName": "C.",
                "lastName": "Toumazou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998630",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998630",
        "articleTitle": "Low-power scan testing and test data compression for system-on-a-chip",
        "volume": "21",
        "issue": "5",
        "startPage": "597",
        "endPage": "604",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Low-power scan testing and test data compression for system-on-a-chip",
        "authors": [
            {
                "id": 37273911300,
                "preferredName": "A. Chandra",
                "firstName": "A.",
                "lastName": "Chandra"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801102",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028108",
        "articleTitle": "System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints",
        "volume": "21",
        "issue": "9",
        "startPage": "1088",
        "endPage": "1094",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints",
        "authors": [
            {
                "id": 37288411600,
                "preferredName": "V. Iyengar",
                "firstName": "V.",
                "lastName": "Iyengar"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.974135",
        "publicationYear": "2002",
        "publicationDate": "Jan. 2002",
        "articleNumber": "974135",
        "articleTitle": "Estimating routing congestion using probabilistic analysis",
        "volume": "21",
        "issue": "1",
        "startPage": "32",
        "endPage": "41",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Estimating routing congestion using probabilistic analysis",
        "authors": [
            {
                "id": 37087300193,
                "preferredName": "Jinan Lou",
                "firstName": null,
                "lastName": "Jinan Lou"
            },
            {
                "id": 37283965800,
                "preferredName": "S. Thakur",
                "firstName": "S.",
                "lastName": "Thakur"
            },
            {
                "id": 37357844200,
                "preferredName": "S. Krishnamoorthy",
                "firstName": "S.",
                "lastName": "Krishnamoorthy"
            },
            {
                "id": 37087978138,
                "preferredName": "H.S. Sheng",
                "firstName": "H.S.",
                "lastName": "Sheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802267",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043899",
        "articleTitle": "CYCLONE: automated design and layout of RF LC-oscillators",
        "volume": "21",
        "issue": "10",
        "startPage": "1161",
        "endPage": "1170",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "CYCLONE: automated design and layout of RF LC-oscillators",
        "authors": [
            {
                "id": 37328707600,
                "preferredName": "C.R.C. De Ranter",
                "firstName": "C.R.C.",
                "lastName": "De Ranter"
            },
            {
                "id": 38237176400,
                "preferredName": "G. Van der Plas",
                "firstName": "G.",
                "lastName": "Van der Plas"
            },
            {
                "id": 37274261800,
                "preferredName": "M.S.J. Steyaert",
                "firstName": "M.S.J.",
                "lastName": "Steyaert"
            },
            {
                "id": 37275184800,
                "preferredName": "G.G.E. Gielen",
                "firstName": "G.G.E.",
                "lastName": "Gielen"
            },
            {
                "id": 37275189100,
                "preferredName": "W.M.C. Sansen",
                "firstName": "W.M.C.",
                "lastName": "Sansen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.986426",
        "publicationYear": "2002",
        "publicationDate": "March 2002",
        "articleNumber": "986426",
        "articleTitle": "A fast hierarchical algorithm for three-dimensional capacitance extraction",
        "volume": "21",
        "issue": "3",
        "startPage": "330",
        "endPage": "336",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A fast hierarchical algorithm for three-dimensional capacitance extraction",
        "authors": [
            {
                "id": 37087145833,
                "preferredName": "Weiping Shi",
                "firstName": null,
                "lastName": "Weiping Shi"
            },
            {
                "id": 37087195991,
                "preferredName": "Jianguo Liu",
                "firstName": null,
                "lastName": "Jianguo Liu"
            },
            {
                "id": 37329970600,
                "preferredName": "N. Kakani",
                "firstName": "N.",
                "lastName": "Kakani"
            },
            {
                "id": 37087212988,
                "preferredName": "Tiejun Yu",
                "firstName": null,
                "lastName": "Tiejun Yu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.986427",
        "publicationYear": "2002",
        "publicationDate": "March 2002",
        "articleNumber": "986427",
        "articleTitle": "An efficient algorithm for finding multiple DC solutions based on the SPICE-oriented Newton homotopy method",
        "volume": "21",
        "issue": "3",
        "startPage": "337",
        "endPage": "348",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient algorithm for finding multiple DC solutions based on the SPICE-oriented Newton homotopy method",
        "authors": [
            {
                "id": 37270705300,
                "preferredName": "A. Ushida",
                "firstName": "A.",
                "lastName": "Ushida"
            },
            {
                "id": 37269416800,
                "preferredName": "Y. Yamagami",
                "firstName": "Y.",
                "lastName": "Yamagami"
            },
            {
                "id": 37270701900,
                "preferredName": "Y. Nishio",
                "firstName": "Y.",
                "lastName": "Nishio"
            },
            {
                "id": 37726137800,
                "preferredName": "I. Kinouchi",
                "firstName": "I.",
                "lastName": "Kinouchi"
            },
            {
                "id": 37278803500,
                "preferredName": "Y. Inoue",
                "firstName": "Y.",
                "lastName": "Inoue"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.986424",
        "publicationYear": "2002",
        "publicationDate": "March 2002",
        "articleNumber": "986424",
        "articleTitle": "Algorithms for minimizing standby power in deep submicrometer, dual-V/sub t/ CMOS circuits",
        "volume": "21",
        "issue": "3",
        "startPage": "306",
        "endPage": "318",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Algorithms for minimizing standby power in deep submicrometer, dual-V/sub t/ CMOS circuits",
        "authors": [
            {
                "id": 37087145964,
                "preferredName": "Qi Wang",
                "firstName": null,
                "lastName": "Qi Wang"
            },
            {
                "id": 37282528500,
                "preferredName": "S.B.K. Vrudhula",
                "firstName": "S.B.K.",
                "lastName": "Vrudhula"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998628",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998628",
        "articleTitle": "Fast and exact transistor sizing based on iterative relaxation",
        "volume": "21",
        "issue": "5",
        "startPage": "568",
        "endPage": "581",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast and exact transistor sizing based on iterative relaxation",
        "authors": [
            {
                "id": 37327910300,
                "preferredName": "V. Sundararajan",
                "firstName": "V.",
                "lastName": "Sundararajan"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.992763",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "992763",
        "articleTitle": "Circuit simplification for the symbolic analysis of analog integrated circuits",
        "volume": "21",
        "issue": "4",
        "startPage": "395",
        "endPage": "407",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Circuit simplification for the symbolic analysis of analog integrated circuits",
        "authors": [
            {
                "id": 37327229400,
                "preferredName": "W. Daems",
                "firstName": "W.",
                "lastName": "Daems"
            },
            {
                "id": 37275184800,
                "preferredName": "G. Gielen",
                "firstName": "G.",
                "lastName": "Gielen"
            },
            {
                "id": 37275189100,
                "preferredName": "W. Sansen",
                "firstName": "W.",
                "lastName": "Sansen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801098",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028102",
        "articleTitle": "Symbolic modeling of periodically time-varying systems using harmonic transfer matrices",
        "volume": "21",
        "issue": "9",
        "startPage": "1011",
        "endPage": "1024",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Symbolic modeling of periodically time-varying systems using harmonic transfer matrices",
        "authors": [
            {
                "id": 37275169300,
                "preferredName": "P. Vanassche",
                "firstName": "P.",
                "lastName": "Vanassche"
            },
            {
                "id": 37275184800,
                "preferredName": "G. Gielen",
                "firstName": "G.",
                "lastName": "Gielen"
            },
            {
                "id": 37275189100,
                "preferredName": "W. Sansen",
                "firstName": "W.",
                "lastName": "Sansen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.974137",
        "publicationYear": "2002",
        "publicationDate": "Jan. 2002",
        "articleNumber": "974137",
        "articleTitle": "Boosters for driving long onchip interconnects - design issues, interconnect synthesis, and comparison with repeaters",
        "volume": "21",
        "issue": "1",
        "startPage": "50",
        "endPage": "62",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Boosters for driving long onchip interconnects - design issues, interconnect synthesis, and comparison with repeaters",
        "authors": [
            {
                "id": 37725202500,
                "preferredName": "A. Nalamalpu",
                "firstName": "A.",
                "lastName": "Nalamalpu"
            },
            {
                "id": 37089109033,
                "preferredName": "S. Srinivasan",
                "firstName": "S.",
                "lastName": "Srinivasan"
            },
            {
                "id": 37273906500,
                "preferredName": "W.P. Burleson",
                "firstName": "W.P.",
                "lastName": "Burleson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.980257",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "980257",
        "articleTitle": "An Esterel compiler for large control-dominated systems",
        "volume": "21",
        "issue": "2",
        "startPage": "169",
        "endPage": "183",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An Esterel compiler for large control-dominated systems",
        "authors": [
            {
                "id": 37292689900,
                "preferredName": "S.A. Edwards",
                "firstName": "S.A.",
                "lastName": "Edwards"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.992764",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "992764",
        "articleTitle": "Architectural energy optimization by bus splitting",
        "volume": "21",
        "issue": "4",
        "startPage": "408",
        "endPage": "414",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Architectural energy optimization by bus splitting",
        "authors": [
            {
                "id": 37087171881,
                "preferredName": "Cheng-Ta Hsieh",
                "firstName": null,
                "lastName": "Cheng-Ta Hsieh"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800460",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020352",
        "articleTitle": "An automatic test pattern generator for minimizing switching activity during scan testing activity",
        "volume": "21",
        "issue": "8",
        "startPage": "954",
        "endPage": "968",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An automatic test pattern generator for minimizing switching activity during scan testing activity",
        "authors": [
            {
                "id": 37087199346,
                "preferredName": "Seongmoon Wang",
                "firstName": null,
                "lastName": "Seongmoon Wang"
            },
            {
                "id": 37279066900,
                "preferredName": "S.K. Gupta",
                "firstName": "S.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.986429",
        "publicationYear": "2002",
        "publicationDate": "March 2002",
        "articleNumber": "986429",
        "articleTitle": "On diagnosing multiple stuck-at faults using multiple and single fault simulation in combinational circuits",
        "volume": "21",
        "issue": "3",
        "startPage": "362",
        "endPage": "368",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On diagnosing multiple stuck-at faults using multiple and single fault simulation in combinational circuits",
        "authors": [
            {
                "id": 37278586900,
                "preferredName": "H. Takahashi",
                "firstName": "H.",
                "lastName": "Takahashi"
            },
            {
                "id": 37089126127,
                "preferredName": "K.O. Boateng",
                "firstName": "K.O.",
                "lastName": "Boateng"
            },
            {
                "id": 37273588500,
                "preferredName": "K.K. Saluja",
                "firstName": "K.K.",
                "lastName": "Saluja"
            },
            {
                "id": 37267185600,
                "preferredName": "Y. Takamatsu",
                "firstName": "Y.",
                "lastName": "Takamatsu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802278",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043890",
        "articleTitle": "Area fill synthesis for uniform layout density",
        "volume": "21",
        "issue": "10",
        "startPage": "1132",
        "endPage": "1147",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Area fill synthesis for uniform layout density",
        "authors": [
            {
                "id": 37087332382,
                "preferredName": "Yu Chen",
                "firstName": null,
                "lastName": "Yu Chen"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37299670500,
                "preferredName": "G. Robins",
                "firstName": "G.",
                "lastName": "Robins"
            },
            {
                "id": 37278593900,
                "preferredName": "A. Zelikovsky",
                "firstName": "A.",
                "lastName": "Zelikovsky"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804108",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047052",
        "articleTitle": "Testing and diagnosis of interconnect faults in cluster-based FPGA architectures",
        "volume": "21",
        "issue": "11",
        "startPage": "1337",
        "endPage": "1343",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Testing and diagnosis of interconnect faults in cluster-based FPGA architectures",
        "authors": [
            {
                "id": 37295535200,
                "preferredName": "I.G. Harris",
                "firstName": "I.G.",
                "lastName": "Harris"
            },
            {
                "id": 37272879000,
                "preferredName": "R. Tessier",
                "firstName": "R.",
                "lastName": "Tessier"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804088",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047054",
        "articleTitle": "Transition time modeling in deep submicron CMOS",
        "volume": "21",
        "issue": "11",
        "startPage": "1352",
        "endPage": "1363",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Transition time modeling in deep submicron CMOS",
        "authors": [
            {
                "id": 37265803500,
                "preferredName": "P. Maurine",
                "firstName": "P.",
                "lastName": "Maurine"
            },
            {
                "id": 37331619500,
                "preferredName": "M. Rezzoug",
                "firstName": "M.",
                "lastName": "Rezzoug"
            },
            {
                "id": 37265802800,
                "preferredName": "N. Azemard",
                "firstName": "N.",
                "lastName": "Azemard"
            },
            {
                "id": 37265804200,
                "preferredName": "D. Auvergne",
                "firstName": "D.",
                "lastName": "Auvergne"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.974139",
        "publicationYear": "2002",
        "publicationDate": "Jan. 2002",
        "articleNumber": "974139",
        "articleTitle": "Congestion estimation during top-down placement",
        "volume": "21",
        "issue": "1",
        "startPage": "72",
        "endPage": "80",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Congestion estimation during top-down placement",
        "authors": [
            {
                "id": 37087337384,
                "preferredName": "Xiaojian Yang",
                "firstName": null,
                "lastName": "Xiaojian Yang"
            },
            {
                "id": 37266396600,
                "preferredName": "R. Kastner",
                "firstName": "R.",
                "lastName": "Kastner"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.980259",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "980259",
        "articleTitle": "A graph theoretic approach for synthesizing very low-complexity high-speed digital filters",
        "volume": "21",
        "issue": "2",
        "startPage": "204",
        "endPage": "216",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A graph theoretic approach for synthesizing very low-complexity high-speed digital filters",
        "authors": [
            {
                "id": 37275679000,
                "preferredName": "K. Muhammad",
                "firstName": "K.",
                "lastName": "Muhammad"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1004315",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1004315",
        "articleTitle": "Test data compression and decompression based on internal scan chains and Golomb coding",
        "volume": "21",
        "issue": "6",
        "startPage": "715",
        "endPage": "722",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test data compression and decompression based on internal scan chains and Golomb coding",
        "authors": [
            {
                "id": 37273911300,
                "preferredName": "A. Chandra",
                "firstName": "A.",
                "lastName": "Chandra"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.992765",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "992765",
        "articleTitle": "A Monte Carlo approach for maximum power estimation based on extreme value theory",
        "volume": "21",
        "issue": "4",
        "startPage": "415",
        "endPage": "432",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A Monte Carlo approach for maximum power estimation based on extreme value theory",
        "authors": [
            {
                "id": 37062716600,
                "preferredName": "N.E. Evmorfopoulos",
                "firstName": "N.E.",
                "lastName": "Evmorfopoulos"
            },
            {
                "id": 37301841600,
                "preferredName": "G.I. Stamoulis",
                "firstName": "G.I.",
                "lastName": "Stamoulis"
            },
            {
                "id": 37303877700,
                "preferredName": "J.N. Avaritsiotis",
                "firstName": "J.N.",
                "lastName": "Avaritsiotis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804101",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047051",
        "articleTitle": "Neighborhood pattern-sensitive fault testing and diagnostics for random-access memories",
        "volume": "21",
        "issue": "11",
        "startPage": "1328",
        "endPage": "1336",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Neighborhood pattern-sensitive fault testing and diagnostics for random-access memories",
        "authors": [
            {
                "id": 37087173824,
                "preferredName": "Kuo-Liang Cheng",
                "firstName": null,
                "lastName": "Kuo-Liang Cheng"
            },
            {
                "id": 37087153491,
                "preferredName": "Ming-Fu Tsai",
                "firstName": null,
                "lastName": "Ming-Fu Tsai"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.992767",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "992767",
        "articleTitle": "Charge-based analytical model for the evaluation of power consumption in submicron CMOS buffers",
        "volume": "21",
        "issue": "4",
        "startPage": "433",
        "endPage": "448",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Charge-based analytical model for the evaluation of power consumption in submicron CMOS buffers",
        "authors": [
            {
                "id": 37282196400,
                "preferredName": "J.L. Rossello",
                "firstName": "J.L.",
                "lastName": "Rossello"
            },
            {
                "id": 37285171400,
                "preferredName": "J. Segura",
                "firstName": "J.",
                "lastName": "Segura"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.992771",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "992771",
        "articleTitle": "Fault simulation and test algorithm generation for random access memories",
        "volume": "21",
        "issue": "4",
        "startPage": "480",
        "endPage": "490",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fault simulation and test algorithm generation for random access memories",
        "authors": [
            {
                "id": 37087069797,
                "preferredName": "Chi-Feng Wu",
                "firstName": null,
                "lastName": "Chi-Feng Wu"
            },
            {
                "id": 37087069660,
                "preferredName": "Chih-Tsun Huang",
                "firstName": null,
                "lastName": "Chih-Tsun Huang"
            },
            {
                "id": 37087173824,
                "preferredName": "Kuo-Liang Cheng",
                "firstName": null,
                "lastName": "Kuo-Liang Cheng"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802276",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043886",
        "articleTitle": "Analytical models for crosstalk excitation and propagation in VLSI circuits",
        "volume": "21",
        "issue": "10",
        "startPage": "1117",
        "endPage": "1131",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analytical models for crosstalk excitation and propagation in VLSI circuits",
        "authors": [
            {
                "id": 37087604013,
                "preferredName": "Wei-Yu Chen",
                "firstName": null,
                "lastName": "Wei-Yu Chen"
            },
            {
                "id": 37279066900,
                "preferredName": "S.K. Gupta",
                "firstName": "S.K.",
                "lastName": "Gupta"
            },
            {
                "id": 37273801100,
                "preferredName": "M.A. Breuer",
                "firstName": "M.A.",
                "lastName": "Breuer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804087",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047048",
        "articleTitle": "Dynamic frequency scaling with buffer insertion for mixed workloads",
        "volume": "21",
        "issue": "11",
        "startPage": "1284",
        "endPage": "1305",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Dynamic frequency scaling with buffer insertion for mixed workloads",
        "authors": [
            {
                "id": 37087160656,
                "preferredName": "Yung-Hsiang Lu",
                "firstName": null,
                "lastName": "Yung-Hsiang Lu"
            },
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998625",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998625",
        "articleTitle": "Electromagnetic interconnects and passives modeling: software implementation issues",
        "volume": "21",
        "issue": "5",
        "startPage": "534",
        "endPage": "543",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Electromagnetic interconnects and passives modeling: software implementation issues",
        "authors": [
            {
                "id": 37281619000,
                "preferredName": "W. Schoenmaker",
                "firstName": "W.",
                "lastName": "Schoenmaker"
            },
            {
                "id": 37330016800,
                "preferredName": "P. Meuris",
                "firstName": "P.",
                "lastName": "Meuris"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.992761",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "992761",
        "articleTitle": "A statistical methodology for the design of high-performance CMOS current-steering digital-to-analog converters",
        "volume": "21",
        "issue": "4",
        "startPage": "377",
        "endPage": "394",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A statistical methodology for the design of high-performance CMOS current-steering digital-to-analog converters",
        "authors": [
            {
                "id": 37300214800,
                "preferredName": "P. Crippa",
                "firstName": "P.",
                "lastName": "Crippa"
            },
            {
                "id": 37282450700,
                "preferredName": "C. Turchetti",
                "firstName": "C.",
                "lastName": "Turchetti"
            },
            {
                "id": 37270935700,
                "preferredName": "M. Conti",
                "firstName": "M.",
                "lastName": "Conti"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804381",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097868",
        "articleTitle": "Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system",
        "volume": "21",
        "issue": "12",
        "startPage": "1489",
        "endPage": "1497",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system",
        "authors": [
            {
                "id": 37087183668,
                "preferredName": "Yungseon Eo",
                "firstName": null,
                "lastName": "Yungseon Eo"
            },
            {
                "id": 37087540188,
                "preferredName": "Seongkyun Shin",
                "firstName": null,
                "lastName": "Seongkyun Shin"
            },
            {
                "id": 37270189300,
                "preferredName": "W.R. Eisenstadt",
                "firstName": "W.R.",
                "lastName": "Eisenstadt"
            },
            {
                "id": 37087160111,
                "preferredName": "Jongin Shim",
                "firstName": null,
                "lastName": "Jongin Shim"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800451",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020347",
        "articleTitle": "Application-specific clustered VLIW datapaths: early exploration on a parameterized design space",
        "volume": "21",
        "issue": "8",
        "startPage": "889",
        "endPage": "903",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Application-specific clustered VLIW datapaths: early exploration on a parameterized design space",
        "authors": [
            {
                "id": 37329212200,
                "preferredName": "V.S. Lapinskii",
                "firstName": "V.S.",
                "lastName": "Lapinskii"
            },
            {
                "id": 37282505600,
                "preferredName": "M.F. Jacome",
                "firstName": "M.F.",
                "lastName": "Jacome"
            },
            {
                "id": 37269862400,
                "preferredName": "G.A. de Veciana",
                "firstName": "G.A.",
                "lastName": "de Veciana"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998624",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998624",
        "articleTitle": "Efficient synthesis of OTA network for linear analog functions",
        "volume": "21",
        "issue": "5",
        "startPage": "517",
        "endPage": "533",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient synthesis of OTA network for linear analog functions",
        "authors": [
            {
                "id": 37275210800,
                "preferredName": "B.N. Ray",
                "firstName": "B.N.",
                "lastName": "Ray"
            },
            {
                "id": 37275963900,
                "preferredName": "P.P. Chaudhuri",
                "firstName": "P.P.",
                "lastName": "Chaudhuri"
            },
            {
                "id": 37275199700,
                "preferredName": "P.K. Nandi",
                "firstName": "P.K.",
                "lastName": "Nandi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802274",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043901",
        "articleTitle": "Slope propagation in static timing analysis",
        "volume": "21",
        "issue": "10",
        "startPage": "1180",
        "endPage": "1195",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Slope propagation in static timing analysis",
        "authors": [
            {
                "id": 37276099100,
                "preferredName": "D. Blaauw",
                "firstName": "D.",
                "lastName": "Blaauw"
            },
            {
                "id": 37267372100,
                "preferredName": "V. Zolotov",
                "firstName": "V.",
                "lastName": "Zolotov"
            },
            {
                "id": 37283478500,
                "preferredName": "S. Sundareswaran",
                "firstName": "S.",
                "lastName": "Sundareswaran"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801105",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028101",
        "articleTitle": "An instruction-level energy model for embedded VLIW architectures",
        "volume": "21",
        "issue": "9",
        "startPage": "998",
        "endPage": "1010",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An instruction-level energy model for embedded VLIW architectures",
        "authors": [
            {
                "id": 37267187400,
                "preferredName": "M. Sami",
                "firstName": "M.",
                "lastName": "Sami"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            },
            {
                "id": 37295776300,
                "preferredName": "C. Silvano",
                "firstName": "C.",
                "lastName": "Silvano"
            },
            {
                "id": 37326028900,
                "preferredName": "V. Zaccaria",
                "firstName": "V.",
                "lastName": "Zaccaria"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804382",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097872",
        "articleTitle": "Formulating SoC test scheduling as a network transportation problem",
        "volume": "21",
        "issue": "12",
        "startPage": "1517",
        "endPage": "1525",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Formulating SoC test scheduling as a network transportation problem",
        "authors": [
            {
                "id": 37330712200,
                "preferredName": "S. Koranne",
                "firstName": "S.",
                "lastName": "Koranne"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804387",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097864",
        "articleTitle": "SPIRIT: a highly robust combinational test generation algorithm",
        "volume": "21",
        "issue": "12",
        "startPage": "1446",
        "endPage": "1458",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "SPIRIT: a highly robust combinational test generation algorithm",
        "authors": [
            {
                "id": 37283403900,
                "preferredName": "E. Gizdarski",
                "firstName": "E.",
                "lastName": "Gizdarski"
            },
            {
                "id": 37273570900,
                "preferredName": "H. Fujiwara",
                "firstName": "H.",
                "lastName": "Fujiwara"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800456",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020350",
        "articleTitle": "Automatic generation of synthetic sequential benchmark circuits",
        "volume": "21",
        "issue": "8",
        "startPage": "928",
        "endPage": "940",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic generation of synthetic sequential benchmark circuits",
        "authors": [
            {
                "id": 37265021500,
                "preferredName": "M.D. Hutton",
                "firstName": "M.D.",
                "lastName": "Hutton"
            },
            {
                "id": 37277511800,
                "preferredName": "J.S. Rose",
                "firstName": "J.S.",
                "lastName": "Rose"
            },
            {
                "id": 37329247200,
                "preferredName": "D.G. Corneil",
                "firstName": "D.G.",
                "lastName": "Corneil"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.974138",
        "publicationYear": "2002",
        "publicationDate": "Jan. 2002",
        "articleNumber": "974138",
        "articleTitle": "Dummy-feature placement for chemical-mechanical polishing uniformity in a shallow-trench isolation process",
        "volume": "21",
        "issue": "1",
        "startPage": "63",
        "endPage": "71",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Dummy-feature placement for chemical-mechanical polishing uniformity in a shallow-trench isolation process",
        "authors": [
            {
                "id": 37086971801,
                "preferredName": "Ruiqi Tian",
                "firstName": null,
                "lastName": "Ruiqi Tian"
            },
            {
                "id": 37087200923,
                "preferredName": "Xiaoping Tang",
                "firstName": null,
                "lastName": "Xiaoping Tang"
            },
            {
                "id": 37274545500,
                "preferredName": "M.D.F. Wong",
                "firstName": "M.D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1004316",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1004316",
        "articleTitle": "A traveling-wave-based waveform approximation technique for the timing verification of single transmission lines",
        "volume": "21",
        "issue": "6",
        "startPage": "723",
        "endPage": "730",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A traveling-wave-based waveform approximation technique for the timing verification of single transmission lines",
        "authors": [
            {
                "id": 37087183668,
                "preferredName": "Yungseon Eo",
                "firstName": null,
                "lastName": "Yungseon Eo"
            },
            {
                "id": 37087160111,
                "preferredName": "Jongin Shim",
                "firstName": null,
                "lastName": "Jongin Shim"
            },
            {
                "id": 37270189300,
                "preferredName": "W.R. Eisenstadt",
                "firstName": "W.R.",
                "lastName": "Eisenstadt"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800454",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020353",
        "articleTitle": "A constructive genetic algorithm for gate matrix layout problems",
        "volume": "21",
        "issue": "8",
        "startPage": "969",
        "endPage": "974",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A constructive genetic algorithm for gate matrix layout problems",
        "authors": [
            {
                "id": 37333542700,
                "preferredName": "A.C.M. de Oliveira",
                "firstName": "A.C.M.",
                "lastName": "de Oliveira"
            },
            {
                "id": 37329115600,
                "preferredName": "L.A.N. Lorena",
                "firstName": "L.A.N.",
                "lastName": "Lorena"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1004312",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1004312",
        "articleTitle": "Multilevel cooperative search for the circuit/hypergraph partitioning problem",
        "volume": "21",
        "issue": "6",
        "startPage": "685",
        "endPage": "693",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Multilevel cooperative search for the circuit/hypergraph partitioning problem",
        "authors": [
            {
                "id": 37087660581,
                "preferredName": "M. Ouyang",
                "firstName": "M.",
                "lastName": "Ouyang"
            },
            {
                "id": 37329211100,
                "preferredName": "M. Toulouse",
                "firstName": "M.",
                "lastName": "Toulouse"
            },
            {
                "id": 37281602900,
                "preferredName": "K. Thulasiraman",
                "firstName": "K.",
                "lastName": "Thulasiraman"
            },
            {
                "id": 37271797000,
                "preferredName": "F. Glover",
                "firstName": "F.",
                "lastName": "Glover"
            },
            {
                "id": 37278630200,
                "preferredName": "J.S. Deogun",
                "firstName": "J.S.",
                "lastName": "Deogun"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.980254",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "980254",
        "articleTitle": "DTT: direct truncation of the transfer function - an alternative to moment matching for tree structured interconnect",
        "volume": "21",
        "issue": "2",
        "startPage": "131",
        "endPage": "144",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "DTT: direct truncation of the transfer function - an alternative to moment matching for tree structured interconnect",
        "authors": [
            {
                "id": 37271363500,
                "preferredName": "Y.I. Ismail",
                "firstName": "Y.I.",
                "lastName": "Ismail"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1004311",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1004311",
        "articleTitle": "A new FPGA detailed routing approach via search-based Boolean satisfiability",
        "volume": "21",
        "issue": "6",
        "startPage": "674",
        "endPage": "684",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new FPGA detailed routing approach via search-based Boolean satisfiability",
        "authors": [
            {
                "id": 37087142907,
                "preferredName": "Gi-Joon Nam",
                "firstName": null,
                "lastName": "Gi-Joon Nam"
            },
            {
                "id": 37267054100,
                "preferredName": "K.A. Sakallah",
                "firstName": "K.A.",
                "lastName": "Sakallah"
            },
            {
                "id": 37282471300,
                "preferredName": "R.A. Rutenbar",
                "firstName": "R.A.",
                "lastName": "Rutenbar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802256",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043906",
        "articleTitle": "Power profile manipulation: a new approach for reducing test application time under power constraints",
        "volume": "21",
        "issue": "10",
        "startPage": "1217",
        "endPage": "1225",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Power profile manipulation: a new approach for reducing test application time under power constraints",
        "authors": [
            {
                "id": 38273309600,
                "preferredName": "P.M. Rosinger",
                "firstName": "P.M.",
                "lastName": "Rosinger"
            },
            {
                "id": 37275577600,
                "preferredName": "B.M. Al-Hashimi",
                "firstName": "B.M.",
                "lastName": "Al-Hashimi"
            },
            {
                "id": 37275575300,
                "preferredName": "N. Nicolici",
                "firstName": "N.",
                "lastName": "Nicolici"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.980258",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "980258",
        "articleTitle": "Retiming and clock scheduling for digital circuit optimization",
        "volume": "21",
        "issue": "2",
        "startPage": "184",
        "endPage": "203",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Retiming and clock scheduling for digital circuit optimization",
        "authors": [
            {
                "id": 37087329595,
                "preferredName": "Xun Liu",
                "firstName": null,
                "lastName": "Xun Liu"
            },
            {
                "id": 37275945500,
                "preferredName": "M.C. Papaefthymiou",
                "firstName": "M.C.",
                "lastName": "Papaefthymiou"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998631",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998631",
        "articleTitle": "TETA: transistor-level waveform evaluation for timing analysis",
        "volume": "21",
        "issue": "5",
        "startPage": "605",
        "endPage": "616",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "TETA: transistor-level waveform evaluation for timing analysis",
        "authors": [
            {
                "id": 37369587600,
                "preferredName": "E. Acar",
                "firstName": "E.",
                "lastName": "Acar"
            },
            {
                "id": 37282514300,
                "preferredName": "F. Dartu",
                "firstName": "F.",
                "lastName": "Dartu"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804205",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047055",
        "articleTitle": "Publicly detectable watermarking for intellectual property authentication in VLSI design",
        "volume": "21",
        "issue": "11",
        "startPage": "1363",
        "endPage": "1368",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Publicly detectable watermarking for intellectual property authentication in VLSI design",
        "authors": [
            {
                "id": 37087171130,
                "preferredName": "Gang Qu",
                "firstName": null,
                "lastName": "Gang Qu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998623",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998623",
        "articleTitle": "Search pruning techniques in SAT-based branch-and-bound algorithms for the binate covering problem",
        "volume": "21",
        "issue": "5",
        "startPage": "505",
        "endPage": "516",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Search pruning techniques in SAT-based branch-and-bound algorithms for the binate covering problem",
        "authors": [
            {
                "id": 37284293600,
                "preferredName": "V.M. Manquinho",
                "firstName": "V.M.",
                "lastName": "Manquinho"
            },
            {
                "id": 38273960300,
                "preferredName": "J.P. Marques-Silva",
                "firstName": "J.P.",
                "lastName": "Marques-Silva"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1004310",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1004310",
        "articleTitle": "An efficient transient analysis algorithm for mildly nonlinear circuits",
        "volume": "21",
        "issue": "6",
        "startPage": "662",
        "endPage": "673",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient transient analysis algorithm for mildly nonlinear circuits",
        "authors": [
            {
                "id": 37275516100,
                "preferredName": "F. Yuan",
                "firstName": "F.",
                "lastName": "Yuan"
            },
            {
                "id": 37271585300,
                "preferredName": "A. Opal",
                "firstName": "A.",
                "lastName": "Opal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.986425",
        "publicationYear": "2002",
        "publicationDate": "March 2002",
        "articleNumber": "986425",
        "articleTitle": "Wire width planning for interconnect performance optimization",
        "volume": "21",
        "issue": "3",
        "startPage": "319",
        "endPage": "329",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Wire width planning for interconnect performance optimization",
        "authors": [
            {
                "id": 37087159742,
                "preferredName": "Jason Cong",
                "firstName": null,
                "lastName": "Jason Cong"
            },
            {
                "id": 37087166984,
                "preferredName": "Zhigang Pan",
                "firstName": null,
                "lastName": "Zhigang Pan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800452",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020354",
        "articleTitle": "BDD minimization by scatter search",
        "volume": "21",
        "issue": "8",
        "startPage": "974",
        "endPage": "979",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "BDD minimization by scatter search",
        "authors": [
            {
                "id": 37277740500,
                "preferredName": "W.N.N. Hung",
                "firstName": "W.N.N.",
                "lastName": "Hung"
            },
            {
                "id": 37087146707,
                "preferredName": "Xiaoyu Song",
                "firstName": null,
                "lastName": "Xiaoyu Song"
            },
            {
                "id": 38185221900,
                "preferredName": "E.M. Aboulhamid",
                "firstName": "E.M.",
                "lastName": "Aboulhamid"
            },
            {
                "id": 38179887100,
                "preferredName": "M.A. Driscoll",
                "firstName": "M.A.",
                "lastName": "Driscoll"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013890",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013890",
        "articleTitle": "An interconnect energy model considering coupling effects",
        "volume": "21",
        "issue": "7",
        "startPage": "763",
        "endPage": "776",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An interconnect energy model considering coupling effects",
        "authors": [
            {
                "id": 37089125332,
                "preferredName": "T. Uchino",
                "firstName": "T.",
                "lastName": "Uchino"
            },
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804388",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097866",
        "articleTitle": "Design rewiring using ATPG",
        "volume": "21",
        "issue": "12",
        "startPage": "1469",
        "endPage": "1479",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Design rewiring using ATPG",
        "authors": [
            {
                "id": 37265696800,
                "preferredName": "A. Veneris",
                "firstName": "A.",
                "lastName": "Veneris"
            },
            {
                "id": 37271101300,
                "preferredName": "M.S. Abadir",
                "firstName": "M.S.",
                "lastName": "Abadir"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802277",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043902",
        "articleTitle": "Watermarking graph partitioning solutions",
        "volume": "21",
        "issue": "10",
        "startPage": "1196",
        "endPage": "1204",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Watermarking graph partitioning solutions",
        "authors": [
            {
                "id": 37323356700,
                "preferredName": "G. Wolfe",
                "firstName": "G.",
                "lastName": "Wolfe"
            },
            {
                "id": 37279225600,
                "preferredName": "J.L. Wong",
                "firstName": "J.L.",
                "lastName": "Wong"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.992768",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "992768",
        "articleTitle": "A parallel built-in self-diagnostic method for embedded memory arrays",
        "volume": "21",
        "issue": "4",
        "startPage": "449",
        "endPage": "465",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A parallel built-in self-diagnostic method for embedded memory arrays",
        "authors": [
            {
                "id": 37088062919,
                "preferredName": "Der-Cheng Huang",
                "firstName": null,
                "lastName": "Der-Cheng Huang"
            },
            {
                "id": 37087156902,
                "preferredName": "Wen-Ben Jone",
                "firstName": null,
                "lastName": "Wen-Ben Jone"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.986423",
        "publicationYear": "2002",
        "publicationDate": "March 2002",
        "articleNumber": "986423",
        "articleTitle": "An analysis of system level power management algorithms and their effects on latency",
        "volume": "21",
        "issue": "3",
        "startPage": "291",
        "endPage": "305",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An analysis of system level power management algorithms and their effects on latency",
        "authors": [
            {
                "id": 37375149100,
                "preferredName": "D. Ramanathan",
                "firstName": "D.",
                "lastName": "Ramanathan"
            },
            {
                "id": 37282589500,
                "preferredName": "S. Irani",
                "firstName": "S.",
                "lastName": "Irani"
            },
            {
                "id": 37272679300,
                "preferredName": "R.K. Gupta",
                "firstName": "R.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801083",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028103",
        "articleTitle": "A timing-constrained simultaneous global routing algorithm",
        "volume": "21",
        "issue": "9",
        "startPage": "1025",
        "endPage": "1036",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A timing-constrained simultaneous global routing algorithm",
        "authors": [
            {
                "id": 37087152930,
                "preferredName": "Jiang Hu",
                "firstName": null,
                "lastName": "Jiang Hu"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802275",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043900",
        "articleTitle": "Synthesis of single-output space compactors for scan-based sequential circuits",
        "volume": "21",
        "issue": "10",
        "startPage": "1171",
        "endPage": "1179",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis of single-output space compactors for scan-based sequential circuits",
        "authors": [
            {
                "id": 37270419600,
                "preferredName": "B.B. Bhattacharya",
                "firstName": "B.B.",
                "lastName": "Bhattacharya"
            },
            {
                "id": 37325366100,
                "preferredName": "A. Dmitriev",
                "firstName": "A.",
                "lastName": "Dmitriev"
            },
            {
                "id": 37272911300,
                "preferredName": "M. Gossel",
                "firstName": "M.",
                "lastName": "Gossel"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804104",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047049",
        "articleTitle": "Static power modeling of 32-bit microprocessors",
        "volume": "21",
        "issue": "11",
        "startPage": "1306",
        "endPage": "1316",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Static power modeling of 32-bit microprocessors",
        "authors": [
            {
                "id": 37282132200,
                "preferredName": "C. Brandolese",
                "firstName": "C.",
                "lastName": "Brandolese"
            },
            {
                "id": 37273949700,
                "preferredName": "F. Salice",
                "firstName": "F.",
                "lastName": "Salice"
            },
            {
                "id": 37282132600,
                "preferredName": "W. Fornaciari",
                "firstName": "W.",
                "lastName": "Fornaciari"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1004317",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1004317",
        "articleTitle": "Leakage power bounds in CMOS digital technologies",
        "volume": "21",
        "issue": "6",
        "startPage": "731",
        "endPage": "738",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Leakage power bounds in CMOS digital technologies",
        "authors": [
            {
                "id": 37330197800,
                "preferredName": "A. Ferre",
                "firstName": "A.",
                "lastName": "Ferre"
            },
            {
                "id": 37273619400,
                "preferredName": "J. Figueras",
                "firstName": "J.",
                "lastName": "Figueras"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998629",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998629",
        "articleTitle": "Bridging the domains of high-level and logic synthesis",
        "volume": "21",
        "issue": "5",
        "startPage": "582",
        "endPage": "596",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Bridging the domains of high-level and logic synthesis",
        "authors": [
            {
                "id": 37300515100,
                "preferredName": "R.A. Bergamaschi",
                "firstName": "R.A.",
                "lastName": "Bergamaschi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.992770",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "992770",
        "articleTitle": "On automatic-verification pattern generation for SoC with port-order fault model",
        "volume": "21",
        "issue": "4",
        "startPage": "466",
        "endPage": "479",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On automatic-verification pattern generation for SoC with port-order fault model",
        "authors": [
            {
                "id": 37087259379,
                "preferredName": "Chun-Yao Wang",
                "firstName": null,
                "lastName": "Chun-Yao Wang"
            },
            {
                "id": 37087184348,
                "preferredName": "Shing-Wu Tung",
                "firstName": null,
                "lastName": "Shing-Wu Tung"
            },
            {
                "id": 37087151704,
                "preferredName": "Jing-Yang Jou",
                "firstName": null,
                "lastName": "Jing-Yang Jou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801108",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028109",
        "articleTitle": "On the nonenumerative path delay fault simulation problem",
        "volume": "21",
        "issue": "9",
        "startPage": "1095",
        "endPage": "1101",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the nonenumerative path delay fault simulation problem",
        "authors": [
            {
                "id": 37282592800,
                "preferredName": "D. Kagaris",
                "firstName": "D.",
                "lastName": "Kagaris"
            },
            {
                "id": 37265505900,
                "preferredName": "S. Tragoudas",
                "firstName": "S.",
                "lastName": "Tragoudas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800457",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020351",
        "articleTitle": "Bridging fault modeling and simulation for deep submicron CMOS ICs",
        "volume": "21",
        "issue": "8",
        "startPage": "941",
        "endPage": "953",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Bridging fault modeling and simulation for deep submicron CMOS ICs",
        "authors": [
            {
                "id": 37273990600,
                "preferredName": "M. Favalli",
                "firstName": "M.",
                "lastName": "Favalli"
            },
            {
                "id": 37329180200,
                "preferredName": "M. Dalpasso",
                "firstName": "M.",
                "lastName": "Dalpasso"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801094",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028104",
        "articleTitle": "High-level energy macromodeling of embedded software",
        "volume": "21",
        "issue": "9",
        "startPage": "1037",
        "endPage": "1050",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "High-level energy macromodeling of embedded software",
        "authors": [
            {
                "id": 37087897026,
                "preferredName": "Tat Kee Tan",
                "firstName": null,
                "lastName": "Tat Kee Tan"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.980262",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "980262",
        "articleTitle": "Reporting of standard cell placement results",
        "volume": "21",
        "issue": "2",
        "startPage": "240",
        "endPage": "247",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Reporting of standard cell placement results",
        "authors": [
            {
                "id": 37265964600,
                "preferredName": "P.H. Madden",
                "firstName": "P.H.",
                "lastName": "Madden"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.980253",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "980253",
        "articleTitle": "Lazy transition systems and asynchronous circuit synthesis with relative timing assumptions",
        "volume": "21",
        "issue": "2",
        "startPage": "109",
        "endPage": "130",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Lazy transition systems and asynchronous circuit synthesis with relative timing assumptions",
        "authors": [
            {
                "id": 37274480900,
                "preferredName": "J. Cortadella",
                "firstName": "J.",
                "lastName": "Cortadella"
            },
            {
                "id": 37282143100,
                "preferredName": "M. Kishinevsky",
                "firstName": "M.",
                "lastName": "Kishinevsky"
            },
            {
                "id": 37329257300,
                "preferredName": "S.M. Burns",
                "firstName": "S.M.",
                "lastName": "Burns"
            },
            {
                "id": 37274500300,
                "preferredName": "A. Kondratyev",
                "firstName": "A.",
                "lastName": "Kondratyev"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 37302068100,
                "preferredName": "K.S. Stevens",
                "firstName": "K.S.",
                "lastName": "Stevens"
            },
            {
                "id": 37275723300,
                "preferredName": "A. Taubin",
                "firstName": "A.",
                "lastName": "Taubin"
            },
            {
                "id": 37281350900,
                "preferredName": "A. Yakovlev",
                "firstName": "A.",
                "lastName": "Yakovlev"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804082",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047053",
        "articleTitle": "Power grid transient simulation in linear time based on transmission-line-modeling alternating-direction-implicit method",
        "volume": "21",
        "issue": "11",
        "startPage": "1343",
        "endPage": "1352",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Power grid transient simulation in linear time based on transmission-line-modeling alternating-direction-implicit method",
        "authors": [
            {
                "id": 37087168960,
                "preferredName": "Yu-Min Lee",
                "firstName": null,
                "lastName": "Yu-Min Lee"
            },
            {
                "id": 37280747200,
                "preferredName": "C.C.-P. Chen",
                "firstName": "C.C.-P.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804103",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047047",
        "articleTitle": "Efficient algorithms for exact two-level hazard-free logic minimization",
        "volume": "21",
        "issue": "11",
        "startPage": "1269",
        "endPage": "1283",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient algorithms for exact two-level hazard-free logic minimization",
        "authors": [
            {
                "id": 37267150200,
                "preferredName": "H.M. Jacobson",
                "firstName": "H.M.",
                "lastName": "Jacobson"
            },
            {
                "id": 37290173800,
                "preferredName": "C.J. Myers",
                "firstName": "C.J.",
                "lastName": "Myers"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998632",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998632",
        "articleTitle": "A parallel transparent BIST method for embedded memory arrays by tolerating redundant operations",
        "volume": "21",
        "issue": "5",
        "startPage": "617",
        "endPage": "628",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A parallel transparent BIST method for embedded memory arrays by tolerating redundant operations",
        "authors": [
            {
                "id": 37275609200,
                "preferredName": "D.C. Huang",
                "firstName": "D.C.",
                "lastName": "Huang"
            },
            {
                "id": 37273399800,
                "preferredName": "W.B. Jone",
                "firstName": "W.B.",
                "lastName": "Jone"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804380",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097874",
        "articleTitle": "Design of hierarchical cellular automata for on-chip test pattern generator",
        "volume": "21",
        "issue": "12",
        "startPage": "1530",
        "endPage": "1539",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Design of hierarchical cellular automata for on-chip test pattern generator",
        "authors": [
            {
                "id": 37275958400,
                "preferredName": "B.K. Sikdar",
                "firstName": "B.K.",
                "lastName": "Sikdar"
            },
            {
                "id": 37089103610,
                "preferredName": "N. Ganguly",
                "firstName": "N.",
                "lastName": "Ganguly"
            },
            {
                "id": 37275963900,
                "preferredName": "P.P. Chaudhuri",
                "firstName": "P.P.",
                "lastName": "Chaudhuri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1004309",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1004309",
        "articleTitle": "A layout synthesis methodology for array-type analog blocks",
        "volume": "21",
        "issue": "6",
        "startPage": "645",
        "endPage": "661",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A layout synthesis methodology for array-type analog blocks",
        "authors": [
            {
                "id": 38237176400,
                "preferredName": "G. Van der Plas",
                "firstName": "G.",
                "lastName": "Van der Plas"
            },
            {
                "id": 37327269000,
                "preferredName": "J. Vandenbussche",
                "firstName": "J.",
                "lastName": "Vandenbussche"
            },
            {
                "id": 37275184800,
                "preferredName": "G.G.E. Gielen",
                "firstName": "G.G.E.",
                "lastName": "Gielen"
            },
            {
                "id": 37275189100,
                "preferredName": "W. Sansen",
                "firstName": "W.",
                "lastName": "Sansen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.980255",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "980255",
        "articleTitle": "Shortest path search using tiles and piecewise linear cost propagation",
        "volume": "21",
        "issue": "2",
        "startPage": "145",
        "endPage": "158",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Shortest path search using tiles and piecewise linear cost propagation",
        "authors": [
            {
                "id": 37087815916,
                "preferredName": "Zhaoyun Xing",
                "firstName": null,
                "lastName": "Zhaoyun Xing"
            },
            {
                "id": 37087671727,
                "preferredName": "R. Kao",
                "firstName": "R.",
                "lastName": "Kao"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013889",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013889",
        "articleTitle": "A probably approximately correct framework to estimate performance degradation in embedded systems",
        "volume": "21",
        "issue": "7",
        "startPage": "749",
        "endPage": "762",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A probably approximately correct framework to estimate performance degradation in embedded systems",
        "authors": [
            {
                "id": 37279180000,
                "preferredName": "C. Alippi",
                "firstName": "C.",
                "lastName": "Alippi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1004314",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1004314",
        "articleTitle": "Test compaction for at-speed testing of scan circuits based on nonscan test. sequences and removal of transfer sequences",
        "volume": "21",
        "issue": "6",
        "startPage": "706",
        "endPage": "714",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test compaction for at-speed testing of scan circuits based on nonscan test. sequences and removal of transfer sequences",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.980260",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "980260",
        "articleTitle": "Thorough testing of any multiport memory with linear tests",
        "volume": "21",
        "issue": "2",
        "startPage": "217",
        "endPage": "231",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Thorough testing of any multiport memory with linear tests",
        "authors": [
            {
                "id": 37273368500,
                "preferredName": "S. Hamdioui",
                "firstName": "S.",
                "lastName": "Hamdioui"
            },
            {
                "id": 37273366000,
                "preferredName": "A.J. van de Goor",
                "firstName": "A.J.",
                "lastName": "van de Goor"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801110",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028107",
        "articleTitle": "Algorithm level recomputing using allocation diversity: a register transfer level approach to time redundancy-based concurrent error detection",
        "volume": "21",
        "issue": "9",
        "startPage": "1077",
        "endPage": "1087",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Algorithm level recomputing using allocation diversity: a register transfer level approach to time redundancy-based concurrent error detection",
        "authors": [
            {
                "id": 37087356782,
                "preferredName": "Kaijie Wu",
                "firstName": null,
                "lastName": "Kaijie Wu"
            },
            {
                "id": 37269471300,
                "preferredName": "R. Karri",
                "firstName": "R.",
                "lastName": "Karri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1004313",
        "publicationYear": "2002",
        "publicationDate": "June 2002",
        "articleNumber": "1004313",
        "articleTitle": "Statistical threshold formulation for dynamic I/sub dd/ test",
        "volume": "21",
        "issue": "6",
        "startPage": "694",
        "endPage": "705",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Statistical threshold formulation for dynamic I/sub dd/ test",
        "authors": [
            {
                "id": 37332543200,
                "preferredName": "W. Jiang",
                "firstName": "W.",
                "lastName": "Jiang"
            },
            {
                "id": 37282339700,
                "preferredName": "B. Vinnakota",
                "firstName": "B.",
                "lastName": "Vinnakota"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800455",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020356",
        "articleTitle": "Design of reconfigurable composite microsystems based on hardware/software codesign principles",
        "volume": "21",
        "issue": "8",
        "startPage": "987",
        "endPage": "995",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Design of reconfigurable composite microsystems based on hardware/software codesign principles",
        "authors": [
            {
                "id": 37089110880,
                "preferredName": "T. Zhang",
                "firstName": "T.",
                "lastName": "Zhang"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37283279400,
                "preferredName": "R.B. Fair",
                "firstName": "R.B.",
                "lastName": "Fair"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.986420",
        "publicationYear": "2002",
        "publicationDate": "March 2002",
        "articleNumber": "986420",
        "articleTitle": "Predicting potential performance for digital circuits",
        "volume": "21",
        "issue": "3",
        "startPage": "253",
        "endPage": "262",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Predicting potential performance for digital circuits",
        "authors": [
            {
                "id": 37087185406,
                "preferredName": "Chunhong Chen",
                "firstName": null,
                "lastName": "Chunhong Chen"
            },
            {
                "id": 37087337384,
                "preferredName": "Xiaojian Yang",
                "firstName": null,
                "lastName": "Xiaojian Yang"
            },
            {
                "id": 37087633836,
                "preferredName": "M. Sarraftadeh",
                "firstName": "M.",
                "lastName": "Sarraftadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804384",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097861",
        "articleTitle": "Crosstalk alleviation for dynamic PLAs",
        "volume": "21",
        "issue": "12",
        "startPage": "1416",
        "endPage": "1424",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Crosstalk alleviation for dynamic PLAs",
        "authors": [
            {
                "id": 37087641412,
                "preferredName": "Tzyy-Kuen Tien",
                "firstName": null,
                "lastName": "Tzyy-Kuen Tien"
            },
            {
                "id": 37087163529,
                "preferredName": "Shih-Chieh Chang",
                "firstName": null,
                "lastName": "Shih-Chieh Chang"
            },
            {
                "id": 37088021928,
                "preferredName": "Tong-Kai Tsai",
                "firstName": null,
                "lastName": "Tong-Kai Tsai"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013892",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013892",
        "articleTitle": "Automatic 2-D and 3-D simulation of parasitic structures in smart-power integrated circuits",
        "volume": "21",
        "issue": "7",
        "startPage": "791",
        "endPage": "798",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic 2-D and 3-D simulation of parasitic structures in smart-power integrated circuits",
        "authors": [
            {
                "id": 37268259500,
                "preferredName": "E. Gnani",
                "firstName": "E.",
                "lastName": "Gnani"
            },
            {
                "id": 37087896661,
                "preferredName": "V. Giudicissi",
                "firstName": "V.",
                "lastName": "Giudicissi"
            },
            {
                "id": 37328791800,
                "preferredName": "R. Vissarion",
                "firstName": "R.",
                "lastName": "Vissarion"
            },
            {
                "id": 37284078500,
                "preferredName": "C. Contiero",
                "firstName": "C.",
                "lastName": "Contiero"
            },
            {
                "id": 37268259800,
                "preferredName": "M. Rudan",
                "firstName": "M.",
                "lastName": "Rudan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.974141",
        "publicationYear": "2002",
        "publicationDate": "Jan. 2002",
        "articleNumber": "974141",
        "articleTitle": "An efficient and regular routing methodology for datapath designs using net regularity extraction",
        "volume": "21",
        "issue": "1",
        "startPage": "93",
        "endPage": "101",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient and regular routing methodology for datapath designs using net regularity extraction",
        "authors": [
            {
                "id": 37694410200,
                "preferredName": "S. Das",
                "firstName": "S.",
                "lastName": "Das"
            },
            {
                "id": 37275811600,
                "preferredName": "S.P. Khatri",
                "firstName": "S.P.",
                "lastName": "Khatri"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801099",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028111",
        "articleTitle": "Handling the pin overhead problem of DFTs for high-quality and at-speed tests",
        "volume": "21",
        "issue": "9",
        "startPage": "1105",
        "endPage": "1113",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Handling the pin overhead problem of DFTs for high-quality and at-speed tests",
        "authors": [
            {
                "id": 37087309879,
                "preferredName": "Dong Xiang",
                "firstName": null,
                "lastName": "Dong Xiang"
            },
            {
                "id": 37273570900,
                "preferredName": "H. Fujiwara",
                "firstName": "H.",
                "lastName": "Fujiwara"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013894",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013894",
        "articleTitle": "A comprehensive approach to the partial scan problem using implicit state enumeration",
        "volume": "21",
        "issue": "7",
        "startPage": "810",
        "endPage": "826",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A comprehensive approach to the partial scan problem using implicit state enumeration",
        "authors": [
            {
                "id": 37295651300,
                "preferredName": "P. Kalla",
                "firstName": "P.",
                "lastName": "Kalla"
            },
            {
                "id": 37282519700,
                "preferredName": "M. Ciesielski",
                "firstName": "M.",
                "lastName": "Ciesielski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.986421",
        "publicationYear": "2002",
        "publicationDate": "March 2002",
        "articleNumber": "986421",
        "articleTitle": "Provably good global buffering by generalized multiterminal multicommodity flow approximation",
        "volume": "21",
        "issue": "3",
        "startPage": "263",
        "endPage": "274",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Provably good global buffering by generalized multiterminal multicommodity flow approximation",
        "authors": [
            {
                "id": 37282659700,
                "preferredName": "F.F. Dragan",
                "firstName": "F.F.",
                "lastName": "Dragan"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37295687600,
                "preferredName": "I.I. Mandoiu",
                "firstName": "I.I.",
                "lastName": "Mandoiu"
            },
            {
                "id": 37344254500,
                "preferredName": "S. Muddu",
                "firstName": "S.",
                "lastName": "Muddu"
            },
            {
                "id": 37278593900,
                "preferredName": "A. Zelikovsky",
                "firstName": "A.",
                "lastName": "Zelikovsky"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013893",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013893",
        "articleTitle": "Transient simulation of high-speed interconnects based on the semidiscretization of Telegrapher's equations",
        "volume": "21",
        "issue": "7",
        "startPage": "799",
        "endPage": "809",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Transient simulation of high-speed interconnects based on the semidiscretization of Telegrapher's equations",
        "authors": [
            {
                "id": 37087899119,
                "preferredName": "Yu-Shun Guo",
                "firstName": null,
                "lastName": "Yu-Shun Guo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013897",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013897",
        "articleTitle": "Linear dependencies in extended LFSMs",
        "volume": "21",
        "issue": "7",
        "startPage": "852",
        "endPage": "859",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Linear dependencies in extended LFSMs",
        "authors": [
            {
                "id": 37282592800,
                "preferredName": "D. Kagaris",
                "firstName": "D.",
                "lastName": "Kagaris"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.974134",
        "publicationYear": "2002",
        "publicationDate": "Jan. 2002",
        "articleNumber": "974134",
        "articleTitle": "An analysis of the wire-load model uncertainty problem",
        "volume": "21",
        "issue": "1",
        "startPage": "23",
        "endPage": "31",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An analysis of the wire-load model uncertainty problem",
        "authors": [
            {
                "id": 37282255400,
                "preferredName": "P. Gopalakrishnan",
                "firstName": "P.",
                "lastName": "Gopalakrishnan"
            },
            {
                "id": 37373083900,
                "preferredName": "A. Odabasioglu",
                "firstName": "A.",
                "lastName": "Odabasioglu"
            },
            {
                "id": 37273687500,
                "preferredName": "L. Pileggi",
                "firstName": "L.",
                "lastName": "Pileggi"
            },
            {
                "id": 37282442500,
                "preferredName": "S. Raje",
                "firstName": "S.",
                "lastName": "Raje"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800453",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020355",
        "articleTitle": "n-pass n-detection fault simulation and its applications",
        "volume": "21",
        "issue": "8",
        "startPage": "980",
        "endPage": "986",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "n-pass n-detection fault simulation and its applications",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802265",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043905",
        "articleTitle": "Test synthesis of systems-on-a-chip",
        "volume": "21",
        "issue": "10",
        "startPage": "1211",
        "endPage": "1217",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test synthesis of systems-on-a-chip",
        "authors": [
            {
                "id": 37283767500,
                "preferredName": "S. Ravi",
                "firstName": "S.",
                "lastName": "Ravi"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804383",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097862",
        "articleTitle": "Renormalization group meshes and the discretization of TCAD equations",
        "volume": "21",
        "issue": "12",
        "startPage": "1425",
        "endPage": "1433",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Renormalization group meshes and the discretization of TCAD equations",
        "authors": [
            {
                "id": 37281619000,
                "preferredName": "W. Schoenmaker",
                "firstName": "W.",
                "lastName": "Schoenmaker"
            },
            {
                "id": 37281620400,
                "preferredName": "W. Magnus",
                "firstName": "W.",
                "lastName": "Magnus"
            },
            {
                "id": 37330016800,
                "preferredName": "P. Meuris",
                "firstName": "P.",
                "lastName": "Meuris"
            },
            {
                "id": 37330019500,
                "preferredName": "B. Maleszka",
                "firstName": "B.",
                "lastName": "Maleszka"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800461",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020349",
        "articleTitle": "Static noise analysis for digital integrated circuits in partially depleted silicon-on-insulator technology",
        "volume": "21",
        "issue": "8",
        "startPage": "916",
        "endPage": "927",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Static noise analysis for digital integrated circuits in partially depleted silicon-on-insulator technology",
        "authors": [
            {
                "id": 37281293100,
                "preferredName": "S.C. Chan",
                "firstName": "S.C.",
                "lastName": "Chan"
            },
            {
                "id": 37273513800,
                "preferredName": "K.L. Shepard",
                "firstName": "K.L.",
                "lastName": "Shepard"
            },
            {
                "id": 37087157061,
                "preferredName": "Dae-Jin Kim",
                "firstName": null,
                "lastName": "Dae-Jin Kim"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.974133",
        "publicationYear": "2002",
        "publicationDate": "Jan. 2002",
        "articleNumber": "974133",
        "articleTitle": "Effective enforcement of path-delay constraints in performance-driven placement",
        "volume": "21",
        "issue": "1",
        "startPage": "15",
        "endPage": "22",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Effective enforcement of path-delay constraints in performance-driven placement",
        "authors": [
            {
                "id": 37085979194,
                "preferredName": "Yih-Chih Chou",
                "firstName": null,
                "lastName": "Yih-Chih Chou"
            },
            {
                "id": 37087146652,
                "preferredName": "Youn-Long Lin",
                "firstName": null,
                "lastName": "Youn-Long Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801096",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028105",
        "articleTitle": "Value-sensitive automatic code specialization for embedded software",
        "volume": "21",
        "issue": "9",
        "startPage": "1051",
        "endPage": "1067",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Value-sensitive automatic code specialization for embedded software",
        "authors": [
            {
                "id": 37087164097,
                "preferredName": "Eui-Young Chung",
                "firstName": null,
                "lastName": "Eui-Young Chung"
            },
            {
                "id": 37087725218,
                "preferredName": "B. Luca",
                "firstName": "B.",
                "lastName": "Luca"
            },
            {
                "id": 37332625300,
                "preferredName": "G. DeMicheli",
                "firstName": "G.",
                "lastName": "DeMicheli"
            },
            {
                "id": 37272047900,
                "preferredName": "G. Luculli",
                "firstName": "G.",
                "lastName": "Luculli"
            },
            {
                "id": 37332624800,
                "preferredName": "M. Carilli",
                "firstName": "M.",
                "lastName": "Carilli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.980261",
        "publicationYear": "2002",
        "publicationDate": "Feb. 2002",
        "articleNumber": "980261",
        "articleTitle": "Domino logic synthesis based on implication graph",
        "volume": "21",
        "issue": "2",
        "startPage": "232",
        "endPage": "240",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Domino logic synthesis based on implication graph",
        "authors": [
            {
                "id": 37087285204,
                "preferredName": "Ki-Wook Kim",
                "firstName": null,
                "lastName": "Ki-Wook Kim"
            },
            {
                "id": 37087170856,
                "preferredName": "Taewhan Kim",
                "firstName": null,
                "lastName": "Taewhan Kim"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013895",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013895",
        "articleTitle": "High-level test compaction techniques",
        "volume": "21",
        "issue": "7",
        "startPage": "827",
        "endPage": "841",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "High-level test compaction techniques",
        "authors": [
            {
                "id": 37283767500,
                "preferredName": "S. Ravi",
                "firstName": "S.",
                "lastName": "Ravi"
            },
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.802266",
        "publicationYear": "2002",
        "publicationDate": "Oct. 2002",
        "articleNumber": "1043907",
        "articleTitle": "An automorphic approach to verification pattern generation for SoC design verification using port-order fault model",
        "volume": "21",
        "issue": "10",
        "startPage": "1225",
        "endPage": "1232",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An automorphic approach to verification pattern generation for SoC design verification using port-order fault model",
        "authors": [
            {
                "id": 37087259379,
                "preferredName": "Chun-Yao Wang",
                "firstName": null,
                "lastName": "Chun-Yao Wang"
            },
            {
                "id": 37087184348,
                "preferredName": "Shing-Wu Tung",
                "firstName": null,
                "lastName": "Shing-Wu Tung"
            },
            {
                "id": 37087151704,
                "preferredName": "Jing-Yang Jou",
                "firstName": null,
                "lastName": "Jing-Yang Jou"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1013898",
        "publicationYear": "2002",
        "publicationDate": "July 2002",
        "articleNumber": "1013898",
        "articleTitle": "A new built-in TPG method for circuits with random pattern resistant faults",
        "volume": "21",
        "issue": "7",
        "startPage": "859",
        "endPage": "866",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new built-in TPG method for circuits with random pattern resistant faults",
        "authors": [
            {
                "id": 37273655300,
                "preferredName": "X. Kavousianos",
                "firstName": "X.",
                "lastName": "Kavousianos"
            },
            {
                "id": 37273492500,
                "preferredName": "D. Bakalis",
                "firstName": "D.",
                "lastName": "Bakalis"
            },
            {
                "id": 37273491600,
                "preferredName": "D. Nikolos",
                "firstName": "D.",
                "lastName": "Nikolos"
            },
            {
                "id": 37265505900,
                "preferredName": "S. Tragoudas",
                "firstName": "S.",
                "lastName": "Tragoudas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.800450",
        "publicationYear": "2002",
        "publicationDate": "Aug. 2002",
        "articleNumber": "1020346",
        "articleTitle": "Phantom redundancy: a register transfer level technique for gracefully degradable data path synthesis",
        "volume": "21",
        "issue": "8",
        "startPage": "877",
        "endPage": "888",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Phantom redundancy: a register transfer level technique for gracefully degradable data path synthesis",
        "authors": [
            {
                "id": 37269471300,
                "preferredName": "R. Karri",
                "firstName": "R.",
                "lastName": "Karri"
            },
            {
                "id": 37339740300,
                "preferredName": "B. Iyer",
                "firstName": "B.",
                "lastName": "Iyer"
            },
            {
                "id": 37274556400,
                "preferredName": "I. Koren",
                "firstName": "I.",
                "lastName": "Koren"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998627",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998627",
        "articleTitle": "Hierarchical buffered routing tree generation",
        "volume": "21",
        "issue": "5",
        "startPage": "554",
        "endPage": "567",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Hierarchical buffered routing tree generation",
        "authors": [
            {
                "id": 37370236100,
                "preferredName": "A.H. Salek",
                "firstName": "A.H.",
                "lastName": "Salek"
            },
            {
                "id": 37363175100,
                "preferredName": "J. Lou",
                "firstName": "J.",
                "lastName": "Lou"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.992773",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "992773",
        "articleTitle": "Min-cut partitioning with functional replication for technology-mapped circuits using minimum area overhead",
        "volume": "21",
        "issue": "4",
        "startPage": "491",
        "endPage": "497",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Min-cut partitioning with functional replication for technology-mapped circuits using minimum area overhead",
        "authors": [
            {
                "id": 37087313267,
                "preferredName": "Wai-Kei Mak",
                "firstName": null,
                "lastName": "Wai-Kei Mak"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.974136",
        "publicationYear": "2002",
        "publicationDate": "Jan. 2002",
        "articleNumber": "974136",
        "articleTitle": "Consistent floorplanning with hierarchical superconstraints",
        "volume": "21",
        "issue": "1",
        "startPage": "42",
        "endPage": "49",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Consistent floorplanning with hierarchical superconstraints",
        "authors": [
            {
                "id": 37269691600,
                "preferredName": "S. Nakatake",
                "firstName": "S.",
                "lastName": "Nakatake"
            },
            {
                "id": 37433507300,
                "preferredName": "Y. Kubo",
                "firstName": "Y.",
                "lastName": "Kubo"
            },
            {
                "id": 37265748600,
                "preferredName": "Y. Kajitani",
                "firstName": "Y.",
                "lastName": "Kajitani"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804373",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097860",
        "articleTitle": "RS-FDRA: A register-sensitive software pipelining algorithm for embedded VLIW processors",
        "volume": "21",
        "issue": "12",
        "startPage": "1395",
        "endPage": "1415",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "RS-FDRA: A register-sensitive software pipelining algorithm for embedded VLIW processors",
        "authors": [
            {
                "id": 37728158400,
                "preferredName": "C. Akturan",
                "firstName": "C.",
                "lastName": "Akturan"
            },
            {
                "id": 37282505600,
                "preferredName": "M.F. Jacome",
                "firstName": "M.F.",
                "lastName": "Jacome"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.998633",
        "publicationYear": "2002",
        "publicationDate": "May 2002",
        "articleNumber": "998633",
        "articleTitle": "Property-based test generation for scan designs and the effects of the test application scheme and scan selection on the number of detectable faults",
        "volume": "21",
        "issue": "5",
        "startPage": "628",
        "endPage": "637",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Property-based test generation for scan designs and the effects of the test application scheme and scan selection on the number of detectable faults",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.986422",
        "publicationYear": "2002",
        "publicationDate": "March 2002",
        "articleNumber": "986422",
        "articleTitle": "Direct synthesis of timed circuits from free-choice STGs",
        "volume": "21",
        "issue": "3",
        "startPage": "275",
        "endPage": "290",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Direct synthesis of timed circuits from free-choice STGs",
        "authors": [
            {
                "id": 37087148475,
                "preferredName": "Sung-Tae Jung",
                "firstName": null,
                "lastName": "Sung-Tae Jung"
            },
            {
                "id": 37290173800,
                "preferredName": "C.J. Myers",
                "firstName": "C.J.",
                "lastName": "Myers"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804375",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097865",
        "articleTitle": "A framework for testing special-purpose memories",
        "volume": "21",
        "issue": "12",
        "startPage": "1459",
        "endPage": "1468",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A framework for testing special-purpose memories",
        "authors": [
            {
                "id": 37375338400,
                "preferredName": "P.R. Sidorowicz",
                "firstName": "P.R.",
                "lastName": "Sidorowicz"
            },
            {
                "id": 37320119700,
                "preferredName": "J.A. Brzozowski",
                "firstName": "J.A.",
                "lastName": "Brzozowski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804376",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097867",
        "articleTitle": "Analytical approach to layout generation of datapath cells",
        "volume": "21",
        "issue": "12",
        "startPage": "1480",
        "endPage": "1488",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analytical approach to layout generation of datapath cells",
        "authors": [
            {
                "id": 37282519700,
                "preferredName": "M. Ciesielski",
                "firstName": "M.",
                "lastName": "Ciesielski"
            },
            {
                "id": 37436764800,
                "preferredName": "S. Askar",
                "firstName": "S.",
                "lastName": "Askar"
            },
            {
                "id": 37974071000,
                "preferredName": "S. Levitin",
                "firstName": "S.",
                "lastName": "Levitin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804086",
        "publicationYear": "2002",
        "publicationDate": "Nov. 2002",
        "articleNumber": "1047046",
        "articleTitle": "Static scheduling of multidomain circuits for fast functional verification",
        "volume": "21",
        "issue": "11",
        "startPage": "1253",
        "endPage": "1268",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Static scheduling of multidomain circuits for fast functional verification",
        "authors": [
            {
                "id": 37331506800,
                "preferredName": "M. Kudlugi",
                "firstName": "M.",
                "lastName": "Kudlugi"
            },
            {
                "id": 37272879000,
                "preferredName": "R. Tessier",
                "firstName": "R.",
                "lastName": "Tessier"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.804377",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097870",
        "articleTitle": "Test vector generation for charge sharing failures in dynamic logic",
        "volume": "21",
        "issue": "12",
        "startPage": "1502",
        "endPage": "1508",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test vector generation for charge sharing failures in dynamic logic",
        "authors": [
            {
                "id": 37350606800,
                "preferredName": "K. Heragu",
                "firstName": "K.",
                "lastName": "Heragu"
            },
            {
                "id": 37336214000,
                "preferredName": "M. Sharma",
                "firstName": "M.",
                "lastName": "Sharma"
            },
            {
                "id": 37330303100,
                "preferredName": "R. Kundu",
                "firstName": "R.",
                "lastName": "Kundu"
            },
            {
                "id": 37273394500,
                "preferredName": "R.D. Blanton",
                "firstName": "R.D.",
                "lastName": "Blanton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.974132",
        "publicationYear": "2002",
        "publicationDate": "Jan. 2002",
        "articleNumber": "974132",
        "articleTitle": "International Symposium on Physical Design (ISPD)",
        "volume": "21",
        "issue": "1",
        "startPage": null,
        "endPage": null,
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "International Symposium on Physical Design (ISPD)",
        "authors": []
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.801092",
        "publicationYear": "2002",
        "publicationDate": "Sept. 2002",
        "articleNumber": "1028106",
        "articleTitle": "On the use of random limited-scan to improve at-speed random pattern testing of scan circuits",
        "volume": "21",
        "issue": "9",
        "startPage": "1068",
        "endPage": "1076",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the use of random limited-scan to improve at-speed random pattern testing of scan circuits",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.992775",
        "publicationYear": "2002",
        "publicationDate": "April 2002",
        "articleNumber": "992775",
        "articleTitle": "Correction to \"Interconnect synthesis without wire tapering\"",
        "volume": "21",
        "issue": "4",
        "startPage": "497",
        "endPage": "497",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Correction to \"Interconnect synthesis without wire tapering\"",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37275733700,
                "preferredName": "A. Devgan",
                "firstName": "A.",
                "lastName": "Devgan"
            },
            {
                "id": 37324151700,
                "preferredName": "J.P. Fishburn",
                "firstName": "J.P.",
                "lastName": "Fishburn"
            },
            {
                "id": 37282454500,
                "preferredName": "S.T. Quay",
                "firstName": "S.T.",
                "lastName": "Quay"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1097876",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097876",
        "articleTitle": "Subject index",
        "volume": "21",
        "issue": "12",
        "startPage": "1545",
        "endPage": "1559",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Subject index",
        "authors": []
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.2002.1097875",
        "publicationYear": "2002",
        "publicationDate": "Dec. 2002",
        "articleNumber": "1097875",
        "articleTitle": "Author index",
        "volume": "21",
        "issue": "12",
        "startPage": "1540",
        "endPage": "1545",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Author index",
        "authors": []
    }
]