--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml labkit.twx labkit.ncd -o labkit.twr labkit.pcf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_down    |    5.527(R)|      SLOW  |   -1.774(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_enter   |    5.205(R)|      SLOW  |   -1.788(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_left    |    5.399(R)|      SLOW  |   -1.723(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_right   |    5.613(R)|      SLOW  |   -1.926(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_up      |    5.017(R)|      SLOW  |   -1.426(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<0>   |    4.147(R)|      SLOW  |   -1.563(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<1>   |    4.380(R)|      SLOW  |   -1.742(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<4>   |    7.491(R)|      SLOW  |   -2.847(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<5>   |    7.428(R)|      SLOW  |   -2.789(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<6>   |    7.574(R)|      SLOW  |   -2.380(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<7>   |    8.864(R)|      SLOW  |   -3.300(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dig<0>      |         5.890(R)|      SLOW  |         3.785(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<1>      |         5.684(R)|      SLOW  |         3.664(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<2>      |         5.730(R)|      SLOW  |         3.689(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<3>      |         5.679(R)|      SLOW  |         3.674(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
hsync       |         6.863(R)|      SLOW  |         4.471(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<0>      |         6.077(R)|      SLOW  |         3.975(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<1>      |         6.404(R)|      SLOW  |         4.126(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<2>      |         6.244(R)|      SLOW  |         4.025(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<3>      |         6.625(R)|      SLOW  |         4.258(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<4>      |         6.668(R)|      SLOW  |         4.299(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<5>      |         6.248(R)|      SLOW  |         4.037(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<6>      |         6.403(R)|      SLOW  |         4.120(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<1>  |         8.966(R)|      SLOW  |         5.365(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<2>  |         8.966(R)|      SLOW  |         5.365(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<0> |         7.517(R)|      SLOW  |         4.714(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<1> |         8.020(R)|      SLOW  |         5.039(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<2> |         7.998(R)|      SLOW  |         5.014(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<0>   |         7.470(R)|      SLOW  |         4.778(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<1>   |         7.462(R)|      SLOW  |         4.770(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<2>   |         7.627(R)|      SLOW  |         4.859(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vsync       |         6.898(R)|      SLOW  |         4.447(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |  223.772|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<0>      |led<0>         |    7.437|
switch<1>      |led<1>         |    7.710|
switch<2>      |led<2>         |    7.352|
switch<3>      |led<3>         |    7.338|
switch<4>      |led<4>         |    7.080|
switch<5>      |led<5>         |    6.939|
switch<6>      |led<6>         |    7.010|
switch<7>      |led<7>         |    7.503|
---------------+---------------+---------+


Analysis completed Sat Nov 26 22:33:09 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



