#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 04 12:56:58 2017
# Process ID: 8968
# Current directory: C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/btns_5bit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_graycounter_0_0/design_1_graycounter_0_0.dcp' for cell 'design_1_i/graycounter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/sw_8bit'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/btns_5bit/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_5/design_1_axi_gpio_0_1.edf:4128]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/btns_5bit/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_5/design_1_axi_gpio_0_1.edf:4135]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/btns_5bit/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_5/design_1_axi_gpio_0_1.edf:4142]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/btns_5bit/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_5/design_1_axi_gpio_0_1.edf:4149]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/btns_5bit/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_5/design_1_axi_gpio_0_1.edf:4156]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/sw_8bit/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_3/design_1_axi_gpio_0_0.edf:5151]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/sw_8bit/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_3/design_1_axi_gpio_0_0.edf:5158]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/sw_8bit/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_3/design_1_axi_gpio_0_0.edf:5165]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/sw_8bit/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_3/design_1_axi_gpio_0_0.edf:5172]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/sw_8bit/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_3/design_1_axi_gpio_0_0.edf:5179]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/sw_8bit/gpio_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_3/design_1_axi_gpio_0_0.edf:5186]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/sw_8bit/gpio_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_3/design_1_axi_gpio_0_0.edf:5193]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/sw_8bit/gpio_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/.Xil/Vivado-8968-laptop/dcp_3/design_1_axi_gpio_0_0.edf:5200]
Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/sw_8bit/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/sw_8bit/U0'
Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/sw_8bit/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/sw_8bit/U0'
Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/btns_5bit/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/btns_5bit/U0'
Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/btns_5bit/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/btns_5bit/U0'
Parsing XDC File [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/constrs_1/new/constraints_part3.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/constrs_1/new/constraints_part3.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 535.727 ; gain = 299.230
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.674 . Memory (MB): peak = 543.863 ; gain = 8.137
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: aaa10b5b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19a718cdc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1034.340 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 47 cells.
Phase 2 Constant propagation | Checksum: 26e1b397

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.588 . Memory (MB): peak = 1034.340 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 141 unconnected nets.
INFO: [Opt 31-11] Eliminated 216 unconnected cells.
Phase 3 Sweep | Checksum: 1374a563e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1034.340 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1683f46d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1034.340 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1034.340 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1683f46d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1034.340 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1683f46d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1034.340 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1034.340 ; gain = 498.613
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1034.340 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1034.340 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1034.340 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 106743383

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 227dbea57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 227dbea57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1063.090 ; gain = 28.750
Phase 1 Placer Initialization | Checksum: 227dbea57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 25ddb8221

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25ddb8221

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ab5427c9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 173b2c654

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 173b2c654

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 221b88816

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2623b8b78

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2dfb35624

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2dfb35624

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.090 ; gain = 28.750
Phase 3 Detail Placement | Checksum: 2dfb35624

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.527. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19b04cf1d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.090 ; gain = 28.750
Phase 4.1 Post Commit Optimization | Checksum: 19b04cf1d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19b04cf1d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19b04cf1d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.090 ; gain = 28.750

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 149d6685b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.090 ; gain = 28.750
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 149d6685b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.090 ; gain = 28.750
Ending Placer Task | Checksum: 131cd00a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.090 ; gain = 28.750
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1063.090 ; gain = 28.750
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.474 . Memory (MB): peak = 1063.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1063.090 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1063.090 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1063.090 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fd81230d ConstDB: 0 ShapeSum: 344bdd97 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 177e88ea2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1195.063 ; gain = 131.973

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 177e88ea2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1195.063 ; gain = 131.973

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 177e88ea2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1195.063 ; gain = 131.973

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 177e88ea2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1195.063 ; gain = 131.973
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bf04684a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.258 ; gain = 140.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.632  | TNS=0.000  | WHS=-0.187 | THS=-23.832|

Phase 2 Router Initialization | Checksum: 19f0fee7a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.258 ; gain = 140.168

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16b499538

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1203.258 ; gain = 140.168

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 108d816b0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d1918735

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11bdbbb0a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.849  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 188d4b6da

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168
Phase 4 Rip-up And Reroute | Checksum: 188d4b6da

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 188d4b6da

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 188d4b6da

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168
Phase 5 Delay and Skew Optimization | Checksum: 188d4b6da

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1057566b9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.863  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a1ca1f83

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168
Phase 6 Post Hold Fix | Checksum: 1a1ca1f83

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.22973 %
  Global Horizontal Routing Utilization  = 0.30764 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11e0337bd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11e0337bd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 128afebf1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.863  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 128afebf1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1203.258 ; gain = 140.168
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1203.258 ; gain = 140.168

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 1203.258 ; gain = 140.168
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.523 . Memory (MB): peak = 1203.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/user/Desktop/lab3_customIP/lab3_part3/lab3_part3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Apr 04 12:58:32 2017...
