/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:1.1-22.10" *)
module helloworldfpga(q0, q1, q2, d0, d1, d2, cl);
  (* init = 1'h0 *)
  wire _00_;
  (* init = 1'h0 *)
  wire _01_;
  (* init = 1'h0 *)
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:1.55-1.57" *)
  output cl;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:4.6-4.9" *)
  wire clk;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:1.46-1.48" *)
  output d0;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:16.1-20.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire d0_dff_Q_CLK;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:16.1-20.4" *)
  wire d0_dff_Q_D;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:1.49-1.51" *)
  output d1;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:16.1-20.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire d1_dff_Q_CLK;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:1.52-1.54" *)
  output d2;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:16.1-20.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire d2_dff_Q_CLK;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(10) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(11) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(12) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(13) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(14) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(15) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(16) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(17) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(18) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(19) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(20) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(21) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(22) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(23) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(24) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(25) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(26) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(27) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(28) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(7) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(8) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.11-3.16" *)
  wire \delay(9) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(0) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(1) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(10) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(11) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(12) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(13) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(14) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(15) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(16) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(17) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(18) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(19) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(2) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(20) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(21) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(22) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(23) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(24) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(25) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(26) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(3) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(4) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(5) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(6) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(7) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(8) ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire \delay_dff_Q_9_D(9) ;
  wire delay_dff_Q_9_D_LUT2_O_1_I0;
  wire delay_dff_Q_9_D_LUT2_O_2_I0;
  wire delay_dff_Q_9_D_LUT2_O_3_I0;
  wire delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2_I0;
  wire delay_dff_Q_9_D_LUT2_O_4_I0;
  wire delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0_O;
  wire delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O_I2;
  wire delay_dff_Q_9_D_LUT2_O_5_I0;
  wire delay_dff_Q_9_D_LUT2_O_6_I0;
  wire delay_dff_Q_9_D_LUT2_O_7_I0;
  wire delay_dff_Q_9_D_LUT2_O_8_I0;
  wire delay_dff_Q_9_D_LUT2_O_9_I0;
  wire delay_dff_Q_9_D_LUT3_O_10_I1;
  wire delay_dff_Q_9_D_LUT3_O_12_I1;
  wire delay_dff_Q_9_D_LUT3_O_13_I1;
  wire delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3_O;
  wire delay_dff_Q_9_D_LUT3_O_14_I1;
  wire delay_dff_Q_9_D_LUT3_O_2_I0;
  wire delay_dff_Q_9_D_LUT3_O_2_I1;
  wire delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT3_O_4_I0;
  wire delay_dff_Q_9_D_LUT3_O_4_I1;
  wire delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O_I1;
  wire delay_dff_Q_9_D_LUT3_O_5_I1;
  wire delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2_I3;
  wire delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2_O;
  wire delay_dff_Q_9_D_LUT3_O_7_I1;
  wire delay_dff_Q_9_D_LUT3_O_8_I1;
  wire delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O;
  wire delay_dff_Q_9_D_LUT3_O_9_I1;
  wire delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O;
  wire delay_dff_Q_9_D_LUT3_O_I1;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:5.5-5.9" *)
  wire mclk;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4" *)
  wire mclk_dffe_Q_D;
  wire mclk_dffe_Q_EN;
  wire mclk_dffe_Q_EN_LUT4_O_I1;
  wire mclk_dffe_Q_EN_LUT4_O_I1_LUT4_O_I2;
  wire mclk_dffe_Q_EN_LUT4_O_I2;
  wire mclk_dffe_Q_EN_LUT4_O_I2_LUT4_O_I0;
  wire mclk_dffe_Q_EN_LUT4_O_I3;
  wire mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O_I1;
  wire mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O_I2;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:1.29-1.31" *)
  input q0;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:1.32-1.34" *)
  input q1;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:1.35-1.37" *)
  input q2;
  logic_0 _06_ (
    .a(\delay_dff_Q_9_D(26) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _07_ (
    .A(mclk),
    .P(cl)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .A(_00_),
    .P(d0)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X28Y32"),
    .IO_PAD("36"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .A(_01_),
    .P(d1)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y32"),
    .IO_PAD("37"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .A(_02_),
    .P(d2)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .P(q0),
    .Q(_03_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .P(q1),
    .Q(_04_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .P(q2),
    .Q(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:16.1-20.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43" *)
  dff d0_dff_Q (
    .CLK(d0_dff_Q_CLK),
    .D(d0_dff_Q_D),
    .Q(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:16.1-20.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34" *)
  inv d0_dff_Q_CLK_inv_Q (
    .A(mclk),
    .Q(d0_dff_Q_CLK)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:16.1-20.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43" *)
  dff d1_dff_Q (
    .CLK(d1_dff_Q_CLK),
    .D(_03_),
    .Q(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:16.1-20.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34" *)
  inv d1_dff_Q_CLK_inv_Q (
    .A(mclk),
    .Q(d1_dff_Q_CLK)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:16.1-20.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43" *)
  dff d2_dff_Q (
    .CLK(d2_dff_Q_CLK),
    .D(_04_),
    .Q(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:16.1-20.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34" *)
  inv d2_dff_Q_CLK_inv_Q (
    .A(mclk),
    .Q(d2_dff_Q_CLK)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(26) ),
    .Q(\delay(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_1 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(26) ),
    .Q(\delay(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_10 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(18) ),
    .Q(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_11 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(17) ),
    .Q(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_12 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(16) ),
    .Q(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_13 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(15) ),
    .Q(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_14 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(14) ),
    .Q(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_15 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(13) ),
    .Q(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_16 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(12) ),
    .Q(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_17 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(11) ),
    .Q(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_18 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(10) ),
    .Q(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_19 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(9) ),
    .Q(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_2 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(26) ),
    .Q(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_20 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(8) ),
    .Q(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_21 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(7) ),
    .Q(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_22 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(6) ),
    .Q(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_23 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(5) ),
    .Q(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_24 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(4) ),
    .Q(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_25 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(3) ),
    .Q(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_26 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(2) ),
    .Q(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_27 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(1) ),
    .Q(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_28 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(0) ),
    .Q(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_3 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(25) ),
    .Q(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_4 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(24) ),
    .Q(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_5 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(23) ),
    .Q(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_6 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(22) ),
    .Q(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_7 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(21) ),
    .Q(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_8 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(20) ),
    .Q(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:9.1-15.4|/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_9 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(19) ),
    .Q(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT2_O (
    .I0(\delay(0) ),
    .I1(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_1 (
    .I0(delay_dff_Q_9_D_LUT2_O_1_I0),
    .I1(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_1_I0_LUT3_O (
    .I0(\delay(25) ),
    .I1(\delay(24) ),
    .I2(delay_dff_Q_9_D_LUT3_O_I1),
    .O(delay_dff_Q_9_D_LUT2_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_2 (
    .I0(delay_dff_Q_9_D_LUT2_O_2_I0),
    .I1(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_2_I0_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(delay_dff_Q_9_D_LUT3_O_2_I0),
    .O(delay_dff_Q_9_D_LUT2_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_3 (
    .I0(delay_dff_Q_9_D_LUT2_O_3_I0),
    .I1(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2 (
    .I0(delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2_I0),
    .I1(delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0_O),
    .I2(delay_dff_Q_9_D_LUT2_O_3_I0),
    .O(mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .I2(delay_dff_Q_9_D_LUT3_O_4_I0),
    .O(delay_dff_Q_9_D_LUT2_O_3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_4 (
    .I0(delay_dff_Q_9_D_LUT2_O_4_I0),
    .I1(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0 (
    .I0(delay_dff_Q_9_D_LUT2_O_4_I0),
    .I1(delay_dff_Q_9_D_LUT2_O_5_I0),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2_O),
    .O(delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT2_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_5 (
    .I0(delay_dff_Q_9_D_LUT2_O_5_I0),
    .I1(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O (
    .I0(\delay(16) ),
    .I1(delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT2_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_6 (
    .I0(delay_dff_Q_9_D_LUT2_O_6_I0),
    .I1(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_6_I0_LUT3_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I1),
    .O(delay_dff_Q_9_D_LUT2_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_7 (
    .I0(delay_dff_Q_9_D_LUT2_O_7_I0),
    .I1(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(delay_dff_Q_9_D_LUT3_O_7_I1),
    .O(delay_dff_Q_9_D_LUT2_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_8 (
    .I0(delay_dff_Q_9_D_LUT2_O_8_I0),
    .I1(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(delay_dff_Q_9_D_LUT3_O_12_I1),
    .O(delay_dff_Q_9_D_LUT2_O_8_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) delay_dff_Q_9_D_LUT2_O_9 (
    .I0(delay_dff_Q_9_D_LUT2_O_9_I0),
    .I1(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT2_O_9_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O (
    .I0(\delay(24) ),
    .I1(delay_dff_Q_9_D_LUT3_O_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_1 (
    .I0(\delay(22) ),
    .I1(delay_dff_Q_9_D_LUT3_O_2_I0),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_10 (
    .I0(\delay(8) ),
    .I1(delay_dff_Q_9_D_LUT3_O_10_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_10_I1_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_10_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_11 (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3_O),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_12 (
    .I0(\delay(5) ),
    .I1(delay_dff_Q_9_D_LUT3_O_12_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_12_I1_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT3_O_13_I1),
    .O(delay_dff_Q_9_D_LUT3_O_12_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_13 (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT3_O_13_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3 (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(\delay(4) ),
    .I3(delay_dff_Q_9_D_LUT3_O_13_I1),
    .O(delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O (
    .I0(\delay(3) ),
    .I1(\delay(2) ),
    .I2(\delay(1) ),
    .I3(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_13_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_14 (
    .I0(\delay(3) ),
    .I1(delay_dff_Q_9_D_LUT3_O_14_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_14_I1_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\delay(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_14_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_15 (
    .I0(\delay(1) ),
    .I1(\delay(0) ),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_2 (
    .I0(delay_dff_Q_9_D_LUT3_O_2_I0),
    .I1(delay_dff_Q_9_D_LUT3_O_2_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .I2(\delay(19) ),
    .I3(delay_dff_Q_9_D_LUT3_O_4_I0),
    .O(delay_dff_Q_9_D_LUT3_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O (
    .I0(\delay(21) ),
    .I1(delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I1_LUT3_O (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .I2(delay_dff_Q_9_D_LUT3_O_4_I0),
    .O(delay_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_3 (
    .I0(\delay(19) ),
    .I1(delay_dff_Q_9_D_LUT3_O_4_I0),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_4 (
    .I0(delay_dff_Q_9_D_LUT3_O_4_I0),
    .I1(delay_dff_Q_9_D_LUT3_O_4_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(\delay(16) ),
    .I3(delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT3_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O (
    .I0(\delay(18) ),
    .I1(delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h081)
  ) delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O_I1_LUT3_I2 (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .I2(delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O_I1_LUT3_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_5 (
    .I0(\delay(14) ),
    .I1(delay_dff_Q_9_D_LUT3_O_5_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_5_I1_LUT2_O (
    .I0(\delay(13) ),
    .I1(delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9581)
  ) delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2 (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I1),
    .I3(delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2_I3),
    .O(delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_6 (
    .I0(\delay(13) ),
    .I1(delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_7 (
    .I0(\delay(11) ),
    .I1(delay_dff_Q_9_D_LUT3_O_7_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O (
    .I0(\delay(10) ),
    .I1(delay_dff_Q_9_D_LUT3_O_8_I1),
    .O(delay_dff_Q_9_D_LUT3_O_7_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_8 (
    .I0(\delay(10) ),
    .I1(delay_dff_Q_9_D_LUT3_O_8_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3 (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(\delay(10) ),
    .I3(delay_dff_Q_9_D_LUT3_O_8_I1),
    .O(delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3 (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(\delay(13) ),
    .I3(delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(\delay(7) ),
    .I3(delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_8_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) delay_dff_Q_9_D_LUT3_O_9 (
    .I0(\delay(9) ),
    .I1(delay_dff_Q_9_D_LUT3_O_9_I1),
    .I2(mclk_dffe_Q_EN),
    .O(\delay_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_9_I1_LUT3_O (
    .I0(\delay(8) ),
    .I1(\delay(7) ),
    .I2(delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_9_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h28a8)
  ) delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3 (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(\delay(9) ),
    .I3(delay_dff_Q_9_D_LUT3_O_9_I1),
    .O(delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)"),
    .INIT(16'h0393)
  ) delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O_LUT4_I3 (
    .I0(delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O),
    .I1(\delay(13) ),
    .I2(\delay(12) ),
    .I3(delay_dff_Q_9_D_LUT3_O_9_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I2_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_I1_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(delay_dff_Q_9_D_LUT3_O_2_I0),
    .O(delay_dff_Q_9_D_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe mclk_dffe_Q (
    .CLK(clk),
    .D(mclk_dffe_Q_D),
    .EN(mclk_dffe_Q_EN),
    .Q(mclk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) mclk_dffe_Q_D_LUT1_O (
    .I0(mclk),
    .O(mclk_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)"),
    .INIT(16'h03af)
  ) mclk_dffe_Q_EN_LUT4_O (
    .I0(\delay(25) ),
    .I1(mclk_dffe_Q_EN_LUT4_O_I1),
    .I2(mclk_dffe_Q_EN_LUT4_O_I2),
    .I3(mclk_dffe_Q_EN_LUT4_O_I3),
    .O(mclk_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mclk_dffe_Q_EN_LUT4_O_I1_LUT4_O (
    .I0(\delay(25) ),
    .I1(\delay(24) ),
    .I2(mclk_dffe_Q_EN_LUT4_O_I1_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT3_O_I1),
    .O(mclk_dffe_Q_EN_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mclk_dffe_Q_EN_LUT4_O_I1_LUT4_O_I2_LUT3_O (
    .I0(\delay(28) ),
    .I1(\delay(27) ),
    .I2(\delay(26) ),
    .O(mclk_dffe_Q_EN_LUT4_O_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h222a)
  ) mclk_dffe_Q_EN_LUT4_O_I2_LUT4_O (
    .I0(mclk_dffe_Q_EN_LUT4_O_I2_LUT4_O_I0),
    .I1(\delay(25) ),
    .I2(delay_dff_Q_9_D_LUT3_O_I1),
    .I3(\delay(24) ),
    .O(mclk_dffe_Q_EN_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) mclk_dffe_Q_EN_LUT4_O_I2_LUT4_O_I0_LUT3_O (
    .I0(\delay(28) ),
    .I1(\delay(27) ),
    .I2(\delay(26) ),
    .O(mclk_dffe_Q_EN_LUT4_O_I2_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O (
    .I0(delay_dff_Q_9_D_LUT2_O_2_I0),
    .I1(mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O_I1),
    .I2(mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O_I2),
    .O(mclk_dffe_Q_EN_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O_I2_LUT2_O (
    .I0(\delay(22) ),
    .I1(\delay(21) ),
    .O(mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) q2_LUT2_I0 (
    .I0(_05_),
    .I1(_04_),
    .O(d0_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:6.21-8.6" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
endmodule
