-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv32_FFFFFFFC : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111100";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv17_11B : STD_LOGIC_VECTOR (16 downto 0) := "00000000100011011";
    constant ap_const_lv18_1AC : STD_LOGIC_VECTOR (17 downto 0) := "000000000110101100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv16_52 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001010010";
    constant ap_const_lv18_11B : STD_LOGIC_VECTOR (17 downto 0) := "000000000100011011";
    constant ap_const_lv19_3D3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001111010011";
    constant ap_const_lv20_5C8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010111001000";
    constant ap_const_lv21_8BD : STD_LOGIC_VECTOR (20 downto 0) := "000000000100010111101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond389_i_reg_5464 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_5464_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_5473 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_5473_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_5363 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_5358 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal or_cond_i_reg_5502 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_5502_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_2_reg_1026 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1037_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_s_fu_1049_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_5312 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1054_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_5317 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg394_i_fu_1059_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg394_i_reg_5322 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_1064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_5331 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1074_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_5336 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_294_2_fu_1085_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_294_2_reg_5345 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_fu_1096_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_5353 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_9_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond390_i_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_5368 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_342_0_1_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_342_0_1_reg_5372 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_342_0_2_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_342_0_2_reg_5376 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_5380 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_1_fu_1459_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_reg_5399 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_1_fu_1475_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_1_reg_5404 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_2_fu_1491_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_2_reg_5409 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_3_fu_1507_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_3_reg_5414 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_4_fu_1523_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_4_reg_5419 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_298_0_0_not_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_298_0_0_not_reg_5424 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_60_fu_1540_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_reg_5429 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_fu_1548_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_reg_5436 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_62_fu_1556_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_62_reg_5443 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_1564_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_reg_5450 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_64_fu_1572_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_64_reg_5457 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond389_i_fu_1576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op375_read_state7 : BOOLEAN;
    signal ap_predicate_op400_read_state7 : BOOLEAN;
    signal ap_predicate_op466_read_state7 : BOOLEAN;
    signal ap_predicate_op489_read_state7 : BOOLEAN;
    signal ap_predicate_op547_read_state7 : BOOLEAN;
    signal ap_predicate_op562_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond389_i_reg_5464_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_5464_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_5464_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1581_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1674_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_5477 : STD_LOGIC_VECTOR (31 downto 0);
    signal brmerge_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_5483 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_5483_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_5502_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_5502_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_5502_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_5502_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_5502_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_5502_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_5_addr_reg_5506 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_68_fu_1714_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_68_reg_5512 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_buf_0_val_6_addr_reg_5531 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_7_addr_reg_5537 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_8_addr_reg_5543 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_9_addr_reg_5549 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_5555 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_6_addr_reg_5561 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_7_addr_reg_5567 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_8_addr_reg_5573 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_9_addr_reg_5579 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_5585 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_6_addr_reg_5591 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_7_addr_reg_5597 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_8_addr_reg_5603 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_9_addr_reg_5609 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_20_fu_2029_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_5615 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_5615_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_fu_2051_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_5621 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_fu_2073_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_5627 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_5627_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_fu_2095_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_reg_5633 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_reg_5633_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_fu_2117_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_reg_5639 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_41_reg_5644 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_42_reg_5649 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4121_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_75_0_0_1_reg_5654 : STD_LOGIC_VECTOR (16 downto 0);
    signal src_kernel_win_1_va_20_fu_2413_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_reg_5659 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_reg_5659_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_fu_2435_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_reg_5665 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_fu_2457_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_reg_5671 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_reg_5671_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_23_fu_2479_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_23_reg_5677 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_23_reg_5677_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_24_fu_2501_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_24_reg_5683 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_41_reg_5688 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_42_reg_5693 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4129_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_75_1_0_1_reg_5698 : STD_LOGIC_VECTOR (16 downto 0);
    signal src_kernel_win_2_va_35_fu_2749_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_35_reg_5703 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_35_reg_5703_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_36_fu_2771_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_36_reg_5709 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_37_fu_2793_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_37_reg_5715 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_37_reg_5715_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_38_fu_2815_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_38_reg_5721 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_38_reg_5721_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_39_fu_2837_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_39_reg_5727 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_56_reg_5732 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_57_reg_5737 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4137_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_75_2_0_1_reg_5742 : STD_LOGIC_VECTOR (16 downto 0);
    signal src_kernel_win_0_va_37_reg_5747 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_37_reg_5747_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_38_reg_5752 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_39_reg_5757 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4154_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp37_reg_5762 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal grp_fu_4162_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp38_reg_5767 : STD_LOGIC_VECTOR (16 downto 0);
    signal src_kernel_win_1_va_37_reg_5772 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_37_reg_5772_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_38_reg_5777 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_39_reg_5782 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4179_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp56_reg_5787 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4187_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp57_reg_5792 : STD_LOGIC_VECTOR (16 downto 0);
    signal src_kernel_win_2_va_52_reg_5797 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_52_reg_5797_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_53_reg_5802 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_54_reg_5807 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4204_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp75_reg_5812 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4212_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp76_reg_5817 : STD_LOGIC_VECTOR (16 downto 0);
    signal src_kernel_win_0_va_33_reg_5822 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_33_reg_5822_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_34_reg_5827 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_34_reg_5827_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_35_reg_5832 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4228_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_75_0_1_2_reg_5837 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal grp_fu_4236_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp41_reg_5842 : STD_LOGIC_VECTOR (17 downto 0);
    signal src_kernel_win_1_va_33_reg_5847 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_33_reg_5847_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_34_reg_5852 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_34_reg_5852_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_35_reg_5857 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4252_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_75_1_1_2_reg_5862 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4260_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp60_reg_5867 : STD_LOGIC_VECTOR (17 downto 0);
    signal src_kernel_win_2_va_48_reg_5872 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_48_reg_5872_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_49_reg_5877 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_49_reg_5877_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_50_reg_5882 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4276_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_75_2_1_2_reg_5887 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4284_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp79_reg_5892 : STD_LOGIC_VECTOR (17 downto 0);
    signal src_kernel_win_0_va_25_reg_5897 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_26_reg_5902 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_28_reg_5907 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_29_reg_5912 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_75_0_2_1_fu_3404_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of p_Val2_75_0_2_1_fu_3404_p2 : signal is "no";
    signal p_Val2_75_0_2_1_reg_5917 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_3_0_3_1_fu_4310_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_0_3_1_reg_5922 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_0_3_2_fu_4316_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_0_3_2_reg_5927 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4322_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp49_reg_5932 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal grp_fu_4330_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp51_reg_5937 : STD_LOGIC_VECTOR (17 downto 0);
    signal src_kernel_win_1_va_25_reg_5942 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_26_reg_5947 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_28_reg_5952 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_29_reg_5957 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_75_1_2_1_fu_3476_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 of p_Val2_75_1_2_1_fu_3476_p2 : signal is "no";
    signal p_Val2_75_1_2_1_reg_5962 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_3_1_3_1_fu_4356_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_1_3_1_reg_5967 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_1_3_2_fu_4362_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_1_3_2_reg_5972 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4368_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp68_reg_5977 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4376_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp70_reg_5982 : STD_LOGIC_VECTOR (17 downto 0);
    signal src_kernel_win_2_va_40_reg_5987 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_41_reg_5992 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_43_reg_5997 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_44_reg_6002 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_75_2_2_1_fu_3548_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 of p_Val2_75_2_2_1_fu_3548_p2 : signal is "no";
    signal p_Val2_75_2_2_1_reg_6007 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_3_2_3_1_fu_4402_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_2_3_1_reg_6012 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_2_3_2_fu_4408_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_2_3_2_reg_6017 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4414_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp87_reg_6022 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4422_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp89_reg_6027 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4430_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp44_reg_6032 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal tmp47_fu_3776_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of tmp47_fu_3776_p2 : signal is "no";
    signal tmp47_reg_6037 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp54_fu_3787_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of tmp54_fu_3787_p2 : signal is "no";
    signal tmp54_reg_6042 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4481_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp63_reg_6047 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp66_fu_3819_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of tmp66_fu_3819_p2 : signal is "no";
    signal tmp66_reg_6052 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp73_fu_3830_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of tmp73_fu_3830_p2 : signal is "no";
    signal tmp73_reg_6057 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4532_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp82_reg_6062 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp85_fu_3862_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of tmp85_fu_3862_p2 : signal is "no";
    signal tmp85_reg_6067 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp92_fu_3873_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of tmp92_fu_3873_p2 : signal is "no";
    signal tmp92_reg_6072 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_12_fu_3951_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_12_reg_6077 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_fu_4032_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_reg_6082 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_14_fu_4113_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_14_reg_6087 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_6_ce0 : STD_LOGIC;
    signal k_buf_0_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_6_ce1 : STD_LOGIC;
    signal k_buf_0_val_6_we1 : STD_LOGIC;
    signal k_buf_0_val_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_7_ce0 : STD_LOGIC;
    signal k_buf_0_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_ce1 : STD_LOGIC;
    signal k_buf_0_val_7_we1 : STD_LOGIC;
    signal k_buf_0_val_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_8_ce0 : STD_LOGIC;
    signal k_buf_0_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_ce1 : STD_LOGIC;
    signal k_buf_0_val_8_we1 : STD_LOGIC;
    signal k_buf_0_val_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_9_ce0 : STD_LOGIC;
    signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_ce1 : STD_LOGIC;
    signal k_buf_0_val_9_we1 : STD_LOGIC;
    signal k_buf_0_val_9_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_6_ce0 : STD_LOGIC;
    signal k_buf_1_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_6_ce1 : STD_LOGIC;
    signal k_buf_1_val_6_we1 : STD_LOGIC;
    signal k_buf_1_val_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_7_ce0 : STD_LOGIC;
    signal k_buf_1_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_7_ce1 : STD_LOGIC;
    signal k_buf_1_val_7_we1 : STD_LOGIC;
    signal k_buf_1_val_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_8_ce0 : STD_LOGIC;
    signal k_buf_1_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_8_ce1 : STD_LOGIC;
    signal k_buf_1_val_8_we1 : STD_LOGIC;
    signal k_buf_1_val_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_9_ce0 : STD_LOGIC;
    signal k_buf_1_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_9_ce1 : STD_LOGIC;
    signal k_buf_1_val_9_we1 : STD_LOGIC;
    signal k_buf_1_val_9_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_6_ce0 : STD_LOGIC;
    signal k_buf_2_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_6_ce1 : STD_LOGIC;
    signal k_buf_2_val_6_we1 : STD_LOGIC;
    signal k_buf_2_val_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_7_ce0 : STD_LOGIC;
    signal k_buf_2_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_7_ce1 : STD_LOGIC;
    signal k_buf_2_val_7_we1 : STD_LOGIC;
    signal k_buf_2_val_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_8_ce0 : STD_LOGIC;
    signal k_buf_2_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_8_ce1 : STD_LOGIC;
    signal k_buf_2_val_8_we1 : STD_LOGIC;
    signal k_buf_2_val_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_9_ce0 : STD_LOGIC;
    signal k_buf_2_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_9_ce1 : STD_LOGIC;
    signal k_buf_2_val_9_we1 : STD_LOGIC;
    signal k_buf_2_val_9_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_1004 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_1015 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_26_fu_1696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_10_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_11_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_12_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_13_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_14_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_15_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_16_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_17_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_18_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_19_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_378 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_9_fu_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_10_fu_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_11_fu_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_12_fu_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_13_fu_398 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_14_fu_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_15_fu_406 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_16_fu_410 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_17_fu_414 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_18_fu_418 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_19_fu_422 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_426 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_430 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_438 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_442 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_6_fu_450 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_7_fu_454 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_8_fu_458 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_462 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_466 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_470 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_12_fu_474 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_13_fu_478 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_14_fu_482 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_15_fu_486 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_16_fu_490 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_17_fu_494 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_18_fu_498 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_19_fu_502 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_506 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1814_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_510 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_514 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_518 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_522 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_526 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1836_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_530 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_534 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_538 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_4_0_fu_2652_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_542 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_6_fu_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1858_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_7_fu_550 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_8_fu_554 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_558 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_562 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_3_0_fu_2630_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_9_fu_566 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_3_0_fu_1880_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_10_fu_570 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_11_fu_574 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_6_fu_578 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_7_fu_582 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_12_fu_586 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_4_0_fu_1902_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_13_fu_590 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_14_fu_594 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_8_fu_598 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_2608_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_9_fu_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_606 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_2204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_610 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_614 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_10_fu_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_11_fu_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_2586_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_626 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_2226_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_630 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_634 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_12_fu_638 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_13_fu_642 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_6_fu_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_2248_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_7_fu_650 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_8_fu_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_14_fu_658 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_2564_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_9_fu_662 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_10_fu_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_3_0_fu_2270_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_11_fu_670 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_12_fu_674 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_13_fu_678 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_14_fu_682 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_4_0_fu_2292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1069_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1080_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_1136_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_1142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1167_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_1175_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i426_i_fu_1181_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_0_1_fu_1199_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_1205_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_368_0_1_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1230_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_1_fu_1238_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i426_i_0_1_fu_1244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_0_2_fu_1262_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_1268_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_368_0_2_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1293_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_2_fu_1301_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i426_i_0_2_fu_1307_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_0_3_fu_1325_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_1331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_368_0_3_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_3_fu_1364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i426_i_0_3_fu_1370_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_0_4_fu_1388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_fu_1394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_368_0_4_fu_1408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev4_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_1419_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_4_fu_1427_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i426_i_0_4_fu_1433_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_1189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_fu_1194_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i425_i_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i426_i_0_p_assig_fu_1451_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_378_0_1_fu_1252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_0_1_fu_1257_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i425_i_0_1_fu_1224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i426_i_0_1_p_ass_fu_1467_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_378_0_2_fu_1315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_0_2_fu_1320_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i425_i_0_2_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i426_i_0_2_p_ass_fu_1483_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_378_0_3_fu_1378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_0_3_fu_1383_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i425_i_0_3_fu_1350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i426_i_0_3_p_ass_fu_1499_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_378_0_4_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_0_4_fu_1446_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i425_i_0_4_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i426_i_0_4_p_ass_fu_1515_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_fu_1536_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_0_1_fu_1544_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_0_2_fu_1552_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_0_3_fu_1560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_0_4_fu_1568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_fu_1587_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ImagLoc_x_fu_1603_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_fu_1609_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev5_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_1634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1642_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_fu_1648_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_1661_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_p_assign_2_fu_1666_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_fu_1692_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_1799_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1821_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1843_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1865_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1887_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_2014_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_2036_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_2058_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_2080_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_2102_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_0_0_1_fu_2144_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_2189_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_2211_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_2233_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_2255_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_2277_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_2398_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_2420_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_2442_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_2464_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_2486_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_1_0_1_fu_2528_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_2549_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_2571_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_2593_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2615_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_2637_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_2734_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_2756_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_2778_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_2800_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_2822_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_2_0_1_fu_2864_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4145_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_0_1_fu_2988_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4170_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_1_1_fu_3025_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4195_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_2_1_fu_3062_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp67_cast_fu_3164_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_75_0_1_fu_3167_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of p_Val2_75_0_1_fu_3167_p2 : signal is "no";
    signal r_V_3_0_2_fu_3189_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp96_cast_fu_3207_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_75_1_1_fu_3210_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of p_Val2_75_1_1_fu_3210_p2 : signal is "no";
    signal r_V_3_1_2_fu_3232_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp125_cast_fu_3250_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_75_2_1_fu_3253_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of p_Val2_75_2_1_fu_3253_p2 : signal is "no";
    signal r_V_3_2_2_fu_3275_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4292_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4301_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp70_cast_fu_3401_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_3_0_2_4_fu_3412_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4338_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4347_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp99_cast_fu_3473_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_3_1_2_4_fu_3484_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4384_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4393_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp128_cast_fu_3545_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_3_2_2_4_fu_3556_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4463_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4446_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp88_cast_fu_3773_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4471_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4454_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp92_cast_fu_3784_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4514_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4497_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp117_cast_fu_3816_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4522_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4505_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp121_cast_fu_3827_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4565_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4548_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp146_cast_fu_3859_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4573_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4556_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp150_cast_fu_3870_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp86_cast_fu_3878_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp48_fu_3881_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of tmp48_fu_3881_p2 : signal is "no";
    signal tmp89_cast_fu_3886_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_3_fu_3889_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_71_fu_3905_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_fu_3913_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_3895_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_fu_3925_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_3917_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_3931_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_i_not_i_fu_3939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_carry_i_fu_3945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp115_cast_fu_3959_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp67_fu_3962_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of tmp67_fu_3962_p2 : signal is "no";
    signal tmp118_cast_fu_3967_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_s_fu_3970_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_77_fu_3986_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i1_fu_3994_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_3976_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_fu_4006_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_3998_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_4012_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_i_not_i_1_fu_4020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_carry_i1_fu_4026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp144_cast_fu_4040_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp86_fu_4043_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of tmp86_fu_4043_p2 : signal is "no";
    signal tmp147_cast_fu_4048_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_7_fu_4051_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_93_fu_4067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i2_fu_4075_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_fu_4057_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_fu_4087_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_94_fu_4079_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_4093_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_i_not_i_2_fu_4101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_carry_i2_fu_4107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4121_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4121_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4121_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4129_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4129_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4129_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4137_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4137_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4137_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4145_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4145_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4145_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4154_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4154_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4154_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4162_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4162_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4162_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4170_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4170_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4170_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4179_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4179_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4179_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4187_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4187_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4187_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4195_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4195_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4195_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4204_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4204_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4204_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4212_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4212_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4212_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4220_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4220_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4220_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4228_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4228_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4220_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4236_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4236_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4236_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4244_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4244_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4244_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4252_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4252_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4244_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4260_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4260_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4260_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4268_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4268_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4268_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4276_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4276_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4268_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4284_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4284_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4284_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4292_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4292_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4292_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4301_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4301_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4301_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_0_3_1_fu_4310_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_0_3_1_fu_4310_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_3_0_3_2_fu_4316_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_0_3_2_fu_4316_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4322_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4322_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4322_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4330_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4330_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4330_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4338_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4338_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4338_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4347_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4347_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4347_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_1_3_1_fu_4356_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_1_3_1_fu_4356_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_3_1_3_2_fu_4362_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_1_3_2_fu_4362_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4368_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4368_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4368_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4376_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4376_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4376_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4384_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4384_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4384_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4393_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4393_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4393_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_2_3_1_fu_4402_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_2_3_1_fu_4402_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_3_2_3_2_fu_4408_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_3_2_3_2_fu_4408_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4414_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4414_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4414_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4422_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4422_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4422_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4430_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4430_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4437_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4437_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4437_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4437_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4446_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4446_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4454_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4454_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4454_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4463_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4463_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4471_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4471_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4471_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4481_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4481_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4488_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4488_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4488_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4488_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4497_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4497_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4505_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4505_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4505_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4514_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4514_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4522_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4522_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4522_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4532_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4532_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4539_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4539_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4539_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4539_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4548_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4548_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4556_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4556_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4556_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4565_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4565_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4573_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4573_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4573_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_4121_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4129_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4137_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4145_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4145_p20 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4154_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4154_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4162_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4170_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4170_p20 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4179_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4179_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4187_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4195_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4195_p20 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4204_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4204_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4212_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4220_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4220_p20 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4228_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4236_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4244_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4244_p20 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4252_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4260_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4268_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4268_p20 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4276_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4284_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4292_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4292_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4301_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4301_p20 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4322_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4330_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4330_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4338_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4338_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4347_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4347_p20 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4368_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4376_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4376_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4384_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4384_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4393_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4393_p20 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4414_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4422_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4422_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4430_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4437_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4437_p20 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4446_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4454_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4454_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4463_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4471_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4471_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4481_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4488_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4488_p20 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4497_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4505_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4505_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4514_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4522_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4522_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4532_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4539_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4539_p20 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_4548_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4556_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4556_p20 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4565_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_4573_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4573_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_3_0_0_1_fu_2144_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_3_0_1_fu_2988_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_3_0_2_4_fu_3412_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_0_2_fu_3189_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_0_3_1_fu_4310_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_0_3_2_fu_4316_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_1_0_1_fu_2528_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_3_1_1_fu_3025_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_3_1_2_4_fu_3484_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_1_2_fu_3232_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_1_3_1_fu_4356_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_1_3_2_fu_4362_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_3_2_0_1_fu_2864_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_3_2_1_fu_3062_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_3_2_2_4_fu_3556_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_2_2_fu_3275_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_2_3_1_fu_4402_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_2_3_2_fu_4408_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_condition_1231 : BOOLEAN;
    signal ap_condition_1237 : BOOLEAN;
    signal ap_condition_1225 : BOOLEAN;

    component gaussian_mux_53_8qcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component gaussian_mac_mularcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component gaussian_mac_mulasc4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component gaussian_mac_mulatde IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component gaussian_mac_mulaudo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component gaussian_mac_mulavdy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component gaussian_mac_mulawdI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component gaussian_mac_mulaxdS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component gaussian_mac_mulayd2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component gaussian_mul_mul_zec IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component gaussian_mul_mul_Aem IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component gaussian_am_addmuBew IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component gaussian_mac_mulaCeG IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component gaussian_mac_mulaDeQ IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component gaussian_mac_mulaEe0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component gaussian_mac_mulaFfa IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component gaussian_ama_addmGfk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_5506,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_6_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_6_address0,
        ce0 => k_buf_0_val_6_ce0,
        q0 => k_buf_0_val_6_q0,
        address1 => k_buf_0_val_6_addr_reg_5531,
        ce1 => k_buf_0_val_6_ce1,
        we1 => k_buf_0_val_6_we1,
        d1 => k_buf_0_val_6_d1);

    k_buf_0_val_7_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_7_address0,
        ce0 => k_buf_0_val_7_ce0,
        q0 => k_buf_0_val_7_q0,
        address1 => k_buf_0_val_7_addr_reg_5537,
        ce1 => k_buf_0_val_7_ce1,
        we1 => k_buf_0_val_7_we1,
        d1 => k_buf_0_val_7_d1);

    k_buf_0_val_8_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_8_address0,
        ce0 => k_buf_0_val_8_ce0,
        q0 => k_buf_0_val_8_q0,
        address1 => k_buf_0_val_8_addr_reg_5543,
        ce1 => k_buf_0_val_8_ce1,
        we1 => k_buf_0_val_8_we1,
        d1 => k_buf_0_val_8_d1);

    k_buf_0_val_9_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_9_address0,
        ce0 => k_buf_0_val_9_ce0,
        q0 => k_buf_0_val_9_q0,
        address1 => k_buf_0_val_9_addr_reg_5549,
        ce1 => k_buf_0_val_9_ce1,
        we1 => k_buf_0_val_9_we1,
        d1 => k_buf_0_val_9_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_5555,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_6_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_6_address0,
        ce0 => k_buf_1_val_6_ce0,
        q0 => k_buf_1_val_6_q0,
        address1 => k_buf_1_val_6_addr_reg_5561,
        ce1 => k_buf_1_val_6_ce1,
        we1 => k_buf_1_val_6_we1,
        d1 => k_buf_1_val_6_d1);

    k_buf_1_val_7_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_7_address0,
        ce0 => k_buf_1_val_7_ce0,
        q0 => k_buf_1_val_7_q0,
        address1 => k_buf_1_val_7_addr_reg_5567,
        ce1 => k_buf_1_val_7_ce1,
        we1 => k_buf_1_val_7_we1,
        d1 => k_buf_1_val_7_d1);

    k_buf_1_val_8_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_8_address0,
        ce0 => k_buf_1_val_8_ce0,
        q0 => k_buf_1_val_8_q0,
        address1 => k_buf_1_val_8_addr_reg_5573,
        ce1 => k_buf_1_val_8_ce1,
        we1 => k_buf_1_val_8_we1,
        d1 => k_buf_1_val_8_d1);

    k_buf_1_val_9_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_9_address0,
        ce0 => k_buf_1_val_9_ce0,
        q0 => k_buf_1_val_9_q0,
        address1 => k_buf_1_val_9_addr_reg_5579,
        ce1 => k_buf_1_val_9_ce1,
        we1 => k_buf_1_val_9_we1,
        d1 => k_buf_1_val_9_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_5585,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_6_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_6_address0,
        ce0 => k_buf_2_val_6_ce0,
        q0 => k_buf_2_val_6_q0,
        address1 => k_buf_2_val_6_addr_reg_5591,
        ce1 => k_buf_2_val_6_ce1,
        we1 => k_buf_2_val_6_we1,
        d1 => k_buf_2_val_6_d1);

    k_buf_2_val_7_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_7_address0,
        ce0 => k_buf_2_val_7_ce0,
        q0 => k_buf_2_val_7_q0,
        address1 => k_buf_2_val_7_addr_reg_5597,
        ce1 => k_buf_2_val_7_ce1,
        we1 => k_buf_2_val_7_we1,
        d1 => k_buf_2_val_7_d1);

    k_buf_2_val_8_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_8_address0,
        ce0 => k_buf_2_val_8_ce0,
        q0 => k_buf_2_val_8_q0,
        address1 => k_buf_2_val_8_addr_reg_5603,
        ce1 => k_buf_2_val_8_ce1,
        we1 => k_buf_2_val_8_we1,
        d1 => k_buf_2_val_8_d1);

    k_buf_2_val_9_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_9_address0,
        ce0 => k_buf_2_val_9_ce0,
        q0 => k_buf_2_val_9_q0,
        address1 => k_buf_2_val_9_addr_reg_5609,
        ce1 => k_buf_2_val_9_ce1,
        we1 => k_buf_2_val_9_we1,
        d1 => k_buf_2_val_9_d1);

    gaussian_mux_53_8qcK_U21 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_506,
        din1 => right_border_buf_0_1_fu_510,
        din2 => right_border_buf_0_2_fu_514,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_27_fu_1799_p7);

    gaussian_mux_53_8qcK_U22 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_3_fu_526,
        din1 => right_border_buf_0_4_fu_530,
        din2 => right_border_buf_0_5_fu_534,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_28_fu_1821_p7);

    gaussian_mux_53_8qcK_U23 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_6_fu_546,
        din1 => right_border_buf_0_7_fu_550,
        din2 => right_border_buf_0_8_fu_554,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_29_fu_1843_p7);

    gaussian_mux_53_8qcK_U24 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_9_fu_566,
        din1 => right_border_buf_0_10_fu_570,
        din2 => right_border_buf_0_11_fu_574,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_30_fu_1865_p7);

    gaussian_mux_53_8qcK_U25 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_12_fu_586,
        din1 => right_border_buf_0_13_fu_590,
        din2 => right_border_buf_0_14_fu_594,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_31_fu_1887_p7);

    gaussian_mux_53_8qcK_U26 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1814_p3,
        din1 => col_buf_0_val_1_0_fu_1836_p3,
        din2 => col_buf_0_val_2_0_fu_1858_p3,
        din3 => col_buf_0_val_3_0_fu_1880_p3,
        din4 => col_buf_0_val_4_0_fu_1902_p3,
        din5 => tmp_60_reg_5429,
        dout => tmp_32_fu_2014_p7);

    gaussian_mux_53_8qcK_U27 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1814_p3,
        din1 => col_buf_0_val_1_0_fu_1836_p3,
        din2 => col_buf_0_val_2_0_fu_1858_p3,
        din3 => col_buf_0_val_3_0_fu_1880_p3,
        din4 => col_buf_0_val_4_0_fu_1902_p3,
        din5 => tmp_61_reg_5436,
        dout => tmp_33_fu_2036_p7);

    gaussian_mux_53_8qcK_U28 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1814_p3,
        din1 => col_buf_0_val_1_0_fu_1836_p3,
        din2 => col_buf_0_val_2_0_fu_1858_p3,
        din3 => col_buf_0_val_3_0_fu_1880_p3,
        din4 => col_buf_0_val_4_0_fu_1902_p3,
        din5 => tmp_62_reg_5443,
        dout => tmp_34_fu_2058_p7);

    gaussian_mux_53_8qcK_U29 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1814_p3,
        din1 => col_buf_0_val_1_0_fu_1836_p3,
        din2 => col_buf_0_val_2_0_fu_1858_p3,
        din3 => col_buf_0_val_3_0_fu_1880_p3,
        din4 => col_buf_0_val_4_0_fu_1902_p3,
        din5 => tmp_63_reg_5450,
        dout => tmp_35_fu_2080_p7);

    gaussian_mux_53_8qcK_U30 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1814_p3,
        din1 => col_buf_0_val_1_0_fu_1836_p3,
        din2 => col_buf_0_val_2_0_fu_1858_p3,
        din3 => col_buf_0_val_3_0_fu_1880_p3,
        din4 => col_buf_0_val_4_0_fu_1902_p3,
        din5 => tmp_64_reg_5457,
        dout => tmp_36_fu_2102_p7);

    gaussian_mux_53_8qcK_U31 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_606,
        din1 => right_border_buf_1_1_fu_610,
        din2 => right_border_buf_1_2_fu_614,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_38_fu_2189_p7);

    gaussian_mux_53_8qcK_U32 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_3_fu_626,
        din1 => right_border_buf_1_4_fu_630,
        din2 => right_border_buf_1_5_fu_634,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_39_fu_2211_p7);

    gaussian_mux_53_8qcK_U33 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_6_fu_646,
        din1 => right_border_buf_1_7_fu_650,
        din2 => right_border_buf_1_8_fu_654,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_40_fu_2233_p7);

    gaussian_mux_53_8qcK_U34 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_10_fu_666,
        din1 => right_border_buf_1_11_fu_670,
        din2 => right_border_buf_1_12_fu_674,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_41_fu_2255_p7);

    gaussian_mux_53_8qcK_U35 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_14_fu_682,
        din1 => right_border_buf_1_13_fu_678,
        din2 => right_border_buf_1_9_fu_662,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_42_fu_2277_p7);

    gaussian_mux_53_8qcK_U36 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_2204_p3,
        din1 => col_buf_1_val_1_0_fu_2226_p3,
        din2 => col_buf_1_val_2_0_fu_2248_p3,
        din3 => col_buf_1_val_3_0_fu_2270_p3,
        din4 => col_buf_1_val_4_0_fu_2292_p3,
        din5 => tmp_60_reg_5429,
        dout => tmp_43_fu_2398_p7);

    gaussian_mux_53_8qcK_U37 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_2204_p3,
        din1 => col_buf_1_val_1_0_fu_2226_p3,
        din2 => col_buf_1_val_2_0_fu_2248_p3,
        din3 => col_buf_1_val_3_0_fu_2270_p3,
        din4 => col_buf_1_val_4_0_fu_2292_p3,
        din5 => tmp_61_reg_5436,
        dout => tmp_44_fu_2420_p7);

    gaussian_mux_53_8qcK_U38 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_2204_p3,
        din1 => col_buf_1_val_1_0_fu_2226_p3,
        din2 => col_buf_1_val_2_0_fu_2248_p3,
        din3 => col_buf_1_val_3_0_fu_2270_p3,
        din4 => col_buf_1_val_4_0_fu_2292_p3,
        din5 => tmp_62_reg_5443,
        dout => tmp_45_fu_2442_p7);

    gaussian_mux_53_8qcK_U39 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_2204_p3,
        din1 => col_buf_1_val_1_0_fu_2226_p3,
        din2 => col_buf_1_val_2_0_fu_2248_p3,
        din3 => col_buf_1_val_3_0_fu_2270_p3,
        din4 => col_buf_1_val_4_0_fu_2292_p3,
        din5 => tmp_63_reg_5450,
        dout => tmp_46_fu_2464_p7);

    gaussian_mux_53_8qcK_U40 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_2204_p3,
        din1 => col_buf_1_val_1_0_fu_2226_p3,
        din2 => col_buf_1_val_2_0_fu_2248_p3,
        din3 => col_buf_1_val_3_0_fu_2270_p3,
        din4 => col_buf_1_val_4_0_fu_2292_p3,
        din5 => tmp_64_reg_5457,
        dout => tmp_47_fu_2486_p7);

    gaussian_mux_53_8qcK_U41 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_14_fu_658,
        din1 => right_border_buf_2_13_fu_642,
        din2 => right_border_buf_2_12_fu_638,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_48_fu_2549_p7);

    gaussian_mux_53_8qcK_U42 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_11_fu_622,
        din1 => right_border_buf_2_10_fu_618,
        din2 => right_border_buf_2_9_fu_602,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_49_fu_2571_p7);

    gaussian_mux_53_8qcK_U43 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_8_fu_598,
        din1 => right_border_buf_2_7_fu_582,
        din2 => right_border_buf_2_6_fu_578,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_50_fu_2593_p7);

    gaussian_mux_53_8qcK_U44 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_562,
        din1 => right_border_buf_2_4_fu_558,
        din2 => right_border_buf_2_3_fu_542,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_51_fu_2615_p7);

    gaussian_mux_53_8qcK_U45 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_2_fu_538,
        din1 => right_border_buf_2_1_fu_522,
        din2 => right_border_buf_2_s_fu_518,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => tmp_68_reg_5512,
        dout => tmp_52_fu_2637_p7);

    gaussian_mux_53_8qcK_U46 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_2564_p3,
        din1 => col_buf_2_val_1_0_fu_2586_p3,
        din2 => col_buf_2_val_2_0_fu_2608_p3,
        din3 => col_buf_2_val_3_0_fu_2630_p3,
        din4 => col_buf_2_val_4_0_fu_2652_p3,
        din5 => tmp_60_reg_5429,
        dout => tmp_53_fu_2734_p7);

    gaussian_mux_53_8qcK_U47 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_2564_p3,
        din1 => col_buf_2_val_1_0_fu_2586_p3,
        din2 => col_buf_2_val_2_0_fu_2608_p3,
        din3 => col_buf_2_val_3_0_fu_2630_p3,
        din4 => col_buf_2_val_4_0_fu_2652_p3,
        din5 => tmp_61_reg_5436,
        dout => tmp_54_fu_2756_p7);

    gaussian_mux_53_8qcK_U48 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_2564_p3,
        din1 => col_buf_2_val_1_0_fu_2586_p3,
        din2 => col_buf_2_val_2_0_fu_2608_p3,
        din3 => col_buf_2_val_3_0_fu_2630_p3,
        din4 => col_buf_2_val_4_0_fu_2652_p3,
        din5 => tmp_62_reg_5443,
        dout => tmp_56_fu_2778_p7);

    gaussian_mux_53_8qcK_U49 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_2564_p3,
        din1 => col_buf_2_val_1_0_fu_2586_p3,
        din2 => col_buf_2_val_2_0_fu_2608_p3,
        din3 => col_buf_2_val_3_0_fu_2630_p3,
        din4 => col_buf_2_val_4_0_fu_2652_p3,
        din5 => tmp_63_reg_5450,
        dout => tmp_57_fu_2800_p7);

    gaussian_mux_53_8qcK_U50 : component gaussian_mux_53_8qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_2564_p3,
        din1 => col_buf_2_val_1_0_fu_2586_p3,
        din2 => col_buf_2_val_2_0_fu_2608_p3,
        din3 => col_buf_2_val_3_0_fu_2630_p3,
        din4 => col_buf_2_val_4_0_fu_2652_p3,
        din5 => tmp_64_reg_5457,
        dout => tmp_58_fu_2822_p7);

    gaussian_mac_mularcU_U51 : component gaussian_mac_mularcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4121_p0,
        din1 => grp_fu_4121_p1,
        din2 => grp_fu_4121_p2,
        dout => grp_fu_4121_p3);

    gaussian_mac_mularcU_U52 : component gaussian_mac_mularcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4129_p0,
        din1 => grp_fu_4129_p1,
        din2 => grp_fu_4129_p2,
        dout => grp_fu_4129_p3);

    gaussian_mac_mularcU_U53 : component gaussian_mac_mularcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4137_p0,
        din1 => grp_fu_4137_p1,
        din2 => grp_fu_4137_p2,
        dout => grp_fu_4137_p3);

    gaussian_mac_mulasc4_U54 : component gaussian_mac_mulasc4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4145_p0,
        din1 => grp_fu_4145_p1,
        din2 => grp_fu_4145_p2,
        dout => grp_fu_4145_p3);

    gaussian_mac_mulatde_U55 : component gaussian_mac_mulatde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4154_p0,
        din1 => grp_fu_4154_p1,
        din2 => grp_fu_4154_p2,
        dout => grp_fu_4154_p3);

    gaussian_mac_mularcU_U56 : component gaussian_mac_mularcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4162_p0,
        din1 => grp_fu_4162_p1,
        din2 => grp_fu_4162_p2,
        dout => grp_fu_4162_p3);

    gaussian_mac_mulasc4_U57 : component gaussian_mac_mulasc4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4170_p0,
        din1 => grp_fu_4170_p1,
        din2 => grp_fu_4170_p2,
        dout => grp_fu_4170_p3);

    gaussian_mac_mulatde_U58 : component gaussian_mac_mulatde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4179_p0,
        din1 => grp_fu_4179_p1,
        din2 => grp_fu_4179_p2,
        dout => grp_fu_4179_p3);

    gaussian_mac_mularcU_U59 : component gaussian_mac_mularcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4187_p0,
        din1 => grp_fu_4187_p1,
        din2 => grp_fu_4187_p2,
        dout => grp_fu_4187_p3);

    gaussian_mac_mulasc4_U60 : component gaussian_mac_mulasc4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4195_p0,
        din1 => grp_fu_4195_p1,
        din2 => grp_fu_4195_p2,
        dout => grp_fu_4195_p3);

    gaussian_mac_mulatde_U61 : component gaussian_mac_mulatde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4204_p0,
        din1 => grp_fu_4204_p1,
        din2 => grp_fu_4204_p2,
        dout => grp_fu_4204_p3);

    gaussian_mac_mularcU_U62 : component gaussian_mac_mularcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_4212_p0,
        din1 => grp_fu_4212_p1,
        din2 => grp_fu_4212_p2,
        dout => grp_fu_4212_p3);

    gaussian_mac_mulaudo_U63 : component gaussian_mac_mulaudo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 19,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4220_p0,
        din1 => grp_fu_4220_p1,
        din2 => grp_fu_4220_p2,
        dout => grp_fu_4220_p3);

    gaussian_mac_mulavdy_U64 : component gaussian_mac_mulavdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4228_p0,
        din1 => grp_fu_4228_p1,
        din2 => grp_fu_4220_p3,
        dout => grp_fu_4228_p3);

    gaussian_mac_mulawdI_U65 : component gaussian_mac_mulawdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4236_p0,
        din1 => grp_fu_4236_p1,
        din2 => grp_fu_4236_p2,
        dout => grp_fu_4236_p3);

    gaussian_mac_mulaudo_U66 : component gaussian_mac_mulaudo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 19,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4244_p0,
        din1 => grp_fu_4244_p1,
        din2 => grp_fu_4244_p2,
        dout => grp_fu_4244_p3);

    gaussian_mac_mulavdy_U67 : component gaussian_mac_mulavdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4252_p0,
        din1 => grp_fu_4252_p1,
        din2 => grp_fu_4244_p3,
        dout => grp_fu_4252_p3);

    gaussian_mac_mulawdI_U68 : component gaussian_mac_mulawdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4260_p0,
        din1 => grp_fu_4260_p1,
        din2 => grp_fu_4260_p2,
        dout => grp_fu_4260_p3);

    gaussian_mac_mulaudo_U69 : component gaussian_mac_mulaudo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 19,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4268_p0,
        din1 => grp_fu_4268_p1,
        din2 => grp_fu_4268_p2,
        dout => grp_fu_4268_p3);

    gaussian_mac_mulavdy_U70 : component gaussian_mac_mulavdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4276_p0,
        din1 => grp_fu_4276_p1,
        din2 => grp_fu_4268_p3,
        dout => grp_fu_4276_p3);

    gaussian_mac_mulawdI_U71 : component gaussian_mac_mulawdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4284_p0,
        din1 => grp_fu_4284_p1,
        din2 => grp_fu_4284_p2,
        dout => grp_fu_4284_p3);

    gaussian_mac_mulaxdS_U72 : component gaussian_mac_mulaxdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4292_p0,
        din1 => grp_fu_4292_p1,
        din2 => grp_fu_4292_p2,
        dout => grp_fu_4292_p3);

    gaussian_mac_mulayd2_U73 : component gaussian_mac_mulayd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        din2_WIDTH => 20,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_4301_p0,
        din1 => grp_fu_4301_p1,
        din2 => grp_fu_4301_p2,
        dout => grp_fu_4301_p3);

    gaussian_mul_mul_zec_U74 : component gaussian_mul_mul_zec
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => r_V_3_0_3_1_fu_4310_p0,
        din1 => r_V_3_0_3_1_fu_4310_p1,
        dout => r_V_3_0_3_1_fu_4310_p2);

    gaussian_mul_mul_Aem_U75 : component gaussian_mul_mul_Aem
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        dout_WIDTH => 20)
    port map (
        din0 => r_V_3_0_3_2_fu_4316_p0,
        din1 => r_V_3_0_3_2_fu_4316_p1,
        dout => r_V_3_0_3_2_fu_4316_p2);

    gaussian_mac_mulawdI_U76 : component gaussian_mac_mulawdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4322_p0,
        din1 => grp_fu_4322_p1,
        din2 => grp_fu_4322_p2,
        dout => grp_fu_4322_p3);

    gaussian_am_addmuBew_U77 : component gaussian_am_addmuBew
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4330_p0,
        din1 => grp_fu_4330_p1,
        din2 => grp_fu_4330_p2,
        dout => grp_fu_4330_p3);

    gaussian_mac_mulaxdS_U78 : component gaussian_mac_mulaxdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4338_p0,
        din1 => grp_fu_4338_p1,
        din2 => grp_fu_4338_p2,
        dout => grp_fu_4338_p3);

    gaussian_mac_mulayd2_U79 : component gaussian_mac_mulayd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        din2_WIDTH => 20,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_4347_p0,
        din1 => grp_fu_4347_p1,
        din2 => grp_fu_4347_p2,
        dout => grp_fu_4347_p3);

    gaussian_mul_mul_zec_U80 : component gaussian_mul_mul_zec
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => r_V_3_1_3_1_fu_4356_p0,
        din1 => r_V_3_1_3_1_fu_4356_p1,
        dout => r_V_3_1_3_1_fu_4356_p2);

    gaussian_mul_mul_Aem_U81 : component gaussian_mul_mul_Aem
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        dout_WIDTH => 20)
    port map (
        din0 => r_V_3_1_3_2_fu_4362_p0,
        din1 => r_V_3_1_3_2_fu_4362_p1,
        dout => r_V_3_1_3_2_fu_4362_p2);

    gaussian_mac_mulawdI_U82 : component gaussian_mac_mulawdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4368_p0,
        din1 => grp_fu_4368_p1,
        din2 => grp_fu_4368_p2,
        dout => grp_fu_4368_p3);

    gaussian_am_addmuBew_U83 : component gaussian_am_addmuBew
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4376_p0,
        din1 => grp_fu_4376_p1,
        din2 => grp_fu_4376_p2,
        dout => grp_fu_4376_p3);

    gaussian_mac_mulaxdS_U84 : component gaussian_mac_mulaxdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4384_p0,
        din1 => grp_fu_4384_p1,
        din2 => grp_fu_4384_p2,
        dout => grp_fu_4384_p3);

    gaussian_mac_mulayd2_U85 : component gaussian_mac_mulayd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        din2_WIDTH => 20,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_4393_p0,
        din1 => grp_fu_4393_p1,
        din2 => grp_fu_4393_p2,
        dout => grp_fu_4393_p3);

    gaussian_mul_mul_zec_U86 : component gaussian_mul_mul_zec
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => r_V_3_2_3_1_fu_4402_p0,
        din1 => r_V_3_2_3_1_fu_4402_p1,
        dout => r_V_3_2_3_1_fu_4402_p2);

    gaussian_mul_mul_Aem_U87 : component gaussian_mul_mul_Aem
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        dout_WIDTH => 20)
    port map (
        din0 => r_V_3_2_3_2_fu_4408_p0,
        din1 => r_V_3_2_3_2_fu_4408_p1,
        dout => r_V_3_2_3_2_fu_4408_p2);

    gaussian_mac_mulawdI_U88 : component gaussian_mac_mulawdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4414_p0,
        din1 => grp_fu_4414_p1,
        din2 => grp_fu_4414_p2,
        dout => grp_fu_4414_p3);

    gaussian_am_addmuBew_U89 : component gaussian_am_addmuBew
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4422_p0,
        din1 => grp_fu_4422_p1,
        din2 => grp_fu_4422_p2,
        dout => grp_fu_4422_p3);

    gaussian_mac_mulaCeG_U90 : component gaussian_mac_mulaCeG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 13,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4430_p0,
        din1 => grp_fu_4430_p1,
        din2 => grp_fu_4437_p3,
        dout => grp_fu_4430_p3);

    gaussian_mac_mulaDeQ_U91 : component gaussian_mac_mulaDeQ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        din2_WIDTH => 21,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4437_p0,
        din1 => grp_fu_4437_p1,
        din2 => grp_fu_4437_p2,
        dout => grp_fu_4437_p3);

    gaussian_mac_mulaEe0_U92 : component gaussian_mac_mulaEe0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4446_p0,
        din1 => grp_fu_4446_p1,
        din2 => r_V_3_0_3_2_reg_5927,
        dout => grp_fu_4446_p3);

    gaussian_mac_mulatde_U93 : component gaussian_mac_mulatde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4454_p0,
        din1 => grp_fu_4454_p1,
        din2 => grp_fu_4454_p2,
        dout => grp_fu_4454_p3);

    gaussian_mac_mulaFfa_U94 : component gaussian_mac_mulaFfa
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4463_p0,
        din1 => grp_fu_4463_p1,
        din2 => r_V_3_0_3_1_reg_5922,
        dout => grp_fu_4463_p3);

    gaussian_ama_addmGfk_U95 : component gaussian_ama_addmGfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4471_p0,
        din1 => grp_fu_4471_p1,
        din2 => grp_fu_4471_p2,
        din3 => tmp51_reg_5937,
        dout => grp_fu_4471_p4);

    gaussian_mac_mulaCeG_U96 : component gaussian_mac_mulaCeG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 13,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4481_p0,
        din1 => grp_fu_4481_p1,
        din2 => grp_fu_4488_p3,
        dout => grp_fu_4481_p3);

    gaussian_mac_mulaDeQ_U97 : component gaussian_mac_mulaDeQ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        din2_WIDTH => 21,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4488_p0,
        din1 => grp_fu_4488_p1,
        din2 => grp_fu_4488_p2,
        dout => grp_fu_4488_p3);

    gaussian_mac_mulaEe0_U98 : component gaussian_mac_mulaEe0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4497_p0,
        din1 => grp_fu_4497_p1,
        din2 => r_V_3_1_3_2_reg_5972,
        dout => grp_fu_4497_p3);

    gaussian_mac_mulatde_U99 : component gaussian_mac_mulatde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4505_p0,
        din1 => grp_fu_4505_p1,
        din2 => grp_fu_4505_p2,
        dout => grp_fu_4505_p3);

    gaussian_mac_mulaFfa_U100 : component gaussian_mac_mulaFfa
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4514_p0,
        din1 => grp_fu_4514_p1,
        din2 => r_V_3_1_3_1_reg_5967,
        dout => grp_fu_4514_p3);

    gaussian_ama_addmGfk_U101 : component gaussian_ama_addmGfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4522_p0,
        din1 => grp_fu_4522_p1,
        din2 => grp_fu_4522_p2,
        din3 => tmp70_reg_5982,
        dout => grp_fu_4522_p4);

    gaussian_mac_mulaCeG_U102 : component gaussian_mac_mulaCeG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 13,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4532_p0,
        din1 => grp_fu_4532_p1,
        din2 => grp_fu_4539_p3,
        dout => grp_fu_4532_p3);

    gaussian_mac_mulaDeQ_U103 : component gaussian_mac_mulaDeQ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 12,
        din2_WIDTH => 21,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_4539_p0,
        din1 => grp_fu_4539_p1,
        din2 => grp_fu_4539_p2,
        dout => grp_fu_4539_p3);

    gaussian_mac_mulaEe0_U104 : component gaussian_mac_mulaEe0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_4548_p0,
        din1 => grp_fu_4548_p1,
        din2 => r_V_3_2_3_2_reg_6017,
        dout => grp_fu_4548_p3);

    gaussian_mac_mulatde_U105 : component gaussian_mac_mulatde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4556_p0,
        din1 => grp_fu_4556_p1,
        din2 => grp_fu_4556_p2,
        dout => grp_fu_4556_p3);

    gaussian_mac_mulaFfa_U106 : component gaussian_mac_mulaFfa
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 19,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_4565_p0,
        din1 => grp_fu_4565_p1,
        din2 => r_V_3_2_3_1_reg_6012,
        dout => grp_fu_4565_p3);

    gaussian_ama_addmGfk_U107 : component gaussian_ama_addmGfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_4573_p0,
        din1 => grp_fu_4573_p1,
        din2 => grp_fu_4573_p2,
        din3 => tmp89_reg_6027,
        dout => grp_fu_4573_p4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond389_i_fu_1576_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state7)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_1026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_1576_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_2_reg_1026 <= j_V_fu_1581_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                t_V_2_reg_1026 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_1015_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                t_V_reg_1015 <= i_V_reg_5353;
            elsif (((tmp_8_fu_1043_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_1015 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_6_reg_1004_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_6_reg_1004 <= ap_const_lv2_0;
            elsif (((tmp_8_fu_1043_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_6_reg_1004 <= tmp_7_fu_1037_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_1576_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_5483 <= brmerge_fu_1682_p2;
                or_cond_i_i_reg_5473 <= or_cond_i_i_fu_1628_p2;
                or_cond_i_reg_5502 <= or_cond_i_fu_1687_p2;
                x_reg_5477 <= x_fu_1674_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_5483_pp0_iter1_reg <= brmerge_reg_5483;
                exitcond389_i_reg_5464 <= exitcond389_i_fu_1576_p2;
                exitcond389_i_reg_5464_pp0_iter1_reg <= exitcond389_i_reg_5464;
                or_cond_i_i_reg_5473_pp0_iter1_reg <= or_cond_i_i_reg_5473;
                or_cond_i_reg_5502_pp0_iter1_reg <= or_cond_i_reg_5502;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond389_i_reg_5464_pp0_iter2_reg <= exitcond389_i_reg_5464_pp0_iter1_reg;
                exitcond389_i_reg_5464_pp0_iter3_reg <= exitcond389_i_reg_5464_pp0_iter2_reg;
                exitcond389_i_reg_5464_pp0_iter4_reg <= exitcond389_i_reg_5464_pp0_iter3_reg;
                or_cond_i_reg_5502_pp0_iter2_reg <= or_cond_i_reg_5502_pp0_iter1_reg;
                or_cond_i_reg_5502_pp0_iter3_reg <= or_cond_i_reg_5502_pp0_iter2_reg;
                or_cond_i_reg_5502_pp0_iter4_reg <= or_cond_i_reg_5502_pp0_iter3_reg;
                or_cond_i_reg_5502_pp0_iter5_reg <= or_cond_i_reg_5502_pp0_iter4_reg;
                or_cond_i_reg_5502_pp0_iter6_reg <= or_cond_i_reg_5502_pp0_iter5_reg;
                or_cond_i_reg_5502_pp0_iter7_reg <= or_cond_i_reg_5502_pp0_iter6_reg;
                src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg <= src_kernel_win_0_va_20_reg_5615;
                src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg <= src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg;
                src_kernel_win_0_va_20_reg_5615_pp0_iter5_reg <= src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg;
                src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg <= src_kernel_win_0_va_21_reg_5621;
                src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg <= src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg;
                src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg <= src_kernel_win_0_va_22_reg_5627;
                src_kernel_win_0_va_22_reg_5627_pp0_iter4_reg <= src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg;
                src_kernel_win_0_va_23_reg_5633_pp0_iter3_reg <= src_kernel_win_0_va_23_reg_5633;
                src_kernel_win_0_va_33_reg_5822_pp0_iter5_reg <= src_kernel_win_0_va_33_reg_5822;
                src_kernel_win_0_va_34_reg_5827_pp0_iter5_reg <= src_kernel_win_0_va_34_reg_5827;
                src_kernel_win_0_va_37_reg_5747_pp0_iter4_reg <= src_kernel_win_0_va_37_reg_5747;
                src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg <= src_kernel_win_1_va_20_reg_5659;
                src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg <= src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg;
                src_kernel_win_1_va_20_reg_5659_pp0_iter5_reg <= src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg;
                src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg <= src_kernel_win_1_va_21_reg_5665;
                src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg <= src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg;
                src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg <= src_kernel_win_1_va_22_reg_5671;
                src_kernel_win_1_va_22_reg_5671_pp0_iter4_reg <= src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg;
                src_kernel_win_1_va_23_reg_5677_pp0_iter3_reg <= src_kernel_win_1_va_23_reg_5677;
                src_kernel_win_1_va_33_reg_5847_pp0_iter5_reg <= src_kernel_win_1_va_33_reg_5847;
                src_kernel_win_1_va_34_reg_5852_pp0_iter5_reg <= src_kernel_win_1_va_34_reg_5852;
                src_kernel_win_1_va_37_reg_5772_pp0_iter4_reg <= src_kernel_win_1_va_37_reg_5772;
                src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg <= src_kernel_win_2_va_35_reg_5703;
                src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg <= src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg;
                src_kernel_win_2_va_35_reg_5703_pp0_iter5_reg <= src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg;
                src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg <= src_kernel_win_2_va_36_reg_5709;
                src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg <= src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg;
                src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg <= src_kernel_win_2_va_37_reg_5715;
                src_kernel_win_2_va_37_reg_5715_pp0_iter4_reg <= src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg;
                src_kernel_win_2_va_38_reg_5721_pp0_iter3_reg <= src_kernel_win_2_va_38_reg_5721;
                src_kernel_win_2_va_48_reg_5872_pp0_iter5_reg <= src_kernel_win_2_va_48_reg_5872;
                src_kernel_win_2_va_49_reg_5877_pp0_iter5_reg <= src_kernel_win_2_va_49_reg_5877;
                src_kernel_win_2_va_52_reg_5797_pp0_iter4_reg <= src_kernel_win_2_va_52_reg_5797;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_5353 <= i_V_fu_1096_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_5464 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_buf_0_val_5_addr_reg_5506 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_0_val_6_addr_reg_5531 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_0_val_7_addr_reg_5537 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_0_val_8_addr_reg_5543 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_0_val_9_addr_reg_5549 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_5555 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_1_val_6_addr_reg_5561 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_1_val_7_addr_reg_5567 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_1_val_8_addr_reg_5573 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_1_val_9_addr_reg_5579 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_5585 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_2_val_6_addr_reg_5591 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_2_val_7_addr_reg_5597 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_2_val_8_addr_reg_5603 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                k_buf_2_val_9_addr_reg_5609 <= tmp_26_fu_1696_p1(11 - 1 downto 0);
                tmp_68_reg_5512 <= tmp_68_fu_1714_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter6_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_12_reg_6077 <= p_Val2_12_fu_3951_p3;
                p_Val2_13_reg_6082 <= p_Val2_13_fu_4032_p3;
                p_Val2_14_reg_6087 <= p_Val2_14_fu_4113_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                p_Val2_75_0_0_1_reg_5654 <= grp_fu_4121_p3;
                p_Val2_75_1_0_1_reg_5698 <= grp_fu_4129_p3;
                p_Val2_75_2_0_1_reg_5742 <= grp_fu_4137_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                p_Val2_75_0_1_2_reg_5837 <= grp_fu_4228_p3;
                p_Val2_75_1_1_2_reg_5862 <= grp_fu_4252_p3;
                p_Val2_75_2_1_2_reg_5887 <= grp_fu_4276_p3;
                tmp41_reg_5842 <= grp_fu_4236_p3;
                tmp60_reg_5867 <= grp_fu_4260_p3;
                tmp79_reg_5892 <= grp_fu_4284_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_75_0_2_1_reg_5917 <= p_Val2_75_0_2_1_fu_3404_p2;
                p_Val2_75_1_2_1_reg_5962 <= p_Val2_75_1_2_1_fu_3476_p2;
                p_Val2_75_2_2_1_reg_6007 <= p_Val2_75_2_2_1_fu_3548_p2;
                r_V_3_0_3_1_reg_5922 <= r_V_3_0_3_1_fu_4310_p2;
                r_V_3_0_3_2_reg_5927 <= r_V_3_0_3_2_fu_4316_p2;
                r_V_3_1_3_1_reg_5967 <= r_V_3_1_3_1_fu_4356_p2;
                r_V_3_1_3_2_reg_5972 <= r_V_3_1_3_2_fu_4362_p2;
                r_V_3_2_3_1_reg_6012 <= r_V_3_2_3_1_fu_4402_p2;
                r_V_3_2_3_2_reg_6017 <= r_V_3_2_3_2_fu_4408_p2;
                src_kernel_win_0_va_25_reg_5897 <= src_kernel_win_0_va_fu_266;
                src_kernel_win_0_va_26_reg_5902 <= src_kernel_win_0_va_1_fu_270;
                src_kernel_win_0_va_28_reg_5907 <= src_kernel_win_0_va_3_fu_278;
                src_kernel_win_0_va_29_reg_5912 <= src_kernel_win_0_va_4_fu_282;
                src_kernel_win_1_va_25_reg_5942 <= src_kernel_win_1_va_fu_346;
                src_kernel_win_1_va_26_reg_5947 <= src_kernel_win_1_va_1_fu_350;
                src_kernel_win_1_va_28_reg_5952 <= src_kernel_win_1_va_3_fu_358;
                src_kernel_win_1_va_29_reg_5957 <= src_kernel_win_1_va_4_fu_362;
                src_kernel_win_2_va_40_reg_5987 <= src_kernel_win_2_va_fu_426;
                src_kernel_win_2_va_41_reg_5992 <= src_kernel_win_2_va_1_fu_430;
                src_kernel_win_2_va_43_reg_5997 <= src_kernel_win_2_va_3_fu_438;
                src_kernel_win_2_va_44_reg_6002 <= src_kernel_win_2_va_4_fu_442;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_fu_1043_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                p_neg394_i_reg_5322 <= p_neg394_i_fu_1059_p2;
                tmp_1_reg_5317 <= tmp_1_fu_1054_p2;
                    tmp_294_2_reg_5345(31 downto 1) <= tmp_294_2_fu_1085_p2(31 downto 1);
                    tmp_4_reg_5336(31 downto 1) <= tmp_4_fu_1074_p2(31 downto 1);
                tmp_5_reg_5331 <= tmp_5_fu_1064_p2;
                tmp_s_reg_5312 <= tmp_s_fu_1049_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1))) then
                right_border_buf_0_10_fu_570 <= right_border_buf_0_9_fu_566;
                right_border_buf_0_11_fu_574 <= right_border_buf_0_10_fu_570;
                right_border_buf_0_12_fu_586 <= col_buf_0_val_4_0_fu_1902_p3;
                right_border_buf_0_13_fu_590 <= right_border_buf_0_12_fu_586;
                right_border_buf_0_14_fu_594 <= right_border_buf_0_13_fu_590;
                right_border_buf_0_1_fu_510 <= right_border_buf_0_s_fu_506;
                right_border_buf_0_2_fu_514 <= right_border_buf_0_1_fu_510;
                right_border_buf_0_3_fu_526 <= col_buf_0_val_1_0_fu_1836_p3;
                right_border_buf_0_4_fu_530 <= right_border_buf_0_3_fu_526;
                right_border_buf_0_5_fu_534 <= right_border_buf_0_4_fu_530;
                right_border_buf_0_6_fu_546 <= col_buf_0_val_2_0_fu_1858_p3;
                right_border_buf_0_7_fu_550 <= right_border_buf_0_6_fu_546;
                right_border_buf_0_8_fu_554 <= right_border_buf_0_7_fu_550;
                right_border_buf_0_9_fu_566 <= col_buf_0_val_3_0_fu_1880_p3;
                right_border_buf_0_s_fu_506 <= col_buf_0_val_0_0_fu_1814_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1))) then
                right_border_buf_1_10_fu_666 <= col_buf_1_val_3_0_fu_2270_p3;
                right_border_buf_1_11_fu_670 <= right_border_buf_1_10_fu_666;
                right_border_buf_1_12_fu_674 <= right_border_buf_1_11_fu_670;
                right_border_buf_1_13_fu_678 <= right_border_buf_1_14_fu_682;
                right_border_buf_1_14_fu_682 <= col_buf_1_val_4_0_fu_2292_p3;
                right_border_buf_1_1_fu_610 <= right_border_buf_1_s_fu_606;
                right_border_buf_1_2_fu_614 <= right_border_buf_1_1_fu_610;
                right_border_buf_1_3_fu_626 <= col_buf_1_val_1_0_fu_2226_p3;
                right_border_buf_1_4_fu_630 <= right_border_buf_1_3_fu_626;
                right_border_buf_1_5_fu_634 <= right_border_buf_1_4_fu_630;
                right_border_buf_1_6_fu_646 <= col_buf_1_val_2_0_fu_2248_p3;
                right_border_buf_1_7_fu_650 <= right_border_buf_1_6_fu_646;
                right_border_buf_1_8_fu_654 <= right_border_buf_1_7_fu_650;
                right_border_buf_1_9_fu_662 <= right_border_buf_1_13_fu_678;
                right_border_buf_1_s_fu_606 <= col_buf_1_val_0_0_fu_2204_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1))) then
                right_border_buf_2_10_fu_618 <= right_border_buf_2_11_fu_622;
                right_border_buf_2_11_fu_622 <= col_buf_2_val_1_0_fu_2586_p3;
                right_border_buf_2_12_fu_638 <= right_border_buf_2_13_fu_642;
                right_border_buf_2_13_fu_642 <= right_border_buf_2_14_fu_658;
                right_border_buf_2_14_fu_658 <= col_buf_2_val_0_0_fu_2564_p3;
                right_border_buf_2_1_fu_522 <= right_border_buf_2_2_fu_538;
                right_border_buf_2_2_fu_538 <= col_buf_2_val_4_0_fu_2652_p3;
                right_border_buf_2_3_fu_542 <= right_border_buf_2_4_fu_558;
                right_border_buf_2_4_fu_558 <= right_border_buf_2_5_fu_562;
                right_border_buf_2_5_fu_562 <= col_buf_2_val_3_0_fu_2630_p3;
                right_border_buf_2_6_fu_578 <= right_border_buf_2_7_fu_582;
                right_border_buf_2_7_fu_582 <= right_border_buf_2_8_fu_598;
                right_border_buf_2_8_fu_598 <= col_buf_2_val_2_0_fu_2608_p3;
                right_border_buf_2_9_fu_602 <= right_border_buf_2_10_fu_618;
                right_border_buf_2_s_fu_518 <= right_border_buf_2_1_fu_522;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_5464_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                src_kernel_win_0_va_10_fu_306 <= src_kernel_win_0_va_9_fu_302;
                src_kernel_win_0_va_11_fu_310 <= src_kernel_win_0_va_10_fu_306;
                src_kernel_win_0_va_8_fu_298 <= src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg;
                src_kernel_win_0_va_9_fu_302 <= src_kernel_win_0_va_8_fu_298;
                src_kernel_win_1_va_10_fu_386 <= src_kernel_win_1_va_9_fu_382;
                src_kernel_win_1_va_11_fu_390 <= src_kernel_win_1_va_10_fu_386;
                src_kernel_win_1_va_8_fu_378 <= src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg;
                src_kernel_win_1_va_9_fu_382 <= src_kernel_win_1_va_8_fu_378;
                src_kernel_win_2_va_10_fu_466 <= src_kernel_win_2_va_9_fu_462;
                src_kernel_win_2_va_11_fu_470 <= src_kernel_win_2_va_10_fu_466;
                src_kernel_win_2_va_8_fu_458 <= src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg;
                src_kernel_win_2_va_9_fu_462 <= src_kernel_win_2_va_8_fu_458;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_5464_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                src_kernel_win_0_va_12_fu_314 <= src_kernel_win_0_va_23_reg_5633;
                src_kernel_win_0_va_13_fu_318 <= src_kernel_win_0_va_12_fu_314;
                src_kernel_win_0_va_14_fu_322 <= src_kernel_win_0_va_13_fu_318;
                src_kernel_win_0_va_15_fu_326 <= src_kernel_win_0_va_14_fu_322;
                src_kernel_win_1_va_12_fu_394 <= src_kernel_win_1_va_23_reg_5677;
                src_kernel_win_1_va_13_fu_398 <= src_kernel_win_1_va_12_fu_394;
                src_kernel_win_1_va_14_fu_402 <= src_kernel_win_1_va_13_fu_398;
                src_kernel_win_1_va_15_fu_406 <= src_kernel_win_1_va_14_fu_402;
                src_kernel_win_2_va_12_fu_474 <= src_kernel_win_2_va_38_reg_5721;
                src_kernel_win_2_va_13_fu_478 <= src_kernel_win_2_va_12_fu_474;
                src_kernel_win_2_va_14_fu_482 <= src_kernel_win_2_va_13_fu_478;
                src_kernel_win_2_va_15_fu_486 <= src_kernel_win_2_va_14_fu_482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                src_kernel_win_0_va_16_fu_330 <= src_kernel_win_0_va_24_fu_2117_p3;
                src_kernel_win_0_va_17_fu_334 <= src_kernel_win_0_va_16_fu_330;
                src_kernel_win_0_va_18_fu_338 <= src_kernel_win_0_va_17_fu_334;
                src_kernel_win_0_va_19_fu_342 <= src_kernel_win_0_va_18_fu_338;
                src_kernel_win_1_va_16_fu_410 <= src_kernel_win_1_va_24_fu_2501_p3;
                src_kernel_win_1_va_17_fu_414 <= src_kernel_win_1_va_16_fu_410;
                src_kernel_win_1_va_18_fu_418 <= src_kernel_win_1_va_17_fu_414;
                src_kernel_win_1_va_19_fu_422 <= src_kernel_win_1_va_18_fu_418;
                src_kernel_win_2_va_16_fu_490 <= src_kernel_win_2_va_39_fu_2837_p3;
                src_kernel_win_2_va_17_fu_494 <= src_kernel_win_2_va_16_fu_490;
                src_kernel_win_2_va_18_fu_498 <= src_kernel_win_2_va_17_fu_494;
                src_kernel_win_2_va_19_fu_502 <= src_kernel_win_2_va_18_fu_498;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_5464_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                src_kernel_win_0_va_1_fu_270 <= src_kernel_win_0_va_fu_266;
                src_kernel_win_0_va_2_fu_274 <= src_kernel_win_0_va_1_fu_270;
                src_kernel_win_0_va_3_fu_278 <= src_kernel_win_0_va_2_fu_274;
                src_kernel_win_0_va_4_fu_282 <= src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg;
                src_kernel_win_0_va_5_fu_286 <= src_kernel_win_0_va_4_fu_282;
                src_kernel_win_0_va_6_fu_290 <= src_kernel_win_0_va_5_fu_286;
                src_kernel_win_0_va_7_fu_294 <= src_kernel_win_0_va_6_fu_290;
                src_kernel_win_0_va_fu_266 <= src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg;
                src_kernel_win_1_va_1_fu_350 <= src_kernel_win_1_va_fu_346;
                src_kernel_win_1_va_2_fu_354 <= src_kernel_win_1_va_1_fu_350;
                src_kernel_win_1_va_3_fu_358 <= src_kernel_win_1_va_2_fu_354;
                src_kernel_win_1_va_4_fu_362 <= src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg;
                src_kernel_win_1_va_5_fu_366 <= src_kernel_win_1_va_4_fu_362;
                src_kernel_win_1_va_6_fu_370 <= src_kernel_win_1_va_5_fu_366;
                src_kernel_win_1_va_7_fu_374 <= src_kernel_win_1_va_6_fu_370;
                src_kernel_win_1_va_fu_346 <= src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg;
                src_kernel_win_2_va_1_fu_430 <= src_kernel_win_2_va_fu_426;
                src_kernel_win_2_va_2_fu_434 <= src_kernel_win_2_va_1_fu_430;
                src_kernel_win_2_va_3_fu_438 <= src_kernel_win_2_va_2_fu_434;
                src_kernel_win_2_va_4_fu_442 <= src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg;
                src_kernel_win_2_va_5_fu_446 <= src_kernel_win_2_va_4_fu_442;
                src_kernel_win_2_va_6_fu_450 <= src_kernel_win_2_va_5_fu_446;
                src_kernel_win_2_va_7_fu_454 <= src_kernel_win_2_va_6_fu_450;
                src_kernel_win_2_va_fu_426 <= src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_20_reg_5615 <= src_kernel_win_0_va_20_fu_2029_p3;
                src_kernel_win_0_va_21_reg_5621 <= src_kernel_win_0_va_21_fu_2051_p3;
                src_kernel_win_0_va_22_reg_5627 <= src_kernel_win_0_va_22_fu_2073_p3;
                src_kernel_win_0_va_23_reg_5633 <= src_kernel_win_0_va_23_fu_2095_p3;
                src_kernel_win_0_va_24_reg_5639 <= src_kernel_win_0_va_24_fu_2117_p3;
                src_kernel_win_1_va_20_reg_5659 <= src_kernel_win_1_va_20_fu_2413_p3;
                src_kernel_win_1_va_21_reg_5665 <= src_kernel_win_1_va_21_fu_2435_p3;
                src_kernel_win_1_va_22_reg_5671 <= src_kernel_win_1_va_22_fu_2457_p3;
                src_kernel_win_1_va_23_reg_5677 <= src_kernel_win_1_va_23_fu_2479_p3;
                src_kernel_win_1_va_24_reg_5683 <= src_kernel_win_1_va_24_fu_2501_p3;
                src_kernel_win_2_va_35_reg_5703 <= src_kernel_win_2_va_35_fu_2749_p3;
                src_kernel_win_2_va_36_reg_5709 <= src_kernel_win_2_va_36_fu_2771_p3;
                src_kernel_win_2_va_37_reg_5715 <= src_kernel_win_2_va_37_fu_2793_p3;
                src_kernel_win_2_va_38_reg_5721 <= src_kernel_win_2_va_38_fu_2815_p3;
                src_kernel_win_2_va_39_reg_5727 <= src_kernel_win_2_va_39_fu_2837_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_33_reg_5822 <= src_kernel_win_0_va_8_fu_298;
                src_kernel_win_0_va_34_reg_5827 <= src_kernel_win_0_va_9_fu_302;
                src_kernel_win_0_va_35_reg_5832 <= src_kernel_win_0_va_10_fu_306;
                src_kernel_win_1_va_33_reg_5847 <= src_kernel_win_1_va_8_fu_378;
                src_kernel_win_1_va_34_reg_5852 <= src_kernel_win_1_va_9_fu_382;
                src_kernel_win_1_va_35_reg_5857 <= src_kernel_win_1_va_10_fu_386;
                src_kernel_win_2_va_48_reg_5872 <= src_kernel_win_2_va_8_fu_458;
                src_kernel_win_2_va_49_reg_5877 <= src_kernel_win_2_va_9_fu_462;
                src_kernel_win_2_va_50_reg_5882 <= src_kernel_win_2_va_10_fu_466;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_37_reg_5747 <= src_kernel_win_0_va_12_fu_314;
                src_kernel_win_0_va_38_reg_5752 <= src_kernel_win_0_va_13_fu_318;
                src_kernel_win_0_va_39_reg_5757 <= src_kernel_win_0_va_14_fu_322;
                src_kernel_win_1_va_37_reg_5772 <= src_kernel_win_1_va_12_fu_394;
                src_kernel_win_1_va_38_reg_5777 <= src_kernel_win_1_va_13_fu_398;
                src_kernel_win_1_va_39_reg_5782 <= src_kernel_win_1_va_14_fu_402;
                src_kernel_win_2_va_52_reg_5797 <= src_kernel_win_2_va_12_fu_474;
                src_kernel_win_2_va_53_reg_5802 <= src_kernel_win_2_va_13_fu_478;
                src_kernel_win_2_va_54_reg_5807 <= src_kernel_win_2_va_14_fu_482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_41_reg_5644 <= src_kernel_win_0_va_16_fu_330;
                src_kernel_win_0_va_42_reg_5649 <= src_kernel_win_0_va_17_fu_334;
                src_kernel_win_1_va_41_reg_5688 <= src_kernel_win_1_va_16_fu_410;
                src_kernel_win_1_va_42_reg_5693 <= src_kernel_win_1_va_17_fu_414;
                src_kernel_win_2_va_56_reg_5732 <= src_kernel_win_2_va_16_fu_490;
                src_kernel_win_2_va_57_reg_5737 <= src_kernel_win_2_va_17_fu_494;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                tmp37_reg_5762 <= grp_fu_4154_p3;
                tmp38_reg_5767 <= grp_fu_4162_p3;
                tmp56_reg_5787 <= grp_fu_4179_p3;
                tmp57_reg_5792 <= grp_fu_4187_p3;
                tmp75_reg_5812 <= grp_fu_4204_p3;
                tmp76_reg_5817 <= grp_fu_4212_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                tmp44_reg_6032 <= grp_fu_4430_p3;
                tmp63_reg_6047 <= grp_fu_4481_p3;
                tmp82_reg_6062 <= grp_fu_4532_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp47_reg_6037 <= tmp47_fu_3776_p2;
                tmp54_reg_6042 <= tmp54_fu_3787_p2;
                tmp66_reg_6052 <= tmp66_fu_3819_p2;
                tmp73_reg_6057 <= tmp73_fu_3830_p2;
                tmp85_reg_6067 <= tmp85_fu_3862_p2;
                tmp92_reg_6072 <= tmp92_fu_3873_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_5502_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                tmp49_reg_5932 <= grp_fu_4322_p3;
                tmp51_reg_5937 <= grp_fu_4330_p3;
                tmp68_reg_5977 <= grp_fu_4368_p3;
                tmp70_reg_5982 <= grp_fu_4376_p3;
                tmp87_reg_6022 <= grp_fu_4414_p3;
                tmp89_reg_6027 <= grp_fu_4422_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond390_i_fu_1091_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_10_reg_5363 <= tmp_10_fu_1107_p2;
                tmp_11_reg_5368 <= tmp_11_fu_1113_p2;
                tmp_12_reg_5380 <= tmp_12_fu_1131_p2;
                tmp_342_0_1_reg_5372 <= tmp_342_0_1_fu_1119_p2;
                tmp_342_0_2_reg_5376 <= tmp_342_0_2_fu_1125_p2;
                tmp_9_reg_5358 <= tmp_9_fu_1102_p2;
                y_1_0_1_reg_5404 <= y_1_0_1_fu_1475_p3;
                y_1_0_2_reg_5409 <= y_1_0_2_fu_1491_p3;
                y_1_0_3_reg_5414 <= y_1_0_3_fu_1507_p3;
                y_1_0_4_reg_5419 <= y_1_0_4_fu_1523_p3;
                y_1_reg_5399 <= y_1_fu_1459_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_298_0_0_not_reg_5424 <= tmp_298_0_0_not_fu_1531_p2;
                tmp_60_reg_5429 <= tmp_60_fu_1540_p1;
                tmp_61_reg_5436 <= tmp_61_fu_1548_p1;
                tmp_62_reg_5443 <= tmp_62_fu_1556_p1;
                tmp_63_reg_5450 <= tmp_63_fu_1564_p1;
                tmp_64_reg_5457 <= tmp_64_fu_1572_p1;
            end if;
        end if;
    end process;
    tmp_4_reg_5336(0) <= '0';
    tmp_294_2_reg_5345(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_CS_fsm_state2, tmp_8_fu_1043_p2, ap_CS_fsm_state3, exitcond390_i_fu_1091_p2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_8_fu_1043_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond390_i_fu_1091_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ImagLoc_x_fu_1603_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_2_reg_1026));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state14 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, or_cond_i_reg_5502_pp0_iter7_reg, ap_predicate_op375_read_state7, ap_predicate_op400_read_state7, ap_predicate_op466_read_state7, ap_predicate_op489_read_state7, ap_predicate_op547_read_state7, ap_predicate_op562_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op547_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op466_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op375_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, or_cond_i_reg_5502_pp0_iter7_reg, ap_predicate_op375_read_state7, ap_predicate_op400_read_state7, ap_predicate_op466_read_state7, ap_predicate_op489_read_state7, ap_predicate_op547_read_state7, ap_predicate_op562_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op547_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op466_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op375_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, or_cond_i_reg_5502_pp0_iter7_reg, ap_predicate_op375_read_state7, ap_predicate_op400_read_state7, ap_predicate_op466_read_state7, ap_predicate_op489_read_state7, ap_predicate_op547_read_state7, ap_predicate_op562_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op547_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op466_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op375_read_state7 = ap_const_boolean_1)))));
    end process;

        ap_block_state10_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage0_iter8_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_5502_pp0_iter7_reg)
    begin
                ap_block_state13_pp0_stage0_iter8 <= (((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op375_read_state7, ap_predicate_op400_read_state7, ap_predicate_op466_read_state7, ap_predicate_op489_read_state7, ap_predicate_op547_read_state7, ap_predicate_op562_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter2 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op547_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op466_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op375_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1225_assign_proc : process(exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368)
    begin
                ap_condition_1225 <= ((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_1231_assign_proc : process(exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372)
    begin
                ap_condition_1231 <= ((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_1237_assign_proc : process(exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_2_reg_5376)
    begin
                ap_condition_1237 <= ((tmp_342_0_2_reg_5376 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter2_state7_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_condition_pp0_exit_iter2_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, exitcond390_i_fu_1091_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond390_i_fu_1091_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op375_read_state7_assign_proc : process(exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363)
    begin
                ap_predicate_op375_read_state7 <= ((or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op400_read_state7_assign_proc : process(exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_9_reg_5358)
    begin
                ap_predicate_op400_read_state7 <= ((tmp_9_reg_5358 = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op466_read_state7_assign_proc : process(exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363)
    begin
                ap_predicate_op466_read_state7 <= ((or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op489_read_state7_assign_proc : process(exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_9_reg_5358)
    begin
                ap_predicate_op489_read_state7 <= ((tmp_9_reg_5358 = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op547_read_state7_assign_proc : process(exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363)
    begin
                ap_predicate_op547_read_state7 <= ((or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op562_read_state7_assign_proc : process(exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_9_reg_5358)
    begin
                ap_predicate_op562_read_state7 <= ((tmp_9_reg_5358 = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, exitcond390_i_fu_1091_p2)
    begin
        if (((exitcond390_i_fu_1091_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1682_p2 <= (tmp_298_0_0_not_reg_5424 or tmp_23_fu_1623_p2);
    col_assign_1_fu_1692_p2 <= std_logic_vector(unsigned(tmp_5_reg_5331) - unsigned(x_reg_5477));
    col_buf_0_val_0_0_fu_1814_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_27_fu_1799_p7;
    col_buf_0_val_1_0_fu_1836_p3 <= 
        k_buf_0_val_6_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_28_fu_1821_p7;
    col_buf_0_val_2_0_fu_1858_p3 <= 
        k_buf_0_val_7_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_29_fu_1843_p7;
    col_buf_0_val_3_0_fu_1880_p3 <= 
        k_buf_0_val_8_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_30_fu_1865_p7;
    col_buf_0_val_4_0_fu_1902_p3 <= 
        k_buf_0_val_9_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_31_fu_1887_p7;
    col_buf_1_val_0_0_fu_2204_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_38_fu_2189_p7;
    col_buf_1_val_1_0_fu_2226_p3 <= 
        k_buf_1_val_6_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_39_fu_2211_p7;
    col_buf_1_val_2_0_fu_2248_p3 <= 
        k_buf_1_val_7_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_40_fu_2233_p7;
    col_buf_1_val_3_0_fu_2270_p3 <= 
        k_buf_1_val_8_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_41_fu_2255_p7;
    col_buf_1_val_4_0_fu_2292_p3 <= 
        k_buf_1_val_9_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_42_fu_2277_p7;
    col_buf_2_val_0_0_fu_2564_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_48_fu_2549_p7;
    col_buf_2_val_1_0_fu_2586_p3 <= 
        k_buf_2_val_6_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_49_fu_2571_p7;
    col_buf_2_val_2_0_fu_2608_p3 <= 
        k_buf_2_val_7_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_50_fu_2593_p7;
    col_buf_2_val_3_0_fu_2630_p3 <= 
        k_buf_2_val_8_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_51_fu_2615_p7;
    col_buf_2_val_4_0_fu_2652_p3 <= 
        k_buf_2_val_9_q0 when (brmerge_reg_5483_pp0_iter1_reg(0) = '1') else 
        tmp_52_fu_2637_p7;
    exitcond389_i_fu_1576_p2 <= "1" when (t_V_2_reg_1026 = tmp_s_reg_5312) else "0";
    exitcond390_i_fu_1091_p2 <= "1" when (t_V_reg_1015 = tmp_1_reg_5317) else "0";
    grp_fu_4121_p0 <= grp_fu_4121_p00(8 - 1 downto 0);
    grp_fu_4121_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_19_fu_342),16));
    grp_fu_4121_p1 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4121_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_0_0_1_fu_2144_p0) * unsigned(ap_const_lv17_11B), 17));
    grp_fu_4129_p0 <= grp_fu_4129_p00(8 - 1 downto 0);
    grp_fu_4129_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_19_fu_422),16));
    grp_fu_4129_p1 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4129_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_1_0_1_fu_2528_p0) * unsigned(ap_const_lv17_11B), 17));
    grp_fu_4137_p0 <= grp_fu_4137_p00(8 - 1 downto 0);
    grp_fu_4137_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_19_fu_502),16));
    grp_fu_4137_p1 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4137_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_2_0_1_fu_2864_p0) * unsigned(ap_const_lv17_11B), 17));
    grp_fu_4145_p0 <= grp_fu_4145_p00(8 - 1 downto 0);
    grp_fu_4145_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_42_reg_5649),18));
    grp_fu_4145_p1 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4145_p2 <= grp_fu_4145_p20(17 - 1 downto 0);
    grp_fu_4145_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_0_0_1_reg_5654),18));
    grp_fu_4154_p0 <= grp_fu_4154_p00(8 - 1 downto 0);
    grp_fu_4154_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_41_reg_5644),18));
    grp_fu_4154_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4154_p2 <= grp_fu_4154_p20(18 - 1 downto 0);
    grp_fu_4154_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4145_p3),19));
    grp_fu_4162_p0 <= grp_fu_4162_p00(8 - 1 downto 0);
    grp_fu_4162_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_24_reg_5639),16));
    grp_fu_4162_p1 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4162_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_0_1_fu_2988_p0) * unsigned(ap_const_lv17_11B), 17));
    grp_fu_4170_p0 <= grp_fu_4170_p00(8 - 1 downto 0);
    grp_fu_4170_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_42_reg_5693),18));
    grp_fu_4170_p1 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4170_p2 <= grp_fu_4170_p20(17 - 1 downto 0);
    grp_fu_4170_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_1_0_1_reg_5698),18));
    grp_fu_4179_p0 <= grp_fu_4179_p00(8 - 1 downto 0);
    grp_fu_4179_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_41_reg_5688),18));
    grp_fu_4179_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4179_p2 <= grp_fu_4179_p20(18 - 1 downto 0);
    grp_fu_4179_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4170_p3),19));
    grp_fu_4187_p0 <= grp_fu_4187_p00(8 - 1 downto 0);
    grp_fu_4187_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_24_reg_5683),16));
    grp_fu_4187_p1 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4187_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_1_1_fu_3025_p0) * unsigned(ap_const_lv17_11B), 17));
    grp_fu_4195_p0 <= grp_fu_4195_p00(8 - 1 downto 0);
    grp_fu_4195_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_57_reg_5737),18));
    grp_fu_4195_p1 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4195_p2 <= grp_fu_4195_p20(17 - 1 downto 0);
    grp_fu_4195_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_2_0_1_reg_5742),18));
    grp_fu_4204_p0 <= grp_fu_4204_p00(8 - 1 downto 0);
    grp_fu_4204_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_56_reg_5732),18));
    grp_fu_4204_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4204_p2 <= grp_fu_4204_p20(18 - 1 downto 0);
    grp_fu_4204_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4195_p3),19));
    grp_fu_4212_p0 <= grp_fu_4212_p00(8 - 1 downto 0);
    grp_fu_4212_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_39_reg_5727),16));
    grp_fu_4212_p1 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4212_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_2_1_fu_3062_p0) * unsigned(ap_const_lv17_11B), 17));
    grp_fu_4220_p0 <= grp_fu_4220_p00(8 - 1 downto 0);
    grp_fu_4220_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_39_reg_5757),19));
    grp_fu_4220_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4220_p2 <= grp_fu_4220_p20(19 - 1 downto 0);
    grp_fu_4220_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_0_1_fu_3167_p2),20));
    grp_fu_4228_p0 <= grp_fu_4228_p00(8 - 1 downto 0);
    grp_fu_4228_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_38_reg_5752),20));
    grp_fu_4228_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4236_p0 <= grp_fu_4236_p00(8 - 1 downto 0);
    grp_fu_4236_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_23_reg_5633_pp0_iter3_reg),18));
    grp_fu_4236_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4236_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_0_2_fu_3189_p0) * unsigned(ap_const_lv18_1AC), 18));
    grp_fu_4244_p0 <= grp_fu_4244_p00(8 - 1 downto 0);
    grp_fu_4244_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_39_reg_5782),19));
    grp_fu_4244_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4244_p2 <= grp_fu_4244_p20(19 - 1 downto 0);
    grp_fu_4244_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_1_1_fu_3210_p2),20));
    grp_fu_4252_p0 <= grp_fu_4252_p00(8 - 1 downto 0);
    grp_fu_4252_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_38_reg_5777),20));
    grp_fu_4252_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4260_p0 <= grp_fu_4260_p00(8 - 1 downto 0);
    grp_fu_4260_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_23_reg_5677_pp0_iter3_reg),18));
    grp_fu_4260_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4260_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_1_2_fu_3232_p0) * unsigned(ap_const_lv18_1AC), 18));
    grp_fu_4268_p0 <= grp_fu_4268_p00(8 - 1 downto 0);
    grp_fu_4268_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_54_reg_5807),19));
    grp_fu_4268_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4268_p2 <= grp_fu_4268_p20(19 - 1 downto 0);
    grp_fu_4268_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_2_1_fu_3253_p2),20));
    grp_fu_4276_p0 <= grp_fu_4276_p00(8 - 1 downto 0);
    grp_fu_4276_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_53_reg_5802),20));
    grp_fu_4276_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4284_p0 <= grp_fu_4284_p00(8 - 1 downto 0);
    grp_fu_4284_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_38_reg_5721_pp0_iter3_reg),18));
    grp_fu_4284_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4284_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_2_2_fu_3275_p0) * unsigned(ap_const_lv18_1AC), 18));
    grp_fu_4292_p0 <= grp_fu_4292_p00(8 - 1 downto 0);
    grp_fu_4292_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_37_reg_5747_pp0_iter4_reg),19));
    grp_fu_4292_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4292_p2 <= grp_fu_4292_p20(18 - 1 downto 0);
    grp_fu_4292_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp41_reg_5842),19));
    grp_fu_4301_p0 <= grp_fu_4301_p00(8 - 1 downto 0);
    grp_fu_4301_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_35_reg_5832),20));
    grp_fu_4301_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4301_p2 <= grp_fu_4301_p20(20 - 1 downto 0);
    grp_fu_4301_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_0_1_2_reg_5837),21));
    grp_fu_4322_p0 <= grp_fu_4322_p00(8 - 1 downto 0);
    grp_fu_4322_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_2_fu_274),18));
    grp_fu_4322_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4322_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_0_2_4_fu_3412_p0) * unsigned(ap_const_lv18_1AC), 18));
    grp_fu_4330_p0 <= grp_fu_4330_p00(8 - 1 downto 0);
    grp_fu_4330_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_7_fu_294),9));
    grp_fu_4330_p1 <= grp_fu_4330_p10(8 - 1 downto 0);
    grp_fu_4330_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg),9));
    grp_fu_4330_p2 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4338_p0 <= grp_fu_4338_p00(8 - 1 downto 0);
    grp_fu_4338_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_37_reg_5772_pp0_iter4_reg),19));
    grp_fu_4338_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4338_p2 <= grp_fu_4338_p20(18 - 1 downto 0);
    grp_fu_4338_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp60_reg_5867),19));
    grp_fu_4347_p0 <= grp_fu_4347_p00(8 - 1 downto 0);
    grp_fu_4347_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_35_reg_5857),20));
    grp_fu_4347_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4347_p2 <= grp_fu_4347_p20(20 - 1 downto 0);
    grp_fu_4347_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_1_1_2_reg_5862),21));
    grp_fu_4368_p0 <= grp_fu_4368_p00(8 - 1 downto 0);
    grp_fu_4368_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_2_fu_354),18));
    grp_fu_4368_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4368_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_1_2_4_fu_3484_p0) * unsigned(ap_const_lv18_1AC), 18));
    grp_fu_4376_p0 <= grp_fu_4376_p00(8 - 1 downto 0);
    grp_fu_4376_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_7_fu_374),9));
    grp_fu_4376_p1 <= grp_fu_4376_p10(8 - 1 downto 0);
    grp_fu_4376_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg),9));
    grp_fu_4376_p2 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4384_p0 <= grp_fu_4384_p00(8 - 1 downto 0);
    grp_fu_4384_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_52_reg_5797_pp0_iter4_reg),19));
    grp_fu_4384_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4384_p2 <= grp_fu_4384_p20(18 - 1 downto 0);
    grp_fu_4384_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp79_reg_5892),19));
    grp_fu_4393_p0 <= grp_fu_4393_p00(8 - 1 downto 0);
    grp_fu_4393_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_50_reg_5882),20));
    grp_fu_4393_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4393_p2 <= grp_fu_4393_p20(20 - 1 downto 0);
    grp_fu_4393_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_2_1_2_reg_5887),21));
    grp_fu_4414_p0 <= grp_fu_4414_p00(8 - 1 downto 0);
    grp_fu_4414_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_2_fu_434),18));
    grp_fu_4414_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4414_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_2_2_4_fu_3556_p0) * unsigned(ap_const_lv18_1AC), 18));
    grp_fu_4422_p0 <= grp_fu_4422_p00(8 - 1 downto 0);
    grp_fu_4422_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_7_fu_454),9));
    grp_fu_4422_p1 <= grp_fu_4422_p10(8 - 1 downto 0);
    grp_fu_4422_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg),9));
    grp_fu_4422_p2 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4430_p0 <= grp_fu_4430_p00(8 - 1 downto 0);
    grp_fu_4430_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_34_reg_5827_pp0_iter5_reg),21));
    grp_fu_4430_p1 <= ap_const_lv21_8BD(13 - 1 downto 0);
    grp_fu_4437_p0 <= grp_fu_4437_p00(8 - 1 downto 0);
    grp_fu_4437_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_33_reg_5822_pp0_iter5_reg),20));
    grp_fu_4437_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4437_p2 <= grp_fu_4437_p20(21 - 1 downto 0);
    grp_fu_4437_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_0_2_1_reg_5917),22));
    grp_fu_4446_p0 <= grp_fu_4446_p00(8 - 1 downto 0);
    grp_fu_4446_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_29_reg_5912),19));
    grp_fu_4446_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4454_p0 <= grp_fu_4454_p00(8 - 1 downto 0);
    grp_fu_4454_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_26_reg_5902),18));
    grp_fu_4454_p1 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4454_p2 <= grp_fu_4454_p20(18 - 1 downto 0);
    grp_fu_4454_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp49_reg_5932),19));
    grp_fu_4463_p0 <= grp_fu_4463_p00(8 - 1 downto 0);
    grp_fu_4463_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_25_reg_5897),18));
    grp_fu_4463_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4471_p0 <= grp_fu_4471_p00(8 - 1 downto 0);
    grp_fu_4471_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_20_reg_5615_pp0_iter5_reg),9));
    grp_fu_4471_p1 <= grp_fu_4471_p10(8 - 1 downto 0);
    grp_fu_4471_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_28_reg_5907),9));
    grp_fu_4471_p2 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4481_p0 <= grp_fu_4481_p00(8 - 1 downto 0);
    grp_fu_4481_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_34_reg_5852_pp0_iter5_reg),21));
    grp_fu_4481_p1 <= ap_const_lv21_8BD(13 - 1 downto 0);
    grp_fu_4488_p0 <= grp_fu_4488_p00(8 - 1 downto 0);
    grp_fu_4488_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_33_reg_5847_pp0_iter5_reg),20));
    grp_fu_4488_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4488_p2 <= grp_fu_4488_p20(21 - 1 downto 0);
    grp_fu_4488_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_1_2_1_reg_5962),22));
    grp_fu_4497_p0 <= grp_fu_4497_p00(8 - 1 downto 0);
    grp_fu_4497_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_29_reg_5957),19));
    grp_fu_4497_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4505_p0 <= grp_fu_4505_p00(8 - 1 downto 0);
    grp_fu_4505_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_26_reg_5947),18));
    grp_fu_4505_p1 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4505_p2 <= grp_fu_4505_p20(18 - 1 downto 0);
    grp_fu_4505_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp68_reg_5977),19));
    grp_fu_4514_p0 <= grp_fu_4514_p00(8 - 1 downto 0);
    grp_fu_4514_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_25_reg_5942),18));
    grp_fu_4514_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4522_p0 <= grp_fu_4522_p00(8 - 1 downto 0);
    grp_fu_4522_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_20_reg_5659_pp0_iter5_reg),9));
    grp_fu_4522_p1 <= grp_fu_4522_p10(8 - 1 downto 0);
    grp_fu_4522_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_28_reg_5952),9));
    grp_fu_4522_p2 <= ap_const_lv16_52(8 - 1 downto 0);
    grp_fu_4532_p0 <= grp_fu_4532_p00(8 - 1 downto 0);
    grp_fu_4532_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_49_reg_5877_pp0_iter5_reg),21));
    grp_fu_4532_p1 <= ap_const_lv21_8BD(13 - 1 downto 0);
    grp_fu_4539_p0 <= grp_fu_4539_p00(8 - 1 downto 0);
    grp_fu_4539_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_48_reg_5872_pp0_iter5_reg),20));
    grp_fu_4539_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    grp_fu_4539_p2 <= grp_fu_4539_p20(21 - 1 downto 0);
    grp_fu_4539_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_75_2_2_1_reg_6007),22));
    grp_fu_4548_p0 <= grp_fu_4548_p00(8 - 1 downto 0);
    grp_fu_4548_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_44_reg_6002),19));
    grp_fu_4548_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    grp_fu_4556_p0 <= grp_fu_4556_p00(8 - 1 downto 0);
    grp_fu_4556_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_41_reg_5992),18));
    grp_fu_4556_p1 <= ap_const_lv18_1AC(10 - 1 downto 0);
    grp_fu_4556_p2 <= grp_fu_4556_p20(18 - 1 downto 0);
    grp_fu_4556_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp87_reg_6022),19));
    grp_fu_4565_p0 <= grp_fu_4565_p00(8 - 1 downto 0);
    grp_fu_4565_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_40_reg_5987),18));
    grp_fu_4565_p1 <= ap_const_lv18_11B(10 - 1 downto 0);
    grp_fu_4573_p0 <= grp_fu_4573_p00(8 - 1 downto 0);
    grp_fu_4573_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_35_reg_5703_pp0_iter5_reg),9));
    grp_fu_4573_p1 <= grp_fu_4573_p10(8 - 1 downto 0);
    grp_fu_4573_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_43_reg_5997),9));
    grp_fu_4573_p2 <= ap_const_lv16_52(8 - 1 downto 0);
    i_V_fu_1096_p2 <= std_logic_vector(unsigned(t_V_reg_1015) + unsigned(ap_const_lv32_1));
    icmp_fu_1597_p2 <= "0" when (tmp_65_fu_1587_p4 = ap_const_lv30_0) else "1";
    j_V_fu_1581_p2 <= std_logic_vector(unsigned(t_V_2_reg_1026) + unsigned(ap_const_lv32_1));
    k_buf_0_val_5_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_6_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_0_val_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_6_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_6_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op400_read_state7, k_buf_0_val_5_q0, ap_condition_1231)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op400_read_state7 = ap_const_boolean_1)) then 
                k_buf_0_val_6_d1 <= k_buf_0_val_5_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1231)) then 
                k_buf_0_val_6_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_6_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_6_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_6_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_7_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_0_val_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_2_reg_5376, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_2_reg_5376 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op400_read_state7, k_buf_0_val_6_q0, ap_condition_1237)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op400_read_state7 = ap_const_boolean_1)) then 
                k_buf_0_val_7_d1 <= k_buf_0_val_6_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1237)) then 
                k_buf_0_val_7_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_7_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_7_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_2_reg_5376, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_2_reg_5376 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_8_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_0_val_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op400_read_state7, k_buf_0_val_7_q0, ap_condition_1231)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op400_read_state7 = ap_const_boolean_1)) then 
                k_buf_0_val_8_d1 <= k_buf_0_val_7_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1231)) then 
                k_buf_0_val_8_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_8_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_8_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_9_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_0_val_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op400_read_state7, k_buf_0_val_8_q0, ap_condition_1225)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op400_read_state7 = ap_const_boolean_1)) then 
                k_buf_0_val_9_d1 <= k_buf_0_val_8_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1225)) then 
                k_buf_0_val_9_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_9_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_9_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_9_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_6_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_1_val_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_6_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_6_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_6_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op489_read_state7, k_buf_1_val_5_q0, ap_condition_1231)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op489_read_state7 = ap_const_boolean_1)) then 
                k_buf_1_val_6_d1 <= k_buf_1_val_5_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1231)) then 
                k_buf_1_val_6_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_6_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_6_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_6_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_7_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_1_val_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_2_reg_5376, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_2_reg_5376 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_7_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op489_read_state7, k_buf_1_val_6_q0, ap_condition_1237)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op489_read_state7 = ap_const_boolean_1)) then 
                k_buf_1_val_7_d1 <= k_buf_1_val_6_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1237)) then 
                k_buf_1_val_7_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_7_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_7_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_2_reg_5376, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_2_reg_5376 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_8_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_1_val_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_8_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op489_read_state7, k_buf_1_val_7_q0, ap_condition_1231)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op489_read_state7 = ap_const_boolean_1)) then 
                k_buf_1_val_8_d1 <= k_buf_1_val_7_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1231)) then 
                k_buf_1_val_8_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_8_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_8_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_9_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_1_val_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_9_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op489_read_state7, k_buf_1_val_8_q0, ap_condition_1225)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op489_read_state7 = ap_const_boolean_1)) then 
                k_buf_1_val_9_d1 <= k_buf_1_val_8_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1225)) then 
                k_buf_1_val_9_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_9_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_9_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_9_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_6_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_2_val_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_6_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_6_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_6_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op562_read_state7, k_buf_2_val_5_q0, ap_condition_1231)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op562_read_state7 = ap_const_boolean_1)) then 
                k_buf_2_val_6_d1 <= k_buf_2_val_5_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1231)) then 
                k_buf_2_val_6_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_6_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_6_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_6_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_7_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_2_val_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_2_reg_5376, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_2_reg_5376 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_7_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op562_read_state7, k_buf_2_val_6_q0, ap_condition_1237)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op562_read_state7 = ap_const_boolean_1)) then 
                k_buf_2_val_7_d1 <= k_buf_2_val_6_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1237)) then 
                k_buf_2_val_7_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_7_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_7_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_2_reg_5376, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_2_reg_5376 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_8_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_2_val_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_8_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op562_read_state7, k_buf_2_val_7_q0, ap_condition_1231)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op562_read_state7 = ap_const_boolean_1)) then 
                k_buf_2_val_8_d1 <= k_buf_2_val_7_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1231)) then 
                k_buf_2_val_8_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_8_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_8_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_342_0_1_reg_5372, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_342_0_1_reg_5372 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_9_address0 <= tmp_26_fu_1696_p1(11 - 1 downto 0);

    k_buf_2_val_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_9_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op562_read_state7, k_buf_2_val_8_q0, ap_condition_1225)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op562_read_state7 = ap_const_boolean_1)) then 
                k_buf_2_val_9_d1 <= k_buf_2_val_8_q0;
            elsif ((ap_const_boolean_1 = ap_condition_1225)) then 
                k_buf_2_val_9_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_9_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_9_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_9_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_11_reg_5368, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_11_reg_5368 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_carry_i1_fu_4026_p2 <= (tmp_79_fu_4012_p3 or p_Result_1_i_not_i_1_fu_4020_p2);
    not_carry_i2_fu_4107_p2 <= (tmp_95_fu_4093_p3 or p_Result_1_i_not_i_2_fu_4101_p2);
    not_carry_i_fu_3945_p2 <= (tmp_73_fu_3931_p3 or p_Result_1_i_not_i_fu_3939_p2);
    or_cond_i425_i_0_1_fu_1224_p2 <= (tmp_368_0_1_fu_1219_p2 and rev1_fu_1213_p2);
    or_cond_i425_i_0_2_fu_1287_p2 <= (tmp_368_0_2_fu_1282_p2 and rev2_fu_1276_p2);
    or_cond_i425_i_0_3_fu_1350_p2 <= (tmp_368_0_3_fu_1345_p2 and rev3_fu_1339_p2);
    or_cond_i425_i_0_4_fu_1413_p2 <= (tmp_368_0_4_fu_1408_p2 and rev4_fu_1402_p2);
    or_cond_i425_i_fu_1161_p2 <= (tmp_15_fu_1156_p2 and rev_fu_1150_p2);
    or_cond_i_fu_1687_p2 <= (tmp_10_reg_5363 and icmp_fu_1597_p2);
    or_cond_i_i_fu_1628_p2 <= (tmp_23_fu_1623_p2 and rev5_fu_1617_p2);
    p_Result_1_i_not_i_1_fu_4020_p2 <= (tmp_78_fu_3998_p3 xor ap_const_lv1_1);
    p_Result_1_i_not_i_2_fu_4101_p2 <= (tmp_94_fu_4079_p3 xor ap_const_lv1_1);
    p_Result_1_i_not_i_fu_3939_p2 <= (tmp_72_fu_3917_p3 xor ap_const_lv1_1);
    p_Val2_12_fu_3951_p3 <= 
        p_Val2_2_fu_3925_p2 when (not_carry_i_fu_3945_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_13_fu_4032_p3 <= 
        p_Val2_5_fu_4006_p2 when (not_carry_i1_fu_4026_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_14_fu_4113_p3 <= 
        p_Val2_9_fu_4087_p2 when (not_carry_i2_fu_4107_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_1_fu_3895_p4 <= p_Val2_3_fu_3889_p2(21 downto 14);
    p_Val2_2_fu_3925_p2 <= std_logic_vector(unsigned(tmp_1_i_i_fu_3913_p1) + unsigned(p_Val2_1_fu_3895_p4));
    p_Val2_3_fu_3889_p2 <= std_logic_vector(unsigned(tmp48_fu_3881_p2) + unsigned(tmp89_cast_fu_3886_p1));
    p_Val2_4_fu_3976_p4 <= p_Val2_s_fu_3970_p2(21 downto 14);
    p_Val2_5_fu_4006_p2 <= std_logic_vector(unsigned(tmp_1_i_i1_fu_3994_p1) + unsigned(p_Val2_4_fu_3976_p4));
    p_Val2_75_0_1_fu_3167_p2 <= std_logic_vector(unsigned(tmp37_reg_5762) + unsigned(tmp67_cast_fu_3164_p1));
    p_Val2_75_0_2_1_fu_3404_p2 <= std_logic_vector(unsigned(grp_fu_4301_p3) + unsigned(tmp70_cast_fu_3401_p1));
    p_Val2_75_1_1_fu_3210_p2 <= std_logic_vector(unsigned(tmp56_reg_5787) + unsigned(tmp96_cast_fu_3207_p1));
    p_Val2_75_1_2_1_fu_3476_p2 <= std_logic_vector(unsigned(grp_fu_4347_p3) + unsigned(tmp99_cast_fu_3473_p1));
    p_Val2_75_2_1_fu_3253_p2 <= std_logic_vector(unsigned(tmp75_reg_5812) + unsigned(tmp125_cast_fu_3250_p1));
    p_Val2_75_2_2_1_fu_3548_p2 <= std_logic_vector(unsigned(grp_fu_4393_p3) + unsigned(tmp128_cast_fu_3545_p1));
    p_Val2_7_fu_4051_p2 <= std_logic_vector(unsigned(tmp86_fu_4043_p2) + unsigned(tmp147_cast_fu_4048_p1));
    p_Val2_8_fu_4057_p4 <= p_Val2_7_fu_4051_p2(21 downto 14);
    p_Val2_9_fu_4087_p2 <= std_logic_vector(unsigned(tmp_1_i_i2_fu_4075_p1) + unsigned(p_Val2_8_fu_4057_p4));
    p_Val2_s_fu_3970_p2 <= std_logic_vector(unsigned(tmp67_fu_3962_p2) + unsigned(tmp118_cast_fu_3967_p1));
    p_assign_1_fu_1642_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_2_reg_1026));
    p_assign_2_fu_1661_p2 <= std_logic_vector(unsigned(tmp_294_2_reg_5345) - unsigned(p_p2_i_i_fu_1648_p3));
    p_assign_6_0_1_fu_1199_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_1015));
    p_assign_6_0_2_fu_1262_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_1015));
    p_assign_6_0_3_fu_1325_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFC) + signed(t_V_reg_1015));
    p_assign_6_0_4_fu_1388_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFB) + signed(t_V_reg_1015));
    p_assign_7_0_1_fu_1238_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_1015));
    p_assign_7_0_2_fu_1301_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_1015));
    p_assign_7_0_3_fu_1364_p2 <= std_logic_vector(unsigned(ap_const_lv32_4) - unsigned(t_V_reg_1015));
    p_assign_7_0_4_fu_1427_p2 <= std_logic_vector(unsigned(ap_const_lv32_5) - unsigned(t_V_reg_1015));
    p_assign_7_fu_1175_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_1015));
    p_assign_8_0_1_fu_1257_p2 <= std_logic_vector(unsigned(tmp_4_reg_5336) - unsigned(p_p2_i426_i_0_1_fu_1244_p3));
    p_assign_8_0_2_fu_1320_p2 <= std_logic_vector(unsigned(tmp_4_reg_5336) - unsigned(p_p2_i426_i_0_2_fu_1307_p3));
    p_assign_8_0_3_fu_1383_p2 <= std_logic_vector(unsigned(tmp_4_reg_5336) - unsigned(p_p2_i426_i_0_3_fu_1370_p3));
    p_assign_8_0_4_fu_1446_p2 <= std_logic_vector(unsigned(tmp_4_reg_5336) - unsigned(p_p2_i426_i_0_4_fu_1433_p3));
    p_assign_8_fu_1194_p2 <= std_logic_vector(unsigned(tmp_4_reg_5336) - unsigned(p_p2_i426_i_fu_1181_p3));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, or_cond_i_reg_5502_pp0_iter7_reg)
    begin
        if (((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= p_Val2_12_reg_6077;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter8, or_cond_i_reg_5502_pp0_iter7_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, or_cond_i_reg_5502_pp0_iter7_reg)
    begin
        if (((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= p_Val2_13_reg_6082;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter8, or_cond_i_reg_5502_pp0_iter7_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, or_cond_i_reg_5502_pp0_iter7_reg)
    begin
        if (((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= p_Val2_14_reg_6087;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter8, or_cond_i_reg_5502_pp0_iter7_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_5502_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_neg394_i_fu_1059_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(p_src_rows_V_read));
    p_p2_i426_i_0_1_fu_1244_p3 <= 
        p_assign_7_0_1_fu_1238_p2 when (tmp_20_fu_1230_p3(0) = '1') else 
        p_assign_6_0_1_fu_1199_p2;
    p_p2_i426_i_0_1_p_ass_fu_1467_p3 <= 
        p_p2_i426_i_0_1_fu_1244_p3 when (tmp_378_0_1_fu_1252_p2(0) = '1') else 
        p_assign_8_0_1_fu_1257_p2;
    p_p2_i426_i_0_2_fu_1307_p3 <= 
        p_assign_7_0_2_fu_1301_p2 when (tmp_22_fu_1293_p3(0) = '1') else 
        p_assign_6_0_2_fu_1262_p2;
    p_p2_i426_i_0_2_p_ass_fu_1483_p3 <= 
        p_p2_i426_i_0_2_fu_1307_p3 when (tmp_378_0_2_fu_1315_p2(0) = '1') else 
        p_assign_8_0_2_fu_1320_p2;
    p_p2_i426_i_0_3_fu_1370_p3 <= 
        p_assign_7_0_3_fu_1364_p2 when (tmp_37_fu_1356_p3(0) = '1') else 
        p_assign_6_0_3_fu_1325_p2;
    p_p2_i426_i_0_3_p_ass_fu_1499_p3 <= 
        p_p2_i426_i_0_3_fu_1370_p3 when (tmp_378_0_3_fu_1378_p2(0) = '1') else 
        p_assign_8_0_3_fu_1383_p2;
    p_p2_i426_i_0_4_fu_1433_p3 <= 
        p_assign_7_0_4_fu_1427_p2 when (tmp_59_fu_1419_p3(0) = '1') else 
        p_assign_6_0_4_fu_1388_p2;
    p_p2_i426_i_0_4_p_ass_fu_1515_p3 <= 
        p_p2_i426_i_0_4_fu_1433_p3 when (tmp_378_0_4_fu_1441_p2(0) = '1') else 
        p_assign_8_0_4_fu_1446_p2;
    p_p2_i426_i_0_p_assig_fu_1451_p3 <= 
        p_p2_i426_i_fu_1181_p3 when (tmp_17_fu_1189_p2(0) = '1') else 
        p_assign_8_fu_1194_p2;
    p_p2_i426_i_fu_1181_p3 <= 
        p_assign_7_fu_1175_p2 when (tmp_16_fu_1167_p3(0) = '1') else 
        tmp_13_fu_1136_p2;
    p_p2_i_i_fu_1648_p3 <= 
        p_assign_1_fu_1642_p2 when (tmp_67_fu_1634_p3(0) = '1') else 
        ImagLoc_x_fu_1603_p2;
    p_p2_i_i_p_assign_2_fu_1666_p3 <= 
        p_p2_i_i_fu_1648_p3 when (tmp_25_fu_1656_p2(0) = '1') else 
        p_assign_2_fu_1661_p2;

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_9_reg_5358)
    begin
        if ((((or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_9_reg_5358 = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op375_read_state7, ap_predicate_op400_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op400_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op375_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_9_reg_5358)
    begin
        if ((((or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_9_reg_5358 = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op466_read_state7, ap_predicate_op489_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op489_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op466_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_5464_pp0_iter1_reg, or_cond_i_i_reg_5473_pp0_iter1_reg, tmp_10_reg_5363, tmp_9_reg_5358)
    begin
        if ((((or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_0) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_9_reg_5358 = ap_const_lv1_1) and (tmp_10_reg_5363 = ap_const_lv1_1) and (or_cond_i_i_reg_5473_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_5464_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op547_read_state7, ap_predicate_op562_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op562_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op547_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_3_0_0_1_fu_2144_p0 <= r_V_3_0_0_1_fu_2144_p00(8 - 1 downto 0);
    r_V_3_0_0_1_fu_2144_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_18_fu_338),17));
    r_V_3_0_1_fu_2988_p0 <= r_V_3_0_1_fu_2988_p00(8 - 1 downto 0);
    r_V_3_0_1_fu_2988_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_15_fu_326),17));
    r_V_3_0_2_4_fu_3412_p0 <= r_V_3_0_2_4_fu_3412_p00(8 - 1 downto 0);
    r_V_3_0_2_4_fu_3412_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_22_reg_5627_pp0_iter4_reg),18));
    r_V_3_0_2_fu_3189_p0 <= r_V_3_0_2_fu_3189_p00(8 - 1 downto 0);
    r_V_3_0_2_fu_3189_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_11_fu_310),18));
    r_V_3_0_3_1_fu_4310_p0 <= r_V_3_0_3_1_fu_4310_p00(8 - 1 downto 0);
    r_V_3_0_3_1_fu_4310_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_fu_290),19));
    r_V_3_0_3_1_fu_4310_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    r_V_3_0_3_2_fu_4316_p0 <= r_V_3_0_3_2_fu_4316_p00(8 - 1 downto 0);
    r_V_3_0_3_2_fu_4316_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_286),20));
    r_V_3_0_3_2_fu_4316_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    r_V_3_1_0_1_fu_2528_p0 <= r_V_3_1_0_1_fu_2528_p00(8 - 1 downto 0);
    r_V_3_1_0_1_fu_2528_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_18_fu_418),17));
    r_V_3_1_1_fu_3025_p0 <= r_V_3_1_1_fu_3025_p00(8 - 1 downto 0);
    r_V_3_1_1_fu_3025_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_15_fu_406),17));
    r_V_3_1_2_4_fu_3484_p0 <= r_V_3_1_2_4_fu_3484_p00(8 - 1 downto 0);
    r_V_3_1_2_4_fu_3484_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_22_reg_5671_pp0_iter4_reg),18));
    r_V_3_1_2_fu_3232_p0 <= r_V_3_1_2_fu_3232_p00(8 - 1 downto 0);
    r_V_3_1_2_fu_3232_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_11_fu_390),18));
    r_V_3_1_3_1_fu_4356_p0 <= r_V_3_1_3_1_fu_4356_p00(8 - 1 downto 0);
    r_V_3_1_3_1_fu_4356_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_fu_370),19));
    r_V_3_1_3_1_fu_4356_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    r_V_3_1_3_2_fu_4362_p0 <= r_V_3_1_3_2_fu_4362_p00(8 - 1 downto 0);
    r_V_3_1_3_2_fu_4362_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_366),20));
    r_V_3_1_3_2_fu_4362_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    r_V_3_2_0_1_fu_2864_p0 <= r_V_3_2_0_1_fu_2864_p00(8 - 1 downto 0);
    r_V_3_2_0_1_fu_2864_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_18_fu_498),17));
    r_V_3_2_1_fu_3062_p0 <= r_V_3_2_1_fu_3062_p00(8 - 1 downto 0);
    r_V_3_2_1_fu_3062_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_15_fu_486),17));
    r_V_3_2_2_4_fu_3556_p0 <= r_V_3_2_2_4_fu_3556_p00(8 - 1 downto 0);
    r_V_3_2_2_4_fu_3556_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_37_reg_5715_pp0_iter4_reg),18));
    r_V_3_2_2_fu_3275_p0 <= r_V_3_2_2_fu_3275_p00(8 - 1 downto 0);
    r_V_3_2_2_fu_3275_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_fu_470),18));
    r_V_3_2_3_1_fu_4402_p0 <= r_V_3_2_3_1_fu_4402_p00(8 - 1 downto 0);
    r_V_3_2_3_1_fu_4402_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_6_fu_450),19));
    r_V_3_2_3_1_fu_4402_p1 <= ap_const_lv19_3D3(11 - 1 downto 0);
    r_V_3_2_3_2_fu_4408_p0 <= r_V_3_2_3_2_fu_4408_p00(8 - 1 downto 0);
    r_V_3_2_3_2_fu_4408_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_446),20));
    r_V_3_2_3_2_fu_4408_p1 <= ap_const_lv20_5C8(12 - 1 downto 0);
    rev1_fu_1213_p2 <= (tmp_19_fu_1205_p3 xor ap_const_lv1_1);
    rev2_fu_1276_p2 <= (tmp_21_fu_1268_p3 xor ap_const_lv1_1);
    rev3_fu_1339_p2 <= (tmp_24_fu_1331_p3 xor ap_const_lv1_1);
    rev4_fu_1402_p2 <= (tmp_55_fu_1394_p3 xor ap_const_lv1_1);
    rev5_fu_1617_p2 <= (tmp_66_fu_1609_p3 xor ap_const_lv1_1);
    rev_fu_1150_p2 <= (tmp_14_fu_1142_p3 xor ap_const_lv1_1);
    row_assign_8_0_1_fu_1544_p2 <= std_logic_vector(unsigned(p_neg394_i_reg_5322) - unsigned(y_1_0_1_reg_5404));
    row_assign_8_0_2_fu_1552_p2 <= std_logic_vector(unsigned(p_neg394_i_reg_5322) - unsigned(y_1_0_2_reg_5409));
    row_assign_8_0_3_fu_1560_p2 <= std_logic_vector(unsigned(p_neg394_i_reg_5322) - unsigned(y_1_0_3_reg_5414));
    row_assign_8_0_4_fu_1568_p2 <= std_logic_vector(unsigned(p_neg394_i_reg_5322) - unsigned(y_1_0_4_reg_5419));
    row_assign_8_fu_1536_p2 <= std_logic_vector(unsigned(p_neg394_i_reg_5322) - unsigned(y_1_reg_5399));
    src_kernel_win_0_va_20_fu_2029_p3 <= 
        tmp_32_fu_2014_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_0_val_0_0_fu_1814_p3;
    src_kernel_win_0_va_21_fu_2051_p3 <= 
        tmp_33_fu_2036_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_0_val_1_0_fu_1836_p3;
    src_kernel_win_0_va_22_fu_2073_p3 <= 
        tmp_34_fu_2058_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_0_val_2_0_fu_1858_p3;
    src_kernel_win_0_va_23_fu_2095_p3 <= 
        tmp_35_fu_2080_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_0_val_3_0_fu_1880_p3;
    src_kernel_win_0_va_24_fu_2117_p3 <= 
        tmp_36_fu_2102_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_0_val_4_0_fu_1902_p3;
    src_kernel_win_1_va_20_fu_2413_p3 <= 
        tmp_43_fu_2398_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_1_val_0_0_fu_2204_p3;
    src_kernel_win_1_va_21_fu_2435_p3 <= 
        tmp_44_fu_2420_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_1_val_1_0_fu_2226_p3;
    src_kernel_win_1_va_22_fu_2457_p3 <= 
        tmp_45_fu_2442_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_1_val_2_0_fu_2248_p3;
    src_kernel_win_1_va_23_fu_2479_p3 <= 
        tmp_46_fu_2464_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_1_val_3_0_fu_2270_p3;
    src_kernel_win_1_va_24_fu_2501_p3 <= 
        tmp_47_fu_2486_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_1_val_4_0_fu_2292_p3;
    src_kernel_win_2_va_35_fu_2749_p3 <= 
        tmp_53_fu_2734_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_2_val_0_0_fu_2564_p3;
    src_kernel_win_2_va_36_fu_2771_p3 <= 
        tmp_54_fu_2756_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_2_val_1_0_fu_2586_p3;
    src_kernel_win_2_va_37_fu_2793_p3 <= 
        tmp_56_fu_2778_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_2_val_2_0_fu_2608_p3;
    src_kernel_win_2_va_38_fu_2815_p3 <= 
        tmp_57_fu_2800_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_2_val_3_0_fu_2630_p3;
    src_kernel_win_2_va_39_fu_2837_p3 <= 
        tmp_58_fu_2822_p7 when (tmp_12_reg_5380(0) = '1') else 
        col_buf_2_val_4_0_fu_2652_p3;
    tmp115_cast_fu_3959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp66_reg_6052),22));
    tmp117_cast_fu_3816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4514_p3),20));
    tmp118_cast_fu_3967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp73_reg_6057),22));
    tmp121_cast_fu_3827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4522_p4),19));
    tmp125_cast_fu_3250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp76_reg_5817),19));
    tmp128_cast_fu_3545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4384_p3),21));
    tmp144_cast_fu_4040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp85_reg_6067),22));
    tmp146_cast_fu_3859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4565_p3),20));
    tmp147_cast_fu_4048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp92_reg_6072),22));
    tmp150_cast_fu_3870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4573_p4),19));
    tmp47_fu_3776_p2 <= std_logic_vector(unsigned(grp_fu_4446_p3) + unsigned(tmp88_cast_fu_3773_p1));
    tmp48_fu_3881_p2 <= std_logic_vector(unsigned(tmp44_reg_6032) + unsigned(tmp86_cast_fu_3878_p1));
    tmp54_fu_3787_p2 <= std_logic_vector(unsigned(grp_fu_4454_p3) + unsigned(tmp92_cast_fu_3784_p1));
    tmp66_fu_3819_p2 <= std_logic_vector(unsigned(grp_fu_4497_p3) + unsigned(tmp117_cast_fu_3816_p1));
    tmp67_cast_fu_3164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp38_reg_5767),19));
    tmp67_fu_3962_p2 <= std_logic_vector(unsigned(tmp63_reg_6047) + unsigned(tmp115_cast_fu_3959_p1));
    tmp70_cast_fu_3401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4292_p3),21));
    tmp73_fu_3830_p2 <= std_logic_vector(unsigned(grp_fu_4505_p3) + unsigned(tmp121_cast_fu_3827_p1));
    tmp85_fu_3862_p2 <= std_logic_vector(unsigned(grp_fu_4548_p3) + unsigned(tmp146_cast_fu_3859_p1));
    tmp86_cast_fu_3878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp47_reg_6037),22));
    tmp86_fu_4043_p2 <= std_logic_vector(unsigned(tmp82_reg_6062) + unsigned(tmp144_cast_fu_4040_p1));
    tmp88_cast_fu_3773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4463_p3),20));
    tmp89_cast_fu_3886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp54_reg_6042),22));
    tmp92_cast_fu_3784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4471_p4),19));
    tmp92_fu_3873_p2 <= std_logic_vector(unsigned(grp_fu_4556_p3) + unsigned(tmp150_cast_fu_3870_p1));
    tmp96_cast_fu_3207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp57_reg_5792),19));
    tmp99_cast_fu_3473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4338_p3),21));
    tmp_10_fu_1107_p2 <= "1" when (unsigned(t_V_reg_1015) > unsigned(ap_const_lv32_2)) else "0";
    tmp_11_fu_1113_p2 <= "1" when (t_V_reg_1015 = ap_const_lv32_2) else "0";
    tmp_12_fu_1131_p2 <= "1" when (unsigned(t_V_reg_1015) > unsigned(p_src_rows_V_read)) else "0";
    tmp_13_fu_1136_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_1015));
    tmp_14_fu_1142_p3 <= tmp_13_fu_1136_p2(31 downto 31);
    tmp_15_fu_1156_p2 <= "1" when (signed(tmp_13_fu_1136_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_16_fu_1167_p3 <= tmp_13_fu_1136_p2(31 downto 31);
    tmp_17_fu_1189_p2 <= "1" when (signed(p_p2_i426_i_fu_1181_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_19_fu_1205_p3 <= p_assign_6_0_1_fu_1199_p2(31 downto 31);
    tmp_1_fu_1054_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) + unsigned(p_src_rows_V_read));
    tmp_1_i_i1_fu_3994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_77_fu_3986_p3),8));
    tmp_1_i_i2_fu_4075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_93_fu_4067_p3),8));
    tmp_1_i_i_fu_3913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_fu_3905_p3),8));
    tmp_20_fu_1230_p3 <= p_assign_6_0_1_fu_1199_p2(31 downto 31);
    tmp_21_fu_1268_p3 <= p_assign_6_0_2_fu_1262_p2(31 downto 31);
    tmp_22_fu_1293_p3 <= p_assign_6_0_2_fu_1262_p2(31 downto 31);
    tmp_23_fu_1623_p2 <= "1" when (signed(ImagLoc_x_fu_1603_p2) < signed(p_src_cols_V_read)) else "0";
    tmp_24_fu_1331_p3 <= p_assign_6_0_3_fu_1325_p2(31 downto 31);
    tmp_25_fu_1656_p2 <= "1" when (signed(p_p2_i_i_fu_1648_p3) < signed(p_src_cols_V_read)) else "0";
    tmp_26_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_5477),64));
    tmp_294_2_fu_1085_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(tmp_3_fu_1080_p2));
    tmp_298_0_0_not_fu_1531_p2 <= (tmp_9_reg_5358 xor ap_const_lv1_1);
    tmp_342_0_1_fu_1119_p2 <= "1" when (t_V_reg_1015 = ap_const_lv32_1) else "0";
    tmp_342_0_2_fu_1125_p2 <= "1" when (t_V_reg_1015 = ap_const_lv32_0) else "0";
    tmp_368_0_1_fu_1219_p2 <= "1" when (signed(p_assign_6_0_1_fu_1199_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_368_0_2_fu_1282_p2 <= "1" when (signed(p_assign_6_0_2_fu_1262_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_368_0_3_fu_1345_p2 <= "1" when (signed(p_assign_6_0_3_fu_1325_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_368_0_4_fu_1408_p2 <= "1" when (signed(p_assign_6_0_4_fu_1388_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_378_0_1_fu_1252_p2 <= "1" when (signed(p_p2_i426_i_0_1_fu_1244_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_378_0_2_fu_1315_p2 <= "1" when (signed(p_p2_i426_i_0_2_fu_1307_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_378_0_3_fu_1378_p2 <= "1" when (signed(p_p2_i426_i_0_3_fu_1370_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_378_0_4_fu_1441_p2 <= "1" when (signed(p_p2_i426_i_0_4_fu_1433_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_37_fu_1356_p3 <= p_assign_6_0_3_fu_1325_p2(31 downto 31);
    tmp_3_fu_1080_p2 <= std_logic_vector(shift_left(unsigned(p_src_cols_V_read),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_4_fu_1074_p2 <= std_logic_vector(unsigned(ap_const_lv32_6) + unsigned(tmp_fu_1069_p2));
    tmp_55_fu_1394_p3 <= p_assign_6_0_4_fu_1388_p2(31 downto 31);
    tmp_59_fu_1419_p3 <= p_assign_6_0_4_fu_1388_p2(31 downto 31);
    tmp_5_fu_1064_p2 <= std_logic_vector(unsigned(ap_const_lv32_7) + unsigned(p_src_cols_V_read));
    tmp_60_fu_1540_p1 <= row_assign_8_fu_1536_p2(3 - 1 downto 0);
    tmp_61_fu_1548_p1 <= row_assign_8_0_1_fu_1544_p2(3 - 1 downto 0);
    tmp_62_fu_1556_p1 <= row_assign_8_0_2_fu_1552_p2(3 - 1 downto 0);
    tmp_63_fu_1564_p1 <= row_assign_8_0_3_fu_1560_p2(3 - 1 downto 0);
    tmp_64_fu_1572_p1 <= row_assign_8_0_4_fu_1568_p2(3 - 1 downto 0);
    tmp_65_fu_1587_p4 <= t_V_2_reg_1026(31 downto 2);
    tmp_66_fu_1609_p3 <= ImagLoc_x_fu_1603_p2(31 downto 31);
    tmp_67_fu_1634_p3 <= ImagLoc_x_fu_1603_p2(31 downto 31);
    tmp_68_fu_1714_p1 <= col_assign_1_fu_1692_p2(3 - 1 downto 0);
    tmp_71_fu_3905_p3 <= p_Val2_3_fu_3889_p2(13 downto 13);
    tmp_72_fu_3917_p3 <= p_Val2_3_fu_3889_p2(21 downto 21);
    tmp_73_fu_3931_p3 <= p_Val2_2_fu_3925_p2(7 downto 7);
    tmp_77_fu_3986_p3 <= p_Val2_s_fu_3970_p2(13 downto 13);
    tmp_78_fu_3998_p3 <= p_Val2_s_fu_3970_p2(21 downto 21);
    tmp_79_fu_4012_p3 <= p_Val2_5_fu_4006_p2(7 downto 7);
    tmp_7_fu_1037_p2 <= std_logic_vector(unsigned(tmp_6_reg_1004) + unsigned(ap_const_lv2_1));
    tmp_8_fu_1043_p2 <= "1" when (tmp_6_reg_1004 = ap_const_lv2_2) else "0";
    tmp_93_fu_4067_p3 <= p_Val2_7_fu_4051_p2(13 downto 13);
    tmp_94_fu_4079_p3 <= p_Val2_7_fu_4051_p2(21 downto 21);
    tmp_95_fu_4093_p3 <= p_Val2_9_fu_4087_p2(7 downto 7);
    tmp_9_fu_1102_p2 <= "1" when (unsigned(t_V_reg_1015) < unsigned(p_src_rows_V_read)) else "0";
    tmp_fu_1069_p2 <= std_logic_vector(shift_left(unsigned(p_src_rows_V_read),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_s_fu_1049_p2 <= std_logic_vector(unsigned(ap_const_lv32_4) + unsigned(p_src_cols_V_read));
    x_fu_1674_p3 <= 
        ImagLoc_x_fu_1603_p2 when (or_cond_i_i_fu_1628_p2(0) = '1') else 
        p_p2_i_i_p_assign_2_fu_1666_p3;
    y_1_0_1_fu_1475_p3 <= 
        p_assign_6_0_1_fu_1199_p2 when (or_cond_i425_i_0_1_fu_1224_p2(0) = '1') else 
        p_p2_i426_i_0_1_p_ass_fu_1467_p3;
    y_1_0_2_fu_1491_p3 <= 
        p_assign_6_0_2_fu_1262_p2 when (or_cond_i425_i_0_2_fu_1287_p2(0) = '1') else 
        p_p2_i426_i_0_2_p_ass_fu_1483_p3;
    y_1_0_3_fu_1507_p3 <= 
        p_assign_6_0_3_fu_1325_p2 when (or_cond_i425_i_0_3_fu_1350_p2(0) = '1') else 
        p_p2_i426_i_0_3_p_ass_fu_1499_p3;
    y_1_0_4_fu_1523_p3 <= 
        p_assign_6_0_4_fu_1388_p2 when (or_cond_i425_i_0_4_fu_1413_p2(0) = '1') else 
        p_p2_i426_i_0_4_p_ass_fu_1515_p3;
    y_1_fu_1459_p3 <= 
        tmp_13_fu_1136_p2 when (or_cond_i425_i_fu_1161_p2(0) = '1') else 
        p_p2_i426_i_0_p_assig_fu_1451_p3;
end behav;
