#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Fri Nov 14 13:56:32 2014
# Process ID: 16431
# Log file: /home/immesys/w/FPGA/project/vivado.log
# Journal file: /home/immesys/w/FPGA/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.xpr
open_bd_design {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv SDB:user:EdXel:1.1 [get_ips  zed_EdXel_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_project
open_project /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.xpr
ipx::open_ipxact_file /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/component.xml
set_property is_include true [ipx::get_files hdl/EdXel_v1_1_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files hdl/EdXel_v1_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
set_property is_include true [ipx::get_files EdXel_v1_1_project/EdXel_v1_1_project.srcs/sources_1/new/DummyEPU.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property core_revision 4 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1
set_property display_name EdXel_v1.1.4 [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1
set_property show_range {false} [ipgui::get_guiparamspec -name "C_S00_AXI_ADDR_WIDTH" -component [ipx::current_core] ]
ipx::create_xgui_files [ipx::current_core]
set_property value_validation_type none [ipx::get_user_parameters C_S00_AXI_ADDR_WIDTH -of_objects [ipx::current_core]]
set_property widget textEdit [ipx::get_user_parameters C_S00_AXI_ADDR_WIDTH -of_objects [ipx::current_core]]
set_property core_revision 6 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1
close_project
open_project /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.xpr
open_bd_design {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv SDB:user:EdXel:1.1 [get_ips  zed_EdXel_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
delete_bd_objs [get_bd_cells EdXel_0]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
startgroup
create_bd_cell -type ip -vlnv SDB:user:EdXel:1.1 EdXel_0
endgroup
set_property location {5 1333 377} [get_bd_cells EdXel_0]
connect_bd_intf_net [get_bd_intf_pins EdXel_0/S00_AXI] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins EdXel_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins EdXel_0/s00_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
assign_bd_address
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_project
open_project /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.xpr
ipx::open_ipxact_file /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/component.xml
set_property version 1.2 [ipx::current_core]
set_property display_name EdXel_v1.2.0 [ipx::current_core]
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
set_property core_revision 7 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1
close_project
open_project /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.xpr
remove_files /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/ip/zed_EdXel_0_0/zed_EdXel_0_0.upgrade_log
open_bd_design {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd}
delete_bd_objs [get_bd_cells EdXel_0]
startgroup
create_bd_cell -type ip -vlnv SDB:user:EdXel:1.2 EdXel_0
endgroup
connect_bd_intf_net [get_bd_intf_pins EdXel_0/S00_AXI] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins EdXel_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S01_ARESETN] [get_bd_pins EdXel_0/s00_axi_aresetn]
validate_bd_design
assign_bd_address
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
