//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35059454
// Cuda compilation tools, release 12.6, V12.6.85
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	__closesthit__shadow
.const .align 8 .b8 optixLaunchParams[128];

.visible .entry __closesthit__shadow()
{



	ret;

}
	// .globl	__closesthit__radiance
.visible .entry __closesthit__radiance()
{
	.local .align 4 .b8 	__local_depot1[12];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<308>;
	.reg .b32 	%r<181>;
	.reg .b64 	%rd<41>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	// begin inline asm
	call (%rd11), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
	mov.u32 	%r18, 0;
	// begin inline asm
	call (%r17), _optix_get_payload, (%r18);
	// end inline asm
	mov.u32 	%r20, 1;
	// begin inline asm
	call (%r19), _optix_get_payload, (%r20);
	// end inline asm
	cvt.u64.u32 	%rd12, %r17;
	cvt.u64.u32 	%rd13, %r19;
	bfi.b64 	%rd2, %rd12, %rd13, 32, 32;
	// begin inline asm
	call (%r21), _optix_read_primitive_idx, ();
	// end inline asm
	ld.u64 	%rd14, [%rd11+40];
	mul.wide.s32 	%rd15, %r21, 12;
	add.s64 	%rd16, %rd14, %rd15;
	ld.u32 	%r22, [%rd16];
	ld.u32 	%r23, [%rd16+4];
	ld.u32 	%r24, [%rd16+8];
	// begin inline asm
	call (%f95, %f96), _optix_get_triangle_barycentrics, ();
	// end inline asm
	// begin inline asm
	call (%f97, %f98), _optix_get_triangle_barycentrics, ();
	// end inline asm
	cvt.s64.s32 	%rd3, %r22;
	ld.u64 	%rd17, [%rd11+16];
	mul.wide.s32 	%rd18, %r22, 12;
	add.s64 	%rd19, %rd17, %rd18;
	cvt.s64.s32 	%rd4, %r23;
	mul.wide.s32 	%rd20, %r23, 12;
	add.s64 	%rd21, %rd17, %rd20;
	cvt.s64.s32 	%rd5, %r24;
	mul.wide.s32 	%rd22, %r24, 12;
	add.s64 	%rd23, %rd17, %rd22;
	ld.f32 	%f3, [%rd19];
	ld.f32 	%f4, [%rd21];
	sub.f32 	%f99, %f4, %f3;
	ld.f32 	%f5, [%rd19+4];
	ld.f32 	%f6, [%rd21+4];
	sub.f32 	%f100, %f6, %f5;
	ld.f32 	%f7, [%rd19+8];
	ld.f32 	%f8, [%rd21+8];
	sub.f32 	%f101, %f8, %f7;
	ld.f32 	%f9, [%rd23];
	sub.f32 	%f102, %f9, %f3;
	ld.f32 	%f10, [%rd23+4];
	sub.f32 	%f103, %f10, %f5;
	ld.f32 	%f11, [%rd23+8];
	sub.f32 	%f104, %f11, %f7;
	mul.f32 	%f105, %f100, %f104;
	mul.f32 	%f106, %f101, %f103;
	sub.f32 	%f12, %f105, %f106;
	mul.f32 	%f107, %f101, %f102;
	mul.f32 	%f108, %f99, %f104;
	sub.f32 	%f13, %f107, %f108;
	mul.f32 	%f109, %f99, %f103;
	mul.f32 	%f110, %f100, %f102;
	sub.f32 	%f14, %f109, %f110;
	ld.u64 	%rd6, [%rd11+24];
	setp.eq.s64 	%p1, %rd6, 0;
	mov.f32 	%f287, %f12;
	mov.f32 	%f288, %f13;
	mov.f32 	%f289, %f14;
	@%p1 bra 	$L__BB1_2;

	mov.f32 	%f111, 0f3F800000;
	sub.f32 	%f112, %f111, %f95;
	sub.f32 	%f113, %f112, %f98;
	mul.lo.s64 	%rd24, %rd3, 12;
	add.s64 	%rd25, %rd6, %rd24;
	ld.f32 	%f114, [%rd25];
	ld.f32 	%f115, [%rd25+4];
	ld.f32 	%f116, [%rd25+8];
	mul.lo.s64 	%rd26, %rd4, 12;
	add.s64 	%rd27, %rd6, %rd26;
	ld.f32 	%f117, [%rd27];
	mul.f32 	%f118, %f95, %f117;
	ld.f32 	%f119, [%rd27+4];
	mul.f32 	%f120, %f95, %f119;
	ld.f32 	%f121, [%rd27+8];
	mul.f32 	%f122, %f95, %f121;
	fma.rn.f32 	%f123, %f113, %f114, %f118;
	fma.rn.f32 	%f124, %f113, %f115, %f120;
	fma.rn.f32 	%f125, %f113, %f116, %f122;
	mul.lo.s64 	%rd28, %rd5, 12;
	add.s64 	%rd29, %rd6, %rd28;
	ld.f32 	%f126, [%rd29];
	ld.f32 	%f127, [%rd29+4];
	ld.f32 	%f128, [%rd29+8];
	fma.rn.f32 	%f287, %f98, %f126, %f123;
	fma.rn.f32 	%f288, %f98, %f127, %f124;
	fma.rn.f32 	%f289, %f98, %f128, %f125;

$L__BB1_2:
	// begin inline asm
	call (%f129), _optix_get_world_ray_direction_x, ();
	// end inline asm
	// begin inline asm
	call (%f130), _optix_get_world_ray_direction_y, ();
	// end inline asm
	// begin inline asm
	call (%f131), _optix_get_world_ray_direction_z, ();
	// end inline asm
	mul.f32 	%f132, %f13, %f130;
	fma.rn.f32 	%f133, %f12, %f129, %f132;
	fma.rn.f32 	%f134, %f14, %f131, %f133;
	setp.gt.f32 	%p2, %f134, 0f00000000;
	neg.f32 	%f135, %f12;
	selp.f32 	%f136, %f135, %f12, %p2;
	neg.f32 	%f137, %f13;
	selp.f32 	%f138, %f137, %f13, %p2;
	neg.f32 	%f139, %f14;
	selp.f32 	%f140, %f139, %f14, %p2;
	mul.f32 	%f141, %f138, %f138;
	fma.rn.f32 	%f142, %f136, %f136, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	sqrt.rn.f32 	%f144, %f143;
	div.rn.f32 	%f24, %f136, %f144;
	div.rn.f32 	%f25, %f138, %f144;
	div.rn.f32 	%f26, %f140, %f144;
	mul.f32 	%f145, %f288, %f25;
	fma.rn.f32 	%f146, %f287, %f24, %f145;
	fma.rn.f32 	%f27, %f289, %f26, %f146;
	setp.geu.f32 	%p3, %f27, 0f00000000;
	@%p3 bra 	$L__BB1_4;

	add.f32 	%f147, %f27, %f27;
	mul.f32 	%f148, %f24, %f147;
	mul.f32 	%f149, %f25, %f147;
	mul.f32 	%f150, %f26, %f147;
	sub.f32 	%f287, %f287, %f148;
	sub.f32 	%f288, %f288, %f149;
	sub.f32 	%f289, %f289, %f150;

$L__BB1_4:
	mul.f32 	%f151, %f288, %f288;
	fma.rn.f32 	%f152, %f287, %f287, %f151;
	fma.rn.f32 	%f153, %f289, %f289, %f152;
	sqrt.rn.f32 	%f154, %f153;
	div.rn.f32 	%f34, %f287, %f154;
	div.rn.f32 	%f35, %f288, %f154;
	div.rn.f32 	%f36, %f289, %f154;
	ld.u32 	%r176, [%rd11];
	ld.u32 	%r177, [%rd11+4];
	ld.u32 	%r178, [%rd11+8];
	ld.u8 	%rs1, [%rd11+48];
	setp.eq.s16 	%p4, %rs1, 0;
	@%p4 bra 	$L__BB1_7;

	ld.u64 	%rd7, [%rd11+32];
	setp.eq.s64 	%p5, %rd7, 0;
	@%p5 bra 	$L__BB1_7;

	mov.f32 	%f155, 0f3F800000;
	sub.f32 	%f156, %f155, %f95;
	sub.f32 	%f157, %f156, %f98;
	shl.b64 	%rd30, %rd3, 3;
	add.s64 	%rd31, %rd7, %rd30;
	ld.f32 	%f158, [%rd31];
	ld.f32 	%f159, [%rd31+4];
	shl.b64 	%rd32, %rd4, 3;
	add.s64 	%rd33, %rd7, %rd32;
	ld.f32 	%f160, [%rd33];
	mul.f32 	%f161, %f95, %f160;
	ld.f32 	%f162, [%rd33+4];
	mul.f32 	%f163, %f95, %f162;
	fma.rn.f32 	%f164, %f157, %f158, %f161;
	fma.rn.f32 	%f165, %f157, %f159, %f163;
	shl.b64 	%rd34, %rd5, 3;
	add.s64 	%rd35, %rd7, %rd34;
	ld.f32 	%f166, [%rd35];
	ld.f32 	%f167, [%rd35+4];
	fma.rn.f32 	%f168, %f98, %f166, %f164;
	fma.rn.f32 	%f169, %f98, %f167, %f165;
	ld.u64 	%rd36, [%rd11+56];
	tex.2d.v4.f32.f32 	{%f170, %f171, %f172, %f173}, [%rd36, {%f168, %f169}];
	mov.b32 	%f174, %r176;
	mul.f32 	%f175, %f170, %f174;
	mov.b32 	%r176, %f175;
	mov.b32 	%f176, %r177;
	mul.f32 	%f177, %f171, %f176;
	mov.b32 	%r177, %f177;
	mov.b32 	%f178, %r178;
	mul.f32 	%f179, %f172, %f178;
	mov.b32 	%r178, %f179;

$L__BB1_7:
	mul.f32 	%f180, %f130, %f35;
	fma.rn.f32 	%f181, %f129, %f34, %f180;
	fma.rn.f32 	%f182, %f131, %f36, %f181;
	abs.f32 	%f183, %f182;
	fma.rn.f32 	%f184, %f183, 0f3E4CCCCD, 0f3DCCCCCD;
	mov.b32 	%f37, %r176;
	mul.f32 	%f297, %f184, %f37;
	mov.b32 	%f39, %r177;
	mul.f32 	%f299, %f184, %f39;
	mov.b32 	%f41, %r178;
	mul.f32 	%f301, %f184, %f41;
	mov.f32 	%f185, 0f3F800000;
	sub.f32 	%f186, %f185, %f95;
	sub.f32 	%f187, %f186, %f98;
	mul.f32 	%f188, %f95, %f4;
	fma.rn.f32 	%f189, %f187, %f3, %f188;
	mul.f32 	%f190, %f95, %f6;
	fma.rn.f32 	%f191, %f187, %f5, %f190;
	mul.f32 	%f192, %f95, %f8;
	fma.rn.f32 	%f193, %f187, %f7, %f192;
	fma.rn.f32 	%f43, %f98, %f9, %f189;
	fma.rn.f32 	%f44, %f98, %f10, %f191;
	fma.rn.f32 	%f45, %f98, %f11, %f193;
	ld.const.v2.f32 	{%f194, %f195}, [optixLaunchParams+80];
	mov.u32 	%r179, 0;
	ld.const.v2.f32 	{%f196, %f197}, [optixLaunchParams+88];
	ld.const.v2.f32 	{%f198, %f199}, [optixLaunchParams+72];
	ld.const.v2.f32 	{%f200, %f201}, [optixLaunchParams+96];
	ld.const.v2.f32 	{%f202, %f203}, [optixLaunchParams+104];
	add.u64 	%rd37, %SP, 0;
	shr.u64 	%rd38, %rd37, 32;
	cvt.u32.u64 	%r10, %rd38;
	cvt.u32.u64 	%r11, %rd37;
	ld.const.u64 	%rd8, [optixLaunchParams+120];
	fma.rn.f32 	%f56, %f24, 0f3A83126F, %f43;
	fma.rn.f32 	%f57, %f25, 0f3A83126F, %f44;
	fma.rn.f32 	%f58, %f26, 0f3A83126F, %f45;
	ld.const.v2.f32 	{%f204, %f205}, [optixLaunchParams+112];
	add.u64 	%rd9, %SPL, 0;

$L__BB1_8:
	ld.u32 	%r26, [%rd2];
	mad.lo.s32 	%r27, %r26, 1664525, 1013904223;
	and.b32  	%r28, %r27, 16777215;
	cvt.rn.f32.u32 	%f206, %r28;
	mul.f32 	%f207, %f206, 0f33800000;
	fma.rn.f32 	%f208, %f195, %f207, %f198;
	fma.rn.f32 	%f209, %f196, %f207, %f199;
	fma.rn.f32 	%f210, %f197, %f207, %f194;
	mad.lo.s32 	%r180, %r27, 1664525, 1013904223;
	st.u32 	[%rd2], %r180;
	and.b32  	%r29, %r180, 16777215;
	cvt.rn.f32.u32 	%f211, %r29;
	mul.f32 	%f212, %f211, 0f33800000;
	fma.rn.f32 	%f213, %f200, %f212, %f208;
	fma.rn.f32 	%f214, %f201, %f212, %f209;
	fma.rn.f32 	%f215, %f202, %f212, %f210;
	sub.f32 	%f216, %f213, %f43;
	sub.f32 	%f217, %f214, %f44;
	sub.f32 	%f218, %f215, %f45;
	mul.f32 	%f219, %f217, %f217;
	fma.rn.f32 	%f220, %f216, %f216, %f219;
	fma.rn.f32 	%f221, %f218, %f218, %f220;
	sqrt.rn.f32 	%f67, %f221;
	div.rn.f32 	%f68, %f216, %f67;
	div.rn.f32 	%f69, %f217, %f67;
	div.rn.f32 	%f70, %f218, %f67;
	mul.f32 	%f222, %f35, %f69;
	fma.rn.f32 	%f223, %f34, %f68, %f222;
	fma.rn.f32 	%f71, %f36, %f70, %f223;
	setp.ltu.f32 	%p6, %f71, 0f00000000;
	@%p6 bra 	$L__BB1_10;

	mov.f32 	%f232, 0f00000000;
	mov.u32 	%r100, 0;
	st.local.u32 	[%rd9], %r100;
	st.local.u32 	[%rd9+4], %r100;
	st.local.u32 	[%rd9+8], %r100;
	mul.f32 	%f231, %f67, 0f3F7FBE77;
	mov.f32 	%f230, 0f3A83126F;
	mov.u32 	%r63, 255;
	mov.u32 	%r64, 13;
	mov.u32 	%r67, 1;
	mov.u32 	%r68, 2;
	// begin inline asm
	call(%r30,%r31,%r32,%r33,%r34,%r35,%r36,%r37,%r38,%r39,%r40,%r41,%r42,%r43,%r44,%r45,%r46,%r47,%r48,%r49,%r50,%r51,%r52,%r53,%r54,%r55,%r56,%r57,%r58,%r59,%r60,%r61),_optix_trace_typed_32,(%r100,%rd8,%f56,%f57,%f58,%f68,%f69,%f70,%f230,%f231,%f232,%r63,%r64,%r67,%r68,%r67,%r68,%r10,%r11,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100,%r100);
	// end inline asm
	ld.local.f32 	%f233, [%rd9];
	mul.f32 	%f234, %f233, %f203;
	ld.local.f32 	%f235, [%rd9+4];
	mul.f32 	%f236, %f235, %f204;
	ld.local.f32 	%f237, [%rd9+8];
	mul.f32 	%f238, %f237, %f205;
	mul.f32 	%f239, %f234, %f37;
	mul.f32 	%f240, %f236, %f39;
	mul.f32 	%f241, %f238, %f41;
	mul.f32 	%f242, %f67, %f67;
	mul.f32 	%f243, %f242, 0f41800000;
	div.rn.f32 	%f244, %f71, %f243;
	fma.rn.f32 	%f297, %f244, %f239, %f297;
	fma.rn.f32 	%f299, %f244, %f240, %f299;
	fma.rn.f32 	%f301, %f244, %f241, %f301;
	ld.u32 	%r180, [%rd2];

$L__BB1_10:
	mad.lo.s32 	%r101, %r180, 1664525, 1013904223;
	and.b32  	%r102, %r101, 16777215;
	cvt.rn.f32.u32 	%f245, %r102;
	mul.f32 	%f246, %f245, 0f33800000;
	fma.rn.f32 	%f247, %f195, %f246, %f198;
	fma.rn.f32 	%f248, %f196, %f246, %f199;
	fma.rn.f32 	%f249, %f197, %f246, %f194;
	mad.lo.s32 	%r103, %r101, 1664525, 1013904223;
	st.u32 	[%rd2], %r103;
	and.b32  	%r104, %r103, 16777215;
	cvt.rn.f32.u32 	%f250, %r104;
	mul.f32 	%f251, %f250, 0f33800000;
	fma.rn.f32 	%f252, %f200, %f251, %f247;
	fma.rn.f32 	%f253, %f201, %f251, %f248;
	fma.rn.f32 	%f254, %f202, %f251, %f249;
	sub.f32 	%f255, %f252, %f43;
	sub.f32 	%f256, %f253, %f44;
	sub.f32 	%f257, %f254, %f45;
	mul.f32 	%f258, %f256, %f256;
	fma.rn.f32 	%f259, %f255, %f255, %f258;
	fma.rn.f32 	%f260, %f257, %f257, %f259;
	sqrt.rn.f32 	%f81, %f260;
	div.rn.f32 	%f82, %f255, %f81;
	div.rn.f32 	%f83, %f256, %f81;
	div.rn.f32 	%f84, %f257, %f81;
	mul.f32 	%f261, %f35, %f83;
	fma.rn.f32 	%f262, %f34, %f82, %f261;
	fma.rn.f32 	%f85, %f36, %f84, %f262;
	setp.ltu.f32 	%p7, %f85, 0f00000000;
	@%p7 bra 	$L__BB1_12;

	mov.f32 	%f271, 0f00000000;
	mov.u32 	%r175, 0;
	st.local.u32 	[%rd9], %r175;
	st.local.u32 	[%rd9+4], %r175;
	st.local.u32 	[%rd9+8], %r175;
	mul.f32 	%f270, %f81, 0f3F7FBE77;
	mov.f32 	%f269, 0f3A83126F;
	mov.u32 	%r138, 255;
	mov.u32 	%r139, 13;
	mov.u32 	%r142, 1;
	mov.u32 	%r143, 2;
	// begin inline asm
	call(%r105,%r106,%r107,%r108,%r109,%r110,%r111,%r112,%r113,%r114,%r115,%r116,%r117,%r118,%r119,%r120,%r121,%r122,%r123,%r124,%r125,%r126,%r127,%r128,%r129,%r130,%r131,%r132,%r133,%r134,%r135,%r136),_optix_trace_typed_32,(%r175,%rd8,%f56,%f57,%f58,%f82,%f83,%f84,%f269,%f270,%f271,%r138,%r139,%r142,%r143,%r142,%r143,%r10,%r11,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175,%r175);
	// end inline asm
	ld.local.f32 	%f272, [%rd9];
	mul.f32 	%f273, %f272, %f203;
	ld.local.f32 	%f274, [%rd9+4];
	mul.f32 	%f275, %f274, %f204;
	ld.local.f32 	%f276, [%rd9+8];
	mul.f32 	%f277, %f276, %f205;
	mul.f32 	%f278, %f273, %f37;
	mul.f32 	%f279, %f275, %f39;
	mul.f32 	%f280, %f277, %f41;
	mul.f32 	%f281, %f81, %f81;
	mul.f32 	%f282, %f281, 0f41800000;
	div.rn.f32 	%f283, %f85, %f282;
	fma.rn.f32 	%f297, %f283, %f278, %f297;
	fma.rn.f32 	%f299, %f283, %f279, %f299;
	fma.rn.f32 	%f301, %f283, %f280, %f301;

$L__BB1_12:
	add.s32 	%r179, %r179, 2;
	setp.ne.s32 	%p8, %r179, 16;
	@%p8 bra 	$L__BB1_8;

	st.f32 	[%rd2+4], %f297;
	st.f32 	[%rd2+8], %f299;
	st.f32 	[%rd2+12], %f301;
	ret;

}
	// .globl	__anyhit__radiance
.visible .entry __anyhit__radiance()
{



	ret;

}
	// .globl	__anyhit__shadow
.visible .entry __anyhit__shadow()
{



	ret;

}
	// .globl	__miss__radiance
.visible .entry __miss__radiance()
{
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<4>;


	mov.u32 	%r2, 0;
	// begin inline asm
	call (%r1), _optix_get_payload, (%r2);
	// end inline asm
	mov.u32 	%r4, 1;
	// begin inline asm
	call (%r3), _optix_get_payload, (%r4);
	// end inline asm
	cvt.u64.u32 	%rd1, %r1;
	cvt.u64.u32 	%rd2, %r3;
	bfi.b64 	%rd3, %rd1, %rd2, 32, 32;
	mov.u32 	%r5, 1065353216;
	st.u32 	[%rd3+4], %r5;
	st.u32 	[%rd3+8], %r5;
	st.u32 	[%rd3+12], %r5;
	ret;

}
	// .globl	__miss__shadow
.visible .entry __miss__shadow()
{
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<4>;


	mov.u32 	%r2, 0;
	// begin inline asm
	call (%r1), _optix_get_payload, (%r2);
	// end inline asm
	mov.u32 	%r4, 1;
	// begin inline asm
	call (%r3), _optix_get_payload, (%r4);
	// end inline asm
	cvt.u64.u32 	%rd1, %r1;
	cvt.u64.u32 	%rd2, %r3;
	bfi.b64 	%rd3, %rd1, %rd2, 32, 32;
	mov.u32 	%r5, 1065353216;
	st.u32 	[%rd3], %r5;
	st.u32 	[%rd3+4], %r5;
	st.u32 	[%rd3+8], %r5;
	ret;

}
	// .globl	__raygen__renderFrame
.visible .entry __raygen__renderFrame()
{
	.local .align 4 .b8 	__local_depot6[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .f32 	%f<114>;
	.reg .b32 	%r<437>;
	.reg .b64 	%rd<11>;


	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	// begin inline asm
	call (%r12), _optix_get_launch_index_x, ();
	// end inline asm
	// begin inline asm
	call (%r16), _optix_get_launch_index_y, ();
	// end inline asm
	ld.const.v2.u32 	{%r19, %r20}, [optixLaunchParams+8];
	mov.u32 	%r18, 0;
	ld.const.u32 	%r22, [optixLaunchParams+16];
	mad.lo.s32 	%r23, %r19, %r22, %r12;
	mad.lo.s32 	%r24, %r20, %r22, %r16;
	shl.b32 	%r25, %r24, 4;
	add.s32 	%r26, %r25, -1556008596;
	add.s32 	%r27, %r24, -1640531527;
	shr.u32 	%r28, %r24, 5;
	add.s32 	%r29, %r28, -939442524;
	xor.b32  	%r30, %r29, %r26;
	xor.b32  	%r31, %r30, %r27;
	add.s32 	%r32, %r31, %r23;
	shl.b32 	%r33, %r32, 4;
	add.s32 	%r34, %r33, -1383041155;
	add.s32 	%r35, %r32, -1640531527;
	xor.b32  	%r36, %r34, %r35;
	shr.u32 	%r37, %r32, 5;
	add.s32 	%r38, %r37, 2123724318;
	xor.b32  	%r39, %r36, %r38;
	add.s32 	%r40, %r39, %r24;
	shl.b32 	%r41, %r40, 4;
	add.s32 	%r42, %r41, -1556008596;
	add.s32 	%r43, %r40, 1013904242;
	shr.u32 	%r44, %r40, 5;
	add.s32 	%r45, %r44, -939442524;
	xor.b32  	%r46, %r45, %r42;
	xor.b32  	%r47, %r46, %r43;
	add.s32 	%r48, %r47, %r32;
	shl.b32 	%r49, %r48, 4;
	add.s32 	%r50, %r49, -1383041155;
	add.s32 	%r51, %r48, 1013904242;
	xor.b32  	%r52, %r50, %r51;
	shr.u32 	%r53, %r48, 5;
	add.s32 	%r54, %r53, 2123724318;
	xor.b32  	%r55, %r52, %r54;
	add.s32 	%r56, %r55, %r40;
	shl.b32 	%r57, %r56, 4;
	add.s32 	%r58, %r57, -1556008596;
	add.s32 	%r59, %r56, -626627285;
	shr.u32 	%r60, %r56, 5;
	add.s32 	%r61, %r60, -939442524;
	xor.b32  	%r62, %r61, %r58;
	xor.b32  	%r63, %r62, %r59;
	add.s32 	%r64, %r63, %r48;
	shl.b32 	%r65, %r64, 4;
	add.s32 	%r66, %r65, -1383041155;
	add.s32 	%r67, %r64, -626627285;
	xor.b32  	%r68, %r66, %r67;
	shr.u32 	%r69, %r64, 5;
	add.s32 	%r70, %r69, 2123724318;
	xor.b32  	%r71, %r68, %r70;
	add.s32 	%r72, %r71, %r56;
	shl.b32 	%r73, %r72, 4;
	add.s32 	%r74, %r73, -1556008596;
	add.s32 	%r75, %r72, 2027808484;
	shr.u32 	%r76, %r72, 5;
	add.s32 	%r77, %r76, -939442524;
	xor.b32  	%r78, %r77, %r74;
	xor.b32  	%r79, %r78, %r75;
	add.s32 	%r80, %r79, %r64;
	shl.b32 	%r81, %r80, 4;
	add.s32 	%r82, %r81, -1383041155;
	add.s32 	%r83, %r80, 2027808484;
	xor.b32  	%r84, %r82, %r83;
	shr.u32 	%r85, %r80, 5;
	add.s32 	%r86, %r85, 2123724318;
	xor.b32  	%r87, %r84, %r86;
	add.s32 	%r88, %r87, %r72;
	shl.b32 	%r89, %r88, 4;
	add.s32 	%r90, %r89, -1556008596;
	add.s32 	%r91, %r88, 387276957;
	shr.u32 	%r92, %r88, 5;
	add.s32 	%r93, %r92, -939442524;
	xor.b32  	%r94, %r93, %r90;
	xor.b32  	%r95, %r94, %r91;
	add.s32 	%r96, %r95, %r80;
	shl.b32 	%r97, %r96, 4;
	add.s32 	%r98, %r97, -1383041155;
	add.s32 	%r99, %r96, 387276957;
	xor.b32  	%r100, %r98, %r99;
	shr.u32 	%r101, %r96, 5;
	add.s32 	%r102, %r101, 2123724318;
	xor.b32  	%r103, %r100, %r102;
	add.s32 	%r104, %r103, %r88;
	shl.b32 	%r105, %r104, 4;
	add.s32 	%r106, %r105, -1556008596;
	add.s32 	%r107, %r104, -1253254570;
	shr.u32 	%r108, %r104, 5;
	add.s32 	%r109, %r108, -939442524;
	xor.b32  	%r110, %r109, %r106;
	xor.b32  	%r111, %r110, %r107;
	add.s32 	%r112, %r111, %r96;
	shl.b32 	%r113, %r112, 4;
	add.s32 	%r114, %r113, -1383041155;
	add.s32 	%r115, %r112, -1253254570;
	xor.b32  	%r116, %r114, %r115;
	shr.u32 	%r117, %r112, 5;
	add.s32 	%r118, %r117, 2123724318;
	xor.b32  	%r119, %r116, %r118;
	add.s32 	%r120, %r119, %r104;
	shl.b32 	%r121, %r120, 4;
	add.s32 	%r122, %r121, -1556008596;
	add.s32 	%r123, %r120, 1401181199;
	shr.u32 	%r124, %r120, 5;
	add.s32 	%r125, %r124, -939442524;
	xor.b32  	%r126, %r125, %r122;
	xor.b32  	%r127, %r126, %r123;
	add.s32 	%r128, %r127, %r112;
	shl.b32 	%r129, %r128, 4;
	add.s32 	%r130, %r129, -1383041155;
	add.s32 	%r131, %r128, 1401181199;
	xor.b32  	%r132, %r130, %r131;
	shr.u32 	%r133, %r128, 5;
	add.s32 	%r134, %r133, 2123724318;
	xor.b32  	%r135, %r132, %r134;
	add.s32 	%r136, %r135, %r120;
	shl.b32 	%r137, %r136, 4;
	add.s32 	%r138, %r137, -1556008596;
	add.s32 	%r139, %r136, -239350328;
	shr.u32 	%r140, %r136, 5;
	add.s32 	%r141, %r140, -939442524;
	xor.b32  	%r142, %r141, %r138;
	xor.b32  	%r143, %r142, %r139;
	add.s32 	%r144, %r143, %r128;
	shl.b32 	%r145, %r144, 4;
	add.s32 	%r146, %r145, -1383041155;
	add.s32 	%r147, %r144, -239350328;
	xor.b32  	%r148, %r146, %r147;
	shr.u32 	%r149, %r144, 5;
	add.s32 	%r150, %r149, 2123724318;
	xor.b32  	%r151, %r148, %r150;
	add.s32 	%r152, %r151, %r136;
	shl.b32 	%r153, %r152, 4;
	add.s32 	%r154, %r153, -1556008596;
	add.s32 	%r155, %r152, -1879881855;
	shr.u32 	%r156, %r152, 5;
	add.s32 	%r157, %r156, -939442524;
	xor.b32  	%r158, %r157, %r154;
	xor.b32  	%r159, %r158, %r155;
	add.s32 	%r160, %r159, %r144;
	shl.b32 	%r161, %r160, 4;
	add.s32 	%r162, %r161, -1383041155;
	add.s32 	%r163, %r160, -1879881855;
	xor.b32  	%r164, %r162, %r163;
	shr.u32 	%r165, %r160, 5;
	add.s32 	%r166, %r165, 2123724318;
	xor.b32  	%r167, %r164, %r166;
	add.s32 	%r168, %r167, %r152;
	shl.b32 	%r169, %r168, 4;
	add.s32 	%r170, %r169, -1556008596;
	add.s32 	%r171, %r168, 774553914;
	shr.u32 	%r172, %r168, 5;
	add.s32 	%r173, %r172, -939442524;
	xor.b32  	%r174, %r173, %r170;
	xor.b32  	%r175, %r174, %r171;
	add.s32 	%r176, %r175, %r160;
	shl.b32 	%r177, %r176, 4;
	add.s32 	%r178, %r177, -1383041155;
	add.s32 	%r179, %r176, 774553914;
	xor.b32  	%r180, %r178, %r179;
	shr.u32 	%r181, %r176, 5;
	add.s32 	%r182, %r181, 2123724318;
	xor.b32  	%r183, %r180, %r182;
	add.s32 	%r184, %r183, %r168;
	shl.b32 	%r185, %r184, 4;
	add.s32 	%r186, %r185, -1556008596;
	add.s32 	%r187, %r184, -865977613;
	shr.u32 	%r188, %r184, 5;
	add.s32 	%r189, %r188, -939442524;
	xor.b32  	%r190, %r189, %r186;
	xor.b32  	%r191, %r190, %r187;
	add.s32 	%r192, %r191, %r176;
	shl.b32 	%r193, %r192, 4;
	add.s32 	%r194, %r193, -1383041155;
	add.s32 	%r195, %r192, -865977613;
	xor.b32  	%r196, %r194, %r195;
	shr.u32 	%r197, %r192, 5;
	add.s32 	%r198, %r197, 2123724318;
	xor.b32  	%r199, %r196, %r198;
	add.s32 	%r200, %r199, %r184;
	shl.b32 	%r201, %r200, 4;
	add.s32 	%r202, %r201, -1556008596;
	add.s32 	%r203, %r200, 1788458156;
	shr.u32 	%r204, %r200, 5;
	add.s32 	%r205, %r204, -939442524;
	xor.b32  	%r206, %r205, %r202;
	xor.b32  	%r207, %r206, %r203;
	add.s32 	%r208, %r207, %r192;
	shl.b32 	%r209, %r208, 4;
	add.s32 	%r210, %r209, -1383041155;
	add.s32 	%r211, %r208, 1788458156;
	xor.b32  	%r212, %r210, %r211;
	shr.u32 	%r213, %r208, 5;
	add.s32 	%r214, %r213, 2123724318;
	xor.b32  	%r215, %r212, %r214;
	add.s32 	%r216, %r215, %r200;
	shl.b32 	%r217, %r216, 4;
	add.s32 	%r218, %r217, -1556008596;
	add.s32 	%r219, %r216, 147926629;
	shr.u32 	%r220, %r216, 5;
	add.s32 	%r221, %r220, -939442524;
	xor.b32  	%r222, %r221, %r218;
	xor.b32  	%r223, %r222, %r219;
	add.s32 	%r224, %r223, %r208;
	shl.b32 	%r225, %r224, 4;
	add.s32 	%r226, %r225, -1383041155;
	add.s32 	%r227, %r224, 147926629;
	xor.b32  	%r228, %r226, %r227;
	shr.u32 	%r229, %r224, 5;
	add.s32 	%r230, %r229, 2123724318;
	xor.b32  	%r231, %r228, %r230;
	add.s32 	%r232, %r231, %r216;
	shl.b32 	%r233, %r232, 4;
	add.s32 	%r234, %r233, -1556008596;
	add.s32 	%r235, %r232, -1492604898;
	shr.u32 	%r236, %r232, 5;
	add.s32 	%r237, %r236, -939442524;
	xor.b32  	%r238, %r237, %r234;
	xor.b32  	%r239, %r238, %r235;
	add.s32 	%r240, %r239, %r224;
	shl.b32 	%r241, %r240, 4;
	add.s32 	%r242, %r241, -1383041155;
	add.s32 	%r243, %r240, -1492604898;
	xor.b32  	%r244, %r242, %r243;
	shr.u32 	%r245, %r240, 5;
	add.s32 	%r246, %r245, 2123724318;
	xor.b32  	%r247, %r244, %r246;
	add.s32 	%r248, %r247, %r232;
	shl.b32 	%r249, %r248, 4;
	add.s32 	%r250, %r249, -1556008596;
	add.s32 	%r251, %r248, 1161830871;
	shr.u32 	%r252, %r248, 5;
	add.s32 	%r253, %r252, -939442524;
	xor.b32  	%r254, %r253, %r250;
	xor.b32  	%r255, %r254, %r251;
	add.s32 	%r256, %r255, %r240;
	shl.b32 	%r257, %r256, 4;
	add.s32 	%r258, %r257, -1383041155;
	add.s32 	%r259, %r256, 1161830871;
	xor.b32  	%r260, %r258, %r259;
	shr.u32 	%r261, %r256, 5;
	add.s32 	%r262, %r261, 2123724318;
	xor.b32  	%r263, %r260, %r262;
	add.s32 	%r264, %r263, %r248;
	shl.b32 	%r265, %r264, 4;
	add.s32 	%r266, %r265, -1556008596;
	add.s32 	%r267, %r264, -478700656;
	shr.u32 	%r268, %r264, 5;
	add.s32 	%r269, %r268, -939442524;
	xor.b32  	%r270, %r269, %r266;
	xor.b32  	%r271, %r270, %r267;
	add.s32 	%r272, %r271, %r256;
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	st.local.u32 	[%rd1], %r272;
	mov.f32 	%f25, 0f00000000;
	st.local.u32 	[%rd1+4], %r18;
	st.local.u32 	[%rd1+8], %r18;
	st.local.u32 	[%rd1+12], %r18;
	shr.u64 	%rd4, %rd3, 32;
	cvt.u32.u64 	%r435, %rd4;
	cvt.u32.u64 	%r436, %rd3;
	cvt.rn.f32.s32 	%f1, %r12;
	cvt.rn.f32.s32 	%f2, %r16;
	cvt.rn.f32.s32 	%f3, %r19;
	cvt.rn.f32.s32 	%f4, %r20;
	ld.const.v2.f32 	{%f26, %f27}, [optixLaunchParams+48];
	ld.const.v2.f32 	{%f28, %f29}, [optixLaunchParams+56];
	ld.const.v2.f32 	{%f30, %f31}, [optixLaunchParams+32];
	ld.const.v2.f32 	{%f32, %f33}, [optixLaunchParams+40];
	ld.const.v2.f32 	{%f34, %f35}, [optixLaunchParams+64];
	ld.const.u64 	%rd2, [optixLaunchParams+120];
	ld.const.v2.f32 	{%f36, %f37}, [optixLaunchParams+24];
	mov.u32 	%r434, %r18;
	mov.f32 	%f111, %f25;
	mov.f32 	%f112, %f25;
	mov.f32 	%f113, %f25;

$L__BB6_1:
	ld.local.u32 	%r415, [%rd1];
	mad.lo.s32 	%r416, %r415, 1664525, 1013904223;
	and.b32  	%r417, %r416, 16777215;
	cvt.rn.f32.u32 	%f56, %r417;
	fma.rn.f32 	%f57, %f56, 0f33800000, %f1;
	mad.lo.s32 	%r418, %r416, 1664525, 1013904223;
	st.local.u32 	[%rd1], %r418;
	and.b32  	%r419, %r418, 16777215;
	cvt.rn.f32.u32 	%f58, %r419;
	fma.rn.f32 	%f59, %f58, 0f33800000, %f2;
	div.rn.f32 	%f60, %f57, %f3;
	div.rn.f32 	%f61, %f59, %f4;
	add.f32 	%f62, %f60, 0fBF000000;
	fma.rn.f32 	%f63, %f26, %f62, %f31;
	fma.rn.f32 	%f64, %f27, %f62, %f32;
	fma.rn.f32 	%f65, %f28, %f62, %f33;
	add.f32 	%f66, %f61, 0fBF000000;
	fma.rn.f32 	%f67, %f66, %f29, %f63;
	fma.rn.f32 	%f68, %f66, %f34, %f64;
	fma.rn.f32 	%f69, %f66, %f35, %f65;
	mul.f32 	%f70, %f68, %f68;
	fma.rn.f32 	%f71, %f67, %f67, %f70;
	fma.rn.f32 	%f72, %f69, %f69, %f71;
	sqrt.rn.f32 	%f73, %f72;
	div.rn.f32 	%f41, %f67, %f73;
	div.rn.f32 	%f42, %f68, %f73;
	div.rn.f32 	%f43, %f69, %f73;
	mov.f32 	%f54, 0f60AD78EC;
	mov.u32 	%r377, 255;
	mov.u32 	%r378, 1;
	mov.u32 	%r382, 2;
	// begin inline asm
	call(%r273,%r274,%r275,%r276,%r277,%r278,%r279,%r280,%r281,%r282,%r283,%r284,%r285,%r286,%r287,%r288,%r289,%r290,%r291,%r292,%r293,%r294,%r295,%r296,%r297,%r298,%r299,%r300,%r301,%r302,%r303,%r304),_optix_trace_typed_32,(%r18,%rd2,%f36,%f37,%f30,%f41,%f42,%f43,%f25,%f54,%f25,%r377,%r378,%r18,%r382,%r18,%r382,%r435,%r436,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18);
	// end inline asm
	ld.local.f32 	%f74, [%rd1+4];
	add.f32 	%f75, %f113, %f74;
	ld.local.f32 	%f76, [%rd1+8];
	add.f32 	%f77, %f112, %f76;
	ld.local.f32 	%f78, [%rd1+12];
	add.f32 	%f79, %f111, %f78;
	ld.local.u32 	%r420, [%rd1];
	mad.lo.s32 	%r421, %r420, 1664525, 1013904223;
	and.b32  	%r422, %r421, 16777215;
	cvt.rn.f32.u32 	%f80, %r422;
	fma.rn.f32 	%f81, %f80, 0f33800000, %f1;
	mad.lo.s32 	%r423, %r421, 1664525, 1013904223;
	st.local.u32 	[%rd1], %r423;
	and.b32  	%r424, %r423, 16777215;
	cvt.rn.f32.u32 	%f82, %r424;
	fma.rn.f32 	%f83, %f82, 0f33800000, %f2;
	div.rn.f32 	%f84, %f81, %f3;
	div.rn.f32 	%f85, %f83, %f4;
	add.f32 	%f86, %f84, 0fBF000000;
	fma.rn.f32 	%f87, %f26, %f86, %f31;
	fma.rn.f32 	%f88, %f27, %f86, %f32;
	fma.rn.f32 	%f89, %f28, %f86, %f33;
	add.f32 	%f90, %f85, 0fBF000000;
	fma.rn.f32 	%f91, %f90, %f29, %f87;
	fma.rn.f32 	%f92, %f90, %f34, %f88;
	fma.rn.f32 	%f93, %f90, %f35, %f89;
	mul.f32 	%f94, %f92, %f92;
	fma.rn.f32 	%f95, %f91, %f91, %f94;
	fma.rn.f32 	%f96, %f93, %f93, %f95;
	sqrt.rn.f32 	%f97, %f96;
	div.rn.f32 	%f50, %f91, %f97;
	div.rn.f32 	%f51, %f92, %f97;
	div.rn.f32 	%f52, %f93, %f97;
	// begin inline asm
	call(%r435,%r436,%r346,%r347,%r348,%r349,%r350,%r351,%r352,%r353,%r354,%r355,%r356,%r357,%r358,%r359,%r360,%r361,%r362,%r363,%r364,%r365,%r366,%r367,%r368,%r369,%r370,%r371,%r372,%r373,%r374,%r375),_optix_trace_typed_32,(%r18,%rd2,%f36,%f37,%f30,%f50,%f51,%f52,%f25,%f54,%f25,%r377,%r378,%r18,%r382,%r18,%r382,%r273,%r274,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18,%r18);
	// end inline asm
	ld.local.f32 	%f98, [%rd1+4];
	add.f32 	%f113, %f75, %f98;
	ld.local.f32 	%f99, [%rd1+8];
	add.f32 	%f112, %f77, %f99;
	ld.local.f32 	%f100, [%rd1+12];
	add.f32 	%f111, %f79, %f100;
	add.s32 	%r434, %r434, 2;
	setp.ne.s32 	%p1, %r434, 16;
	@%p1 bra 	$L__BB6_1;

	mul.f32 	%f101, %f113, 0f3D800000;
	mov.f32 	%f102, 0f3F800000;
	min.f32 	%f103, %f101, %f102;
	mul.f32 	%f104, %f103, 0f437FFD71;
	cvt.rzi.s32.f32 	%r425, %f104;
	mul.f32 	%f105, %f112, 0f3D800000;
	min.f32 	%f106, %f105, %f102;
	mul.f32 	%f107, %f106, 0f437FFD71;
	cvt.rzi.s32.f32 	%r426, %f107;
	mul.f32 	%f108, %f111, 0f3D800000;
	min.f32 	%f109, %f108, %f102;
	mul.f32 	%f110, %f109, 0f437FFD71;
	cvt.rzi.s32.f32 	%r427, %f110;
	shl.b32 	%r428, %r426, 8;
	shl.b32 	%r429, %r427, 16;
	or.b32  	%r430, %r425, %r428;
	or.b32  	%r431, %r430, %r429;
	or.b32  	%r432, %r431, -16777216;
	mad.lo.s32 	%r433, %r19, %r16, %r12;
	ld.const.u64 	%rd7, [optixLaunchParams];
	cvta.to.global.u64 	%rd8, %rd7;
	mul.wide.u32 	%rd9, %r433, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.u32 	[%rd10], %r432;
	ret;

}

