 ****** PrimeSim HSPICE -- R-2020.12-SP2 linux64 (May 24 2021 7074677) ******
  Copyright (c) 1986 - 2022 by Synopsys, Inc. All Rights Reserved.
  This software and the associated documentation are proprietary
  to Synopsys, Inc. This software may only be used in accordance
  with the terms and conditions of a written license agreement with
  Synopsys, Inc. All other use, reproduction, or distribution of
  this software is strictly prohibited.
  Input File: path_delay.sp                                                     
  Command line options: /cad/synopsys/hspice/2020.12-sp2/hspice/linux64/hspice -i path_delay.sp -o path_delay_2.lis
  Start time: Thu Apr 14 18:07:08 2022
 lic:  
 lic: FLEXlm: SDK_12.9.5 
 lic: USER:   vlsisj2022063        HOSTNAME: tsri09 
 lic: HOSTID: b4b52fd58588         PID:      11587 
 lic: Using FLEXlm license file: 
 lic: 26585@lsncku 
 lic: Checkout 1 hspice 
 lic: License/Maintenance for hspice will expire on 14-may-2022/2021.09 
 lic: 123(in_use)/190(total) FLOATING license(s) on SERVER 26585@lsncku 
 lic:   
  **warning** (path_delay_2.cir:18) Parameter name is not defined in .param. Please enter parameter variable with their respective value/expression.
  **warning** (path_delay_2.cir:29) Global net name "gnd" in subckt pin list. The pin will be connected to the local net. Recommend to not use global net names in subckt pin lists.
1****** PrimeSim HSPICE -- R-2020.12-SP2 linux64 (May 24 2021 7074677) ******
 ******  
 **testbench**

 ****** circuit name directory
 circuit number to circuit name directory
   number circuitname                     definition         multiplier
        0 main circuit
        1 xtest.                          path_delay_2       1.00 
        2 xtest.xi2.                      nand_3             1.00 
        3 xtest.xi1.                      nand_3             1.00 
        4 xtest.xi13.                     nor                1.00 

**warning** NO.2 tran analysis statement is duplicate, ignored!
  **info** (path_delay.sp:51) DC voltage reset to initial transient source value in source 0:vclk. new dc=0.0000D+00
 

  
      
 **info** set option symb=1 internally to help for convergence.
 *****************************************************************
 ******  option summary
 ******
 runlvl  = 3         bypass  = 2.0000    
  Opening plot unit= 15
 file=path_delay_2.pa0

 **info** dc convergence successful at Newton-Raphson method 
 ******  
 **testbench**

 ****** operating point information tnom=  25.000 temp=  25.000 ******
 ****** operating point status is voltage   simulation time is     0.     
    node    =voltage      node    =voltage      node    =voltage

 +0:out     =  22.6663n 0:pulse_in=   0.      0:vdd     =   1.8000 
 +1:net2    =  23.9135n 1:net3    =   1.8000  2:net1    =   1.5590 
 +2:net4    =   1.5378  3:net1    =  15.9423n 3:net4    =   7.9712n
 +4:net4    = 398.8776m

 ******
 **testbench**

 ****** transient analysis tnom=  25.000 temp=  25.000 ******
 tdelay_rise= 395.6216p  targ=  30.2956n   trig=  29.9000n
 tdelay_fall= 636.1226p  targ=  40.5361n   trig=  39.9000n
 tdelay_avg= 515.8721p

          ***** job concluded
 ******  
 **testbench**

 ****** job statistics summary tnom=  25.000 temp=  25.000 ******
  
 ******  Machine Information  ******
 CPU:
 model name	: Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
 cpu MHz	: 3392.120
 CPU(s)		: 8
  
 OS:
 Linux version 2.6.32-642.el6.x86_64 (mockbuild@worker1.bsys.centos.org) (gcc version 4.4.7 20120313 (Red Hat 4.4.7-17) (GCC) ) #1 SMP Tue May 10 17:27:01 UTC 2016

 System loadavg : 0.31 0.18 0.14 2/392 11590


  ******  PrimeSim HSPICE Threads Information  ******

  Command Line Threads Count :     1
  Available CPU Count        :     8
  Actual Threads Count       :     1


  ******  Circuit Statistics  ******
  # nodes       =      43 # elements   =      19
  # resistors   =       0 # capacitors =       1 # inductors   =       0
  # mutual_inds =       0 # vccs       =       0 # vcvs        =       0
  # cccs        =       0 # ccvs       =       0 # volt_srcs   =       2
  # curr_srcs   =       0 # diodes     =       0 # bjts        =       0
  # jfets       =       0 # mosfets    =      16 # U elements  =       0
  # T elements  =       0 # W elements =       0 # B elements  =       0
  # S elements  =       0 # P elements =       0 # va device   =       0
  # vector_srcs =       0 # N elements =       0


  ******  Runtime Statistics (seconds)  ******

  analysis           time    # points   tot. iter  conv.iter
  op point           0.01           1          22
  transient          0.07      200001        1970         756 rev=        36
  readin             0.01
  errchk             0.00
  setup              0.00
  output             0.00


           peak memory used        439.79 megabytes
           total cpu time            0.10 seconds
           total elapsed time        0.41 seconds
           job started at     18:07:08 04/14/2022
           job ended   at     18:07:09 04/14/2022
           job total runtime         0.41 seconds


 lic: Release hspice token(s) 
 lic: total license checkout elapse time:        0.30(s)
