Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jun 27 09:28:35 2024
| Host         : vm-thales-cve running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.811ns  (logic 4.034ns (20.362%)  route 15.777ns (79.638%))
  Logic Levels:           27  (LUT2=2 LUT3=1 LUT4=4 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 18.407 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20318, routed)       1.727    -0.965    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X61Y37         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.509 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=9, routed)           0.679     0.170    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3[0]
    SLICE_X61Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.294 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=154, routed)         0.724     1.018    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_2
    SLICE_X62Y38         LUT4 (Prop_lut4_I0_O)        0.124     1.142 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_75/O
                         net (fo=1, routed)           0.573     1.716    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_75_n_2
    SLICE_X63Y38         LUT5 (Prop_lut5_I4_O)        0.124     1.840 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_42/O
                         net (fo=5, routed)           0.598     2.437    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][1]
    SLICE_X63Y37         LUT4 (Prop_lut4_I2_O)        0.124     2.561 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           0.544     3.106    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19_n_2
    SLICE_X62Y37         LUT5 (Prop_lut5_I3_O)        0.124     3.230 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___103_i_21/O
                         net (fo=1, routed)           0.974     4.204    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___103_i_21_n_2
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.328 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___103_i_6__0/O
                         net (fo=2, routed)           0.174     4.502    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.626 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___103_i_2__1/O
                         net (fo=68, routed)          0.977     5.603    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.152     5.755 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.816     6.571    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14_n_2
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.326     6.897 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___36_i_4/O
                         net (fo=1, routed)           0.165     7.062    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___36_i_4_n_2
    SLICE_X62Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.186 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___36_i_1/O
                         net (fo=16, routed)          0.441     7.626    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_ack
    SLICE_X63Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.750 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_2/O
                         net (fo=12, routed)          0.679     8.429    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q_reg[step]
    SLICE_X63Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.553 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___34_i_4/O
                         net (fo=5, routed)           0.791     9.344    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X57Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.468 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___34_i_1/O
                         net (fo=147, routed)         0.478     9.946    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.070 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___227_i_1__0/O
                         net (fo=34, routed)          0.442    10.512    i_ariane/i_cva6/ex_stage_i/FSM_sequential_state_q_reg[0]
    SLICE_X56Y36         LUT3 (Prop_lut3_I1_O)        0.124    10.636 r  i_ariane/i_cva6/ex_stage_i/i___227/O
                         net (fo=2, routed)           0.172    10.808    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/i___28_0
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.932 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/i___28_i_2/O
                         net (fo=14, routed)          0.524    11.455    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.579 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___104_i_11/O
                         net (fo=2, routed)           0.867    12.447    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___104_i_11_n_2
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.571 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___67_i_20/O
                         net (fo=1, routed)           0.294    12.865    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___67_i_20_n_2
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.989 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___67_i_4/O
                         net (fo=5, routed)           0.308    13.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[2]
    SLICE_X59Y35         LUT6 (Prop_lut6_I1_O)        0.124    13.421 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___65_i_1/O
                         net (fo=4, routed)           0.172    13.593    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][1]_0
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.124    13.717 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_16/O
                         net (fo=1, routed)           0.433    14.150    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.274 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.445    14.719    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_2
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.843 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=22, routed)          0.632    15.475    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X63Y36         LUT6 (Prop_lut6_I1_O)        0.124    15.599 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=5, routed)           0.840    16.439    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][2]_0[1]
    SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.563 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___5_i_6/O
                         net (fo=1, routed)           0.658    17.221    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___5_i_6_n_2
    SLICE_X66Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.345 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___5_i_3/O
                         net (fo=24, routed)          0.686    18.031    i_ariane/i_cva6/issue_stage_i/i_scoreboard/trans_id_q_reg[0]
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124    18.155 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.691    18.846    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_2
    SLICE_X66Y36         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20318, routed)       1.552    18.407    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X66Y36         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/C
                         clock pessimism              0.567    18.975    
                         clock uncertainty           -0.079    18.895    
    SLICE_X66Y36         FDCE (Setup_fdce_C_CE)      -0.169    18.726    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -18.846    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.606ns  (logic 4.080ns (72.787%)  route 1.526ns (27.213%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X112Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.524     7.845 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.526     9.371    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.927 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.927    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             15.746ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.580ns (16.561%)  route 2.922ns (83.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 18.460 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20318, routed)       1.972    -0.720    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X103Y114       FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y114       FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.414     1.150    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X106Y106       LUT2 (Prop_lut2_I0_O)        0.124     1.274 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           1.508     2.782    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X90Y95         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20318, routed)       1.605    18.460    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X90Y95         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/C
                         clock pessimism              0.467    18.927    
                         clock uncertainty           -0.079    18.847    
    SLICE_X90Y95         FDCE (Recov_fdce_C_CLR)     -0.319    18.528    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                 15.746    




