{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434311842367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434311842368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 14 16:57:22 2015 " "Processing started: Sun Jun 14 16:57:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434311842368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434311842368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434311842368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1434311842606 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"memData_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" memData_inst.vhd(1) " "VHDL syntax error at memData_inst.vhd(1) near text \"memData_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "memData_inst.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1434311843025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file memdata_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843026 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"memInst_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" memInst_inst.vhd(1) " "VHDL syntax error at memInst_inst.vhd(1) near text \"memInst_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "memInst_inst.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1434311843027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file meminst_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-rtl " "Found design unit 1: mux32to1-rtl" {  } { { "mux32to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843031 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "mux32to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec5p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec5to1-rtl " "Found design unit 1: dec5to1-rtl" {  } { { "dec5p1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843033 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec5to1 " "Found entity 1: dec5to1" {  } { { "dec5p1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array32.vhd 2 0 " "Found 2 design units, including 0 entities, in source file array32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array32 " "Found design unit 1: array32" {  } { { "array32.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 array32-body " "Found design unit 2: array32-body" {  } { { "array32.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843038 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addSub-rtl " "Found design unit 1: addSub-rtl" {  } { { "addSub.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843040 ""} { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "addSub.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behavioral " "Found design unit 1: mux2to1-behavioral" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843042 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "PC.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843044 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regBank-rtl " "Found design unit 1: regBank-rtl" {  } { { "regBank.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843046 ""} { "Info" "ISGN_ENTITY_NAME" "1 regBank " "Found entity 1: regBank" {  } { { "regBank.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalextensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signalExtensor-rtl " "Found design unit 1: signalExtensor-rtl" {  } { { "signalExtensor.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843048 ""} { "Info" "ISGN_ENTITY_NAME" "1 signalExtensor " "Found entity 1: signalExtensor" {  } { { "signalExtensor.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "controller.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843050 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-rtl " "Found design unit 1: flipflop-rtl" {  } { { "flipflop.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843053 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843056 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opULA-rtl " "Found design unit 1: opULA-rtl" {  } { { "opULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843058 ""} { "Info" "ISGN_ENTITY_NAME" "1 opULA " "Found entity 1: opULA" {  } { { "opULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-rtl " "Found design unit 1: MIPS-rtl" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843060 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meminst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meminst-SYN " "Found design unit 1: meminst-SYN" {  } { { "memInst.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843062 ""} { "Info" "ISGN_ENTITY_NAME" "1 memInst " "Found entity 1: memInst" {  } { { "memInst.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843064 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434311843064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434311843064 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434311843172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 14 16:57:23 2015 " "Processing ended: Sun Jun 14 16:57:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434311843172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434311843172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434311843172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434311843172 ""}
