Analysis & Elaboration report for Proyecto2
Wed Oct  4 17:28:24 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
  6. Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_b_module:project_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
  7. Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
  8. Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
  9. Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 10. Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 11. Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 12. Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 13. Source assignments for project_ram:ram|altsyncram:the_altsyncram|altsyncram_j3m1:auto_generated
 14. Source assignments for project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 15. Source assignments for project_uart:uart|project_uart_scfifo_r:the_project_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 16. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux:cmd_demux
 17. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 18. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux
 19. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 20. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 21. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_003
 22. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_004
 23. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_005
 24. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_006
 25. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_007
 26. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_008
 27. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_009
 28. Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_010
 29. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Source assignments for altera_reset_controller:rst_controller_001
 32. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 34. Source assignments for altera_reset_controller:rst_controller_002
 35. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a
 38. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 39. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_b_module:project_cpu_cpu_register_bank_b
 40. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_b_module:project_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 42. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram
 43. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 45. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 46. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 47. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 48. Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy
 49. Parameter Settings for User Entity Instance: project_ram:ram
 50. Parameter Settings for User Entity Instance: project_ram:ram|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo
 52. Parameter Settings for User Entity Instance: project_uart:uart|project_uart_scfifo_r:the_project_uart_scfifo_r|scfifo:rfifo
 53. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 54. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 55. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator
 56. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 57. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
 58. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg0_s1_translator
 59. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg1_s1_translator
 60. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg2_s1_translator
 61. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg3_s1_translator
 62. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 63. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator
 64. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 65. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator
 66. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 67. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 68. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent
 69. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 72. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
 75. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg0_s1_agent
 78. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg0_s1_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg1_s1_agent
 81. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg1_s1_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg2_s1_agent
 84. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg2_s1_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg3_s1_agent
 87. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg3_s1_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
 90. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent
 93. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
 96. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
 98. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent
 99. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router:router|project_mm_interconnect_0_router_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_001:router_001|project_mm_interconnect_0_router_001_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_002|project_mm_interconnect_0_router_002_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_003:router_003|project_mm_interconnect_0_router_003_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_003:router_004|project_mm_interconnect_0_router_003_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_005|project_mm_interconnect_0_router_002_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_006|project_mm_interconnect_0_router_002_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_007|project_mm_interconnect_0_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_008|project_mm_interconnect_0_router_002_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_009|project_mm_interconnect_0_router_002_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_010|project_mm_interconnect_0_router_002_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_011|project_mm_interconnect_0_router_002_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_012|project_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
115. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
116. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
117. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
118. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
119. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
120. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
123. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
124. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
125. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
126. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
127. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
128. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
129. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
130. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
131. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
132. Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
133. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
134. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
135. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
136. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
137. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
138. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
139. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
140. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
141. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
142. altsyncram Parameter Settings by Entity Instance
143. scfifo Parameter Settings by Entity Instance
144. Analysis & Elaboration Settings
145. Port Connectivity Checks: "altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
146. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
147. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
148. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
149. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
150. Port Connectivity Checks: "altera_reset_controller:rst_controller"
151. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
152. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
153. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
154. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_003:router_003|project_mm_interconnect_0_router_003_default_decode:the_default_decode"
155. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_002|project_mm_interconnect_0_router_002_default_decode:the_default_decode"
156. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_001:router_001|project_mm_interconnect_0_router_001_default_decode:the_default_decode"
157. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router:router|project_mm_interconnect_0_router_default_decode:the_default_decode"
158. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo"
159. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent"
160. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
161. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
162. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo"
163. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent"
164. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
165. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
166. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg3_s1_agent_rsp_fifo"
167. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg3_s1_agent"
168. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg2_s1_agent_rsp_fifo"
169. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg2_s1_agent"
170. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg1_s1_agent_rsp_fifo"
171. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg1_s1_agent"
172. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg0_s1_agent_rsp_fifo"
173. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg0_s1_agent"
174. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
175. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
176. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
177. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
178. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo"
179. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent"
180. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
181. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
182. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator"
183. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
184. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator"
185. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
186. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg3_s1_translator"
187. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg2_s1_translator"
188. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg1_s1_translator"
189. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg0_s1_translator"
190. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
191. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
192. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator"
193. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
194. Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
195. Port Connectivity Checks: "project_uart:uart"
196. Port Connectivity Checks: "project_ram:ram"
197. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy"
198. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
199. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
200. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_pib:the_project_cpu_cpu_nios2_oci_pib"
201. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo|project_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_project_cpu_cpu_nios2_oci_fifo_wrptr_inc"
202. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_dtrace:the_project_cpu_cpu_nios2_oci_dtrace|project_cpu_cpu_nios2_oci_td_mode:project_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
203. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_itrace:the_project_cpu_cpu_nios2_oci_itrace"
204. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_dbrk:the_project_cpu_cpu_nios2_oci_dbrk"
205. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_xbrk:the_project_cpu_cpu_nios2_oci_xbrk"
206. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug"
207. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci"
208. Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_test_bench:the_project_cpu_cpu_test_bench"
209. Port Connectivity Checks: "project_cpu:cpu"
210. Analysis & Elaboration Messages
211. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Oct  4 17:28:24 2017       ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; Proyecto2                                   ;
; Top-level Entity Name         ; project                                     ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 17.0    ; N/A          ; N/A          ; |project                                                                                                                                                                                                                                                                     ; project.qsys    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |project|project_button:button                                                                                                                                                                                                                                               ; project.qsys    ;
; Altera ; altera_nios2_gen2               ; 17.0    ; N/A          ; N/A          ; |project|project_cpu:cpu                                                                                                                                                                                                                                                     ; project.qsys    ;
; Altera ; altera_nios2_gen2_unit          ; 17.0    ; N/A          ; N/A          ; |project|project_cpu:cpu|project_cpu_cpu:cpu                                                                                                                                                                                                                                 ; project.qsys    ;
; Altera ; altera_irq_mapper               ; 17.0    ; N/A          ; N/A          ; |project|project_irq_mapper:irq_mapper                                                                                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |project|project_led:led                                                                                                                                                                                                                                                     ; project.qsys    ;
; Altera ; altera_mm_interconnect          ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                           ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                               ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                       ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                       ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                       ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                       ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                       ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                       ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                       ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                       ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                       ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; project.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                       ; project.qsys    ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent                                                                                                                                                                               ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                                                                                          ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                                     ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                   ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                               ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_master_agent      ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                        ; project.qsys    ;
; Altera ; altera_merlin_master_translator ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                              ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                     ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_master_agent      ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                 ; project.qsys    ;
; Altera ; altera_merlin_master_translator ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                  ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                             ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                        ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                                  ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                             ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                        ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router:router                                                                                                                                                                                 ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_001:router_001                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_002                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_003:router_003                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_003:router_004                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_005                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_006                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_007                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_008                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_009                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_010                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_011                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_012                                                                                                                                                                         ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                   ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                   ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                               ; project.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                       ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg0_s1_agent                                                                                                                                                                                ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg0_s1_agent_rsp_fifo                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg0_s1_translator                                                                                                                                                                      ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg1_s1_agent                                                                                                                                                                                ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg1_s1_agent_rsp_fifo                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg1_s1_translator                                                                                                                                                                      ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg2_s1_agent                                                                                                                                                                                ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg2_s1_agent_rsp_fifo                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg2_s1_translator                                                                                                                                                                      ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg3_s1_agent                                                                                                                                                                                ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg3_s1_agent_rsp_fifo                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg3_s1_translator                                                                                                                                                                      ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent                                                                                                                                                                               ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                                                                                          ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                                                                                                     ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                           ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                      ; project.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent                                                                                                                                                                  ; project.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                             ; project.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |project|project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator                                                                                                                                                        ; project.qsys    ;
; Altera ; altera_avalon_onchip_memory2    ; 17.0    ; N/A          ; N/A          ; |project|project_ram:ram                                                                                                                                                                                                                                                     ; project.qsys    ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A          ; |project|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; project.qsys    ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A          ; |project|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; project.qsys    ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A          ; |project|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                          ; project.qsys    ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |project|project_led:sseg0                                                                                                                                                                                                                                                   ; project.qsys    ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |project|project_led:sseg1                                                                                                                                                                                                                                                   ; project.qsys    ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |project|project_led:sseg2                                                                                                                                                                                                                                                   ; project.qsys    ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |project|project_led:sseg3                                                                                                                                                                                                                                                   ; project.qsys    ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |project|project_switch:switch                                                                                                                                                                                                                                               ; project.qsys    ;
; Altera ; altera_avalon_timer             ; 17.0    ; N/A          ; N/A          ; |project|project_timer:timer                                                                                                                                                                                                                                                 ; project.qsys    ;
; Altera ; altera_avalon_jtag_uart         ; 17.0    ; N/A          ; N/A          ; |project|project_uart:uart                                                                                                                                                                                                                                                   ; project.qsys    ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_b_module:project_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for project_ram:ram|altsyncram:the_altsyncram|altsyncram_j3m1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_uart:uart|project_uart_scfifo_r:the_project_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_b_module:project_cpu_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_b_module:project_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                     ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                   ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_ram:ram ;
+----------------+-----------------+---------------------------+
; Parameter Name ; Value           ; Type                      ;
+----------------+-----------------+---------------------------+
; INIT_FILE      ; project_ram.hex ; String                    ;
+----------------+-----------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_ram:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 32                   ; Signed Integer             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; project_ram.hex      ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 1024                 ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_j3m1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_uart:uart|project_uart_scfifo_r:the_project_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 13    ; Signed Integer                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W               ; 13    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 13    ; Signed Integer                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W               ; 13    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg3_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                      ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                      ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 69    ; Signed Integer                                                                                        ;
; PKT_QOS_L                 ; 69    ; Signed Integer                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 67    ; Signed Integer                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 67    ; Signed Integer                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 66    ; Signed Integer                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 66    ; Signed Integer                                                                                        ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                        ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                        ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                        ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                        ;
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                        ;
; PKT_BURST_TYPE_H          ; 65    ; Signed Integer                                                                                        ;
; PKT_BURST_TYPE_L          ; 64    ; Signed Integer                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_ADDR_W                ; 13    ; Signed Integer                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 69    ; Signed Integer                                                                                               ;
; PKT_QOS_L                 ; 69    ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 67    ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 67    ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 66    ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 66    ; Signed Integer                                                                                               ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                               ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 65    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_ADDR_W                ; 13    ; Signed Integer                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                              ;
; ADDR_W                    ; 13    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg1_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg1_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg3_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg3_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                 ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                              ;
; ADDR_W                    ; 13    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                 ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router:router|project_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_001:router_001|project_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_002|project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_003:router_003|project_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_003:router_004|project_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_005|project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_006|project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_007|project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_008|project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_009|project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_010|project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_011|project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_012|project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                              ;
; Entity Instance                           ; project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_b_module:project_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                              ;
; Entity Instance                           ; project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                              ;
; Entity Instance                           ; project_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                ;
+----------------------------+--------------------------------------------------------------------------------+
; Name                       ; Value                                                                          ;
+----------------------------+--------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                              ;
; Entity Instance            ; project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 8                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; project_uart:uart|project_uart_scfifo_r:the_project_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 8                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
+----------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project            ; Proyecto2          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_003:router_003|project_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_002|project_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_001:router_001|project_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router:router|project_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg3_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg1_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sseg0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sseg0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                      ;
+-----------------------+--------+----------+------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                       ;
+-----------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg3_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg1_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_uart:uart"                                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "project_ram:ram" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; freeze ; Input ; Info     ; Stuck at GND    ;
+--------+-------+----------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_pib:the_project_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo|project_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_project_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_dtrace:the_project_cpu_cpu_nios2_oci_dtrace|project_cpu_cpu_nios2_oci_td_mode:project_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_itrace:the_project_cpu_cpu_nios2_oci_itrace"                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_dbrk:the_project_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_xbrk:the_project_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci"      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_test_bench:the_project_cpu_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "project_cpu:cpu"                ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Oct  4 17:27:18 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/project.v
    Info (12023): Found entity 1: project File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_irq_mapper.sv
    Info (12023): Found entity 1: project_irq_mapper File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0.v
    Info (12023): Found entity 1: project_mm_interconnect_0 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: project_mm_interconnect_0_avalon_st_adapter File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_rsp_mux_001 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file project/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_rsp_mux File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_rsp_demux File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_cmd_mux_001 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_cmd_mux File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_cmd_demux_001 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_cmd_demux File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_router_003_default_decode File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: project_mm_interconnect_0_router_003 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_router_002_default_decode File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: project_mm_interconnect_0_router_002 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_router_001_default_decode File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: project_mm_interconnect_0_router_001 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: project_mm_interconnect_0_router_default_decode File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: project_mm_interconnect_0_router File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file project/synthesis/submodules/project_uart.v
    Info (12023): Found entity 1: project_uart_sim_scfifo_w File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 21
    Info (12023): Found entity 2: project_uart_scfifo_w File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 78
    Info (12023): Found entity 3: project_uart_sim_scfifo_r File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 164
    Info (12023): Found entity 4: project_uart_scfifo_r File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 243
    Info (12023): Found entity 5: project_uart File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_timer.v
    Info (12023): Found entity 1: project_timer File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_switch.v
    Info (12023): Found entity 1: project_switch File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_switch.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_ram.v
    Info (12023): Found entity 1: project_ram File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_led.v
    Info (12023): Found entity 1: project_led File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_cpu.v
    Info (12023): Found entity 1: project_cpu File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: project_cpu_cpu_debug_slave_wrapper File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: project_cpu_cpu_test_bench File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: project_cpu_cpu_debug_slave_sysclk File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file project/synthesis/submodules/project_cpu_cpu.v
    Info (12023): Found entity 1: project_cpu_cpu_register_bank_a_module File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: project_cpu_cpu_register_bank_b_module File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: project_cpu_cpu_nios2_oci_debug File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: project_cpu_cpu_nios2_oci_break File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: project_cpu_cpu_nios2_oci_xbrk File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: project_cpu_cpu_nios2_oci_dbrk File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: project_cpu_cpu_nios2_oci_itrace File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: project_cpu_cpu_nios2_oci_td_mode File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: project_cpu_cpu_nios2_oci_dtrace File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: project_cpu_cpu_nios2_oci_compute_input_tm_cnt File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: project_cpu_cpu_nios2_oci_fifo_wrptr_inc File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: project_cpu_cpu_nios2_oci_fifo_cnt_inc File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: project_cpu_cpu_nios2_oci_fifo File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: project_cpu_cpu_nios2_oci_pib File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: project_cpu_cpu_nios2_oci_im File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: project_cpu_cpu_nios2_performance_monitors File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: project_cpu_cpu_nios2_avalon_reg File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: project_cpu_cpu_ociram_sp_ram_module File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: project_cpu_cpu_nios2_ocimem File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: project_cpu_cpu_nios2_oci File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: project_cpu_cpu File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: project_cpu_cpu_debug_slave_tck File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_button.v
    Info (12023): Found entity 1: project_button File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_button.v Line: 21
Info (12127): Elaborating entity "project" for the top level hierarchy
Info (12128): Elaborating entity "project_button" for hierarchy "project_button:button" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 102
Info (12128): Elaborating entity "project_cpu" for hierarchy "project_cpu:cpu" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 131
Info (12128): Elaborating entity "project_cpu_cpu" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu.v Line: 65
Info (12128): Elaborating entity "project_cpu_cpu_test_bench" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_test_bench:the_project_cpu_cpu_test_bench" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 3545
Info (12128): Elaborating entity "project_cpu_cpu_register_bank_a_module" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "project_cpu_cpu_register_bank_b_module" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_register_bank_b_module:project_cpu_cpu_register_bank_b" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 4079
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 4575
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_debug" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 220
Info (12133): Instantiated megafunction "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_break" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_break:the_project_cpu_cpu_nios2_oci_break" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2561
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_xbrk" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_xbrk:the_project_cpu_cpu_nios2_oci_xbrk" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2582
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_dbrk" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_dbrk:the_project_cpu_cpu_nios2_oci_dbrk" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2608
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_itrace" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_itrace:the_project_cpu_cpu_nios2_oci_itrace" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2624
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_dtrace" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_dtrace:the_project_cpu_cpu_nios2_oci_dtrace" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2639
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_td_mode" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_dtrace:the_project_cpu_cpu_nios2_oci_dtrace|project_cpu_cpu_nios2_oci_td_mode:project_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1233
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_fifo" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2654
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo|project_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_project_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1546
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo|project_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_project_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1555
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo|project_cpu_cpu_nios2_oci_fifo_cnt_inc:the_project_cpu_cpu_nios2_oci_fifo_cnt_inc" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 1564
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_pib" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_pib:the_project_cpu_cpu_nios2_oci_pib" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2659
Info (12128): Elaborating entity "project_cpu_cpu_nios2_oci_im" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_oci_im:the_project_cpu_cpu_nios2_oci_im" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2673
Info (12128): Elaborating entity "project_cpu_cpu_nios2_avalon_reg" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_avalon_reg:the_project_cpu_cpu_nios2_avalon_reg" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2692
Info (12128): Elaborating entity "project_cpu_cpu_nios2_ocimem" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2712
Info (12128): Elaborating entity "project_cpu_cpu_ociram_sp_ram_module" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2156
Info (12133): Instantiated megafunction "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "project_cpu_cpu_debug_slave_wrapper" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v Line: 2814
Info (12128): Elaborating entity "project_cpu_cpu_debug_slave_tck" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "project_cpu_cpu_debug_slave_sysclk" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy" with the following parameter: File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "project_cpu:cpu|project_cpu_cpu:cpu|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "project_led" for hierarchy "project_led:led" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 142
Info (12128): Elaborating entity "project_ram" for hierarchy "project_ram:ram" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 156
Info (12128): Elaborating entity "altsyncram" for hierarchy "project_ram:ram|altsyncram:the_altsyncram" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "project_ram:ram|altsyncram:the_altsyncram" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_ram.v Line: 69
Info (12133): Instantiated megafunction "project_ram:ram|altsyncram:the_altsyncram" with the following parameter: File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "project_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j3m1.tdf
    Info (12023): Found entity 1: altsyncram_j3m1 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/altsyncram_j3m1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j3m1" for hierarchy "project_ram:ram|altsyncram:the_altsyncram|altsyncram_j3m1:auto_generated" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "project_switch" for hierarchy "project_switch:switch" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 208
Info (12128): Elaborating entity "project_timer" for hierarchy "project_timer:timer" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 219
Info (12128): Elaborating entity "project_uart" for hierarchy "project_uart:uart" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 232
Info (12128): Elaborating entity "project_uart_scfifo_w" for hierarchy "project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 139
Info (12133): Instantiated megafunction "project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "project_uart:uart|project_uart_scfifo_w:the_project_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "project_uart_scfifo_r" for hierarchy "project_uart:uart|project_uart_scfifo_r:the_project_uart_scfifo_r" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "project_uart:uart|alt_jtag_atlantic:project_uart_alt_jtag_atlantic" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "project_uart:uart|alt_jtag_atlantic:project_uart_alt_jtag_atlantic" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 569
Info (12133): Instantiated megafunction "project_uart:uart|alt_jtag_atlantic:project_uart_alt_jtag_atlantic" with the following parameter: File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "project_uart:uart|alt_jtag_atlantic:project_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "project_uart:uart|alt_jtag_atlantic:project_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "project_uart:uart|alt_jtag_atlantic:project_uart_alt_jtag_atlantic" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "project_uart:uart|alt_jtag_atlantic:project_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "project_uart:uart|alt_jtag_atlantic:project_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "project_uart:uart|alt_jtag_atlantic:project_uart_alt_jtag_atlantic" File: /home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "project_mm_interconnect_0" for hierarchy "project_mm_interconnect_0:mm_interconnect_0" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 307
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 850
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 910
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 974
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 1038
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 1102
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sseg0_s1_translator" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 1166
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 1422
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 1695
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 1776
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 1860
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 1901
Info (12128): Elaborating entity "project_mm_interconnect_0_router" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router:router" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3167
Info (12128): Elaborating entity "project_mm_interconnect_0_router_default_decode" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router:router|project_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router.sv Line: 194
Info (12128): Elaborating entity "project_mm_interconnect_0_router_001" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_001:router_001" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3183
Info (12128): Elaborating entity "project_mm_interconnect_0_router_001_default_decode" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_001:router_001|project_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "project_mm_interconnect_0_router_002" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_002" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3199
Info (12128): Elaborating entity "project_mm_interconnect_0_router_002_default_decode" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_002:router_002|project_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "project_mm_interconnect_0_router_003" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_003:router_003" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3215
Info (12128): Elaborating entity "project_mm_interconnect_0_router_003_default_decode" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_router_003:router_003|project_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "project_mm_interconnect_0_cmd_demux" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3436
Info (12128): Elaborating entity "project_mm_interconnect_0_cmd_demux_001" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3459
Info (12128): Elaborating entity "project_mm_interconnect_0_cmd_mux" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3476
Info (12128): Elaborating entity "project_mm_interconnect_0_cmd_mux_001" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3499
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "project_mm_interconnect_0_rsp_demux" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3675
Info (12128): Elaborating entity "project_mm_interconnect_0_rsp_mux" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3934
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_rsp_mux.sv Line: 454
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "project_mm_interconnect_0_rsp_mux_001" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3957
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "project_mm_interconnect_0_avalon_st_adapter" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v Line: 3986
Info (12128): Elaborating entity "project_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "project_mm_interconnect_0:mm_interconnect_0|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "project_irq_mapper" for hierarchy "project_irq_mapper:irq_mapper" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 315
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 378
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 441
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_002" File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v Line: 504
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.10.04.17:28:08 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/output_files/Proyecto2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1486 megabytes
    Info: Processing ended: Wed Oct  4 17:28:24 2017
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:56


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/output_files/Proyecto2.map.smsg.


