-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Mon Dec  2 09:54:50 2019
-- Host        : CISS32101 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ PG_OV_GEN_CORE_0_0_sim_netlist.vhdl
-- Design      : PG_OV_GEN_CORE_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
klQ5h9hgPT4p1YBkLUYG8lguTKRhX0z2xODTfvC0iZ4ANS2ufXQ4XxirL31R7wyoNNR1hd7rMjwq
bhFP3bRYRg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
m0Wn8/fGtoK5/3nNxNBBvNhfylkjw8jAoTERkIzypaD+FUTSQmf52TpAbVY1LPDo/g6d8tzIrR8n
vZ2G5ckAbcwDRGFF5wpZ/kzyANCTceWo7S+WbzLbzhWkG5fkJbJk/tafbSvqruxodmgtrUI2IZDv
n7Mrf4GRIdC1iTgv+oM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mC2bSkADVOO0t7I1BTHPnOuMcPIdeypycvBkfsUtXFD/WSov2Pt6qF5xMTcs6woq+465yEDvey00
mpX9JC1ypEuHaZI+dtH7s+A4vYLXy34kFLryTKJtqycAy6XqNtTegvy4giaDFwDn7LgsamHSf/4D
cVGL06Ul6gm+ZOMvzok6Y9TBltlEkZOZ4GncKspHPcn3EJar4GdDxKcPll1RqSFbA2m7bWz6jPV3
uOD6IWnIflyobdLIsuB8hse3kjXBG5sl6X8AP4armpo9TNNnRIRG2FoI6g16Sj6zldS9XF54ge/w
jnsP0vce7kfzvP1LjtFrWdW0raW61dIddZVz5A==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
LC8srWyP8+H+elFwWxNw8UhEF94Tx3vV4OlwBcwFszd9xuvwYRipLEwY4ar7HEoCwJI7beW6k6I1
ntJSXGEnPMgIDe7PadSQIz6gi9ErRHWRhWD6bEDNd/ZjFQuOakXk78jzxOTKuOpQ+ExjdHImyPzK
mDR0BnkVc/QiSO7zpOf3yjx9Vzb0Fba6OgXg0iLPz1MUr0ahYIc0MAkw4pRBo6IH5ilqVbkgNQcT
G4z/0OSzsBxipE9o1elAez7CnehtEQ66g6i3JpIIwqwnpZNQ9otSnS8LN/spRcQLOUuBq9ynGkPL
sF7EUF1gLkTFFMGgnZgawWi0V0jhiHQkJuLKPQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ijV0yStg7uRIl3uzK8/hlbIaWGHa9aPC5Eu/o1vErrwtArYsGFt3RCyG/S90FB6jkuLgqwPR8ZlQ
P9t/F2FWmEkwwjGbdrRKFfpbkjh5HVn0vvLKCP3SiVHXCOWxxb5z8BV+yCNdpgdnsHFecK1M8ydQ
C530kRu3UD1LcnZcWJi41LcJAc5rvlw/SP1gbl+I1qsRNEHsb+MK5vyjgwBZAqKyqi7/UK1VEPdq
myeWeCRrU0GqEq5y/PHBMknv1SqNe0d5qzG1rmAtC4df+iivMCc9xuHsCA7iqoe+ZKnMmnA/8F6+
nY+gx8AQNplCeFxWppKH952fIYplHtE2rKQyVQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
saHlQAxOuJkLItpv5N3fJoJP3EdR34QNYHtUBFx7fcQy8HAUaZ/9Tlt2kfpn9r/pk1MmJ7uf4z73
LyaG/PWw7v3yH/KIVSLeIxiaSHoVfdWH1/RDH6k3DTDNbWSJDOjGSvMTThUKe899F8IXTD5jKxCh
frGB3Io0W4klQV7ADEw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RFiy0rrSiVrZMC725S3XkUSDuMS7Z+xog1sOwADnIBmdCChtYLUQVO9oPjXIujfg3bBFTH3qzII3
Y63fFMSZnnzk+ups3RPMBqEPPdMQSwlpDzsvhCOwYHe/rsOPZvqd7lL6QOKoA3mS9TZIP+mOaTKd
vzQiVyfS0rs+QHdJcw49jD5y7Dc3clQHD9xZMAMUHa5v8hzX4IOcnkSUOLpsZptR/WM7rcMnTzCL
x6m2UC+xSrwrb5vEz9cePMHx9NJyO2DBG0HTEDzGQQkrOCJJjvBxtB3r/E7/3eWGHvMwphSJnfCd
PfvYXz88X+ZVCW9dTNfc75jI7ogVMSunmtUuMw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pyT2YSYL1Qb1kqJz3gbKP6j5eq6n5+XOTvj3ItpnxjA20hEj41Wvi1TjVE3ZmLgtF1ycD4pZsrDf
PiHbpytiz5gTwTTYQicQCKY+Ur5gk8oN31C2FF3vrUQ2K9WWBRxvnInly17cpeIdnVJbE21hubp0
lcFuq/2DrnYdsna7AHE/m5Dy934LV5HfhilzXAFq7DJRGX+HLlyuC92P5e6wuIIxOOAOE1TMqmHF
Eus2ZCnV3cNaxw+WBOqO+gBe5n2g8I6WWHDkEQSQMvH5OpbKX0UHwwfxRNdprHkfYXSKzqmI7TzQ
BRDotT5voAKfKKRKUdPx78u4M2ViHqvPvFi2Ww==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IgZmmg/TK1NC91ttkp41uwZ8Z+XQhr9fhOu/oIc5IxzcA71U2ArX+o8vcOimlqCiIgaHzagXAEsH
IzxQd4rC/yyZwY5BgIuxNlcQqRLx5EEGbeg0hM3+/D9nR0IWDEkuXHjFXTh1KbK2Yoik6Nm75DuO
DMF88J4c5YLJf3vSRkX9cM3dzbW4xhE7cF7M5yvNJLtXRTLJmHPIydXO+4uzt/rv5hyWkY7oIXxe
u5sXCX9w9pRx+zbGGyN0LFLkF+BQ2ijeKUemyjqxS1475uzbEOVdvKhBjp3ju/W7K2od0dt2FtoF
1JyVbo8noJ9kw29ScXaMp7AR9RAY/RCV8kpn2w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 29520)
`protect data_block
eJ5676CTQfvV77DoMds8BVt+EFUjdi2128QPfwZxVn4D4ciQi6FAxglwmhSgIF047Pg0LAqiJMUa
qCWWBErLGX5BSxqD6gMNWoY3HGFMePw0yH4QB34VdWyFI+JBzVf/IFu0ZpuEyz31cRuI6WSbAzYl
GHmVd8c/gd9/OVMi2CkBQjsW+W6EbpfSHMhYyJbl6N2XPDcMRYq8+fmB9zQVUrEKJCpdIXScgRr5
veTX1EYg24kkzWDIbKySdMTXgKxi7/6/xnb184wke64M6SjzAt3dVcqLpvDNJyORI3oQU4bIXNuh
XAPf81yNaUODCEU09Bw+2jxbIE2QA52As0x2nL5tRMlPJEni5SUMVLr8wrBKfZKb2TlrF78DtPa7
eyQLfdbVFmo2oFoMaOEF/vot1jIXSkKp3ly5uziAMeIlgosI3IG+Y8am//KSBZol3S69GlxTKVsm
u4q3mbOY2cPs09uHjbunFWuH1hq6yC0VLa2etjx63JahCg0R9S47i7sUT/sFn66DJyoSfbnvSVcv
wcMLmG6BxfKvOyLdDZiiXaMD54S/RExCBxUV20Ub8m+CCe6GqovVQ+rCHYz/p2o55pdttLcexK+e
emSR9FC57UX3/BlWSneeFE46Xg6JhIE4OVk3JlvXY2wXHsODG+RkNiUhxokmx/WRbMR3F6WTF60T
KIHoSyFBiKuleZQzOzV5efc6pU8SiW7MDNRyXdKfyjkyx1p8Jgz//Dmlgfi4KaKvp2uGgzPbQkbv
CKrukvbxVgfKiWSqMRpGA5EzePHVjyIh6Boy3Q3jE4PmNj91CK7iqyiOeT12sU7CSMq7/3l8kwwO
HinRrrv1BICtV4uUjvf0RnRt+sWoJgfh/6y1xgVtL81l1llh+/P3gHL9vDSGmmUb+NZcezXoAaKy
gcLhc+z+4+T6Ha+UzNgekkxhCM7T+K+efPojM96XMBYEV1IQFke1gYVAmx90mL0WFY5kv0uGqm2i
3jNkvvrnsTpc+fZZHhLI0RdIEE2BVqbXRGEqewCP93zpa+zlfidFk/6MHkd6EGggs9KbmvM/wkOl
+xk2gVZt7oBTOw5vuVsXSRNYDQtIeYF0J2d3O3ar4bnkZygx4wO/NOq7Q9xFI/JTvRbgOuLlJxh/
oUxrrgG4gJYF2+BnEE9MR92H9xTOToXf6WFuAP9+VP39/VSDCfpUTpoeloWUf3fwWFLhwgEcOC8D
wIzhvoauzeLHW6/MDoMLvmF0mHYCwADx2xFTGjNEUdyVM+EAEWUp0QGAPFAOZcoLaFfYXCUTTEIQ
18gnOE4un8D0I9PWYQdxlr3UvEV6a5sK0gEGcQqoWUaf+PL4WhbNOIsqpmk6c3w1Opc8cV4C5hQO
CQBDlqUetnY/8hn4DgcGAP5PkewNLcVcaoXLdEG0awQjyYoBI+jz6ICjG5vdTVHux8Nzr3KU9rQ9
Zgzjgnbbw4iFTuDovi5IhmEcdC4uNk19kW+ry4tSiafD428e2u+NMuVKBtWBpeR+9dwx9h2DDrv8
6vv8UcO6vwdhjQbZGHGK3G/edeo12WogbeEq87CKLbAwL2aveDI52dQFMT1cO9CmWopv/BVQgI7v
fyMS6pJmCr5VBddvgGIpvzDJuUtiAjdEFA6FY2lJN6cdqGBFrS8z4FyrBom8z/I4Z7/J56B3LlNb
O9lmpKhF9L3TeSnb111ca516Nx3ujvA4SJoP2zd1qGxkLg5qDdGtVuHCw0X09pVm615hKklQCPvM
+Couud7ISaVjDt2MaX2AP8jtKn5djzJDnxiYVSz06lJ1AkSPy9drklpA0bjrM5Juu2uQ3skbqmeH
WBDbsbG96w15DCypdLWWlbCdMUFpcTgpIRwGEE7euEE5NJwT2mPAx3+Fyh9VZm1B7ruPYMahXNKT
XDcWfpGi3whSIXADaTzIAY1SYz79dHUFDVxDl1FPON2Crs1Dc4aMSxAF6CrrohG6WpILW7moXgpu
zt+1UznfOZYiC2cPkz564AAs5jq3uqerXnDApaH8aoed1TXTeIvg4AjihGsXYImWN3URyeQb4kAz
C+bvH5vWr8gfrNRyJRteAVDhaISOPInLyGPznzc/pjFkOswM8DP3ReyqFK4OTXNSJxWrjvbcyzLQ
VAwSPG+FwbNWClJvomYTHJhJuxsTa5HSICDgg7G4OeDPdTD+8TPQhaq8IQhtvczBDd5L6QMi3zOv
5DH5KwOfUqxXQOGz7wvb0i2C5t7cKofYV2emI9pcz4QnCLzhE/gkK7ajOtRJW/JS7zt7stE8DxZ+
h/Bf2fyLtK2juqTFeDRgNhV/vvWhJwogojO4rZNgEa3ASoEDg8+dKM2sfItWzLe2MjmsZQLLYxX0
BjF1FfonfpfF5n4+LPGnDxmfrGNREMk17toIZkPc56V4stZXMG660zP0KsYYKotK08eOCZXjb2/L
EUVvQzwOJWsQGZcATDSK0IcLAp71mmmBskaf0CQCzZU7PxAGE5h/EdVVa5DS4rU2l9Mp71x5hyyF
T6+jxYk+04XMh0mZWnNBkx1+ZJGlg2K9dJ4BOZz13uH6O1XXEpJtd4aotY7qu7Vn2+YVA3ECUu49
2PVW56GuZ+dYgtESU/PhbOhZKeIJKmRox3mkfbZSAmHmrrMy1+JAkrRg1uBpyS6s6iq5xCG94slF
AzLNwN9YPHt2WY5qiaRU2XB1POYyLIacMGRJRyj+pY5G0q9xoiomn0Rnne0FNSpmOyU/Ks9fDMBm
/vP0v2Gk1PO1zS3vPDVENccwMc05fjt2BeFNnmz8Sn0e5tUn0LzuuGkN4GzrObpOoHzPS8Cgstcl
omEaUhcpXzAIc8nvrsghjJI5u8IxbvunQmWDdavtrimWrdwKL58ZZfYVpGCroRHhcX7Us23CsW/c
tWT4BqZ6p1pYkXSKW7vW6GREqrGhHO35tSD0tV3Al9+/mekcHyBNQ9KwUhhR+/KdSkhO1B0rngPD
g2BfaGgkINyNOGTiPWWZfQYSNXeuctZoDSAlTGdmZKThTsdxLfXvKNX1dMMWRZ6NfU0dvyycuCAB
I3vB4+ZSgSvd9ISp9Mh6QzhyLkqCrXhqEgfLTit8C4l3ZGW4QQNw+Kpv81rAdR6rSmXp/MQTGVM8
B1rqu5nPS9kAHKRniZu2T415zMQsvpTS5GNlfGq79eQR7coeoqOXvpvVZktgB0TjNnbOatzAhrkO
5UeQPW3fnuH85JcKqzfqYcWRe3kH27zTfVNP8fxCB7UMTl3lW6/2VxXcn+mB/vDY2scv8CFDkh5X
ZMWsqgEgBrUS208HQs2wT7U8KK0HaNcUZq1+8yLV0qb2zhp2rI9ZEP99mPp/vrUI3ZM8DsNpoB4Q
O34w1L1e7/cIu4+Iw5w3BxNq0Ypk3LifDzq3Xl8hJFuaozoOjxdTzxZG+ccE8/sPH58wuyjvH/LG
ryNsdHlliTp77e9luTF8j8jCYSiqlArzGr7mqrNV8rBFmUG+16+c1Alrcsn/T0WRh/X93TcOBFcI
/0O0CO7fTUm4WC/QDaf87FwAvXqT8Tz8LxhDI3rlXO9gzaVEWeTd+DpC44sgIK0kv2c4dFcchKRH
9d2b7+DUrKwHkJwXhsdVD6b5qteyafdyFBeXG4zB1sno96OgczwQA15sUUQeKS0sadK6AQLoGu7H
QGIoiMsOUWgSc37ZxwO3oha+5NmxpxMW2ldSgrOavV5h83wTEEsDdRCmdSK+lziIWG59hFqJmapU
GK5KC0LG2UKR9DtGfMCb06TCEUKRqv32M+Rr6QmlU/E3j4WjZpsXSvmGoXe1I6ArPm7ck3eDnZ7s
fXECJGXKOV+rouBfDdsJCK4k3VUmXiy5pbN8cxAdbPWyQY2wx1Rbqa9k7hc9Vn+2192ePEEtZj6w
91+e6AVy5XA6HNHl2F4DVarkHILQ9a9MNdCaFrrUyQyvkF5Z20OBGNlga9ZMiZGXhWmW1CrmXD9p
TV/d8JNYSprY3cgXOa2Z9nj5YUUwsHb6c44Ty1NOnm+OAN1M/6gIabsmc86FJ++3g+YQMiXuiBe3
aWfcYW2hCI3HttqD90oREkQyEAF9GPIXLCBULebutPoiGcHeHDPuYaP6+Q4HB0CmLU1Iu866Kau+
zXZ57cQxAf+XXQv6OitpM90iGhJZluGu8yWi5sWBETmjFp14Pj5em310DPcFEcz0j+F+9XvW0oUO
7q7z5ySMymxZm90DUIh1ft7dpCKQZS8UHlvhkmW7XdFmZNdjNivWkTVfrmleQhH6VKpMVE/Eu9+4
brzYrwKeDKAejlRdYisuK/I7vozxl+jqBnjjw5L4uYS0KP7d+shojaA6KujI7ztuMphMv84CLuhJ
Tjw+jfpbIvDPL4hil6ad79vNLUeHiqz3TO+okS7DihkBfy0K05zWGWxTUX7a3cEYlMkUnO1ahf0M
pERfMap8mYoR9NptuOn43VC3gxXMfFMaQusDAN5wqiMOUfuG+IpoNpJLLPE7iKrLsyWjM1FScur2
bnBm4Whgm3xySfjNLOQLuOCmbpD99hBD0qfNWI/1N8nw0X5ygZ4ZzRumzqss9Dj4PDyWNRcdRG/I
A4RzVyHJUZYzfBsOeCOJ+SzKq154bW5fLHSF6EzqzjsBByd1fIp2JLHhhBZ2J2cDf3oMv3pZyua0
S7AFYoaDC7a35PFenFGJeAUgJQdMjmTUyp+XE2oIA/XaM5LlqwPjRJKWqze3GZ5aloWSI+0q3Soy
zIV93GCt/sYesTL64EV+Xkxpju5FfsBjiKX+U6T0k0kGxV41oZ9j44096SJ9Q5kVcVm6rrmhENP7
YZTkR3lTUL8fPQyBd5gcJHT9ssg2vrDldi00RMiI4y8qy4mNHniuhBKXlP1DcdDfaszwXtvj9vzI
YIc0OXSXmZma641LfOgS+5yVMvegFJC+UEr7ZoMqZZvobinYrNhJkzmsfXDe+J/Btw0mefE9qtvm
YiNN5oIPLBkw+mQUKb3c6QXf2LZMTIgDLiOAbw10oq6TTTR8b8v7MeEBfi7DOKAod737Rt71Aiit
m9Gs3+rteRC5mYt4xSmuzMYgTt2QiOv2qCiuRw8B29XE1Adw9qg2jwX0xmVPsAEG0p6WPGG5Ouve
UqxOHJ5qGKtZz2PXkb0j00Vdxfw2EA5wJpK74C28mtxZYHD56veNvslgpr8TfSFmYQwckEirmAij
KVxFcKnopl42xvho8be7A/vm9UhyB9FDF+4UVduJCoIiKKihcr+NUHK7cWiM9uIS5YeZDZLlDldI
PCofoKHIhhI05GqfRASJ2wfRF00aDKqxGR9qdmOrJ10pPFsTmERQkxSOfciSVP8pUr+cAj8W+cfY
rm5T6/3Z2FCsglI+E6je+1Mv+ocVR8WrIEJUwrgJTyxFzkR0aU+OVVQUUH16P/sWFDe/S4wAWNgL
oxbPmjFMCzvyclq2gXfM0cwztayNq31lTHTOvky12Zcayx8W9Swkhm1Lzmo+rm0aiyVzCnx+ioM1
0nb7H+Bx7gILwt3nrv4oFDgC8kEBiPtbze+yrt5p8fqKx6V0Q+eCQIdWJeI6OvcS2bbacoIOtVJf
8fwPTAAQYoXbiNyzZ0qQwEuF8nl0aiw/mfhSInxN8cRin9kCSsrjW14IWsG2qoydH1jxCh60WBPL
0kyvtDb75nCwHX1y2bmJuSlpKI1W6ecn2XKsFx6cmgowS016E7rd68sRlOmDj85td6X7UGPx6/7y
RjRQatJjCTTls1+cdiD6zmdfmEAoFDzPpKPi5j/10v137/PlyrlQ9ff3G6Gb8BziypbAvkGCOdy9
A0XxC74VVHZdGQua8XB079B86i9bWipuzt8GHsWP4TKJ70rTCki4NPVNLh9GdY3BgcLbs/mAD2Zk
axhPS32D5VhgTh67jXnjmn/8baCBwxT7AdhktYxbT7InsGCKcupW+8NG4WhkqsIRBCXpT7ni+liN
5SI3EK3Np7Xre9mTb7VH7u7/JcRlnl3+tgSZA3ShsE9vplOHRT6KXUW/QgiMvuhm2EomM80r4fNv
YKO1h0CPtXvrDOjkBAG+N9w0uvBdKeuiooT92SW0gq4DUHFmMxNP5aRdgVHya2Rc+O9AP4ESLUSU
1PRpY/CtM4YKg0rA3waI1Mnl/yGeP0p9zEaUPkIfuKhS+6rS/KSAf7Wiy6zhmGbu/3jZKMsT2Zc9
KMuQT2LLdeP6tLqMY7IkaLqDaB4qxKFoyOdBV0Od5wnBluNXhiX/X9DnuU9Ecj4M66hDCEnkyr1s
xygp5jdRuHz7jwdlm/XrGhmF5tB06A4yBFTkEe4EvJjFgwYLddPtxLcu2XVlUyhmV5NjlLT7e/3w
qhoI1v0BGBaceP6dwPcN6eC+gJxs19G2OsAuNQBWxnKz3yfYYX583+e6iQM0FTxMo4zFVH5Ze4kY
iUXzYtH+lLnpb0os85IAHbm7KpItq1qGU2yaEL6eEIZ7VsvXJlB5gokqxUYYOKJYzKZas6o1b3nV
bfQXuWWhy2kqNtvTr0Oqg1z63q0kA78t75y/kIt98bAuaTBiodG/UuWp/ipNfeUSSG5CbfWNqVAQ
wTbCb5moRTaGCKd5aqkUDgpQMrMkeBCW7pVMmQcMkybpbMSGloqBzhtD3HNCKG0nUNLV4KjAgh0I
YHoidALw9NMWY+PNaHR9GdQEXR/nE2d9UBGRfpGDF9MROUC6N8qZhtVwSpOGALDTpwfuHmqiSxJw
luXMZJl/z0KWw9gVcvozIoj3pEnacXGrH8nXK+wuYRaBppkILx9YqUpRhy2MNmZBGBznE5QTtGpN
alsTazHl1CGFgV8ixW3DD5L6Z2DkDrIs9zawFwltJ5171v0Smmc0tcZYoxWvOwzTB5zXPxoSUiEI
Zm1jvdV1wPMINRVCV42mKnJMlcQFLLst9VvDRrNFKWX3SJBXdl4JiAlB0XfPCu4tcv/C683xK/GC
j/NRN2iMd1MmbbNtrCOAFb6lrUIx6aHrmRo/zyzSdCGG+OxPvXAM9MM1lbG9ZqATT0tlKkR6a+OM
YOCj0hTGtXXEyYMvCmXc+0fsgyEo+zAMm7BxAfKlENFuhT6fTQEo+OSZkP2rdr0cEfikNoCgd5am
NVoDHJxvSH+i1WTmMSUsm8mguJld44fvVWDuKWwPb7qOfzaT3ne2MIzAur7BoyR9pJHgSj+fxFb+
ypak5EhE+tf05zdHux+5RJip703FQwkIDNtAjL9N1aA4/c0U3t5XdqIw+dWS1mCPbO9EnZdWqnxg
9sHBR1vFYDgoKa3rxa7uptuzZDORYtkPlLfT3i1r0m4qwfTWaOHQL/sfaWD0iPHXE365Qt2yxWdB
QAcXsUPjWc8ula2Q7q1QJre9eUNw12fWJ9XhHc4gxisbo8F8VYGw+wS0ZsXzaSFajspjDENKRwQt
n7fs2964fbEcoddEFmjjBSM+e4Kg5LgpihU6ZZiBTzfptI6GBb3z7UJk+lTGs7Xg/lbB+JaDclxi
iowoCxV67Txg3OxEbrMKFXE+SwSe0uLK5vQbQlL1/ctjkBViyh2bC/BP1tgz1tVCH4uVMj2zSABL
LIdRZuwhnYLxlUUcrL/Z99XbhksWrc8yfjGeWDVXXhtjgBAXo5jqYKhMEa8CGtxNeN8Ul2ayqXZJ
dIAEujoXDge5tmI2/L/R7Qi3Qz34tDFnOw4omdgDeeWhQmGQnhfttO9XkFo3sOYBQi0Xk3DA+ofQ
/lxdpQ8pzitWb/505dSL8Rxqi+ZMHsoPnd1GUlc2t8BxwNAbGHFlkxQDVqvvzymiFMQa0E0AqNra
nedAWBt425PTPhaAHvFlVUn6SrQGWTgdJ9pYenI8YhZuz7bgNfqrtGE4uo9ObYQb26XxTw47UEbV
JmXAAeMmV7XR0MNZC7erdefInkZE2BiOaEUYkTpLxkvunm87IGJucHHaw9jvzMB2nr8Kn2/YoHJE
cSeajJiTu3v1+PSook9j/uXvX58F6HNdfonjvquVnrao3nPnjqkVzPw7qe2NjzvalYmUw7QUdu7c
8QPELSK6ac3rLieo7Ludf8kpk+fqguG7xcumBBc7gaw2wG8cca0NBMkCn4CFIzC6gX2+G4LLak1w
kYLr73dhRFhLbfJje+peP601DnDNKOT0STs0/ILrqBqaB+j/tGcrW14JVYG4xHck62qkR5c7cQS9
O+J3fbgDCRujaC7G5O3gemSBPt+xIGp1MHOy1dBOaQoLIqAMNlABso/pSjett3rZmrTNTvJoGgmb
cUHI67tPWlvT0BiXZgiP+RYphaPIJJZaC4/uIdSGDVLRIhEZA5oNRODZ2Bdv3TkrWh44iIYEjICB
yv3kzj9twFeDVy9HS7DK/dzYvzr7R+oZZ0HUKf09dW4xRkobaBedcIfCoD22J2Lt6A27r8UVPjIw
vtVnTmNTdan/GJzMKPcRpcgitP0ZGsNPkhfhVXcBD1scg7x2pW//1D06kAXSHRKFXANlgc1LhH7I
OVjW4w8+F07JeQAFWVhtLDD+TP881YksrpkoEGoe95SItd3u1kVljnqawB0eh07I1MwlTAXWy6LD
kEgMiChDKNmEUtHMehfvzUzwywAb47zMz24u6DaPw/itfPikekExjX3Dpmk3aUg4/hjV8uZHL3Fl
Ub00a0xToDHKozs0sKrJx403brlhg17d/iR34sfJmrSHejybxaZ+iBArgXMYaIr8KtFRicAhsPMX
S3oQLI3efnOQzFBcy8Ty9UHqpIJ4IY4a4anC2jsAKFTzTkrrDghgtYDjZuCH5LxZA2gSk/BCEH5M
hpAxvpf/CkewJ1ejzMbykwtbLdT2F/WumKzgUlFvUZVEIcprx5iooO6W+CmljCQUdG3q7kgQMsIf
ywKNiqyyHH3SZcAUaBRbwhXG6g4wXooBPZjYhiQNjzco3E+i2y3by7DfsRdyhcp6bPInmIeWnbSe
bKu1IEGzmpsUF0WtGSrU8+vwb9NStI9YTHSHSxLcYvvFBIhB0CAmpuVQlUgXHFWo0l7KSJN/QjVl
JnM5b0u85dRb+hLMUflP3dpf7wGeXt7j+ZxoYkxytvX99O7awvBE7c66UKIZVDKRG4vxAdrdPtQn
oPab/6WMHKU9dv8rLbG8+gwf9yooFsW3ETfTYdZvkvkmb8RUfVGZQyYdGWR/sgLKOL7kmHk6g8X+
1NnUutf6czt3jy/Z/EH+j6CweU7lwgurcau8T0qDS0GGbetYVlbIQb/bDJf6uEJTWN8asP0kZC2W
T7jilMJjrM5tLxTMG/nnSdkLv+srzb/wG8gBCIg2n4+T1d3XTu703d0oh9Tf/xdUOx82qA83/GQl
aFfzCfEiBIbUCcdvK/zwIpzC6+g8ZUDukcY8cLq0GOcFABPHJPknyPhC3d9AG2crWsCJqyfm5FDt
iQqGD2i0CwtacPToYeuHW+qV3wA75AXohLgIcXf7OmglicRPgigc6puqyqJdud2fcg8SqyG65ao/
7bBtIesUrUzOWDvrx9PRYM93BjKjtR5EdDfzeVQVgTsr4nlbCCRNdnY5l2J+US90bLTOWENG/Xj7
Q/VRpafgoOy9fXWuvey3b0+2fzzltsw+yQiim95vdszyVfCAHT06587EMLQQh7svHLzh2p8Q4A30
rs7mIw0KvIoGzlGWoj2kZe5rgP44E05jRDliLcSrR4flrvrPdFTPuy/qOcdXHWB0zl7LwiLngyTS
D+LulveX3VtkoeK+IrFAyIMJ5EHzgbIvu4ffovX9mK6K2Z/rldzqeySrtspkE4IzsTnzhyFUgS3p
BcARRHtqotPjGq35Di3lGHCgWUOzugqcrCjYMh7AgkRi4v2CiBCiatJY8w0aKR+lK7YyQZVagrLf
9qpeLMM6OLt4MW41Y1Smp3AURkOmK/abOm2rAvyJO/LlwyGBfqwD76GsuFp2nCHtaWCPpajsofkb
KYiu8jcUowoZUgk1oKj7soASZ1sQ7TI4j2LcHl85wR6HvNeI5n393urE+TcUu4FHwHBSEy3LfVwY
RIrz3psW7+6Ux8lXT7OCgWN9+q6prlImc0SnZ1TknBsjmIfA1Mcz1ERzQXrpeGW9sUc0Kgxz7MA9
7PyqBlKshXDH1C050xOwhoHktp3IrmDylJQUPkopKqIfm/IVtVijMBmUmhNPlVu6ub16XwRypNZi
Wt9NKZIIixw5eOrEnpo1TzGp/4XOgF0jy1ShOBPyHB+7few3sd0tGre3xTmcUxJ8ygp1q2rj17fe
4JXe8MhlLZzBAMPke0Dic4kCQiw49LO9TEVuE10YfZLfKu/xPynUdq6GZZxecaz6ivWuRbuL1YQH
AYV2DvrnpRFvqr+RJTTfx/8i/5mGIiuOZsV0XEjMlAp+XG4nQnh1c7yzOY2RapOJet74MEaAz8mc
duEEp7jB3Q1Jj5+4qjjatL14uEYsTO5/3Cjfyjwb/ljoVnWydhUyx5YkBTYOBUzj9KLDZP6VosRU
DpPxpdAMdVicX+B9Eu/u1CRphyKKO+I1PaAwkQxv/EDP6GKTpceMEwwg89HXqJuMkeUssBYXFlL+
ZnrnnbE4UWdJ39yfMG5JbQVwfZaM1MIyj5DvfuAzccByPYY4ROrv4T8FCu0IkrSV2DT2CRyDSBo4
qXDuYTDiBmrpN5fBNzYr5ZbepGo44wYfzPzx5GsQ2sAAJ8Oqyi2E+cN7K9gF+dG8nq2SMKhF238/
ajXSZLc3iAepnAvcYW2OuBlJRFP0Epg4krAh3XmVOUQqra0ST+YDMvgSfA5qooj9YI0UyfCioKBZ
SdwPG/lZPAdCGpXe+m3YCD/5TS2IM9UHfKZbvbiXoIsTMRJS1Fld7yxNUFUbtNtiO92kU3aagIAX
fwwb8ye+6ZAZub6Sw22ynaRd4WNGOv0TyJ8pWRT/HWu6tWAzv0YKd++YGCjM8Sn3NpcP8xGKeDw6
lNATzYPQmCSsr7n7FdS+2G12X0LDk5OSSQqv6JFUI+9zfsu/bmQ4MExvGRrDvtykpp69fz6KzxJk
MsI9tmvxx4104HrzqNP+Mip6WmOpr94qAZoGvTHkVPtjNeHqFUUC5MJt9EDtTmE1xeya/Hf+nLWj
YRivIetjQlTC8q5Yb+owKOMopsDxcB3JuuImzXdYlA95LdJv1ynvT0nkS/kmzgfflxE3YaTa2xy+
5+CDqYER3h2GWv2MKKlULh5ffYqCqfEehKiW5OLKJBqEsoZnixWphXC32tM5livGe/mAWQjh8JTu
Rycmj1ORMrF6H+XirRJOVf2Rs3rPdCnIdzxE5oW/VNJwog9aPJitxMKs6OOkBLob6QHJTT+myazK
UWJKfsuiMdlLpeGiqIv6O1hP0Q8YhtQxip1XHanb9/jXJ7TNN9Zqhft4JWzQPIznB78I2fp8vsR4
ezRyy7z76wst+X1mzQXClKMv2U6FnJBm4RCqhJXeUPXr6wpKC7lX+9Wc8IVki+sCOimJvXGejFrY
DL+N+W5AZamoptPCsXodvF9sIGaCeTqtdOS2NS/Ce3HfOtVMLY6R+oOWDcp0PrZzEY+krRAUWpSV
gibfCA4Q++HRNUCnrgmyBjVb86EiV57+fSrP980wF3bR310XhdKwQPPYYDHaBbNnC+Ihzvrzu3xO
rSeyrIAYotiUJSy5o5iYvY1NF/Ik5mRRC3kGjxsveXIArGGUkBCwq0VXPCWF8Uw9aCqtPDe6e2GI
+Kwp+AWMaagkDQzQBe7nRjfIV9n1Qdzwlsvj01VwM9wFa4G/FH/Cdcj4LvsMN+NvXLKcppLhCRum
jw+rGUaIzQzpYkzf+b10KSTUG9S4aPrXbL7jOmP7/9gQhJskrLVHf3pcPZ37MlDIUxI550wIE77Q
Tda7HOmKMRSP2k6eh0T7TPOlWKW3QDP+yNUdoiboZsdwlZ86QbCzPzu3Tr0jJBTzXpvGDxLXYd4E
FFBXL2nbClao8R9emLQxdnQAr/rMVhThm89aH79n8kyexTxHnZx3b8yPG+bSwIvaREqrWDojLVJZ
EKIv9ivxGG7LZaHS1jJr4gK1M3xeW+Hsd4Di7JWFUerqDyYp9P8VdPOCHcwHyB5As1Kpri+PuUG6
LRM0kPEGeMzu67Z2TXtJtjGqUiSwdryKptyRwoMJeN6WK3jP2wMHqGQBW7p2VMzb7seaq450UIBS
IKOD1fNlFm0+n64qSQ2uHRrBOuuEUE6tBJO0jMY5403OR1mE5y5kAt60A/VbpeJWiLhF7+CzieEf
ExKyVJPdYzz5VngVYCAYVQB5ck9QAZKMNbEi4ZJqDF+iXZxnCxnq6fx7biXavggZjpEPf44KbA6H
COThf4Mds9hlSL3c2DhLOJqRrkaMDApopv1lr1AIpIDI2Iwqw5CgSZMgYOMyctm4yBCmh7Gegb6h
qMuvHJ8j5KQaKgI9uKmrs4l6EOowaHoRCIzHDT8xBT3AdkImrX4lfg0s40ScqnD6kNiVOxYDvUXr
R8cDKl3u3EaSUgMjPwr2cMIB90Ld5Oe+t8YTfH3QB+wlN5yJcR6B4hTm/PKgI9oVeolY17K943UO
L3tYsoSkvW60uRXgsFYWMqBex8+arE69ulbFVSiSVH/p9Yy9fbx6pL0WNfMPA3gg2mS/QQSFimGW
5YKoIx3VE1jURLl3MKLYgHEkP/YvFMxiup4Cr9c0qepd2V3jn9yH2LjlLsPPvab1tzJEryCOF82I
MaotozdX29z2e1LSJ8lC5sHlUfqES9LsAW2xHbMRpCyJDzSk/1al2zxQe8n/SujrANcL9mLaf2GO
8MOyDIj0Fi/5e7zanu7vzk8XXEarRQmBgzfsaysLiYDc6W/0PkzxksBIXL9EHhNuwul4D3qo1s/F
e3fRXqd762feSjz0XPuYN8zB7zXc6eqReUdrR9pFJXv0T77uFPywzFjbMXYx98uNPH4s8M+oyIdQ
928yZsodhMmqnUMiBsO2wQ017iaFWoN/jevlV5H2WRWUFa2kLOephSmDozA/reW4tgAK9zEQo2Fh
C3tBZBcMC2RjfSHvaOOPoL93RQxk326Aqr0vTXQ6Pc7HUp6lxz6prUca4JU9dP2aReTuGab7V4mg
L8+ogFFsr3t8uAiEFK2PH6h7fDsU/sBXhb1aLasuDE5Pyp4+EHJGzdqEGXQJ9xTxixDwNGuUeGC7
se8MTn621V8hX1Kbnl2dvhT7YIObReqUrv9+VVF3GVk9Z7yCAwegHoaCy5e0HCRHYQbYSshf/U2c
VJ1EckP87ZfQTJhO2OZ5gKtaK13/jiE71/+tYxYjsOC4K80AbPhCCosXyNGcMHpuLpR9yUC8aRpZ
kLcy5amrI/U436rEzO7Ii1Rqp89oA/MoNazN55eamJlKTeKuhI0e+HQdSr3WYjEcEVR+T7alTxy2
arKQROYKIW6IogGPNnTB7HW47OjDNCg+vfHVJ468bgcbp6wV3hk4fBWnf12bpdcJTTaOMTg760Jj
FhWk94g8iDSUS7MMXM1zQMGTNSiu5EqbkQ63xWK1LvRckirWSBgcLKUdQT9R9K/YTgf92CjvS8Sm
Wyn3IQ4MRWgKUoMJvbfsItZFGr1v76H/YWCFcUSL6EhaVsapsqBOg9lzOtkXztIVQGglqRXGP2cM
z9enu3VXDJ+pwTVp03owzweT7BOnm8a4wK0vIDg7awOlU4s+ddTWThFARb/4UZw1UKbo6loqidPC
ttROFrBgS2FzIUFs3IVyYQhWXWosVWi3WA1UERkNpULSBuJJM2fs6YlqACGS78ZMalcMXICF9DFL
9chDkOVXzWmWktXFCbB4HMVCQAxLX9xFy6v9Gzq74Gq33bPvfFdTC+yLD/elVmq9zYiLU7U+QJyu
OssfKN5JO8iVTsgm9nux2WTjyKpie3qqWq4pOtU4lCoOZd5g6IopAhXI5kPpaz1RKZ8dherIDPzX
XeiTTw+TxaFlMxt7S4bl06VjFVpW83Vrpl28tznTDvq43uKJ+9QFo1umkLJmbI9QzA7aAKtuWPZ+
G1AaEs1010fqJ+YxxQtO7vvMU+Yqh6c7BRZObrw0vL5z+ZTSEfIZUbDkS/2KQOIuR9vKT28wtbpO
sf9rI84Z4d5GeiVFXQ1aOhNAxjoBmbVKAoGN+rOus1LBCiFCFK5tpC8YB/UTwOwZ5RdASIr4fSX/
OAjIyiUGBWjiswr78ZbfPs/j0oVMrewdQ+M/wl5TzyPmKyK8kqPC69vhCd8ddqRQ4gqx/u14chpU
0cn+HxXbPNnfzhkJJXwewLrf0wWPb5z/uhL+JHJ65TUO5D+Vkl2PAeUpmcFqdHTmFqCnnSIG2491
qK5VwKJMgKxSfzt4vQhFlXnWqE+d1BUgIVPQuedEp4WoUVo08TPMFXbcCBQ1cGc4r2/WkzHA+eK8
Kl+QmPvJqAOsza9EJBTQKcHG0stfK/TWkaOEwioinuqmaFALigLaVGh/HZ7mvxyw69DnnKHpkKhp
9kvs8FWiilA76nU7dDlwtrHgxi3K2XacHbRwfOTa1ot1i9ehRaBnNuJeSgUyxqjcF2zWZrKEQlv3
SGSZ4noNBQYze2mqjnU/hWdOVCQOP2A0NDx07yTd+xkekDzYdbvRFWu8geiyUr2KS7x2ZdBuxEGQ
Nkr9fq65AKCHzEFJ/c90v3hARSN0AUKtihdxczM3pUsXxJs1v23n4fUEd5oGW0sJnMYJZuTfgi7d
qd2dEBpX8O7JVg5gmbGRd+KQhDDJwI39X/VEW9/ukrBjo/y4TsZdyuKBGxW7GhLsrabwU3IluUBQ
HDRcbPutX0tWvrDSgBKF29zoRiy4AyZixELHC+WWkMnnS44YMl8VlHZyJlZDdvXkTqnF/CsVGacU
CI4VechF6taS4ZO+B83E+tVWQV8CPUfZlj6FoqnBvkHZLKK1RgYYfzjYNr1Qy639fimKClIdbQOy
WKCcu/yy+euRMOQYGY6MMYzJ3mZxzgq5whqH8nQK5T7CWphSkdQelQHaujC8UjH+5JfmGqTBkrnC
9zdDDepdKhb7T73enWv/nJwFcVT39z3S2vrExEQxsXC2Uahegn5BoyWZc+oumq4i8R4m6FnMxlxu
suRiAZh/41MU45EL/OAGLXkF2IK6ktJhEmYCDUqKYHS0uqoCUgLPDKM4xuducEWYNtgJOBtJBEGR
YOE88cxkQoPZyTVQgM+VNIoG08T7uZvkIB4suXFB3CDp6TK6DDeXZ1lGchOkNBz0qILi1pb7F3M8
+/r7rEp8P8QkZO+AW624WkFpBudB1Ky/IxfvlbKGWcHELpPe/jIuzzfdb8NVJOOszSlJgMc4ADD1
w45lzG0OaQKFnrgOjiCg7GYTXWnv2QF/RkHu9JHU0VATkV70NTljdMJDZ6Xe/AoOoa9ts096Y7l9
LNK4T+f0dccWWMyIBMqV9Kif8rqQ4yaaTjV7vh2cytqONKNpTveciwNlXJOKKpFPg4e8BGuEE1J6
Dp9N+/XTVemEqqol8YeYqAa7qhjyn3ZixtJSgP9RpECh5+raisNFWXBfoE+oEtZoLdkhUW4N0WoB
O6gKD6xNjP3qBIEZTtV4cayINK/ya6DDhr880MyAUDZrtESjHytjTPO64e9qT/kOW/SrgRa8zTzS
U5OL6IsHwKkYC1kmGfRNA/kWoHiXI5WoBiSHKXrSQvUjexprU4PixQYM27gU2rDrg/zShMvL1QbF
5X8vW57mClYem2uwM9EpBhEI51ZUyxa1bvNxn9M/5dervr8CTpvrfC6YGmIhYr17MdIzL9+47kMH
OutLLXPdUds0r6C67lOvecuzE0Yz7yxji1R04PiN87Av6BhCfOUxE7LqomGNWWlDWglHkgeLRiL7
JXHfsOzX1hd5LgiqRILghoLLE4iW0yrwbXi1dz9ii2b/vlS35bUxHPQd6IYAjKtAOkCCMWbZXbYA
NNN0EApHWscFtcxXlP1W43CzSMeMpusvcHa7ToQh/TPJPbcVH7JzT5CA/HY6Aa4BZPEWVOw7bkPr
lzTNFFqndM/5CAlaqdM5Id0yEsEh2JbWITu2/feZ9OGS2Ynx3UBPlP/3+P3Dh4Hbo6YPzsLO1qfH
UlriCdoUDKsgODYVBPta3ST3qRBOqK2zS90OiZqwnke3Zl3FwoCdQaMim5u1zQTyiMTCZvGcjCbe
tLJkDPaHvuiI4ismzg1wc25TTFZJpaDSE145siTkprg9bp88cwpBrr+Dstv4BDi12OVJfZRAzHv+
t9iRle11YFfJ3GX9gFd9qVFG/OuR11dnD7IpSb8d6L2VJRphxAKxwH5CevEL3tnvTPc82vAXhNSl
BHJQbknb0iDqlVnkoRqJu6vhsSP2SOvbbEPvpBFoktY7Z/61GTL53ojLTwaEBO7mBFh0VOFvTXDO
+z2yR5E4EOJk2bwmWM/bLJ+eLksrsQ2z0nNmbuHr3M7YjtJlJPtsC+Tx+unUGR4vsqpdHbzunIuT
OclCz2ell+S8DlaS4ynq5zrD8Vum8gDt4teUc/mRlg1JNzw+7nP6XPVUuDlvqJ6x7RZbNAmtoqjR
uRgmb+H4/hISPHsvi6Kkc4rUDDPSzSCipWYU510/ST885TDNPV/+lauvv8KZG/34thWlmH9reZGS
4SjTvJVXCydN5RMUFCHGZaBmtlVjW3TfXufpRucWBLZELUcCMlDkZwBQOlzoQbgMNYU4BgCFqPiu
egNhq79Lig0QsXVoz/lMwMxBGmhVJ+87N1D5cb61O/CV/jiyvdsTuaBsHVVS1mKMausvc3tDyKut
XS+vGQY+3sovBiExqZNb8PQc47aRdZ9y1YcINnU8rvi0cHc/5Da7zrRFiTM3sQeA3LmMKRZBKGF0
0c71W2k100VMKjpPd7EZxEWHR31QOewdruWzQMzNeusApNcOiMg6pe77jn5rhCioglNHYh0ubNwX
Au29KpxVvFuBAtHvUn86XuoeakOBRlnb/VH7PYMftqfSNG1C8y9FPjLgf7jYzFgyzAfwx8Cj/ZpD
YJjIcxD/uX49kNcl1JAQ4y8raQQ7AR0M8WFWlS6mpN96QCkbv6GQ6eoism3PGL87vNNxJ7cqQlT6
5x0jxLrgt/V+PM0zh43HiLNKh4EYaYD9o/jpyPUiafdgOcFWlU5NZONqqhF11V1Qu8cX862D8gev
0IKVjx3Dn4So2YirdQuw0sG2p1mqfGbvlU5XBql3vjmsR1RFt39rtcLKvFyWEKDjoJPtqguO+eDB
A8EfnpwaQ9Qtmdf7kN773PyoHyqt0EwxIGfM8NGacSucq1XZZ566PrgeemPScX2CyXKdIDLbThuu
nxo7FUZAmPmBjAtaIfpbNY+HjhrSmDrrJQsSv8yUyiwqEng4JVS3YYHkwEEktqWis6VIch8Svfb9
zK0ktGm59/qRDMkaI91DZNT7Zp1uXrrTbmmHzSENltOqhHlCiOmgjN6oS7mJaN0jqEi7vAykNn3M
1nTLr1RMcSTUst/jVoAzr/EKaPkyWka2o2VgQDdp4KIW8V9xKB5xBKs7HloyWBXBiXQPVj4NOQRm
aCC22Oi+hjn+ky9bppFRLFMZ3dLyFUm1rYXkaW6ZGgW/pnQE8lNpidjg9D3VbpPYXEv/+vCnei9D
v2gJ07ic90QG6XA6fD0TE+xY+JWvVNDq+G7tQs12u+TYWs+TfBlQtAR4TVZai/gtjrns/2L1/Srg
IKDq49WkhCjS1m6l7/ars9AodVSW8lL/HO35AWqah4Jk0qVi5ssdtZX+MukvzNQra32bkALbYzg+
7PpRI3fZYEL/9SB2GranXHG5Ty4EJTGOxUGpE+zFALTmLZpjz+BYl1EcvTT0vFCb2dBYAfuMLkmw
MWBzWeL42TASziIx3b9myFQsNSZYD82ZNvVVM6W7vl/oN61aehPjP70M8uDK8my7R4HmG7mPVry5
+lPOtWRrYubsyhLHrkA5I5qEcYZErjjintpMWve5bii/sn3IE4mCICGo2yPr4lwc/UZ8cCx3DgKy
1KS06zN75LpF3IXY0Ou+UfxJMtlTEiCM6dwz51aCUQ/rVmv2chxnV/iEOrmLlKMN0URuLE3GVsW0
mJfSwhNqPp2xkciKas7H5r2KqPqgaw/vug2lJsCSoh07VeqCdTzoQv+VZwk7/M+zh2gGxYhzqC1Z
Dkn9pLMl4FYjmc9DqFDagbm0UC0xu2ujES7dz+aRiA45etdtHX43XrzpDgorWtb8/wy7L3aBNbZm
VcIzU8Z2ch586oeFXdTLWHebCh7geQvsFg90UrjGOP85PELHaIJi44ZPm5gsceAUEqGdQsn8UGd5
bstxDmuNtCaE6/Q+Hcnt31STwIIb2firfoTe676sHJ2YXDZld23VRZTlwDXgadHwipjlmEk4thh0
dPQczPPFJAyDnZ4lxJlxslAI0gV14eN/9Cyf7at0O4dSW29xX1ptfXmDBZsKolDDELZ3jYVgK31I
xraBJgllhRptjSkAunzU3HjMRqtcd/TY2PjxKVJxJZe9apaqv1+pLJd5ipE6VBd/VmURPac40YrQ
qBtSv6ITKYI7nzf2CbUZoshIM6sIMru3Goyo3z6O6++MpmVMszQb8dvRygF5bDi1xR5sPRVRmROB
+RkDgGKS73HW/tZw1ea/bki0l0v2FaGauUB8wf2enbNLzeQ4uu+3fdbNQFkYNnMeyRxMgTWYZXQF
AADCx0j50HgwHGujNCCp5O0jhjwJUgzuzsLRSeO+hDIGi4Rx/DwdHxSvpS5HZMy3kl/hQQsNiw0S
HAcJiEobgg2SIIguNVd0YDLYamMLFIR5cp2+PhdqT8aJzT75Xp6G4PNW1I6d6Yp2pQcsyud9A7as
3sdZbiD3MP46syH4CK/KJu/2R7yIZ7z4Tr5J0XXDiZP4Z4CHms/onn6iHsUw1ozaVWaNpIiTP6Ur
sXbSh9c+SVi6UwkfOKhhf/J8KeslrEHjMPdQ8l2pJQ8ARH1K9ru9wXKWh/5t23j9+LNPejdZLnJb
zVTF9A9DVrQZ+5vhzkupT1lgcVUxT/yep23srVM8Sujs2QXAd6UZuQKYbfebcMrgX+DKV0nAHZJ1
Vz3J0NCL1bF6ZUlVxXSsEx6kWWYBb8dDsDYQVRrtB0Kk1iMjg9VrzikgKA2gNOkZS8xB4NBtKZM/
T0BKR0HvhpFwb6l48IxLDhiR8B1wsLXVfrRCzIl+TjpVV2BSJVFgJmJHUI54LCMy+I45Ns5UnAQb
up/3yehlG0NiLtQkIjXl+QkQcEqU6Y6heiMSazZ/u2EFrt31NIxudSAtVNBkJSh5SGULBOELgMTf
wALSRPXVT4uhRfOBWH0Rz+5GWjN6pFjmvZ1D0FWz4FDEPl0XLCX4+eDO6Kbqe/UJOfOjgh8wyLWZ
MWhAcVRknevGdxNyBtLPnSzw3/UMf6IyI8MdJ866nC43MCD7o3G/SLyvI5RtSLDRtX4ggaOvycSi
jMQcgEFU7Eub5Ebj59JhGsWq5zDDtfdAfssIFIdxeJQf++6UxOqxyMqt3EPtqGq9sKyK9zSDnGja
J3SNFyQF1h0oGyFIQMYBnuIf+RFTeO7S+Ov0KVkHcQJ9werxtLyi5I5TFA2+Pj4dpMujgze5Zpqt
RYumhNjSsrjYY7H+kdhr1bSHJpPib3EV5pUQ87NTZXl+J3avL7drBCeL9C3h37qyuaRe8WU7OLcz
MnHH/RQt69nP9xlTdjRvrsfrT9YjiprUwmX2qAFbahcRpGJnXWSPvNqvGjLjXl3GpGEof4YU/vph
A2h7+6VncSg4VCE9lC6tYiMNU7X+tcu5yXJRXhnE+g+ZmMEwCGsIO21h+iOMg7BqJhmkUNG4KrQz
KU6E4mfvm3F84TuhnORXv/wYDS27+15aosFvpYPl9YCxJUykaWzTWch64DhDxC+WDFtTaxDM7V8t
E/aRNrc1N/TaaYpT9BFiCkiRk3yN0ib89ITW8b8qr2df5wrvijddYKyHYNDVRTFEzkujs8amPtRa
owNMJWccFs+N//6dJIXBDWTPcUmMSdL+yYdrF+rv6iEGCMzseLZS3wgczs5PqsLMpjKf869U4riC
q4CRVqnPbT/hobpd6Tskk7HjYRmw3dCuflxDQJfig33D3hDXMOvFEw8799ak0oea/rjywRzCpcUl
v82BV38NNSYN5GNMDDt/8Fu2EKcdgxOIJJiKnAURpoaZe8vwvwmkfFj8oG+oOm4mrHYOGpt5RuNl
gxEk4uHFQodAMHcoGtS6N3n3/PtkaeFHZj6v+TjnktRJu3DGTOUGZPjaS4LbeYFIGIi8hwhVDxMA
+7oQ6jq9s7Kcjob3aWUE6h6PBgfx8NW3AtG7Wt1HqEycXRvxRiqxZbUx2l/mB5huoFFa4jqC0U/3
uicwsXTfsiuX50ZNnn/HgQVdjyNtwA/NUvdJlPqx8rWqSwkf/pElu1qTMA5yD7RgKjnb2WtFNCj4
YNpmmI7WMFX5GLuBg0R6J7qVtmr/UBbsbVO5zu8ZCE2u0h/t0trCx3PEObziehFRDjYhduLKQYpj
Vth9axRJAZfvMJ6a6Nd+24DKFV2ghICDSPRZdySgdNp4/Cbi6bdsdGfIub5I+vm37GRKrhA9+mgM
u1q2feT56KoTDjOhsEc9Q8V/BMp+7r3Lv2tBAGdQKTo3dXbyJlhY6nudOiDcaXxgxPyzdvQtMXHd
f3wBnvfY5cr0LeoxWiDgdUNROQHDrT5NapVJtsH1CokK1knY4n/0tqSIU5lyIP5K3OTE7R0IY6Yb
cilbA80decyr6I1tS8rLIFb25fHtBPfvtdEIi02kTn/jcgbpMTKPcQsAq7Bzf9mhgomjVTjjYHtz
akDHmsFCiW+nfZKM4g63qTRzNlzptiKmiqw/XTAsgvgrC6mzEns87kbVbeYmSMV8+VjkerJHQgNQ
4aCKIQ8szflrkGVs+ul98wvqGFi6wdGoiGRwAQ7RquvSbCuC+Eoh1fAT3wGwoGXA6PIb7G83GG+Q
2xPZ6xr4HM9xZgyVQOM8/fQDLVLer2/yogYK8bEH8HTjrPIlWwT/HyPuCOmuPdNtpB8T12bR3xV5
ygvs5lXMzpFk4Op/tf8If8UAJVA6hUdFwy4ZmZ5ns22Z85QgcnsFUq6vhHZKsdH++Qp4sR4YmDaH
ws35u6XeUbCruVcpZStY0c4TZX4ei7gqUyczcxU1B7+2xchqEKl0qRH0P2FyHflgrrjpGJhfQtaa
ecBa6V7OmBNNql3vELt0yCy8vKRRem7mqDWNFnil+VOUPyISAu67aFlwCIarxf7Hk0pVSUoMq63t
ntX0yK3xPsm9SI/6L7TGw+m5R6TPn3Ftr9NRJA5+/XLxyomEepubhrfH3pwcvRb1TP6tO701l3KL
+BZbndjzGPKfwq62v/1wyKjCl++Ltc4uyxXPxJeru+c3hqy3HGJc9+W3w3YyouvjvPQcwZmyeZ8w
G+lyUJuo/lArbA7cQ9gXtLh9yrEp8eJx6wI47UoEnawHUiDUIPDQyQ3iK/4Mg4qL5hyMzwjFahlJ
k+qXneJTaApyhgh6Earqx6H+2hds8N+zipLN4oYTb1CE5zgll7WFE83t1MijhUVDY8rzx0vZVpT8
9US+ciTwL/xmoKoRN7ZbUkWrpakpoBhd4CzRmmObmErpDxXK+wRVUf9xdIbXiTtZn8XgmeR1BNRz
C3dTVfLKUW5lsN29dib06QdKXZg71VMqg8ZI66PEhCCuS9Pvbhz3nZEdheTeXnzFPvpGRDg7ngAw
O+P6PWwXDBJrerfTGYzpMiv9r9LfPX2Jvj3d/HYmvWhtUr0P3k1w/LI7x38pKLmcPPwit4LORTIV
xl24l0BW1Mw36Vxguo+y9wY7FTAbaetuYTi5cMQXa7GFEX1XaJETnTVzbmBLLWOrnULAdtN0f18c
WxyG26zlWb+9T8b8EqxFUsj104b63lnwJeQLQ6wzUBws68cSeaAuWwxBzIAHxwZZdOi3k4Qn9cwL
1yQ0m84k7XKUpXduZmAAeZAz9yq3uIEsndyEVaZqxohS0KQ/q9zpzuT/zqIUnEGw6qI7bCCuXeUM
OCqATVZB20apAx8div8W7hPCfzYkVLmsT3HpJigTrX7xNNXpmIOvBZA3wCxsOSWBp4uCOO6X8r8u
9Gus9G1A5HVdvMln1MCthxsf7imSewLQsfySDC91XPEIrdplfBoWf+5vx0nNrdcUQAjpUMM7yOmW
j0xZYwWRxkEk0bzrWTzO95ONmtW6eF7RLsTjeufUnKG6hHbi0lts8Q9xGjvzDRWsIvq2mIdYgsDF
CXruhvJTSyTkyx4cJrkAk0MPMY+7aoiaBS2UbUV3ok9TSMRkyQn1JbSIkQYibVMlfua1S/46acxI
6kAvNBXEHQ3PAgX3CRUzYW/6AEMWmSpRCLkTbzzfD8tYKFZlTfFRmpLbaBousfFnF9u+Jf2ZARgV
ILGTCzBrj/2+6pOMRC+fBp5QwG4rmWlyYLkbsS9rAQ+xmtnpBroGfWCqfYtEZ9LDwr0eZoauxg5S
nqC8o928eYi9VAykfPhjVESorgvwU6YRJD8Kio6Qvekl4uwUiFvrSmQUq4Dz5tfrIFsgLRUf4ZDN
Y4Xf6aaleW+6kiHJMMuqwiwAxKbnLEv9bkJHuJwIg7ktm71UNPk+caUkeunsXPSsrKSU8fXG3ovv
utEUis5PsM+8qshU39CjqAKR60JNG8v8wHZdxpBdG0B59JfdU8KSeoORjm34E7kRCqYD0gwqUsea
3Qen9cEk+mjtV4PeX+ZTYTqBkTcFSU9GH6UNaHxfeYaXk8p9aus+TYyvl7+gOWwTpuX86pHrBJfC
UguEBGLBeotf083+pcxDnNV0/tHThvfXgdmKFXPExwJcL/ItuDO4Yu/ni6spJuLNEZHNiqp44PLU
eOTcQg9YaWe6bI9OdRpOQtJz/QVSL0wHeHVyH6ki8wb56RuTtRj1Ikicnu+DiuitfBMQQr8mnthy
bHliLa5tW12uDliNyo7TBpT58fyJJur/gU6Eshm1BfIwe2USiXfB326yzD1ZAU3OwGKiTGaqjwVC
FB6EGuvpy0wNsusC+xTM61366ZIFiWzLimgygQD45Adxs1neFe3OQnaU4n7vi0u9e5D3gI+AbuMs
03YztjRBuBSYs/zYW3Ti8jI3hAKjFs5oQxI0bZY1cOsxVFs/bymGEpv3wU9LK0vf9sMPVDBg4udX
Cl6kyMEEfZA7AsOPHdOI0MI9If9f0mss9AhI4hzfYZCGiHvWr5y3CERo0pzLusBLG7SqAgxpifyT
JlGIfrtxouFGVOBFauX5ygTkBHVhyZS8aMzqdSRrD7mIDb/lQSct5o8bhmHt+9KxxTGwS36iDnS6
rt46OQuBOjsasFHltUPPl2K4k53t9dnD8w75oIdBsRhBOhHd8MEFOfaydjPcXpoCv7BOoOwdzCxn
ImzM4oG8lWWY5131q2hYlnT35OfFO4J1FnQnN5ym/yDqxfknQPJ5ktG30+ELqMADMOz/7NAkbnEo
/zavMwNZI5vvLgTBev1mvP+bySP3xhgiUWwIs2Pdci6pMZq4abMn4xBIh1YbSjmy2dOri3lGd5Bg
Ql5OZn1OAoMRXE+5OO77+/9w2c/GVoCVCPptKirU6rtFVn/dj1rJXKGze45HzANrSTNacVhafxMx
UWROYMZd5UnJ0q3IoCb/DmKNdevcfboYXlE1YEPM8VmvLishJYcYtVwi2P9RbDdV4BUpnNqWpMaJ
lg+R4xyhjacx+WolRsY7Jo2Ws2U0kPPSVT2w9PYOJJu3Y4E5TWSmmpLPsM3yIkFMioZ5QVr1tpDg
M/76n0aGA6mqWmYFeCC2WBWxdD0Co8eg9bVzGYFb4QGw6Zphjo0aaANJuuU5Uw68YSOtea67958D
EwWWiUjZr6XeAV7DV56iwucOtb8MurXEMBtuJbcDQnVvwxD6qq7xn4kUA788S8y/0Ch1hMUavVbn
l733D1y9HWSVzwMkxwAFI7A50Q0J2eMGlQsi5p5HjgeoRiWc1hlC8RWBU8NvsZdlTCHNxW8AtoMM
VfLAmTzn/K16cx5v6T/hAdoPrAS8QEc8zrb2GDgi6blwr3BYRwcKQf1b0oWsR9muLEV11mKwKOzb
poLnoS0O7BAQzsiSatzg85KDz36tZILti3xwBXBZXR+9/OE3UCHh5XI4XR9coLjDuJVgVCI4X1jX
MIe+IEF87tGEjGlf+ZGnbKCJxf6a89C3XVBEB430cNkUx8hG14wCP0Cc+HsYHrgLt69Ma9RT8wEX
J8SzsMb6GIDm8SRLEBE9YWM6nfHy8mCxeIUeQaNtU+8kojd5UaNhoR6V/fu9q0qAfh/aY8jijGdw
doiA0Bb+eRHKgvtjH9JNJzX0uQVj8fj+AznQFNUqiLpZk20vYWvTSv+qoHqJ3J5JiiEWrv1H9bLg
+mgW4e1wZ9ZKVdwI67NXBQXz6qhFZf3R+4+SWgyEM0ASbvqR3oIVB+JaQ+hhpZ+FkabXvUIk+UoH
01iNHZYPcNclVsrBEVvq8QmjjOSSdNFL0kPMp7In4XMCdKqS2ovlcowqCfDMnU+6+23i0std92It
ghnjl9BnnA8V58gHqRgVbY5Flotidk1Xikfe9Qyw9WicUz2dM8073QOCN26Qqwr9j9JRVqrtN2ey
Saon+n3bMYuF+P1snX2IGnUwc18vGofyMPmJtMjcnyI4XsqHrGnA55v55tRt6hfZDKOCm0AcuaKp
fwsPK+U5/RgRiXZspiB/2R1T8hWoDxKXHMvufViTaw0wU29qDM+ep2KLhNPqmrd72+18ThddeRZQ
FdHk03c427jd6IEwjAzUvYA4g9+prTgUB5wxkjMcwq4sqORwV/dt2Csd7Zsgq2yf4P/kZ0rx3fjR
ymm9SG3Jg1Vrw4gD+cwAMP8f8mhk2U/oyIvVU/Gcw4WLW95c6D1oiTjprvzOmag87IBBl365MHdK
uE0PTa7g8G68Go84IxwmCIDaIjq58Fkfaw1uyjCXm0GN0lICd5f5DdecXrI1NRMtoTZmfM9KVc1n
SsPgdxkoyR6BuoCH/KpjNb/it6optrG6D890WxhU7JutAt5qy93CLCFZsD/CIJWxl+yh1Ygio6oP
OA87CuqpzUbSQnTk3USHn8QnhjpyOLlcHEd4qgY3QYF9vfk0a+FW6Oby5wQgHtDoY8tz1Ug3iKZC
oxWuKOvRTbCVGShN6tvp+2PAB0NZfyijONnry8onyWFSPSLv1OYVqqYKaWRSwOMwDUjo2i9eOck+
uL3sb1n5byqEMfKoJln05oKHQiUCV+nX8uDkB4qFQ3QqVIxhRqCaTzvwRB+quwy45k5AK2OPhRLD
zDdL3+klTsYKX/QUM9b3lcOZttMGnyETP6OyYLw/8hpAiWkmTmj0xejaH5wbnHeJTLLQaWzvrvVR
AARxto9moLknOaht43K13be7KWcIRwpgPYN/zPvmjzDfOLsffh0vghrksQsWmnK0cYy8l3JkNSgE
43PXyjIAyAM/Ec2sHf1hjuBwroqfJKGz9BaMr7XB9Js0Yj/10fnX0sxbuUnKpd0qO4DQ0UC3aQ4M
MCtlUtaZL/yUeZbW7MO/qtwVz2XNy0GwOA7ZN+PTPTcN3LsrEHVCkZiU2ejnlcmGs+xtdy1AVYUd
lxFzgyByquVQax9F0M8M1p8usFLmQYVRPxGZM3zogWfbnY2bawgc5NRqoHEiNc6yLICiC61DJ/XL
XvoeyVZgSBBwvKNPhjVmZqII879GL6UVPowqZCFG85gQxQBtj31elALQpoK77mlvstDdZg9ozn/A
na8iIcJ91JRDNi+CXgacmjAEQfohdIRS+GCcm6KN8Y0MjuQtcXCbCM1JPFbLT+Mf33d3bKx7oGXp
QdX2SIqYsm7V8j5gcxg/OlwItrY4QibKCi5q0DvcOG1mCsNDC5oHBv2aND6CbS3WVrfUpzo9j3aM
gw9l+At7LVbL8/5C2i2r1KObNzH4oRAnR17ssN7EpJgzY4A162m8ZyYTYKD1pC6K3YXb2AqTV1Wu
bmt2W+n2VGIig7yUfNeO9N0x5SPmza6Tjg3Yh2L86mzfK243ed2GjEZPrbG9AmbdRXkpSp6eg1Xe
YVQb7VUhQ0V6GPEWqgv+fRxQCmFTg0lNgCD9TA7Fdu2Y04MZPHODt+h4n5kQjok0yhlDRZfyyoIC
kotbkRO3QtWwueCo7T5CnXC0t4yL+dSuevFVERDyEQt5+PT1aMnc/XwxPoZfx0OFyaGGotqNF2Rd
fcQMuK8IRSq5o25N0Yd34z8Olja2WUDKzJVZu4bene6svBl5kaRGqA+muQ919VMbwANkGXbPKzOA
yeRYylk5yasDxSSeaywtzozMmtV5FI4RSkOXwq6FKp7K5F7eFhb5nDqlmT7OwTZ0WKXw3cuJdRok
7z4mb6lXZZcrEnmLHNjsypje2C3RUpC0EyToJz0DtP75uZRu/tcrGkQK5pR18wy7IHR2oNkluc01
Kk9U1jb78KgzfHrK/YB6yh1RWif7M6f5YO1qJcocn83sKAVS2FPE9iyaxHhpQXd6FF7GHXUWKIJ7
e92S7fJz3OIXFli0zDqbz1MYGYgspBNU0qEVyutaz89duSYFoNOC8p1bFTR9FXEWvOCgkRLITPCQ
O3/K/GsOFVhV0W4vieQO4sK6NeypuT+f2sQmm6KyTO1tinTyEmQh8aGc4FAI5dBYTZYPE7C3O5QZ
JJVuzoDzxEinZDvfKzCOYy/j57p/y+t6GponKK49pWMI7vUqO4HUCy11d/egV61/dGuPOmqzsDJj
dzLJRHjThvJIBN3kmEiIgldXgolK7U/aAFiWyOx3UJYYV/n3ZbPPoEkF+p7Yjw/HNRn/8TesQ0FQ
v+i1zWDlnWOSoX4Q9Wz16AgB6w+ZdzLSgBrTSCXv2xJXHhn7mlhtSSUgBQ4GPoS3kLzd+XfDWuOL
IPTAosa4iGiseu10+YoBM1QC4mNoxKVOUcwMzgrd3DXH5e1FZ/VA5yQ4VgExKCwvNT28+4LcvUbA
A/jGCAwf8vYK00SERetgAX0BrQXS0QhDvXG8NXEgO+++BfdheEwO5RS7L3lV6SZ64/tDrD4q+GWs
HD3wtE6mjDdPDW14vdB1osmpe9buAd57Z/UEAWYT4tsjrYIzHbuIZPH86vI6I5HFjs5igVPeYnDa
2rex+ckKFxWTXroqVk3fj+PQp+OnYxHGifeYdhyFL7n72Kzv+noQsrPq8W04Pt4qrUhCzx+6/8KT
/EkorJug+vgF/BW60/QTvAwEfiGbXKWuk5RQVMrYjSZitsPFJEPKrMviicNcN4z2dqi1LyGRrQkI
UzrI3R06zuyadf/aTvf320cifj6SyrrQ2VR6yULFTcDB7Lw8hekd8W92hedSfrgLFkKj+Yi+vY6E
eQczCc1fBQXeATwYISAs8eY+Z4DD4zWncfQijKMX+EF8o3pA+tAfiDq+39+TPPh7wdoNiAF7N5aB
eCZ/ddOBm6KiEfkz5JvC57CzNCJQRsEeJh86PmEoGAK/6ESyxQX2uqLv2xkw9CqyMqkKI8rSRkyI
oUYADhlFLkoKbNIYNBL9HLjRoun9w4aXvoje7uuVLNrcgzjbKdnbTGLNJ7ndK3aSTXYYyAXJ8jHb
OpQbPliKWRzaJzH6tclAHnLJI0MZlZwMvkQ3VYERTP98mR+4LVcynmyFY7TJyAzI7ZvZKeTmzUCX
d9B/OxNLECb5pp+6I5a81zrFQPwYCh3alJYzCOufY/K0e333cspG8gjMlmCJRjBDss2MVSGBi/LB
hl5KjfDkNILwyOr7wOeo3juQMiwjzwCWqdhWiSqRg9VN36NgJE85Y2jX8k+fBx0UPt9rWviuMarS
M/i9zseVAYygc0wvfKr7mKd+pDl/8fmatgc1txp5Y5Kk87uxD4FZycwJX7/ssf+/RTw+zgsC8oad
GCfMKJHsjkddwSySAWI4u3VYSzkqOk47foAGYscFFwbhTgZOo11aHiRUTq2kD+AdTHB/0vU+kbQR
eWm0OEotcUgN7Sgxn7YhRrrWgcYMR+OwqH/dvyvTUDsDMne2FxYYej9OKt/J1wqJG1MWXsmnhOuA
Xv5nAqghxlLz+4XSa3tgWOdZaxH6xSrPI3zSuFy07y6KLx+7s2m2lmCYyw2ayNEnhfPsnaX8WBoP
MT5kqUOC4tnaM4FeExNOxMo/P81lInJw2Tnnu2wDQxpvJAMLaACP7R1Js4SCXQ0ITL1pe/Epa8Mw
0A3oOewg2e9yXslI3RaewdGFiApjhr7wDSBVp92EDqDdLXpLg5TRJQha/JHYVXjClWzQ340vyuxD
po9Rd0AGgkk5bxI9ycXdjGCa1JIYFPwK+hZRQFa7RPFImEcZv5BUYbJq2mqXl/m7iij9NaHpNo87
eLBYS2SSGjIGC2BzpYSdQ4SEpa7sTJQwNkUItcIOjhg7ZbPQCbBNaoYtS94INi0W4DpvP2XEeQMX
qIntKfRkKEb6XSoA9u20DUSUOxKKhFdJuGlfQEAy+jGjjIw03XS2nnmJs19fFSsJfJIw1R6RcSga
y9MX8/VSJ6Gk3FRdgDmouWaKRaJC5wl/uafom7kAPaJecIyP5SxDxrwqxYcxsr8h6E/Y9MDsP3wi
sFZPi9rYyS1bviilnlEf2VLyo41oPUBO+pgk29DWZFCoD9mqoXcmaOOzFAqiKHWS7e4AwOOTvwl7
WyszKcwZHnUx3Lp5p0nMj+9tip6GcHJHhNV1+gSQdo2ro5L5303sfoR7J7jbJl2aH3Dy/b7kE8wg
nhpZ6l19P1GCrmKqdTSwbgZXnVAIbRlPHgQT9r4dREHqBcDU9q6JkKAynXlatfuNZB3JYgOssXK9
u3kmTylaZ4Qv2AC4vutVQm9R6wEJ50ARKB+LSfWy+LwFZarAkwiWHIF7N6xWC9wJu8qnWWq8/ghS
yFbVgnWTLtDSB9a8tfm0ixswhG+oILjT65Xd8ZogKbk6LifTg6nnQXcv6iwBGciWCkfcUA1o921d
x+S9w5BX16wr4TnDHBRkMF5amhPTYHh0Pa0uKumuQhye7V1wwTACVr7qEy0wyO+6RN+1fOZIdeAA
m/Zh4sYE04LwcjA4IGE8EdE8FBkRdMsaoFUNoSxlBtjSKNpsutK4mVJx5abrHfEEX40x/OiTOKxd
xG38tn/FsQBnjrRNv/tlP3tnPvAyeKVo9A1oNrS7xEZRtXNyETaOVYIAL1j+i20MB1J2BjnkSbBJ
z3n7TnduZAp/dqiOIu+G7KiwePskbeGxpnwYRa2MPe3wup81cOgs6bLTXx1KL9jxp++vLGUiBILx
vvckTemdEYHC9OMetISPsUmwu+YISec6NxV7Y57rAFdAXw8Nsi0HH4b2EyAzdTahI8vf55ogXrhk
Rcpm17Rlf4slsvN4sog67AscaojyAwBZCwu6E5xVymWDrd4bElUCoJ0USjjlNuBn50R89Wn0/S29
blBTWVjDTxS91GktXfJaotRaIAb+M413DOLYWGVbxaZYhQcOEvyREwlxTrWCSXgGkJGnxWjv4VGV
n/IVLTi3vmhex1IPWg1iTwQBioUQFLPIZMkO3M6gtG3bPpp4brItLvurOUS5O+8zxqTzi1wyxlG0
gA9lWxUDqehmfOz6qMdYsUlvPJxMAI7K2iM1ZM+60k8D3kV1DNCzbcHDb2W6+8NBwjNCs9GJmWGc
kHcn3UNv3jv6d3NQ+lhqkJu9TTTwTBLtKq+Cbt3Ww9zqq2bVU2+XJIREYBHxmN+EH/+RXEU5dFQ0
+upkFqQsHVmmkE5dSVxGtwc1WJqm2YRNPnWnvjaFhwjh/7I5kinIPh65Qoz+/RyJf1GGiePclR1A
mP/pqAyw3mmqrHONuD0kae5QWMoAatRIrdUb6ZcInSWbjeyfE6DEL/pzOORa2uACLY2vf9rYKy4G
eto+1AWkv+c+ndXAAHDSoizSkC7aP8nbP56gW4T0SaOi//uw71BBFS9ex+SVgaAyCPP04opla0Jx
ZlbE4slEkWl3/EwhqT7jSdZNpg1wNLs+6PFplIUhAdG2gnlL0rCfYky2sdz/eWjO7r8QEDvwYS/0
jUhLxxIjqRgigoLyhW4ijT4XcBWd3povEPso5B/L+M5/fD1nXQFIpMI6JGSM3wONCR/It3RnpfMK
2ZwEUrQS8uXCTOjNbOboa/oaqkGZozchkqvWF/JLzddz72900BpRCGB1RiXJOjDhk0aZGnPesmy4
aX/srxOf4sCgpyn+E6SGX5BlBG2lv1pTxjakXTH30vvU/qzZ7ge/58hilyB1zxHlMAEKXn8VRPxn
wlRtYylX4t3RHPbspASTqtY/Zg7dFl2WxgHr05+T/splHXTl4CBR5NMztk6f2s8pZXjI2pxTLLgj
iJPXo6lZDos9WOSt/KQuAEABuD7nW5oeYWzpkQ+rk5n+LN4eA5kHJnr9rp63LUx7J8nJ/w2e66xh
e1d8HD+wl0e7hye+tbF48DZV12xI6zua/gyoLMYx3o+hQi/t0s9/S3ydL2V4ZhQKL7Ovk5ATS9I5
g2RyIP1KlqsMydwEXtjGunqszXM7GaMyOZnuBbmaXeyspEzzKokWCdjW1bSd62LwIqPV7ypzH+8Q
SHpl08aOZCduyKAgUMlN3QaXRRW8fKw/7WNL8tLVCb2stpmB3qOn3XFjZR5euVoCz9p8yfovlEQp
IARn0/Kz9a2eFnZ/h4aoFnTLPGrLc7GJna33tzZPDMUlJM67rcxWGiCtOfn9efKQ32AVe5GueKsw
1ldQ2TDNgzyWgfJwd9apUnDRCQ9Ao6lLwdqbKgr6ybnRKYD6kzZn5u6PJIfIHFsIdO5fhPDFPSGL
xawWGcDAweITYcY0Ape/Taq1eQhN30OkoApU7saaAJof/BzXTZ9y69v2r8CY2fcriGknPUdkdgs4
5Q/nDXvxcVpyJK1byK4y9Zj0o13yoxm/s2TSLhE6kfofVLopEluIaqKxCQvJSxGdHzwIUZXIVJHR
cuZo9QD9is+4muxN/MvjlRqbxUSCx5/Mqp0vqPFZSeqjy97Cq5BgFc1H84ciS1nqMrfDbsfXKutc
oZVKh5CNPla64rTQN9OwlVrLafeFzX0Ofngz/XnafP+FnotdSRTni0fVwVIwziNzXsia3UUpsbuM
g83J4AlXiWSYdN1tb3TVN8M3+QsJC0vN4SHIe6+cKo5Hay1HIetgIsURdjLOuqyajxrS0se1xOlO
jw0fCs55SojmZ5QXBaLQv9WsO6oJAFdVWs264/hpTWI2+pVmpn5muvKgCejaRZGDNXcpoM/zYv2J
bIcMoLmUtGlDgX66ps867OY1cfCI37A6b+1hj3FF4B8ZQlm1Ee6Sc0a3TWVFYOReS7zIRMXVfsWV
cvDaHrar8V8b3F/6ljkyP23YzdUCTwSyUJll4wISQK7iXHv83Pe8mOl48/1ObjF4JATOczke7h8T
nVtYSXnyGINlO7SQcpxkTrhtLsxUw7Hkm8wIji2y/V+HB2FV13GzCURc9gv+p6dq7v8YWKk5DoZx
/jaCrF9LLaETbbDw3ky6/u0DWi1OvAHgWhKY7ed408Nx/Q+pp3o88716NP8cCVIHApDaeB5NALaU
5GwR5zDtjuY7LrExtNJnG/dOIUMXN5bthAw+FcuFPHZTCmo+KRakHI9qPkFMYdsG2j82JMfBFfL6
/nmuLlNOafFYfeY8yO3cVaFd85zDSVz5DJkUZdJxu/KJ0kC8jw0UH9pf+ey8+yrwdzYpNMHUW3Wu
TyU8g0a45VHf8jKis/Sr1PylIGmfDBAfDh5Q4C06ZZjhwQXPXQMbXbp8S7DpFpDRNQtvba4FEujH
fECAQfvzETVusEeEoWuwptjyJitvbyWYCXVAzRv4T/DiOJ33cKaVWg8b0IKhnGdtcUUgVAhY3qjZ
kgzs0akyLbXW/dZ9+Cea+4bv6PtGV3bm9ZO0JrWZwIraBKkh0tBhLqm42g+qr0bbF8T6YGwQbo+K
Sz3UJb2TNlC4eYP9Iv4x9cigR6X3n9aMKzhoNEZcUz/cPPTQtpj6wi6UXf2+FbaQc5LxzcL3AubN
yvoL+DbiC9kDodSquBNqf+AneCNtBX703BWseyvUKFXH40LmI/a0Pk7hrCc8LvBDfP6W5c6YCfAF
+T5DeKGPPQgfRaX67JsfRruBiBV8FBC5AosshGrQmgFYZ2LUh42OoGvgkM1sJB7g1jUykgL2lee4
PUkzre9wqgoNvlRUOtZYw95Gll0Q/Yr4pxm3n0yHPjY3Abj+6N0i8gdLi0LDmP7lVR1HswwJnjZB
X5vDUTqiUbJ7fQMtbUTqCBfCFa7lBTil64x7EP9XjCtcbl/mKVGBHo9Uup+S6JzFcu5FhEA65Yfb
uM6hXxQvDuNivOENSRk3TOOT8F7wn24y+1Nak892/nYH6hi4l+Gr0FItNtooE16hbJ6Giphed03e
sqiAVoENQNTxtT4rVZVBBFtFvjkTEpBadEaQ5ethWgwmzvQc+NAqZu3+S9Zn5O7g+oWdk3fNdzd/
7sQGFboGhlRwsjjN0HWZzAz0RbLpKnOYV/hpzGHuA59Z7ZESBaNq1PvMBZjDZvy9GNKJOo6LFlgt
o08zcEyk9oRW6MwEeYBrvJLyX+xH/wXf2AHazJp5koqAXIqlZr3CHyaWjE3ipD+9JzNJWaJ09onu
gLICCY3ff07Lmk/bbNjzUiK5lFKtM5UctIxzwItQw6zQm06hzkj8kBEU3MV58tN+aZ8LhgKqmmVY
WVjF8gB7t6y3Z9mi1cKcQYv0A75UyGFcpDXxdNkfWe0RVhjLzL3C+K3dLUmHAGt22wpBhwhQImpG
tE5VIVAKxzNd8KilusEByzsl1r+CrQ/5EIDTp2IhrBvjvH6hizn03vbr6W2HIje1SUOlTaVtPRBD
kdXi3sjEu5eLUToxqMgU6hf3bkHhJ8plCUJnR0PcEncF8rN5CBoXWXKnKomfewp4uzIp+H9ahTF2
L7GRK3jfAGxCvAJtCMiAZJrBzVc4ZFIVCdeAIi4SvxHPOQD0fOfmce8ysW6DnFk3Kv6vqZ3ly7/G
YYgGW4PsWwJTLggkWG/W+bVnlijoCBYyNvjy7rE73CfMb7AmZJy/ZGUMZgKn2L3BG61DeMPomUH3
4nH+1zEU6RcczPUBFWUtPHnXaAr/uKI2iCtI2qromusVWemipCyoBGxI5mR/vCVdrieP018yddT1
sYMbJG7O5TIQpcAN9082vm5afpOealfEQcfDorBIDJh3ijuAEfV7LSQnT+9maXyZAvAtOo4qyePX
xBKC+CVLTvRVfagR2k0UhM3UtB4gVwIG1hHvhLQv2zr4JOplibdxRRum4jz3ZiNSvWKFO1ZBYfOH
ciVCHG2YT30+avAAm7lF72xNPCvlpk3aGre3UKBB1GWb6AHsYQA/pEBX+CbhZvsPgj8Dj5a7WWV9
vHFrUG2X0DT6FmcHXB/nbGjXNUzXp+XriorbgG8UjkkDlxxnVdC4/NyDY3AJSP++zWgLFLu9T8HD
x35l0+eoKX0Vyp+bBe2aDoLf8VvHd9qFOE0HNZ4P27xGGIebsByLtBFqyw+VaA4kNVqvAl8t9/Y8
cdokthSmu1g4ATM3dRTlmh3rPiAIvRvMExGEukKaQaXAFFnM5BXaL3eRX91mE5LYQzFLj5VySboI
eBexufJMEupaPOHd9bTud1fJ21PBzD8f3MNe42OXmi2erWG15lw4FKAulfhpIXJl7hf50vQ8v2zI
xH90zAfNF68+A0iw2N+CpG0KX4C3Pwj33DeoueXWe4j1GLaoc2s3RbomBNpVhEwDCnZB6PTnY3iV
tjTtwhUoVgJS5YYKLu5EPWkxrYtcbm5/j+pEAliO0wAUp7o0CU144iA3l+zTzu7Yl79211M0HQys
v4qpo6iYSQ1gOXPNIm1ND6D9OfrxdHbS/Y1AKcDXDeE16q3uThcq3/EqrXkSdKNz+YRkPLsiAPTA
ZZdv3K9Y6z97VWUp+7sVdNwbMG3OoMP+UjZHa5L3wlM302olBUSc7qMgUalIxEVk69uKQ1/rY1Wz
a2tXmNYNhxGc3rfNnbBd9d82wX3WKjN0TMbUZ0WqECsD0UZz58H8gz5e6ffW0/BOQ+xBOBk+rmX+
fSy9XOrTy7RDYyPHntX/suMMg5C+waf/TgkHObIEzBs2GB/CtjDn5/uAi9gT8hCFJ9B9jcZZv9rk
FyEJUeSL5b3mFGl+8FHHc7pq15yIXsPJicV2Q4KF0E6wvF+VWp8tYYC/HtX8XddBqG9ncx3ss2/F
4hHTLc8N/sPrWzcYY7sFsDS6Qd6LtnnxW5cbMfNLE6xaX23/TCWSG0pVVnV0a+vFT5z2HxEHNAYR
PXobNmg7gQvHaEltAbi1pES7pryyyHv/p6cNlEwWaEhXJt4Zi+pXNgbwbfXDK+/RyUQD+QFmnrhm
Wspdr1GptklmFBbelBCbCUAgVnpuZAIL6L08Pn3m/4UuhMldllP3OvE21iJRCDSR1te/WAxDhNhX
CXKRv6b360A1shr/hhNOB+6gFLub9uP4+44HsFa4vV8+7QmToHRpn3R8shwpb0BQreNCWj17OYx4
WOPWLOQk/2oCsfnBPFvKy3AJEN9SJPQAaQ+OszEEufkfnZaOVi3GrllelRVliATH1wEgesdetuBI
J4B1UdRI4HMsewdIW9ufm3AfW7D+88vG0XUhXzNfcJnvL0fKfIE/PN1FayZR7lNkisX/1VBJUX29
n6rMkTmPe8Mkv45awZ4ZZ3KrTZ9UWcjHhyU1HlLDCwu928EnjDV8YQbgi/HilqxjYnT6VwwZPaU1
0d2BuIcJrXKoG+RfXASUCBuAb2yyAFxYaahYGxYVtWXd9PyHnPjlHOhRr1VV+u1fyQnBEl4GSBOS
Sevbqi94rbi4W7a3zE2rzHpSy7GejWl9ehb93yf3miN0GVAQBaA1erqB7N+OIEk8+UmOVs9WgfDY
Gxh3/DOwognpmG71bBrGhZ5Is1iqb6TZJAZ0bGZJtNwOXrKGEb5ni9i0PvXWzwbEsVByUz4qEylK
9iPn/cLZwkBmFubkkClEj+l4glZe16w3hOqQBgHudNDFukFMkH3pQpOQc8ElKODsckDc8BoAz6Yd
WfCRM077rZ2tjztCF7vsxOnL7szdYeF3EuMDCxtRQhe3wfMUVzXtSZ4P0glJAklg+KcVpzsD8QPz
1LBZvR1NxLzlu9OLZ2S0jBi0aUIkP9dIpU5lURELDy3gwmVX9Sz4Gf48xrWqJFCJ9JHnmvKSRqsp
yWvds7Htht44Cw+8KySE3OF1hyPf9vfeo4X4YJ0fjW1VW32dPa304sd4NCr5Eukg66sCbKueURgK
N1ykgcr91ZZ+HUX99tjoIYwzGBzGqj7rkMILFLLR3CVWNWmVnb3Ui4coriA0KBDmgxUCtQXjMsAM
vmwTnvTxdctJA7GZh9ozLynRvxwD16fn3jBMWVUFHi1zCLodsJKgT2kYlkMQUG1mwwIttj8ZvUFu
19p6iKXJZ+nE8TNxkwIINuH++8oihE9E0cALZJaZR5JmXMPgk4bPNwejMFZuSeACknnBu1O8/ABv
ttgcGcKv0HFibjMYpvxB84vDDV9OWTwB2WbkrpeC0rcHGNPD1ZKhL1YWzhywXlXvXVJYPPEcRk9n
dtSIu/4ze7QvJURePB9qZMzjauBwkP/4LfFS3qCPWzCZqy0BP2/kRWoEepawqJI2zVTM7dQWSary
seKi6cboa+2c3p0lhJxwkpjR+c1M3abjhF2KclBwh4ONuo7cceb0rVZIvar6Dy/7Ajk7Gata2rkt
QNR8LO0AslRgezl2QALPJKTSs/D+KAXoa8Y6LsKkWxzG5kSft/K5X5d1UZdc9EgriaV2pTmI5o8N
J3NAQORN8fKDVU+JGCHbW2P0bxLMDP/L1OpYH2JzROucYH/YUU3NOvwyF6FXR33FxgS+VOjyAn/1
6CZgLwpBHGmF99O0CvH6LK2DEPZFI+wAve6yYV3fke2yAgwnBiLR2lj9yvsWK2Z7GMfVK81qS7TV
bWDbRKgCA8gLcHBrh15yz14XvsN0twRh2I+twSqEY5iesetGNoyc7p8J5vukgs2buzcavWh+y0sz
uXTdStbhflKrO6OsevGBOKy+ckIvHqG70V0UbugCk1Hx1s7V8M5ndR8XWwX23ieHFtSljuY39dgT
yf05UVUoXcjW1zvTaiA8m0WRvFK3D7scqgn+m4ct89Q3Bs5dvcQGVokR9NYmnea22Oq28zrOZyRt
DWEQW//GpiRF56OOlCT1P9JX4QzXZ6Wi1UfFBPehXMsRuPgzop7kkk9JgSfcCrPTcpeaXFMtjrAV
BDo2T5V3W7Zl0yrwExKS4j7snkTESs5gJDOv95tu+4H4eDp1uT0QIygXRpApKcz/L2fGi2Wk5nBM
8aM8vnW1E3KZkRke32dT7HOJSNh4M0uItqu1FIN1mh+QjorAm8PiemZG5+IRzGy0Io1dZUU1uvdn
5iNJsrfMoI1EmNO7wWf1UfimcNnNc5Eqv6U3Fj6wasEUGUO/NiQJjhrTute0xWrQrawMA0Yb4ltI
BWiUuISp5W3tNGseJ/hYvWztk8A0T0YsBEEg0I56OwXSG5UdQzmebPHBXZo1/U/0UWvBkuTluYtK
Gni8VVGWfIlEC0eLpW4yrqIQNFMm7O5y3KVylDEC8R7bALHaWwg36hB4mUs5pOHnS5hw/BMcokkd
hklPTjpYuERdCouR7nqyzImkwcALDcgBDJgOTcaGRnGNrWi300iP2xU3+UbLjuEuHg7KAona3FN0
2PPQ8KynCnsNsi06Pv/4c1HV1RmOWIjawhVSd/rRrG+sVex71VTBgcUbIKg88WpI5RdSTFsxEK9W
LPgcqeMrsGSjyCRCYuAOkeJZzHkjwRg8S4ldP5cZkagofWRYpitid3dCtYQ4g7cUzfwO4gD7t8WI
DTaTIamRZjih+vfrJV22BnIH8+kRgz1a03EH1Km/mtc/cbT8aX8ueVNXQf1oWP5LLY4qbP5S3dh/
EUe0l79JqicPMBKHM6lb52P517EmfkACv5KzaAuA3v1JY5tWtbonp5uqyG3XR4IFKlfZPM3mYUVC
cSDgsimPaykDpfyZjJhf6pLk+fzv7E1widAYZ6L5L0w1j++Az0RLGvJkqoyOmEFm9Ah+glaiEz7S
1GYAnBt3RZjXTvUrYorsUDlVsob/ws/GvYeDy7FiKpviOYF/RsM76HtaMVt/a01apgt7KDcvVDH5
0mWmY39nTqf4otVYYJMEq7EbjdYrBOeZpw50CxTXZ5wqtb7MLF8hASK5eba+SLR16iBk40JZ6ST+
6/gAarcNbFP/nkj7IYmEgg5jywuuS1n+B7CmWLSzNK2IkOXkrlhCdtYx63KTHK+FNVWjtqk0gfF3
SP+SmlU57sVySpLovb/c21Pl+vH7xWlnVtaYtHY8nKtbF3N7BIui/DDKKUd/pDxNrPayrlfZtA+U
1p2THu4QLPB1QkmGaaALom86Do1bzEqQF83IpMYd+Gmg9RD8Mn+I1zu62hHctlaTyk1NVguxDlgu
MOBfHP+DbDPHzCoY7Sp6PHtqwk1CENDRIH1rhJwybVlq0SYV7HAET0b8jIyExf8r0OkitN4RPDXi
9moBijZrZiDPTsiFVteoUXHqghEV9TrMMaPEyJCq5pQUjHQv0IaYQFDaor3CewoKf0kPpPebESd5
45/Vmci1uctFolrQ0hS5euvCXxen9jKURVVQXGicPbtJ2UxcL28fMUKdVFyC6aeN/SFwWl5sX5Tv
VuZL3my+jmA4ClCrJgYleiBaGPfkevcoIcraipF+DxXOF+dHSnUV/AULVBEgv6zY9LEn1YAc3gYa
uQi8m8hv7SzNflO+XiaRo3hDFQLmD4q0XFIm8jjfnoJUBr5kfNEdMb4a4x/PfkgXXLLRsHJFspXZ
Wpafl842Tb17tNMPj/v0IMYYMCye0GPrkspAodEn9EUcF0tYkJKiE644E8sEuJSxObIto/3z57YG
RWHWPxcIwsvkgtXJEpwb5oNZtJPE5upX++bpWQlyXnV8TFksxeriguaX78gMJdD2jlRnONUxgvD8
aNCQ6FptwFqtujNvFOJrqgbJVM0XmY9Tm8rUqQ1Wvqu2tx9ZUtNeQB3Km0a+enGeMVsABbg3KbRq
/SRL2iPknjzdj/1FCP7Q/gw+ctmO4tbkbuTnG3DfQRE5sqc+FoShRA/IdtiQuz2JFSE3i1nF9XXK
16m+CQWFtGYcBbyKCy1RT+Iem8sKTFXXVcFrZSx4lBzMQk7KwiLwGLA2XWPycz4CnId1SUbBur0Z
h3bUbppVVP28d5R72A728nGNqK8H1HsDgc1usByuXxIUIMzbaopJoUIQUUTahiWCCwFe46Pl3Y9b
PK+DnXafagxLeKLhF3XAPjbuBLcQQhkBVc/KEfR8mbs3EGh3z1i0GPgee5B5XYGp+WWubarFwv2e
eMinc27JryQNnRyAyfxo4peWmNXKptBGRqmv7pBw+bnLs5orB3UedZw40cJ2lhsCSB6tQVaGUcYs
YciiLRUITbOmm4XMk9phZYO3jzspBa4s0i2x0XY6QcnY8+Am2BuwoNt4bOpL9NkKfLEJToAOzlKe
GQzPkQxro0N9ZwErAX1MDEckeA+9Yqt7UKZMzSlH4XeGc6OzrBJQW/w8cpSVKIfyW+d71Dj5jd04
QsgElGZAp3HEDDX7fC5c0E1AcOM/0Bl0cqYTV4yooJiZh68WvCIbKJ5aVhAYrg+Odd+kR5pwfOXd
Miqdlc72T2JbW7LmiVW7lO01yqYidztPGgABNCWmfeTpW7i8geRnr/umZOVeMHaPSmzBE5gf88h9
iKAv/hpNLW/5itGxb8mqMta55HPMR7EuztWpax0diuERJGWDeZ0Px1/fTLskiMGoaafLI+LTiO13
Ow89Uq3h+soYC5NtiCK6xyE8Vu8W7K50hNxt9dSHR8U/G1gk9+ABkBgn0NYqf/VN8r15Wq1Q0H/Q
0bBnSKpZ8pGSlZAux4877iCCuLBGKjSE/2WxGGBAxy0JAY7OYS5+zkVxAIqf0Jhk5/dwSUPxjqPd
u7tl05eUZE3WLibNpQQ///N/QaEGRtoqH2JKDy34LuChPmiCCl+fBrl2WqfpdsFjjuHtpRZzJSUV
doDYmL41vPdrMAIHk2fcHE5pQ953hjM1R+ovS4ZrsAlgbx1zHj0StsEWJEZHR2aXIR3xe6keXHGc
frBLEigG0OOyPHX3MmC4g6Ezdx0gnhOVxIJ3RSLs2Z6Tyqcv8bBC6b7YGCQ7OZYlZt4aMNjS+cm3
Llrtu8NM2yovftmVrHEa18AidoZQPC67I6fDSllLL1cUzKTJbWoWtj8J0trFZ2j7bx/uLkyaREmg
/wNjhxdTe2ixdajlffRhd2GulQRFd74vobQVVsYxWMB0iOK8Nml1vZrDHBluFtewXtP0BQkrXXrv
WDf1pNSzOkzK37Lf3EBqrT4FEnvVTI43bhqwer6w45trE1L41pgiPgt8IFuYzDIBDlRjlDPTpiQi
VIQWSCDZw731T2peii0QBnn7fLaVnR0SjS4dk8wsXkC5Ha4BTu6iVe9sWhoDZq7oZKtZ
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    LOAD : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 31 downto 0 );
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is "1";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 1;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 1;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is "1";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_AINIT_VAL of i_synth : label is "0";
  attribute C_CE_OVERRIDES_SYNC of i_synth : label is 0;
  attribute C_FB_LATENCY of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 1;
  attribute C_HAS_SCLR of i_synth : label is 0;
  attribute C_HAS_SINIT of i_synth : label is 1;
  attribute C_HAS_SSET of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_SINIT_VAL of i_synth : label is "1";
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_WIDTH of i_synth : label is 32;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute c_count_by of i_synth : label is "1";
  attribute c_count_mode of i_synth : label is 0;
  attribute c_count_to of i_synth : label is "1";
  attribute c_has_load of i_synth : label is 0;
  attribute c_has_thresh0 of i_synth : label is 0;
  attribute c_latency of i_synth : label is 1;
  attribute c_load_low of i_synth : label is 0;
  attribute c_restrict_count of i_synth : label is 0;
  attribute c_thresh0_value of i_synth : label is "1";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  THRESH0 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13_viv
     port map (
      CE => CE,
      CLK => CLK,
      L(31 downto 0) => B"00000000000000000000000000000000",
      LOAD => '0',
      Q(31 downto 0) => Q(31 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_i_synth_THRESH0_UNCONNECTED,
      UP => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_C_COUNTER_INT is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_C_COUNTER_INT : entity is "C_COUNTER_INT,c_counter_binary_v12_0_13,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_C_COUNTER_INT : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_C_COUNTER_INT : entity is "c_counter_binary_v12_0_13,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_C_COUNTER_INT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_C_COUNTER_INT is
  signal NLW_U0_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of U0 : label is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of U0 : label is 0;
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 1;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of U0 : label is 1;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of U0 : label is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_count_by : string;
  attribute c_count_by of U0 : label is "1";
  attribute c_count_mode : integer;
  attribute c_count_mode of U0 : label is 0;
  attribute c_count_to : string;
  attribute c_count_to of U0 : label is "1";
  attribute c_has_load : integer;
  attribute c_has_load of U0 : label is 0;
  attribute c_has_thresh0 : integer;
  attribute c_has_thresh0 of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_load_low : integer;
  attribute c_load_low of U0 : label is 0;
  attribute c_restrict_count : integer;
  attribute c_restrict_count of U0 : label is 0;
  attribute c_thresh0_value : string;
  attribute c_thresh0_value of U0 : label is "1";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of SINIT : signal is "xilinx.com:signal:data:1.0 sinit_intf DATA";
  attribute x_interface_parameter of SINIT : signal is "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef";
  attribute x_interface_info of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute x_interface_parameter of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_counter_binary_v12_0_13
     port map (
      CE => CE,
      CLK => CLK,
      L(31 downto 0) => B"00000000000000000000000000000000",
      LOAD => '0',
      Q(31 downto 0) => Q(31 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_U0_THRESH0_UNCONNECTED,
      UP => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GEN_CORE is
  port (
    EN_0 : out STD_LOGIC;
    GEN_OUT : out STD_LOGIC;
    MCLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    EN : in STD_LOGIC;
    GEN_OUT_0 : in STD_LOGIC;
    DC_THRESHOLD : in STD_LOGIC_VECTOR ( 31 downto 0 );
    T_LIM : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GEN_CORE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GEN_CORE is
  signal COUNTER_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal FSM_sequential_RSTd_i_1_n_0 : STD_LOGIC;
  signal FSM_sequential_RSTd_reg_n_0 : STD_LOGIC;
  signal RSTi : STD_LOGIC;
  signal RSTi_i_1_n_0 : STD_LOGIC;
  signal SINIT : STD_LOGIC;
  signal aDC_THRESHOLD : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \aDC_THRESHOLD0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_n_1\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_n_2\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__0_n_3\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_n_1\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_n_2\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__1_n_3\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_n_0\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_n_1\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_n_2\ : STD_LOGIC;
  signal \aDC_THRESHOLD0_carry__2_n_3\ : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_i_1_n_0 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_i_2_n_0 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_i_3_n_0 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_i_4_n_0 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_i_5_n_0 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_i_6_n_0 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_i_7_n_0 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_i_8_n_0 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_n_0 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_n_1 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_n_2 : STD_LOGIC;
  signal aDC_THRESHOLD0_carry_n_3 : STD_LOGIC;
  signal \aDC_THRESHOLD[31]_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \minusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_n_1\ : STD_LOGIC;
  signal \minusOp_carry__4_n_2\ : STD_LOGIC;
  signal \minusOp_carry__4_n_3\ : STD_LOGIC;
  signal \minusOp_carry__4_n_4\ : STD_LOGIC;
  signal \minusOp_carry__4_n_5\ : STD_LOGIC;
  signal \minusOp_carry__4_n_6\ : STD_LOGIC;
  signal \minusOp_carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__5_n_1\ : STD_LOGIC;
  signal \minusOp_carry__5_n_2\ : STD_LOGIC;
  signal \minusOp_carry__5_n_3\ : STD_LOGIC;
  signal \minusOp_carry__5_n_4\ : STD_LOGIC;
  signal \minusOp_carry__5_n_5\ : STD_LOGIC;
  signal \minusOp_carry__5_n_6\ : STD_LOGIC;
  signal \minusOp_carry__5_n_7\ : STD_LOGIC;
  signal \minusOp_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__6_n_2\ : STD_LOGIC;
  signal \minusOp_carry__6_n_3\ : STD_LOGIC;
  signal \minusOp_carry__6_n_5\ : STD_LOGIC;
  signal \minusOp_carry__6_n_6\ : STD_LOGIC;
  signal \minusOp_carry__6_n_7\ : STD_LOGIC;
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \or__95\ : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal tempGEN0_out : STD_LOGIC;
  signal tempGEN1 : STD_LOGIC;
  signal tempGEN12_in : STD_LOGIC;
  signal tempGEN14_in : STD_LOGIC;
  signal \tempGEN1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__0_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__0_n_1\ : STD_LOGIC;
  signal \tempGEN1_carry__0_n_2\ : STD_LOGIC;
  signal \tempGEN1_carry__0_n_3\ : STD_LOGIC;
  signal \tempGEN1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__1_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__1_n_1\ : STD_LOGIC;
  signal \tempGEN1_carry__1_n_2\ : STD_LOGIC;
  signal \tempGEN1_carry__1_n_3\ : STD_LOGIC;
  signal \tempGEN1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \tempGEN1_carry__2_n_1\ : STD_LOGIC;
  signal \tempGEN1_carry__2_n_2\ : STD_LOGIC;
  signal \tempGEN1_carry__2_n_3\ : STD_LOGIC;
  signal tempGEN1_carry_i_1_n_0 : STD_LOGIC;
  signal tempGEN1_carry_i_2_n_0 : STD_LOGIC;
  signal tempGEN1_carry_i_3_n_0 : STD_LOGIC;
  signal tempGEN1_carry_i_4_n_0 : STD_LOGIC;
  signal tempGEN1_carry_i_5_n_0 : STD_LOGIC;
  signal tempGEN1_carry_i_6_n_0 : STD_LOGIC;
  signal tempGEN1_carry_i_7_n_0 : STD_LOGIC;
  signal tempGEN1_carry_i_8_n_0 : STD_LOGIC;
  signal tempGEN1_carry_n_0 : STD_LOGIC;
  signal tempGEN1_carry_n_1 : STD_LOGIC;
  signal tempGEN1_carry_n_2 : STD_LOGIC;
  signal tempGEN1_carry_n_3 : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \tempGEN1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal tempGEN_tristate_oe_i_10_n_0 : STD_LOGIC;
  signal tempGEN_tristate_oe_i_1_n_0 : STD_LOGIC;
  signal tempGEN_tristate_oe_i_3_n_0 : STD_LOGIC;
  signal tempGEN_tristate_oe_i_4_n_0 : STD_LOGIC;
  signal tempGEN_tristate_oe_i_5_n_0 : STD_LOGIC;
  signal tempGEN_tristate_oe_i_6_n_0 : STD_LOGIC;
  signal tempGEN_tristate_oe_i_7_n_0 : STD_LOGIC;
  signal tempGEN_tristate_oe_i_8_n_0 : STD_LOGIC;
  signal tempGEN_tristate_oe_i_9_n_0 : STD_LOGIC;
  signal tempGEN_tristate_oe_reg_n_0 : STD_LOGIC;
  signal NLW_aDC_THRESHOLD0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_aDC_THRESHOLD0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_aDC_THRESHOLD0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_aDC_THRESHOLD0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_minusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_minusOp_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tempGEN1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tempGEN1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tempGEN1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tempGEN1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tempGEN1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tempGEN1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tempGEN1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tempGEN1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of C_CORE : label is "C_COUNTER_INT,c_counter_binary_v12_0_13,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of C_CORE : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of C_CORE : label is "c_counter_binary_v12_0_13,Vivado 2019.1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of C_CORE_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of FSM_sequential_RSTd_i_1 : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_RSTd_reg : label is "iSTATE:0,iSTATE0:1";
  attribute SOFT_HLUTNM of GEN_OUT_INST_0_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of RSTi_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__0_i_10\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__0_i_11\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__0_i_12\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__0_i_9\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__1_i_10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__1_i_11\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__1_i_12\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__1_i_9\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__2_i_10\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__2_i_11\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \aDC_THRESHOLD0_carry__2_i_12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of aDC_THRESHOLD0_carry_i_10 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of aDC_THRESHOLD0_carry_i_11 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of aDC_THRESHOLD0_carry_i_9 : label is "soft_lutpair3";
begin
C_CORE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_C_COUNTER_INT
     port map (
      CE => tempGEN1,
      CLK => MCLK,
      Q(31 downto 0) => COUNTER_Q(31 downto 0),
      SINIT => SINIT
    );
C_CORE_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => EN,
      O => tempGEN1
    );
C_CORE_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => RSTi,
      I1 => RST,
      O => SINIT
    );
FSM_sequential_RSTd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F308"
    )
        port map (
      I0 => RSTi,
      I1 => RST,
      I2 => EN,
      I3 => FSM_sequential_RSTd_reg_n_0,
      O => FSM_sequential_RSTd_i_1_n_0
    );
FSM_sequential_RSTd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MCLK,
      CE => '1',
      D => FSM_sequential_RSTd_i_1_n_0,
      Q => FSM_sequential_RSTd_reg_n_0,
      R => '0'
    );
GEN_OUT_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tempGEN_tristate_oe_reg_n_0,
      I1 => GEN_OUT_0,
      O => GEN_OUT
    );
GEN_OUT_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => EN,
      I1 => RST,
      I2 => tempGEN0_out,
      O => EN_0
    );
RSTi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \aDC_THRESHOLD0_carry__2_n_0\,
      I1 => RST,
      I2 => EN,
      I3 => RSTi,
      O => RSTi_i_1_n_0
    );
RSTi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MCLK,
      CE => '1',
      D => RSTi_i_1_n_0,
      Q => RSTi,
      R => '0'
    );
aDC_THRESHOLD0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => aDC_THRESHOLD0_carry_n_0,
      CO(2) => aDC_THRESHOLD0_carry_n_1,
      CO(1) => aDC_THRESHOLD0_carry_n_2,
      CO(0) => aDC_THRESHOLD0_carry_n_3,
      CYINIT => '1',
      DI(3) => aDC_THRESHOLD0_carry_i_1_n_0,
      DI(2) => aDC_THRESHOLD0_carry_i_2_n_0,
      DI(1) => aDC_THRESHOLD0_carry_i_3_n_0,
      DI(0) => aDC_THRESHOLD0_carry_i_4_n_0,
      O(3 downto 0) => NLW_aDC_THRESHOLD0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => aDC_THRESHOLD0_carry_i_5_n_0,
      S(2) => aDC_THRESHOLD0_carry_i_6_n_0,
      S(1) => aDC_THRESHOLD0_carry_i_7_n_0,
      S(0) => aDC_THRESHOLD0_carry_i_8_n_0
    );
\aDC_THRESHOLD0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => aDC_THRESHOLD0_carry_n_0,
      CO(3) => \aDC_THRESHOLD0_carry__0_n_0\,
      CO(2) => \aDC_THRESHOLD0_carry__0_n_1\,
      CO(1) => \aDC_THRESHOLD0_carry__0_n_2\,
      CO(0) => \aDC_THRESHOLD0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \aDC_THRESHOLD0_carry__0_i_1_n_0\,
      DI(2) => \aDC_THRESHOLD0_carry__0_i_2_n_0\,
      DI(1) => \aDC_THRESHOLD0_carry__0_i_3_n_0\,
      DI(0) => \aDC_THRESHOLD0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_aDC_THRESHOLD0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \aDC_THRESHOLD0_carry__0_i_5_n_0\,
      S(2) => \aDC_THRESHOLD0_carry__0_i_6_n_0\,
      S(1) => \aDC_THRESHOLD0_carry__0_i_7_n_0\,
      S(0) => \aDC_THRESHOLD0_carry__0_i_8_n_0\
    );
\aDC_THRESHOLD0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(14),
      I1 => \minusOp_carry__2_n_6\,
      I2 => \minusOp_carry__2_n_5\,
      I3 => minusOp(15),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(15),
      O => \aDC_THRESHOLD0_carry__0_i_1_n_0\
    );
\aDC_THRESHOLD0_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(12),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(12),
      O => \or__95\(12)
    );
\aDC_THRESHOLD0_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(10),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(10),
      O => \or__95\(10)
    );
\aDC_THRESHOLD0_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(8),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(8),
      O => \or__95\(8)
    );
\aDC_THRESHOLD0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(12),
      I1 => \minusOp_carry__1_n_4\,
      I2 => \minusOp_carry__2_n_7\,
      I3 => minusOp(13),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(13),
      O => \aDC_THRESHOLD0_carry__0_i_2_n_0\
    );
\aDC_THRESHOLD0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(10),
      I1 => \minusOp_carry__1_n_6\,
      I2 => \minusOp_carry__1_n_5\,
      I3 => minusOp(11),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(11),
      O => \aDC_THRESHOLD0_carry__0_i_3_n_0\
    );
\aDC_THRESHOLD0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(8),
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__1_n_7\,
      I3 => minusOp(9),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(9),
      O => \aDC_THRESHOLD0_carry__0_i_4_n_0\
    );
\aDC_THRESHOLD0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__2_n_5\,
      I1 => COUNTER_Q(15),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(15),
      I4 => \or__95\(14),
      I5 => \minusOp_carry__2_n_6\,
      O => \aDC_THRESHOLD0_carry__0_i_5_n_0\
    );
\aDC_THRESHOLD0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__2_n_7\,
      I1 => COUNTER_Q(13),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(13),
      I4 => \or__95\(12),
      I5 => \minusOp_carry__1_n_4\,
      O => \aDC_THRESHOLD0_carry__0_i_6_n_0\
    );
\aDC_THRESHOLD0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__1_n_5\,
      I1 => COUNTER_Q(11),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(11),
      I4 => \or__95\(10),
      I5 => \minusOp_carry__1_n_6\,
      O => \aDC_THRESHOLD0_carry__0_i_7_n_0\
    );
\aDC_THRESHOLD0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__1_n_7\,
      I1 => COUNTER_Q(9),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(9),
      I4 => \or__95\(8),
      I5 => \minusOp_carry__0_n_4\,
      O => \aDC_THRESHOLD0_carry__0_i_8_n_0\
    );
\aDC_THRESHOLD0_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(14),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(14),
      O => \or__95\(14)
    );
\aDC_THRESHOLD0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \aDC_THRESHOLD0_carry__0_n_0\,
      CO(3) => \aDC_THRESHOLD0_carry__1_n_0\,
      CO(2) => \aDC_THRESHOLD0_carry__1_n_1\,
      CO(1) => \aDC_THRESHOLD0_carry__1_n_2\,
      CO(0) => \aDC_THRESHOLD0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \aDC_THRESHOLD0_carry__1_i_1_n_0\,
      DI(2) => \aDC_THRESHOLD0_carry__1_i_2_n_0\,
      DI(1) => \aDC_THRESHOLD0_carry__1_i_3_n_0\,
      DI(0) => \aDC_THRESHOLD0_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_aDC_THRESHOLD0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \aDC_THRESHOLD0_carry__1_i_5_n_0\,
      S(2) => \aDC_THRESHOLD0_carry__1_i_6_n_0\,
      S(1) => \aDC_THRESHOLD0_carry__1_i_7_n_0\,
      S(0) => \aDC_THRESHOLD0_carry__1_i_8_n_0\
    );
\aDC_THRESHOLD0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(22),
      I1 => \minusOp_carry__4_n_6\,
      I2 => \minusOp_carry__4_n_5\,
      I3 => minusOp(23),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(23),
      O => \aDC_THRESHOLD0_carry__1_i_1_n_0\
    );
\aDC_THRESHOLD0_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(20),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(20),
      O => \or__95\(20)
    );
\aDC_THRESHOLD0_carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(18),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(18),
      O => \or__95\(18)
    );
\aDC_THRESHOLD0_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(16),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(16),
      O => \or__95\(16)
    );
\aDC_THRESHOLD0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(20),
      I1 => \minusOp_carry__3_n_4\,
      I2 => \minusOp_carry__4_n_7\,
      I3 => minusOp(21),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(21),
      O => \aDC_THRESHOLD0_carry__1_i_2_n_0\
    );
\aDC_THRESHOLD0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(18),
      I1 => \minusOp_carry__3_n_6\,
      I2 => \minusOp_carry__3_n_5\,
      I3 => minusOp(19),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(19),
      O => \aDC_THRESHOLD0_carry__1_i_3_n_0\
    );
\aDC_THRESHOLD0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(16),
      I1 => \minusOp_carry__2_n_4\,
      I2 => \minusOp_carry__3_n_7\,
      I3 => minusOp(17),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(17),
      O => \aDC_THRESHOLD0_carry__1_i_4_n_0\
    );
\aDC_THRESHOLD0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__4_n_5\,
      I1 => COUNTER_Q(23),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(23),
      I4 => \or__95\(22),
      I5 => \minusOp_carry__4_n_6\,
      O => \aDC_THRESHOLD0_carry__1_i_5_n_0\
    );
\aDC_THRESHOLD0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__4_n_7\,
      I1 => COUNTER_Q(21),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(21),
      I4 => \or__95\(20),
      I5 => \minusOp_carry__3_n_4\,
      O => \aDC_THRESHOLD0_carry__1_i_6_n_0\
    );
\aDC_THRESHOLD0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__3_n_5\,
      I1 => COUNTER_Q(19),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(19),
      I4 => \or__95\(18),
      I5 => \minusOp_carry__3_n_6\,
      O => \aDC_THRESHOLD0_carry__1_i_7_n_0\
    );
\aDC_THRESHOLD0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__3_n_7\,
      I1 => COUNTER_Q(17),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(17),
      I4 => \or__95\(16),
      I5 => \minusOp_carry__2_n_4\,
      O => \aDC_THRESHOLD0_carry__1_i_8_n_0\
    );
\aDC_THRESHOLD0_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(22),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(22),
      O => \or__95\(22)
    );
\aDC_THRESHOLD0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \aDC_THRESHOLD0_carry__1_n_0\,
      CO(3) => \aDC_THRESHOLD0_carry__2_n_0\,
      CO(2) => \aDC_THRESHOLD0_carry__2_n_1\,
      CO(1) => \aDC_THRESHOLD0_carry__2_n_2\,
      CO(0) => \aDC_THRESHOLD0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \aDC_THRESHOLD0_carry__2_i_1_n_0\,
      DI(2) => \aDC_THRESHOLD0_carry__2_i_2_n_0\,
      DI(1) => \aDC_THRESHOLD0_carry__2_i_3_n_0\,
      DI(0) => \aDC_THRESHOLD0_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_aDC_THRESHOLD0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \aDC_THRESHOLD0_carry__2_i_5_n_0\,
      S(2) => \aDC_THRESHOLD0_carry__2_i_6_n_0\,
      S(1) => \aDC_THRESHOLD0_carry__2_i_7_n_0\,
      S(0) => \aDC_THRESHOLD0_carry__2_i_8_n_0\
    );
\aDC_THRESHOLD0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(30),
      I1 => \minusOp_carry__6_n_6\,
      I2 => \minusOp_carry__6_n_5\,
      I3 => minusOp(31),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(31),
      O => \aDC_THRESHOLD0_carry__2_i_1_n_0\
    );
\aDC_THRESHOLD0_carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(28),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(28),
      O => \or__95\(28)
    );
\aDC_THRESHOLD0_carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(26),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(26),
      O => \or__95\(26)
    );
\aDC_THRESHOLD0_carry__2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(24),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(24),
      O => \or__95\(24)
    );
\aDC_THRESHOLD0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(28),
      I1 => \minusOp_carry__5_n_4\,
      I2 => \minusOp_carry__6_n_7\,
      I3 => minusOp(29),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(29),
      O => \aDC_THRESHOLD0_carry__2_i_2_n_0\
    );
\aDC_THRESHOLD0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(26),
      I1 => \minusOp_carry__5_n_6\,
      I2 => \minusOp_carry__5_n_5\,
      I3 => minusOp(27),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(27),
      O => \aDC_THRESHOLD0_carry__2_i_3_n_0\
    );
\aDC_THRESHOLD0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(24),
      I1 => \minusOp_carry__4_n_4\,
      I2 => \minusOp_carry__5_n_7\,
      I3 => minusOp(25),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(25),
      O => \aDC_THRESHOLD0_carry__2_i_4_n_0\
    );
\aDC_THRESHOLD0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__6_n_5\,
      I1 => COUNTER_Q(31),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(31),
      I4 => \or__95\(30),
      I5 => \minusOp_carry__6_n_6\,
      O => \aDC_THRESHOLD0_carry__2_i_5_n_0\
    );
\aDC_THRESHOLD0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__6_n_7\,
      I1 => COUNTER_Q(29),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(29),
      I4 => \or__95\(28),
      I5 => \minusOp_carry__5_n_4\,
      O => \aDC_THRESHOLD0_carry__2_i_6_n_0\
    );
\aDC_THRESHOLD0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__5_n_5\,
      I1 => COUNTER_Q(27),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(27),
      I4 => \or__95\(26),
      I5 => \minusOp_carry__5_n_6\,
      O => \aDC_THRESHOLD0_carry__2_i_7_n_0\
    );
\aDC_THRESHOLD0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__5_n_7\,
      I1 => COUNTER_Q(25),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(25),
      I4 => \or__95\(24),
      I5 => \minusOp_carry__4_n_4\,
      O => \aDC_THRESHOLD0_carry__2_i_8_n_0\
    );
\aDC_THRESHOLD0_carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(30),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(30),
      O => \or__95\(30)
    );
aDC_THRESHOLD0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(6),
      I1 => \minusOp_carry__0_n_6\,
      I2 => \minusOp_carry__0_n_5\,
      I3 => minusOp(7),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(7),
      O => aDC_THRESHOLD0_carry_i_1_n_0
    );
aDC_THRESHOLD0_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(4),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(4),
      O => \or__95\(4)
    );
aDC_THRESHOLD0_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(2),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(2),
      O => \or__95\(2)
    );
aDC_THRESHOLD0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(4),
      I1 => minusOp_carry_n_4,
      I2 => \minusOp_carry__0_n_7\,
      I3 => minusOp(5),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(5),
      O => aDC_THRESHOLD0_carry_i_2_n_0
    );
aDC_THRESHOLD0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(2),
      I1 => minusOp_carry_n_6,
      I2 => minusOp_carry_n_5,
      I3 => minusOp(3),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(3),
      O => aDC_THRESHOLD0_carry_i_3_n_0
    );
aDC_THRESHOLD0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F048F8F4F040808"
    )
        port map (
      I0 => COUNTER_Q(0),
      I1 => T_LIM(0),
      I2 => minusOp_carry_n_7,
      I3 => minusOp(1),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(1),
      O => aDC_THRESHOLD0_carry_i_4_n_0
    );
aDC_THRESHOLD0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__0_n_5\,
      I1 => COUNTER_Q(7),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(7),
      I4 => \or__95\(6),
      I5 => \minusOp_carry__0_n_6\,
      O => aDC_THRESHOLD0_carry_i_5_n_0
    );
aDC_THRESHOLD0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => COUNTER_Q(5),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(5),
      I4 => \or__95\(4),
      I5 => minusOp_carry_n_4,
      O => aDC_THRESHOLD0_carry_i_6_n_0
    );
aDC_THRESHOLD0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => minusOp_carry_n_5,
      I1 => COUNTER_Q(3),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(3),
      I4 => \or__95\(2),
      I5 => minusOp_carry_n_6,
      O => aDC_THRESHOLD0_carry_i_7_n_0
    );
aDC_THRESHOLD0_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A05009090909A050"
    )
        port map (
      I0 => minusOp_carry_n_7,
      I1 => COUNTER_Q(1),
      I2 => FSM_sequential_RSTd_reg_n_0,
      I3 => minusOp(1),
      I4 => COUNTER_Q(0),
      I5 => T_LIM(0),
      O => aDC_THRESHOLD0_carry_i_8_n_0
    );
aDC_THRESHOLD0_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(6),
      I1 => FSM_sequential_RSTd_reg_n_0,
      I2 => COUNTER_Q(6),
      O => \or__95\(6)
    );
\aDC_THRESHOLD[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => EN,
      I1 => \aDC_THRESHOLD0_carry__2_n_0\,
      I2 => RST,
      O => \aDC_THRESHOLD[31]_i_1_n_0\
    );
\aDC_THRESHOLD_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(0),
      Q => aDC_THRESHOLD(0),
      R => '0'
    );
\aDC_THRESHOLD_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(10),
      Q => aDC_THRESHOLD(10),
      R => '0'
    );
\aDC_THRESHOLD_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(11),
      Q => aDC_THRESHOLD(11),
      R => '0'
    );
\aDC_THRESHOLD_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(12),
      Q => aDC_THRESHOLD(12),
      R => '0'
    );
\aDC_THRESHOLD_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(13),
      Q => aDC_THRESHOLD(13),
      R => '0'
    );
\aDC_THRESHOLD_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(14),
      Q => aDC_THRESHOLD(14),
      R => '0'
    );
\aDC_THRESHOLD_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(15),
      Q => aDC_THRESHOLD(15),
      R => '0'
    );
\aDC_THRESHOLD_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(16),
      Q => aDC_THRESHOLD(16),
      R => '0'
    );
\aDC_THRESHOLD_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(17),
      Q => aDC_THRESHOLD(17),
      R => '0'
    );
\aDC_THRESHOLD_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(18),
      Q => aDC_THRESHOLD(18),
      R => '0'
    );
\aDC_THRESHOLD_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(19),
      Q => aDC_THRESHOLD(19),
      R => '0'
    );
\aDC_THRESHOLD_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(1),
      Q => aDC_THRESHOLD(1),
      R => '0'
    );
\aDC_THRESHOLD_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(20),
      Q => aDC_THRESHOLD(20),
      R => '0'
    );
\aDC_THRESHOLD_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(21),
      Q => aDC_THRESHOLD(21),
      R => '0'
    );
\aDC_THRESHOLD_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(22),
      Q => aDC_THRESHOLD(22),
      R => '0'
    );
\aDC_THRESHOLD_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(23),
      Q => aDC_THRESHOLD(23),
      R => '0'
    );
\aDC_THRESHOLD_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(24),
      Q => aDC_THRESHOLD(24),
      R => '0'
    );
\aDC_THRESHOLD_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(25),
      Q => aDC_THRESHOLD(25),
      R => '0'
    );
\aDC_THRESHOLD_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(26),
      Q => aDC_THRESHOLD(26),
      R => '0'
    );
\aDC_THRESHOLD_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(27),
      Q => aDC_THRESHOLD(27),
      R => '0'
    );
\aDC_THRESHOLD_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(28),
      Q => aDC_THRESHOLD(28),
      R => '0'
    );
\aDC_THRESHOLD_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(29),
      Q => aDC_THRESHOLD(29),
      R => '0'
    );
\aDC_THRESHOLD_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(2),
      Q => aDC_THRESHOLD(2),
      R => '0'
    );
\aDC_THRESHOLD_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(30),
      Q => aDC_THRESHOLD(30),
      R => '0'
    );
\aDC_THRESHOLD_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(31),
      Q => aDC_THRESHOLD(31),
      R => '0'
    );
\aDC_THRESHOLD_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(3),
      Q => aDC_THRESHOLD(3),
      R => '0'
    );
\aDC_THRESHOLD_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(4),
      Q => aDC_THRESHOLD(4),
      R => '0'
    );
\aDC_THRESHOLD_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(5),
      Q => aDC_THRESHOLD(5),
      R => '0'
    );
\aDC_THRESHOLD_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(6),
      Q => aDC_THRESHOLD(6),
      R => '0'
    );
\aDC_THRESHOLD_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(7),
      Q => aDC_THRESHOLD(7),
      R => '0'
    );
\aDC_THRESHOLD_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(8),
      Q => aDC_THRESHOLD(8),
      R => '0'
    );
\aDC_THRESHOLD_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => \aDC_THRESHOLD[31]_i_1_n_0\,
      D => DC_THRESHOLD(9),
      Q => aDC_THRESHOLD(9),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(14),
      I1 => aDC_THRESHOLD(14),
      I2 => aDC_THRESHOLD(15),
      I3 => minusOp(15),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(15),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(8),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(12),
      I1 => aDC_THRESHOLD(12),
      I2 => aDC_THRESHOLD(13),
      I3 => minusOp(13),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(13),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(7),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(10),
      I1 => aDC_THRESHOLD(10),
      I2 => aDC_THRESHOLD(11),
      I3 => minusOp(11),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(11),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(6),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(8),
      I1 => aDC_THRESHOLD(8),
      I2 => aDC_THRESHOLD(9),
      I3 => minusOp(9),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(9),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(5),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(14),
      I1 => aDC_THRESHOLD(14),
      I2 => minusOp(15),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(15),
      I5 => aDC_THRESHOLD(15),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(12),
      I1 => aDC_THRESHOLD(12),
      I2 => minusOp(13),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(13),
      I5 => aDC_THRESHOLD(13),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(10),
      I1 => aDC_THRESHOLD(10),
      I2 => minusOp(11),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(11),
      I5 => aDC_THRESHOLD(11),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(8),
      I1 => aDC_THRESHOLD(8),
      I2 => minusOp(9),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(9),
      I5 => aDC_THRESHOLD(9),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(22),
      I1 => aDC_THRESHOLD(22),
      I2 => aDC_THRESHOLD(23),
      I3 => minusOp(23),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(23),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(12),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(20),
      I1 => aDC_THRESHOLD(20),
      I2 => aDC_THRESHOLD(21),
      I3 => minusOp(21),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(21),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(11),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(18),
      I1 => aDC_THRESHOLD(18),
      I2 => aDC_THRESHOLD(19),
      I3 => minusOp(19),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(19),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(10),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(16),
      I1 => aDC_THRESHOLD(16),
      I2 => aDC_THRESHOLD(17),
      I3 => minusOp(17),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(17),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(9),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(22),
      I1 => aDC_THRESHOLD(22),
      I2 => minusOp(23),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(23),
      I5 => aDC_THRESHOLD(23),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(20),
      I1 => aDC_THRESHOLD(20),
      I2 => minusOp(21),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(21),
      I5 => aDC_THRESHOLD(21),
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(18),
      I1 => aDC_THRESHOLD(18),
      I2 => minusOp(19),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(19),
      I5 => aDC_THRESHOLD(19),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(16),
      I1 => aDC_THRESHOLD(16),
      I2 => minusOp(17),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(17),
      I5 => aDC_THRESHOLD(17),
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(30),
      I1 => aDC_THRESHOLD(30),
      I2 => aDC_THRESHOLD(31),
      I3 => minusOp(31),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(31),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(16),
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(28),
      I1 => aDC_THRESHOLD(28),
      I2 => aDC_THRESHOLD(29),
      I3 => minusOp(29),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(29),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(15),
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(26),
      I1 => aDC_THRESHOLD(26),
      I2 => aDC_THRESHOLD(27),
      I3 => minusOp(27),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(27),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(14),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(24),
      I1 => aDC_THRESHOLD(24),
      I2 => aDC_THRESHOLD(25),
      I3 => minusOp(25),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(25),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(13),
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(30),
      I1 => aDC_THRESHOLD(30),
      I2 => minusOp(31),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(31),
      I5 => aDC_THRESHOLD(31),
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(28),
      I1 => aDC_THRESHOLD(28),
      I2 => minusOp(29),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(29),
      I5 => aDC_THRESHOLD(29),
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(26),
      I1 => aDC_THRESHOLD(26),
      I2 => minusOp(27),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(27),
      I5 => aDC_THRESHOLD(27),
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(24),
      I1 => aDC_THRESHOLD(24),
      I2 => minusOp(25),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(25),
      I5 => aDC_THRESHOLD(25),
      O => \i__carry__2_i_8_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(20),
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(19),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(18),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(17),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(24),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(23),
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(22),
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(21),
      O => \i__carry__4_i_4_n_0\
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(28),
      O => \i__carry__5_i_1_n_0\
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(27),
      O => \i__carry__5_i_2_n_0\
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(26),
      O => \i__carry__5_i_3_n_0\
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(25),
      O => \i__carry__5_i_4_n_0\
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(31),
      O => \i__carry__6_i_1_n_0\
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(30),
      O => \i__carry__6_i_2_n_0\
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(29),
      O => \i__carry__6_i_3_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(6),
      I1 => aDC_THRESHOLD(6),
      I2 => aDC_THRESHOLD(7),
      I3 => minusOp(7),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(7),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(4),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(4),
      I1 => aDC_THRESHOLD(4),
      I2 => aDC_THRESHOLD(5),
      I3 => minusOp(5),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(5),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(3),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => \or__95\(2),
      I1 => aDC_THRESHOLD(2),
      I2 => aDC_THRESHOLD(3),
      I3 => minusOp(3),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(2),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F012F2F1F010202"
    )
        port map (
      I0 => COUNTER_Q(0),
      I1 => aDC_THRESHOLD(0),
      I2 => aDC_THRESHOLD(1),
      I3 => minusOp(1),
      I4 => FSM_sequential_RSTd_reg_n_0,
      I5 => COUNTER_Q(1),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => COUNTER_Q(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(6),
      I1 => aDC_THRESHOLD(6),
      I2 => minusOp(7),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(7),
      I5 => aDC_THRESHOLD(7),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(4),
      I1 => aDC_THRESHOLD(4),
      I2 => minusOp(5),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(5),
      I5 => aDC_THRESHOLD(5),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(2),
      I1 => aDC_THRESHOLD(2),
      I2 => minusOp(3),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(3),
      I5 => aDC_THRESHOLD(3),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6099600006000699"
    )
        port map (
      I0 => COUNTER_Q(0),
      I1 => aDC_THRESHOLD(0),
      I2 => minusOp(1),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(1),
      I5 => aDC_THRESHOLD(1),
      O => \i__carry_i_8_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => T_LIM(0),
      DI(3 downto 0) => T_LIM(4 downto 1),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => minusOp_carry_i_1_n_0,
      S(2) => minusOp_carry_i_2_n_0,
      S(1) => minusOp_carry_i_3_n_0,
      S(0) => minusOp_carry_i_4_n_0
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => T_LIM(8 downto 5),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1_n_0\,
      S(2) => \minusOp_carry__0_i_2_n_0\,
      S(1) => \minusOp_carry__0_i_3_n_0\,
      S(0) => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(8),
      O => \minusOp_carry__0_i_1_n_0\
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(7),
      O => \minusOp_carry__0_i_2_n_0\
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(6),
      O => \minusOp_carry__0_i_3_n_0\
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(5),
      O => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => T_LIM(12 downto 9),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3) => \minusOp_carry__1_i_1_n_0\,
      S(2) => \minusOp_carry__1_i_2_n_0\,
      S(1) => \minusOp_carry__1_i_3_n_0\,
      S(0) => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(12),
      O => \minusOp_carry__1_i_1_n_0\
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(11),
      O => \minusOp_carry__1_i_2_n_0\
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(10),
      O => \minusOp_carry__1_i_3_n_0\
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(9),
      O => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__1_n_0\,
      CO(3) => \minusOp_carry__2_n_0\,
      CO(2) => \minusOp_carry__2_n_1\,
      CO(1) => \minusOp_carry__2_n_2\,
      CO(0) => \minusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => T_LIM(16 downto 13),
      O(3) => \minusOp_carry__2_n_4\,
      O(2) => \minusOp_carry__2_n_5\,
      O(1) => \minusOp_carry__2_n_6\,
      O(0) => \minusOp_carry__2_n_7\,
      S(3) => \minusOp_carry__2_i_1_n_0\,
      S(2) => \minusOp_carry__2_i_2_n_0\,
      S(1) => \minusOp_carry__2_i_3_n_0\,
      S(0) => \minusOp_carry__2_i_4_n_0\
    );
\minusOp_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(16),
      O => \minusOp_carry__2_i_1_n_0\
    );
\minusOp_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(15),
      O => \minusOp_carry__2_i_2_n_0\
    );
\minusOp_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(14),
      O => \minusOp_carry__2_i_3_n_0\
    );
\minusOp_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(13),
      O => \minusOp_carry__2_i_4_n_0\
    );
\minusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__2_n_0\,
      CO(3) => \minusOp_carry__3_n_0\,
      CO(2) => \minusOp_carry__3_n_1\,
      CO(1) => \minusOp_carry__3_n_2\,
      CO(0) => \minusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => T_LIM(20 downto 17),
      O(3) => \minusOp_carry__3_n_4\,
      O(2) => \minusOp_carry__3_n_5\,
      O(1) => \minusOp_carry__3_n_6\,
      O(0) => \minusOp_carry__3_n_7\,
      S(3) => \minusOp_carry__3_i_1_n_0\,
      S(2) => \minusOp_carry__3_i_2_n_0\,
      S(1) => \minusOp_carry__3_i_3_n_0\,
      S(0) => \minusOp_carry__3_i_4_n_0\
    );
\minusOp_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(20),
      O => \minusOp_carry__3_i_1_n_0\
    );
\minusOp_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(19),
      O => \minusOp_carry__3_i_2_n_0\
    );
\minusOp_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(18),
      O => \minusOp_carry__3_i_3_n_0\
    );
\minusOp_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(17),
      O => \minusOp_carry__3_i_4_n_0\
    );
\minusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__3_n_0\,
      CO(3) => \minusOp_carry__4_n_0\,
      CO(2) => \minusOp_carry__4_n_1\,
      CO(1) => \minusOp_carry__4_n_2\,
      CO(0) => \minusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => T_LIM(24 downto 21),
      O(3) => \minusOp_carry__4_n_4\,
      O(2) => \minusOp_carry__4_n_5\,
      O(1) => \minusOp_carry__4_n_6\,
      O(0) => \minusOp_carry__4_n_7\,
      S(3) => \minusOp_carry__4_i_1_n_0\,
      S(2) => \minusOp_carry__4_i_2_n_0\,
      S(1) => \minusOp_carry__4_i_3_n_0\,
      S(0) => \minusOp_carry__4_i_4_n_0\
    );
\minusOp_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(24),
      O => \minusOp_carry__4_i_1_n_0\
    );
\minusOp_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(23),
      O => \minusOp_carry__4_i_2_n_0\
    );
\minusOp_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(22),
      O => \minusOp_carry__4_i_3_n_0\
    );
\minusOp_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(21),
      O => \minusOp_carry__4_i_4_n_0\
    );
\minusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__4_n_0\,
      CO(3) => \minusOp_carry__5_n_0\,
      CO(2) => \minusOp_carry__5_n_1\,
      CO(1) => \minusOp_carry__5_n_2\,
      CO(0) => \minusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => T_LIM(28 downto 25),
      O(3) => \minusOp_carry__5_n_4\,
      O(2) => \minusOp_carry__5_n_5\,
      O(1) => \minusOp_carry__5_n_6\,
      O(0) => \minusOp_carry__5_n_7\,
      S(3) => \minusOp_carry__5_i_1_n_0\,
      S(2) => \minusOp_carry__5_i_2_n_0\,
      S(1) => \minusOp_carry__5_i_3_n_0\,
      S(0) => \minusOp_carry__5_i_4_n_0\
    );
\minusOp_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(28),
      O => \minusOp_carry__5_i_1_n_0\
    );
\minusOp_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(27),
      O => \minusOp_carry__5_i_2_n_0\
    );
\minusOp_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(26),
      O => \minusOp_carry__5_i_3_n_0\
    );
\minusOp_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(25),
      O => \minusOp_carry__5_i_4_n_0\
    );
\minusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__5_n_0\,
      CO(3 downto 2) => \NLW_minusOp_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \minusOp_carry__6_n_2\,
      CO(0) => \minusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => T_LIM(30 downto 29),
      O(3) => \NLW_minusOp_carry__6_O_UNCONNECTED\(3),
      O(2) => \minusOp_carry__6_n_5\,
      O(1) => \minusOp_carry__6_n_6\,
      O(0) => \minusOp_carry__6_n_7\,
      S(3) => '0',
      S(2) => \minusOp_carry__6_i_1_n_0\,
      S(1) => \minusOp_carry__6_i_2_n_0\,
      S(0) => \minusOp_carry__6_i_3_n_0\
    );
\minusOp_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(31),
      O => \minusOp_carry__6_i_1_n_0\
    );
\minusOp_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(30),
      O => \minusOp_carry__6_i_2_n_0\
    );
\minusOp_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(29),
      O => \minusOp_carry__6_i_3_n_0\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(4),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(3),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(2),
      O => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => T_LIM(1),
      O => minusOp_carry_i_4_n_0
    );
\minusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__0/i__carry_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry_n_3\,
      CYINIT => COUNTER_Q(0),
      DI(3 downto 0) => COUNTER_Q(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\minusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => COUNTER_Q(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\minusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => COUNTER_Q(12 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \i__carry__1_i_1__0_n_0\,
      S(2) => \i__carry__1_i_2__0_n_0\,
      S(1) => \i__carry__1_i_3__0_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\minusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__1_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__2_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__2_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => COUNTER_Q(16 downto 13),
      O(3 downto 0) => minusOp(16 downto 13),
      S(3) => \i__carry__2_i_1__0_n_0\,
      S(2) => \i__carry__2_i_2__0_n_0\,
      S(1) => \i__carry__2_i_3__0_n_0\,
      S(0) => \i__carry__2_i_4__0_n_0\
    );
\minusOp_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__2_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__3_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__3_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__3_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => COUNTER_Q(20 downto 17),
      O(3 downto 0) => minusOp(20 downto 17),
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\minusOp_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__3_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__4_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__4_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__4_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => COUNTER_Q(24 downto 21),
      O(3 downto 0) => minusOp(24 downto 21),
      S(3) => \i__carry__4_i_1_n_0\,
      S(2) => \i__carry__4_i_2_n_0\,
      S(1) => \i__carry__4_i_3_n_0\,
      S(0) => \i__carry__4_i_4_n_0\
    );
\minusOp_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__4_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__5_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__5_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__5_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => COUNTER_Q(28 downto 25),
      O(3 downto 0) => minusOp(28 downto 25),
      S(3) => \i__carry__5_i_1_n_0\,
      S(2) => \i__carry__5_i_2_n_0\,
      S(1) => \i__carry__5_i_3_n_0\,
      S(0) => \i__carry__5_i_4_n_0\
    );
\minusOp_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_minusOp_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \minusOp_inferred__0/i__carry__6_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => COUNTER_Q(30 downto 29),
      O(3) => \NLW_minusOp_inferred__0/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => minusOp(31 downto 29),
      S(3) => '0',
      S(2) => \i__carry__6_i_1_n_0\,
      S(1) => \i__carry__6_i_2_n_0\,
      S(0) => \i__carry__6_i_3_n_0\
    );
tempGEN1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tempGEN1_carry_n_0,
      CO(2) => tempGEN1_carry_n_1,
      CO(1) => tempGEN1_carry_n_2,
      CO(0) => tempGEN1_carry_n_3,
      CYINIT => '0',
      DI(3) => tempGEN1_carry_i_1_n_0,
      DI(2) => tempGEN1_carry_i_2_n_0,
      DI(1) => tempGEN1_carry_i_3_n_0,
      DI(0) => tempGEN1_carry_i_4_n_0,
      O(3 downto 0) => NLW_tempGEN1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tempGEN1_carry_i_5_n_0,
      S(2) => tempGEN1_carry_i_6_n_0,
      S(1) => tempGEN1_carry_i_7_n_0,
      S(0) => tempGEN1_carry_i_8_n_0
    );
\tempGEN1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tempGEN1_carry_n_0,
      CO(3) => \tempGEN1_carry__0_n_0\,
      CO(2) => \tempGEN1_carry__0_n_1\,
      CO(1) => \tempGEN1_carry__0_n_2\,
      CO(0) => \tempGEN1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tempGEN1_carry__0_i_1_n_0\,
      DI(2) => \tempGEN1_carry__0_i_2_n_0\,
      DI(1) => \tempGEN1_carry__0_i_3_n_0\,
      DI(0) => \tempGEN1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tempGEN1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tempGEN1_carry__0_i_5_n_0\,
      S(2) => \tempGEN1_carry__0_i_6_n_0\,
      S(1) => \tempGEN1_carry__0_i_7_n_0\,
      S(0) => \tempGEN1_carry__0_i_8_n_0\
    );
\tempGEN1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(14),
      I1 => \or__95\(14),
      I2 => minusOp(15),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(15),
      I5 => aDC_THRESHOLD(15),
      O => \tempGEN1_carry__0_i_1_n_0\
    );
\tempGEN1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(12),
      I1 => \or__95\(12),
      I2 => minusOp(13),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(13),
      I5 => aDC_THRESHOLD(13),
      O => \tempGEN1_carry__0_i_2_n_0\
    );
\tempGEN1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(10),
      I1 => \or__95\(10),
      I2 => minusOp(11),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(11),
      I5 => aDC_THRESHOLD(11),
      O => \tempGEN1_carry__0_i_3_n_0\
    );
\tempGEN1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(8),
      I1 => \or__95\(8),
      I2 => minusOp(9),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(9),
      I5 => aDC_THRESHOLD(9),
      O => \tempGEN1_carry__0_i_4_n_0\
    );
\tempGEN1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(14),
      I1 => aDC_THRESHOLD(14),
      I2 => minusOp(15),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(15),
      I5 => aDC_THRESHOLD(15),
      O => \tempGEN1_carry__0_i_5_n_0\
    );
\tempGEN1_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(12),
      I1 => aDC_THRESHOLD(12),
      I2 => minusOp(13),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(13),
      I5 => aDC_THRESHOLD(13),
      O => \tempGEN1_carry__0_i_6_n_0\
    );
\tempGEN1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(10),
      I1 => aDC_THRESHOLD(10),
      I2 => minusOp(11),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(11),
      I5 => aDC_THRESHOLD(11),
      O => \tempGEN1_carry__0_i_7_n_0\
    );
\tempGEN1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(8),
      I1 => aDC_THRESHOLD(8),
      I2 => minusOp(9),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(9),
      I5 => aDC_THRESHOLD(9),
      O => \tempGEN1_carry__0_i_8_n_0\
    );
\tempGEN1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tempGEN1_carry__0_n_0\,
      CO(3) => \tempGEN1_carry__1_n_0\,
      CO(2) => \tempGEN1_carry__1_n_1\,
      CO(1) => \tempGEN1_carry__1_n_2\,
      CO(0) => \tempGEN1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \tempGEN1_carry__1_i_1_n_0\,
      DI(2) => \tempGEN1_carry__1_i_2_n_0\,
      DI(1) => \tempGEN1_carry__1_i_3_n_0\,
      DI(0) => \tempGEN1_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_tempGEN1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tempGEN1_carry__1_i_5_n_0\,
      S(2) => \tempGEN1_carry__1_i_6_n_0\,
      S(1) => \tempGEN1_carry__1_i_7_n_0\,
      S(0) => \tempGEN1_carry__1_i_8_n_0\
    );
\tempGEN1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(22),
      I1 => \or__95\(22),
      I2 => minusOp(23),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(23),
      I5 => aDC_THRESHOLD(23),
      O => \tempGEN1_carry__1_i_1_n_0\
    );
\tempGEN1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(20),
      I1 => \or__95\(20),
      I2 => minusOp(21),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(21),
      I5 => aDC_THRESHOLD(21),
      O => \tempGEN1_carry__1_i_2_n_0\
    );
\tempGEN1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(18),
      I1 => \or__95\(18),
      I2 => minusOp(19),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(19),
      I5 => aDC_THRESHOLD(19),
      O => \tempGEN1_carry__1_i_3_n_0\
    );
\tempGEN1_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(16),
      I1 => \or__95\(16),
      I2 => minusOp(17),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(17),
      I5 => aDC_THRESHOLD(17),
      O => \tempGEN1_carry__1_i_4_n_0\
    );
\tempGEN1_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(22),
      I1 => aDC_THRESHOLD(22),
      I2 => minusOp(23),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(23),
      I5 => aDC_THRESHOLD(23),
      O => \tempGEN1_carry__1_i_5_n_0\
    );
\tempGEN1_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(20),
      I1 => aDC_THRESHOLD(20),
      I2 => minusOp(21),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(21),
      I5 => aDC_THRESHOLD(21),
      O => \tempGEN1_carry__1_i_6_n_0\
    );
\tempGEN1_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(18),
      I1 => aDC_THRESHOLD(18),
      I2 => minusOp(19),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(19),
      I5 => aDC_THRESHOLD(19),
      O => \tempGEN1_carry__1_i_7_n_0\
    );
\tempGEN1_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(16),
      I1 => aDC_THRESHOLD(16),
      I2 => minusOp(17),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(17),
      I5 => aDC_THRESHOLD(17),
      O => \tempGEN1_carry__1_i_8_n_0\
    );
\tempGEN1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tempGEN1_carry__1_n_0\,
      CO(3) => tempGEN14_in,
      CO(2) => \tempGEN1_carry__2_n_1\,
      CO(1) => \tempGEN1_carry__2_n_2\,
      CO(0) => \tempGEN1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \tempGEN1_carry__2_i_1_n_0\,
      DI(2) => \tempGEN1_carry__2_i_2_n_0\,
      DI(1) => \tempGEN1_carry__2_i_3_n_0\,
      DI(0) => \tempGEN1_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_tempGEN1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tempGEN1_carry__2_i_5_n_0\,
      S(2) => \tempGEN1_carry__2_i_6_n_0\,
      S(1) => \tempGEN1_carry__2_i_7_n_0\,
      S(0) => \tempGEN1_carry__2_i_8_n_0\
    );
\tempGEN1_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(30),
      I1 => \or__95\(30),
      I2 => minusOp(31),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(31),
      I5 => aDC_THRESHOLD(31),
      O => \tempGEN1_carry__2_i_1_n_0\
    );
\tempGEN1_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(28),
      I1 => \or__95\(28),
      I2 => minusOp(29),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(29),
      I5 => aDC_THRESHOLD(29),
      O => \tempGEN1_carry__2_i_2_n_0\
    );
\tempGEN1_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(26),
      I1 => \or__95\(26),
      I2 => minusOp(27),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(27),
      I5 => aDC_THRESHOLD(27),
      O => \tempGEN1_carry__2_i_3_n_0\
    );
\tempGEN1_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(24),
      I1 => \or__95\(24),
      I2 => minusOp(25),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(25),
      I5 => aDC_THRESHOLD(25),
      O => \tempGEN1_carry__2_i_4_n_0\
    );
\tempGEN1_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(30),
      I1 => aDC_THRESHOLD(30),
      I2 => minusOp(31),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(31),
      I5 => aDC_THRESHOLD(31),
      O => \tempGEN1_carry__2_i_5_n_0\
    );
\tempGEN1_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(28),
      I1 => aDC_THRESHOLD(28),
      I2 => minusOp(29),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(29),
      I5 => aDC_THRESHOLD(29),
      O => \tempGEN1_carry__2_i_6_n_0\
    );
\tempGEN1_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(26),
      I1 => aDC_THRESHOLD(26),
      I2 => minusOp(27),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(27),
      I5 => aDC_THRESHOLD(27),
      O => \tempGEN1_carry__2_i_7_n_0\
    );
\tempGEN1_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(24),
      I1 => aDC_THRESHOLD(24),
      I2 => minusOp(25),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(25),
      I5 => aDC_THRESHOLD(25),
      O => \tempGEN1_carry__2_i_8_n_0\
    );
tempGEN1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(6),
      I1 => \or__95\(6),
      I2 => minusOp(7),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(7),
      I5 => aDC_THRESHOLD(7),
      O => tempGEN1_carry_i_1_n_0
    );
tempGEN1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(4),
      I1 => \or__95\(4),
      I2 => minusOp(5),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(5),
      I5 => aDC_THRESHOLD(5),
      O => tempGEN1_carry_i_2_n_0
    );
tempGEN1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => aDC_THRESHOLD(2),
      I1 => \or__95\(2),
      I2 => minusOp(3),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(3),
      I5 => aDC_THRESHOLD(3),
      O => tempGEN1_carry_i_3_n_0
    );
tempGEN1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F228FFF08000822"
    )
        port map (
      I0 => aDC_THRESHOLD(0),
      I1 => COUNTER_Q(0),
      I2 => minusOp(1),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(1),
      I5 => aDC_THRESHOLD(1),
      O => tempGEN1_carry_i_4_n_0
    );
tempGEN1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(6),
      I1 => aDC_THRESHOLD(6),
      I2 => minusOp(7),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(7),
      I5 => aDC_THRESHOLD(7),
      O => tempGEN1_carry_i_5_n_0
    );
tempGEN1_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(4),
      I1 => aDC_THRESHOLD(4),
      I2 => minusOp(5),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(5),
      I5 => aDC_THRESHOLD(5),
      O => tempGEN1_carry_i_6_n_0
    );
tempGEN1_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \or__95\(2),
      I1 => aDC_THRESHOLD(2),
      I2 => minusOp(3),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(3),
      I5 => aDC_THRESHOLD(3),
      O => tempGEN1_carry_i_7_n_0
    );
tempGEN1_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6099600006000699"
    )
        port map (
      I0 => COUNTER_Q(0),
      I1 => aDC_THRESHOLD(0),
      I2 => minusOp(1),
      I3 => FSM_sequential_RSTd_reg_n_0,
      I4 => COUNTER_Q(1),
      I5 => aDC_THRESHOLD(1),
      O => tempGEN1_carry_i_8_n_0
    );
\tempGEN1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tempGEN1_inferred__0/i__carry_n_0\,
      CO(2) => \tempGEN1_inferred__0/i__carry_n_1\,
      CO(1) => \tempGEN1_inferred__0/i__carry_n_2\,
      CO(0) => \tempGEN1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_tempGEN1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\tempGEN1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tempGEN1_inferred__0/i__carry_n_0\,
      CO(3) => \tempGEN1_inferred__0/i__carry__0_n_0\,
      CO(2) => \tempGEN1_inferred__0/i__carry__0_n_1\,
      CO(1) => \tempGEN1_inferred__0/i__carry__0_n_2\,
      CO(0) => \tempGEN1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tempGEN1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\tempGEN1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tempGEN1_inferred__0/i__carry__0_n_0\,
      CO(3) => \tempGEN1_inferred__0/i__carry__1_n_0\,
      CO(2) => \tempGEN1_inferred__0/i__carry__1_n_1\,
      CO(1) => \tempGEN1_inferred__0/i__carry__1_n_2\,
      CO(0) => \tempGEN1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1_n_0\,
      DI(2) => \i__carry__1_i_2_n_0\,
      DI(1) => \i__carry__1_i_3_n_0\,
      DI(0) => \i__carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_tempGEN1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5_n_0\,
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \i__carry__1_i_8_n_0\
    );
\tempGEN1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tempGEN1_inferred__0/i__carry__1_n_0\,
      CO(3) => tempGEN12_in,
      CO(2) => \tempGEN1_inferred__0/i__carry__2_n_1\,
      CO(1) => \tempGEN1_inferred__0/i__carry__2_n_2\,
      CO(0) => \tempGEN1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1_n_0\,
      DI(2) => \i__carry__2_i_2_n_0\,
      DI(1) => \i__carry__2_i_3_n_0\,
      DI(0) => \i__carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_tempGEN1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5_n_0\,
      S(2) => \i__carry__2_i_6_n_0\,
      S(1) => \i__carry__2_i_7_n_0\,
      S(0) => \i__carry__2_i_8_n_0\
    );
tempGEN_tristate_oe_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tempGEN14_in,
      I1 => tempGEN0_out,
      O => tempGEN_tristate_oe_i_1_n_0
    );
tempGEN_tristate_oe_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => aDC_THRESHOLD(20),
      I1 => aDC_THRESHOLD(21),
      I2 => aDC_THRESHOLD(22),
      I3 => aDC_THRESHOLD(23),
      O => tempGEN_tristate_oe_i_10_n_0
    );
tempGEN_tristate_oe_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808AA08"
    )
        port map (
      I0 => RST,
      I1 => tempGEN12_in,
      I2 => EN,
      I3 => tempGEN_tristate_oe_i_3_n_0,
      I4 => tempGEN_tristate_oe_i_4_n_0,
      I5 => tempGEN_tristate_oe_i_5_n_0,
      O => tempGEN0_out
    );
tempGEN_tristate_oe_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => aDC_THRESHOLD(1),
      I1 => aDC_THRESHOLD(0),
      I2 => EN,
      I3 => tempGEN_tristate_oe_i_6_n_0,
      I4 => tempGEN_tristate_oe_i_7_n_0,
      I5 => tempGEN_tristate_oe_i_8_n_0,
      O => tempGEN_tristate_oe_i_3_n_0
    );
tempGEN_tristate_oe_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => aDC_THRESHOLD(27),
      I1 => aDC_THRESHOLD(26),
      I2 => aDC_THRESHOLD(25),
      I3 => aDC_THRESHOLD(24),
      I4 => tempGEN_tristate_oe_i_9_n_0,
      O => tempGEN_tristate_oe_i_4_n_0
    );
tempGEN_tristate_oe_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => aDC_THRESHOLD(19),
      I1 => aDC_THRESHOLD(18),
      I2 => aDC_THRESHOLD(17),
      I3 => aDC_THRESHOLD(16),
      I4 => tempGEN_tristate_oe_i_10_n_0,
      O => tempGEN_tristate_oe_i_5_n_0
    );
tempGEN_tristate_oe_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => aDC_THRESHOLD(5),
      I1 => aDC_THRESHOLD(4),
      I2 => aDC_THRESHOLD(3),
      I3 => aDC_THRESHOLD(2),
      O => tempGEN_tristate_oe_i_6_n_0
    );
tempGEN_tristate_oe_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => aDC_THRESHOLD(9),
      I1 => aDC_THRESHOLD(8),
      I2 => aDC_THRESHOLD(7),
      I3 => aDC_THRESHOLD(6),
      O => tempGEN_tristate_oe_i_7_n_0
    );
tempGEN_tristate_oe_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => aDC_THRESHOLD(10),
      I1 => aDC_THRESHOLD(11),
      I2 => aDC_THRESHOLD(12),
      I3 => aDC_THRESHOLD(13),
      I4 => aDC_THRESHOLD(15),
      I5 => aDC_THRESHOLD(14),
      O => tempGEN_tristate_oe_i_8_n_0
    );
tempGEN_tristate_oe_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => aDC_THRESHOLD(28),
      I1 => aDC_THRESHOLD(29),
      I2 => aDC_THRESHOLD(31),
      I3 => aDC_THRESHOLD(30),
      O => tempGEN_tristate_oe_i_9_n_0
    );
tempGEN_tristate_oe_reg: unisim.vcomponents.FDRE
     port map (
      C => MCLK,
      CE => '1',
      D => tempGEN_tristate_oe_i_1_n_0,
      Q => tempGEN_tristate_oe_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    MCLK : in STD_LOGIC;
    T_LIM : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DC_THRESHOLD : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RST : in STD_LOGIC;
    GEN_OUT : out STD_LOGIC;
    EN : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "PG_OV_GEN_CORE_0_0,GEN_CORE,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "GEN_CORE,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal GEN_OUT_INST_0_i_1_n_0 : STD_LOGIC;
  signal U0_n_0 : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of RST : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of RST : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
GEN_OUT_INST_0_i_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MCLK,
      CE => '1',
      D => U0_n_0,
      Q => GEN_OUT_INST_0_i_1_n_0,
      R => '0'
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_GEN_CORE
     port map (
      DC_THRESHOLD(31 downto 0) => DC_THRESHOLD(31 downto 0),
      EN => EN,
      EN_0 => U0_n_0,
      GEN_OUT => GEN_OUT,
      GEN_OUT_0 => GEN_OUT_INST_0_i_1_n_0,
      MCLK => MCLK,
      RST => RST,
      T_LIM(31 downto 0) => T_LIM(31 downto 0)
    );
end STRUCTURE;
