
# Foundational RTL Design and Verification Projects

This repository showcases three fundamental RTL design projectsâ€”**Traffic Light Controller**, **4-bit Binary Counter**, and **Universal Shift Register**â€”implemented in **Verilog** and verified using **SystemVerilog-based testbenches**. These projects were developed as part of RTL design and verification training to reinforce concepts in digital logic, FSMs, and verification methodologies.

---

## ğŸ“ Project Structure

```bash
.
â”œâ”€â”€ binary_counter/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ doc/
â”‚   â””â”€â”€ README_binary_counter.md
â”‚
â”œâ”€â”€ universal_shift_register/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ doc/
â”‚   â””â”€â”€ README_shift_register.md
â”‚
â”œâ”€â”€ traffic_light_controller/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ doc/
â”‚   â””â”€â”€ README_traffic_light.md
â”‚
â””â”€â”€ README.md   â† (This file)
```

---

## ğŸš¦ Traffic Light Controller

- **Design:** FSM-based control for a traffic light with IDLE â†’ RED â†’ YELLOW â†’ GREEN cycle.
- **RTL Language:** Verilog
- **Verification:** Basic Verilog testbench with waveform observation
- **Highlights:**
  - PSR + NSL implementation
  - State-based output logic
  - Functional test with `start` signal

ğŸ“„ [View Project README](traffic_light_controller/README.md)

---

## ğŸ”¢ 4-bit Binary Counter

- **Design:** 4-bit counter with load, up-count, down-count, and carry-out functionality.
- **Verification:** SystemVerilog testbench with constrained-random testing
- **Highlights:**
  - Scoreboarding and event-based sync
  - Full functional and code coverage (100%)
  - Multiple test scenarios and coverage bins

ğŸ“„ [View Project README](binary_counter/README.md)

---

## ğŸ” Universal Shift Register

- **Design:** 4-bit universal shift register with parallel load, left/right shift, and hold.
- **Verification:** Class-based SystemVerilog testbench with full coverage integration
- **Highlights:**
  - Randomized and directed stimulus
  - Semaphore, mailbox, covergroups
  - Modular agent-based architecture

ğŸ“„ [View Project README](universal_shift_register/README.md)

---

## ğŸ§  Learning Outcomes

- RTL Design using FSM, counters, and shift registers
- Writing synthesizable Verilog code
- Creating reusable SystemVerilog testbenches
- Achieving high-quality functional and code coverage
- Debugging and coverage analysis using waveform tools

---

## ğŸ›  Tools Used

- **Languages:** Verilog, SystemVerilog
- **Simulators:** ModelSim, VCS, or Xcelium
- **Coverage:** Code + Functional Coverage
- **Version Control:** Git

---

## ğŸ‘¨â€ğŸ’» Author

- Uchchhash Sarkar

---

## ğŸ“œ License

These projects are intended for educational and training purposes.
