<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html
    PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="Doxygen 1.9.5" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>libudmaio example: axi_vdma::mm2s_vdmasr_t Struct Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
    <script type="text/javascript">
        DoxygenAwesomeDarkModeToggle.init()
    </script>
</head>
<body>
    <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectalign" style="padding-left: 0.5em;">
                            <div id="projectname">libudmaio example
                            </div>
                            <div id="projectbrief">Userspace DMA I/O library example application</div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part --><!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structaxi__vdma_1_1mm2s__vdmasr__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structaxi__vdma_1_1mm2s__vdmasr__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">axi_vdma::mm2s_vdmasr_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_axi_vdma_8hpp_source.html">AxiVdma.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ae25b36f4cbd8ef6360a85fe7eeb78c06"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ae25b36f4cbd8ef6360a85fe7eeb78c06">halted</a>: 1</td></tr>
<tr class="separator:ae25b36f4cbd8ef6360a85fe7eeb78c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba790d81434db986a70373dbec1c0b79"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#aba790d81434db986a70373dbec1c0b79">rsvd_3_1</a>: 3</td></tr>
<tr class="separator:aba790d81434db986a70373dbec1c0b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad745892a36b644b64480c906b7da3af6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ad745892a36b644b64480c906b7da3af6">vdma_int_err</a>: 1</td></tr>
<tr class="separator:ad745892a36b644b64480c906b7da3af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88711ba6ededec8fdf4be47cd83a7c0c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a88711ba6ededec8fdf4be47cd83a7c0c">vdma_slv_err</a>: 1</td></tr>
<tr class="memdesc:a88711ba6ededec8fdf4be47cd83a7c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDMA Slave Error. 0 - No VDMA Slave Errors. 1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.  <a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a88711ba6ededec8fdf4be47cd83a7c0c">More...</a><br /></td></tr>
<tr class="separator:a88711ba6ededec8fdf4be47cd83a7c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d16e2885835901b46cd20b25a2a8d9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a23d16e2885835901b46cd20b25a2a8d9">vdma_dec_err</a>: 1</td></tr>
<tr class="memdesc:a23d16e2885835901b46cd20b25a2a8d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDMA Decode Error. This error occurs if the address request is to an invalid address. 0 = No VDMA Decode Errors. 1 = VDMA Decode Error detected. VDMA channel halts.  <a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a23d16e2885835901b46cd20b25a2a8d9">More...</a><br /></td></tr>
<tr class="separator:a23d16e2885835901b46cd20b25a2a8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f926f54bdc103e97ea9e52290a26ed"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ac6f926f54bdc103e97ea9e52290a26ed">sof_early_err</a>: 1</td></tr>
<tr class="memdesc:ac6f926f54bdc103e97ea9e52290a26ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of Frame Early Error 0 - No start-of-frame Error 1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.  <a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ac6f926f54bdc103e97ea9e52290a26ed">More...</a><br /></td></tr>
<tr class="separator:ac6f926f54bdc103e97ea9e52290a26ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6024a8d9122cf591635ded8b003dfc51"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a6024a8d9122cf591635ded8b003dfc51">rsvd_11_8</a>: 4</td></tr>
<tr class="separator:a6024a8d9122cf591635ded8b003dfc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58110591789e133edaa6143b9be53db0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a58110591789e133edaa6143b9be53db0">frm_cnt_irq</a>: 1</td></tr>
<tr class="memdesc:a58110591789e133edaa6143b9be53db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Count Interrupt. 0 - No Frame Count Interrupt. 1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.  <a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a58110591789e133edaa6143b9be53db0">More...</a><br /></td></tr>
<tr class="separator:a58110591789e133edaa6143b9be53db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249e3b77a4974b9891c38aac01b1316b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a249e3b77a4974b9891c38aac01b1316b">dly_cnt_irq</a>: 1</td></tr>
<tr class="memdesc:a249e3b77a4974b9891c38aac01b1316b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on Delay. 0 - No Delay Interrupt. 1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.  <a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a249e3b77a4974b9891c38aac01b1316b">More...</a><br /></td></tr>
<tr class="separator:a249e3b77a4974b9891c38aac01b1316b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7340db5ab35c5a5c64a313c9efc3bd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a4c7340db5ab35c5a5c64a313c9efc3bd">err_irq</a>: 1</td></tr>
<tr class="memdesc:a4c7340db5ab35c5a5c64a313c9efc3bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on Error. 0 - No error Interrupt. 1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.  <a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a4c7340db5ab35c5a5c64a313c9efc3bd">More...</a><br /></td></tr>
<tr class="separator:a4c7340db5ab35c5a5c64a313c9efc3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a0c508785bacf7908911ccbdc3e5cc"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#af4a0c508785bacf7908911ccbdc3e5cc">rsvd_15_15</a>: 1</td></tr>
<tr class="separator:af4a0c508785bacf7908911ccbdc3e5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ea70e90a35983baf812ddf83c5613a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#af3ea70e90a35983baf812ddf83c5613a">irq_frame_cnt_sts</a></td></tr>
<tr class="memdesc:af3ea70e90a35983baf812ddf83c5613a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Frame Count Status. Indicates current interrupt frame count value.  <a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#af3ea70e90a35983baf812ddf83c5613a">More...</a><br /></td></tr>
<tr class="separator:af3ea70e90a35983baf812ddf83c5613a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d936cfb2df8ded7de0d1cae36e3efd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#aa8d936cfb2df8ded7de0d1cae36e3efd">irq_delay_cnt_sts</a></td></tr>
<tr class="memdesc:aa8d936cfb2df8ded7de0d1cae36e3efd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Delay Count Status. Indicates current interrupt delay time value.  <a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#aa8d936cfb2df8ded7de0d1cae36e3efd">More...</a><br /></td></tr>
<tr class="separator:aa8d936cfb2df8ded7de0d1cae36e3efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >MM2S VDMA Status Register </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a249e3b77a4974b9891c38aac01b1316b" name="a249e3b77a4974b9891c38aac01b1316b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249e3b77a4974b9891c38aac01b1316b">&#9670;&#160;</a></span>dly_cnt_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmasr_t::dly_cnt_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on Delay. 0 - No Delay Interrupt. 1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value. </p>

</div>
</div>
<a id="a4c7340db5ab35c5a5c64a313c9efc3bd" name="a4c7340db5ab35c5a5c64a313c9efc3bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7340db5ab35c5a5c64a313c9efc3bd">&#9670;&#160;</a></span>err_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmasr_t::err_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on Error. 0 - No error Interrupt. 1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected. </p>

</div>
</div>
<a id="a58110591789e133edaa6143b9be53db0" name="a58110591789e133edaa6143b9be53db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58110591789e133edaa6143b9be53db0">&#9670;&#160;</a></span>frm_cnt_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmasr_t::frm_cnt_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Count Interrupt. 0 - No Frame Count Interrupt. 1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated. </p>

</div>
</div>
<a id="ae25b36f4cbd8ef6360a85fe7eeb78c06" name="ae25b36f4cbd8ef6360a85fe7eeb78c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25b36f4cbd8ef6360a85fe7eeb78c06">&#9670;&#160;</a></span>halted</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmasr_t::halted</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VDMA Channel Halted. Indicates the run/stop state of the VDMA channel. 0 - VDMA channel running 1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1. </p>

</div>
</div>
<a id="aa8d936cfb2df8ded7de0d1cae36e3efd" name="aa8d936cfb2df8ded7de0d1cae36e3efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d936cfb2df8ded7de0d1cae36e3efd">&#9670;&#160;</a></span>irq_delay_cnt_sts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t axi_vdma::mm2s_vdmasr_t::irq_delay_cnt_sts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Delay Count Status. Indicates current interrupt delay time value. </p>

</div>
</div>
<a id="af3ea70e90a35983baf812ddf83c5613a" name="af3ea70e90a35983baf812ddf83c5613a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ea70e90a35983baf812ddf83c5613a">&#9670;&#160;</a></span>irq_frame_cnt_sts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t axi_vdma::mm2s_vdmasr_t::irq_frame_cnt_sts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Frame Count Status. Indicates current interrupt frame count value. </p>

</div>
</div>
<a id="a6024a8d9122cf591635ded8b003dfc51" name="a6024a8d9122cf591635ded8b003dfc51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6024a8d9122cf591635ded8b003dfc51">&#9670;&#160;</a></span>rsvd_11_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_vdma::mm2s_vdmasr_t::rsvd_11_8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4a0c508785bacf7908911ccbdc3e5cc" name="af4a0c508785bacf7908911ccbdc3e5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a0c508785bacf7908911ccbdc3e5cc">&#9670;&#160;</a></span>rsvd_15_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_vdma::mm2s_vdmasr_t::rsvd_15_15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba790d81434db986a70373dbec1c0b79" name="aba790d81434db986a70373dbec1c0b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba790d81434db986a70373dbec1c0b79">&#9670;&#160;</a></span>rsvd_3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_vdma::mm2s_vdmasr_t::rsvd_3_1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6f926f54bdc103e97ea9e52290a26ed" name="ac6f926f54bdc103e97ea9e52290a26ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f926f54bdc103e97ea9e52290a26ed">&#9670;&#160;</a></span>sof_early_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmasr_t::sof_early_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of Frame Early Error 0 - No start-of-frame Error 1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface. </p>

</div>
</div>
<a id="a23d16e2885835901b46cd20b25a2a8d9" name="a23d16e2885835901b46cd20b25a2a8d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d16e2885835901b46cd20b25a2a8d9">&#9670;&#160;</a></span>vdma_dec_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmasr_t::vdma_dec_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDMA Decode Error. This error occurs if the address request is to an invalid address. 0 = No VDMA Decode Errors. 1 = VDMA Decode Error detected. VDMA channel halts. </p>

</div>
</div>
<a id="ad745892a36b644b64480c906b7da3af6" name="ad745892a36b644b64480c906b7da3af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad745892a36b644b64480c906b7da3af6">&#9670;&#160;</a></span>vdma_int_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmasr_t::vdma_int_err</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >VDMA Internal Error. 0 - No VDMA Internal Errors. 1 - VDMA Internal Error detected. This error occurs during one of the following conditions. (a) HSIZE or VSIZE register were written zeros or (b) Internal error received from helper core axi_datamover or (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared). To restart the channel, soft or hard reset is required. In case (c), channel does not stop or halt. </p>

</div>
</div>
<a id="a88711ba6ededec8fdf4be47cd83a7c0c" name="a88711ba6ededec8fdf4be47cd83a7c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88711ba6ededec8fdf4be47cd83a7c0c">&#9670;&#160;</a></span>vdma_slv_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_vdma::mm2s_vdmasr_t::vdma_slv_err</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VDMA Slave Error. 0 - No VDMA Slave Errors. 1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="_axi_vdma_8hpp_source.html">AxiVdma.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespaceaxi__vdma.html">axi_vdma</a></li><li class="navelem"><a class="el" href="structaxi__vdma_1_1mm2s__vdmasr__t.html">mm2s_vdmasr_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
