
*** Running vivado
    with args -log mips_16.vds -m64 -mode batch -messageDb vivado.pb -notrace -source mips_16.tcl


****** Vivado v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source mips_16.tcl -notrace
Command: synth_design -top mips_16 -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 287.938 ; gain = 115.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_16' [C:/Users/Administrator/Desktop/mips_16.v:2]
INFO: [Synth 8-638] synthesizing module 'instr_mem' [C:/Users/Administrator/Desktop/instr_mem.v:2]
INFO: [Synth 8-256] done synthesizing module 'instr_mem' (1#1) [C:/Users/Administrator/Desktop/instr_mem.v:2]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/Administrator/Desktop/control.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/control.v:23]
INFO: [Synth 8-256] done synthesizing module 'control' (2#1) [C:/Users/Administrator/Desktop/control.v:2]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Administrator/Desktop/register_file.v:2]
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Users/Administrator/Desktop/register_file.v:2]
INFO: [Synth 8-638] synthesizing module 'JR_Control' [C:/Users/Administrator/Desktop/JR_Control.v:1]
INFO: [Synth 8-256] done synthesizing module 'JR_Control' (4#1) [C:/Users/Administrator/Desktop/JR_Control.v:1]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [C:/Users/Administrator/Desktop/ALUControl.v:2]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (5#1) [C:/Users/Administrator/Desktop/ALUControl.v:2]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Administrator/Desktop/alu.v:1]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [C:/Users/Administrator/Desktop/alu.v:1]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/Administrator/Desktop/data_memory.v:2]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (7#1) [C:/Users/Administrator/Desktop/data_memory.v:2]
INFO: [Synth 8-256] done synthesizing module 'mips_16' (8#1) [C:/Users/Administrator/Desktop/mips_16.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 325.203 ; gain = 152.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 325.203 ; gain = 152.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 325.203 ; gain = 152.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "JRControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/Administrator/Desktop/mips_16.v:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 345.883 ; gain = 173.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 12    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   9 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mips_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module instr_mem 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 11    
+---Muxes : 
	   9 Input     16 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module JR_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module data_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 449.004 ; gain = 276.625
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "alu_unit/zero" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 450.266 ; gain = 277.887
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 450.266 ; gain = 277.887

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+-----------------+-----------+----------------------+------------------+-------------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives       | Hierarchical Name | 
+------------+-----------------+-----------+----------------------+------------------+-------------------+
|mips_16     | datamem/ram_reg | Implied   | 256 x 16             | RAM256X1S x 16   | mips_16/ram__1    | 
+------------+-----------------+-----------+----------------------+------------------+-------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][15] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][14] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][13] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][12] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][11] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][10] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][9] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][8] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][7] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][6] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][5] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][4] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][3] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][2] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][1] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[7][0] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][15] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][14] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][13] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][12] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][11] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][10] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][9] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][8] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][7] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][6] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][5] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][4] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][3] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][2] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][1] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[6][0] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][15] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][14] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][13] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][12] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][11] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][10] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][9] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][8] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][7] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][6] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][5] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][4] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][3] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][2] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][1] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[5][0] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][15] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][14] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][13] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][12] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][11] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][10] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][9] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][8] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][7] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][6] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][5] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][4] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][3] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][2] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][1] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[4][0] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][15] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][14] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][13] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][12] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][11] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][10] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][9] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][8] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][7] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][6] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][5] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][4] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][3] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][2] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][1] ) is unused and will be removed from module mips_16.
WARNING: [Synth 8-3332] Sequential element (\reg_file/reg_array_reg[0][0] ) is unused and will be removed from module mips_16.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 470.578 ; gain = 298.199
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 470.578 ; gain = 298.199

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 470.578 ; gain = 298.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    14|
|3     |LUT1      |    16|
|4     |LUT2      |    11|
|5     |LUT3      |    27|
|6     |LUT4      |    40|
|7     |LUT5      |    30|
|8     |LUT6      |    84|
|9     |RAM256X1S |    16|
|10    |FDCE      |    64|
|11    |FDRE      |    48|
|12    |IBUF      |     2|
|13    |OBUF      |    80|
+------+----------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |   433|
|2     |  alu_unit |alu           |    36|
|3     |  datamem  |data_memory   |    39|
|4     |  reg_file |register_file |   239|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 474.516 ; gain = 261.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 474.516 ; gain = 302.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 527.094 ; gain = 320.758
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 527.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jul 08 09:33:08 2017...
