// Seed: 2923171783
module module_0;
  logic [7:0] id_1, id_2, id_3;
  assign module_1.id_4 = 0;
  id_5(
      .id_0(-1),
      .id_1(id_2),
      .id_2(id_2),
      .id_3(-1),
      .id_4(1),
      .id_5(),
      .id_6(id_2[-1]),
      .id_7(id_3)
  );
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    output uwire id_4,
    output tri0 id_5
);
  assign id_5 = id_2;
  module_0 modCall_1 ();
endmodule
