# HarvOS
A secure server ecosystem

# HarvOS â€” A Secure Harvard-Architecture Operating System & CPU

HarvOS is a research concept for a **secure, minimalistic operating system and processor design** that prioritizes *trustworthiness over raw performance*.  
It introduces a novel combination of **Harvard separation**, **MMU**, and **MPU**, aiming to make entire classes of software exploits *structurally impossible*.

---

## ðŸ”‘ Key Features

- **Strict Harvard Separation**  
  Instructions and data exist in physically separate memory spaces.  
  No possibility of executing data as code.

- **MMU + MPU (Dual-Layer Protection)**  
  - MMU: Enforces per-process isolation, virtual memory, W^X, and ASLR.  
  - MPU: Global physical region protections (e.g., RAM is non-executable forever).  

- **Immutable & Verifiable Boot**  
  OS core stored in ROM/EEPROM, verified at startup.  
  Secure A/B updates supported.

- **Exploit Mitigations by Design**  
  - **W^X everywhere**  
  - **ASLR**  
  - **Stack canaries**  
  - **Guard pages**  
  - **No speculative execution attacks**

- **Microkernel OS Architecture**  
  - Only scheduling, IPC, VM, and traps in kernel mode.  
  - Drivers, filesystems, and services run in user space with *capabilities*.  

- **Deterministic Performance**  
  - In-order pipeline, bounded latencies, no speculation.  
  - Suitable for embedded + server workloads.

- **Formal Verifiability**  
  ISA, CSRs, and MMU/MPU invariants expressed in formal semantics.  
  Enables proof-carrying code and model checking.

---

## ðŸ“œ Whitepaper

A full technical whitepaper (~100 pages) is available in the repo under  
[`docs/HarvOS_Whitepaper.pdf`](docs/HarvOS_Whitepaper.pdf).  

It includes:
- Instruction semantics with pseudocode
- CSR bitfield tables
- Formal MMU/MPU invariants
- Example security policies
- FPGA prototyping path
- Comparison vs. x86 / ARM / RISC-V / AVR

---

## ðŸ›  Project Roadmap

1. **ISA & Toolchain**  
   - Define the instruction set  
   - LLVM backend & assembler  
   - Emulator implementation  

2. **OS Core (HarvOS Kernel)**  
   - Microkernel with VM, IPC, scheduling  
   - Capability-based policy system  

3. **FPGA Prototype**  
   - RTL core implementation  
   - SMP scaling tests  
   - Hardware/OS co-design validation  

4. **ASIC Exploration**  
   - MPW shuttle tape-out (130 nm / 28 nm)  
   - Secure supply chain considerations  

---

## ðŸ“Š Use Cases

- **Secure Microservers**  
  Run DNS, HTTP, or TLS endpoints with minimal attack surface.  

- **Industrial / IoT Gateways**  
  Deterministic, tamper-resistant edge nodes.  

- **Research & Education**  
  Platform for studying secure processor & OS co-design.  

---

## ðŸ¤ Contributing

HarvOS is at a **research/vision stage**. Contributions are welcome in:

- ISA / compiler backend design  
- Formal verification (Coq, Isabelle/HOL, etc.)  
- Emulator or FPGA prototype  
- OS microkernel & user-space services  

---

## âš ï¸ Disclaimer

This is an experimental project and not production-ready.  
It is intended for research, prototyping, and exploration of secure system design.  

---

## ðŸ“§ Contact

Feel free to open an **issue** or **discussion** in the repository to collaborate.  


## Chat-bedingte Ã„nderungen (August 2025)

Folgende Dateien wurden in diesem Chat geÃ¤ndert:

- **mpu.sv**  
  - Lock-Bit (`lock_q`) implementiert, verhindert weitere Programmierung nach Setzen.

- **mmu_sv32.sv**  
  - Neue Eingabe `csr_sstatus_q` (fÃ¼r MXR/SUM).  
  - MXR (`sstatus[19]`): erlaubt Loads von X-Pages als Reads.  
  - SUM (`sstatus[18]`): erlaubt S-Mode Zugriff auf U-Pages.  
  - Assertions fÃ¼r W^X-Invarianten ergÃ¤nzt.

- **icache.sv**  
  - Annotiert als â€žexecute-onlyâ€œ.  
  - Hook fÃ¼r HARVOS_ASSERT eingefÃ¼gt (prÃ¼ft, dass `mem_we=0`).

- **ptw_sv32.sv**  
  - PTW vervollstÃ¤ndigt (Sv32 Zwei-Level-Walk).  
  - Superpages (L1-Leafs) unterstÃ¼tzt.  
  - A/D-Enforcement: Fault, wenn `A=0` oder (`D=0` bei Store).  
  - Assertions fÃ¼r â€žW â†’ Râ€œ ergÃ¤nzt.

- **csr_file.sv**  
  - Schreibmaske fÃ¼r SSTATUS erweitert (SUM/MXR Bits).

- **tb_mmu_wx_neg.sv**  
  - Angepasst auf neuen Port `csr_sstatus_q` (derzeit fix auf `0`).

- **TODO_HarvOS_BringUp.md**  
  - Aktualisiert: MPU Lock âœ”, PTW fertig âœ”, MXR/SUM âœ”, A/D âœ”.

---

- **dcache_2way.sv**: 2â€‘Way Set-Associative Dâ€‘Cache vervollstÃ¤ndigt (LRU, 4â€‘Word Lines, Writeâ€‘Through/Allocate, Earlyâ€‘Restart fÃ¼r Loads).



### Harvard/Trap SVA Bindfile

Neue Dateien:
- `src/rtl/harvos_sva_bind.sv`: Assertions-Modul
- `src/rtl/bind_harvos_core.sv`: Bind-Anweisung fÃ¼r `harvos_core`

**Verwendung (Simulation/Formal):**
1. Beide Dateien in den Compile aufnehmen.
2. Optional Makros setzen, um Trap-Signale zu verbinden (Beispiele im Header von `bind_harvos_core.sv`):
   ```sv
   `define HARVOS_TRAP_TAKEN  (trap_taken)
   `define HARVOS_PC_Q        (if_pc_q)
   `define HARVOS_NEXT_PC     (if_next_pc)
   `define HARVOS_STVEC_Q     (u_csr.stvec_q)
   `define HARVOS_SEPC_Q      (u_csr.sepc_q)
   ```
3. Alternativ ohne Makros bauen â†’ Trap-Checks sind dann inaktiv, Harvard-Checks trotzdem aktiv.

**Was geprÃ¼ft wird:**
- **Harvard**: Kein DMEM-Write ohne Request; keine simultanen IMEM-RÃ¼ckgaben + DMEM-Write-Returns (sanity).
- **Trap (optional)**: Vektorisierung zu `stvec`, `sepc` fÃ¤ngt faulting `pc`.

Aktivierung zusÃ¤tzlicher Assertions im RTL:
- Baue mit `+define+HARVOS_ASSERT` um die lokalen Invarianten im MMU/I$/Trap-Unit zu aktivieren.


- **MMU/TLB:** ASID (Sv32 `satp[30:22]`) ausgewertet; `sfence`-Ports an MMU hinzugefÃ¼gt und bis in TLB verdrahtet (Flush all/addr/asid). TLB vergleicht ASID auÃŸer bei Global-Pages (`G=1`).

- **SFENCE.VMA:** neues Modul `sfence_vma_decode.sv` (Decoder-Pfad). Liefert `sfence_*`-Pulse (flush_all / addr / asid). In `mmu_sv32.sv` wird zusÃ¤tzlich **auto-flush bei `satp`-Ã„nderung** ausgelÃ¶st.

- **harvos_core**: exportiert jetzt `sfence_*`-Signale (flush_all/addr/asid). Im Core verdrahtet: `sfence_vma_decode.sv` treibt die `sfence_*`-Signale in Richtung MMU/TLB.

- **I-Cache:** `icache.sv` jetzt implementiert (direct-mapped, 4-Word Lines, Burst-Refill, Early-Restart for Fetch).
- **MPU-Tests:** neue TBs `tb_mpu_nx_ram.sv` (NX-RAM Fetch-Fault) und `tb_mpu_umode_mmio.sv` (Uâ†’MMIO Store-Fault).

- **FENCE.I**: `fence_i_decode.sv` im Core verdrahtet â†’ treibt `icache_flush_all`; I$ (`icache.sv`) hat `flush_all_i` und invalidiert alle Lines.

### Minimal SoC-Top
- `src/rtl/harvos_imem_if.sv`, `src/rtl/harvos_dmem_if.sv`: einfache Harvard-Interfaces fÃ¼r Coreâ†”Caches.
- `src/rtl/harvos_soc.sv`: minimaler Top (Core â†” I$/D$ â†” Arbiter â†” `simple_ram`), `icache_flush_all` ist angebunden.
- `src/rtl/mem_arbiter2.sv`: 2â€‘Master Arbiter (D$ > I$).
- `src/rtl/simple_ram.sv`: 64 KiB Single-Port RAM (1â€‘Cycle Latenz, Byte-Enables).
