\hypertarget{group___r_c_c_ex___u_s_a_r_t2___clock___source}{}\doxysection{RCCEx USART2 Clock Source}
\label{group___r_c_c_ex___u_s_a_r_t2___clock___source}\index{RCCEx USART2 Clock Source@{RCCEx USART2 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gab289cffbef2f41c7df1866d7da23e8ec}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gab06c008b4b6015e3a13fbbdbfe8d0121}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035fad6759054c3c736f36364af7026b}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART2\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gae2ca7c150d24aa19b3cdfff9859872fc}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad25c640f5f8ddff851fc26c9bc4984a6}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART2\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f6dbd8b556cc7531450b793b0a517c6}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART2\+SEL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t2___clock___source_gae2ca7c150d24aa19b3cdfff9859872fc}\label{group___r_c_c_ex___u_s_a_r_t2___clock___source_gae2ca7c150d24aa19b3cdfff9859872fc}} 
\index{RCCEx USART2 Clock Source@{RCCEx USART2 Clock Source}!RCC\_USART2CLKSOURCE\_HSI@{RCC\_USART2CLKSOURCE\_HSI}}
\index{RCC\_USART2CLKSOURCE\_HSI@{RCC\_USART2CLKSOURCE\_HSI}!RCCEx USART2 Clock Source@{RCCEx USART2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART2CLKSOURCE\_HSI}{RCC\_USART2CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad25c640f5f8ddff851fc26c9bc4984a6}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART2\+SEL\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00371}{371}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t2___clock___source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}\label{group___r_c_c_ex___u_s_a_r_t2___clock___source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}} 
\index{RCCEx USART2 Clock Source@{RCCEx USART2 Clock Source}!RCC\_USART2CLKSOURCE\_LSE@{RCC\_USART2CLKSOURCE\_LSE}}
\index{RCC\_USART2CLKSOURCE\_LSE@{RCC\_USART2CLKSOURCE\_LSE}!RCCEx USART2 Clock Source@{RCCEx USART2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART2CLKSOURCE\_LSE}{RCC\_USART2CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f6dbd8b556cc7531450b793b0a517c6}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART2\+SEL}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00372}{372}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t2___clock___source_gab289cffbef2f41c7df1866d7da23e8ec}\label{group___r_c_c_ex___u_s_a_r_t2___clock___source_gab289cffbef2f41c7df1866d7da23e8ec}} 
\index{RCCEx USART2 Clock Source@{RCCEx USART2 Clock Source}!RCC\_USART2CLKSOURCE\_PCLK1@{RCC\_USART2CLKSOURCE\_PCLK1}}
\index{RCC\_USART2CLKSOURCE\_PCLK1@{RCC\_USART2CLKSOURCE\_PCLK1}!RCCEx USART2 Clock Source@{RCCEx USART2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART2CLKSOURCE\_PCLK1}{RCC\_USART2CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00369}{369}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t2___clock___source_gab06c008b4b6015e3a13fbbdbfe8d0121}\label{group___r_c_c_ex___u_s_a_r_t2___clock___source_gab06c008b4b6015e3a13fbbdbfe8d0121}} 
\index{RCCEx USART2 Clock Source@{RCCEx USART2 Clock Source}!RCC\_USART2CLKSOURCE\_SYSCLK@{RCC\_USART2CLKSOURCE\_SYSCLK}}
\index{RCC\_USART2CLKSOURCE\_SYSCLK@{RCC\_USART2CLKSOURCE\_SYSCLK}!RCCEx USART2 Clock Source@{RCCEx USART2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART2CLKSOURCE\_SYSCLK}{RCC\_USART2CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035fad6759054c3c736f36364af7026b}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART2\+SEL\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00370}{370}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

