// Seed: 3612865849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  assign id_6 = id_8;
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    input wand id_2,
    output wor id_3,
    output tri0 id_4,
    input logic id_5
);
  id_7 :
  assert property (@(negedge 1) id_5) if (1) id_7 <= 1;
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8
  ); id_9(
      .id_0(1 ? id_0#(.id_1(id_1 - (id_4))) : id_1), .id_2(1 >= 1)
  );
endmodule
