#!/usr/bin/env python3
"""
ç»¼åˆTDDå®éªŒ - è®¾è®¡ä¸€ä¸ªå¸¦æœ‰æ˜ç¡®æ¥å£è§„èŒƒçš„FIFOæ¨¡å—
é¿å…ä¹‹å‰é‡åˆ°çš„é—®é¢˜ï¼š
1. æ¥å£ä¸åŒ¹é…ï¼ˆç‰¹åˆ«æ˜¯å¤ä½ä¿¡å·å‘½åï¼‰
2. é”™è¯¯åé¦ˆä¸æ˜ç¡®
3. æµ‹è¯•å°ä¸è®¾è®¡ä¸å…¼å®¹
"""

import asyncio
import os
import sys
from pathlib import Path

# æ·»åŠ é¡¹ç›®è·¯å¾„
sys.path.append(os.path.dirname(os.path.abspath(__file__)))

from extensions.test_driven_coordinator import TestDrivenCoordinator
from core.enhanced_centralized_coordinator import EnhancedCentralizedCoordinator
from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgent
from agents.enhanced_real_code_reviewer import EnhancedRealCodeReviewAgent
from config.config import FrameworkConfig

def create_fifo_testbench():
    """åˆ›å»ºFIFOæµ‹è¯•å°ï¼Œé¿å…æ¥å£ä¸åŒ¹é…é—®é¢˜"""
    testbench_content = '''`timescale 1ns / 1ps

//========================================================================
// åŒæ­¥FIFOæµ‹è¯•å° - ä¸¥æ ¼æŒ‰ç…§æ¥å£è§„èŒƒè®¾è®¡
//========================================================================
module sync_fifo_tb;

    // æµ‹è¯•å°å‚æ•°
    parameter CLK_PERIOD = 10;  // 10nsæ—¶é’Ÿå‘¨æœŸ
    parameter DATA_WIDTH = 8;
    parameter FIFO_DEPTH = 16;
    parameter ADDR_WIDTH = 4;   // log2(16) = 4
    
    // ä¿¡å·å£°æ˜ - ä¸¥æ ¼åŒ¹é…æ¥å£è§„èŒƒ
    reg                    clk;
    reg                    rst_n;        // æ³¨æ„ï¼šä½¿ç”¨rst_nï¼ˆä½ç”µå¹³å¤ä½ï¼‰
    reg                    wr_en;
    reg                    rd_en;
    reg  [DATA_WIDTH-1:0]  wr_data;
    wire [DATA_WIDTH-1:0]  rd_data;
    wire                   full;
    wire                   empty;
    wire [ADDR_WIDTH:0]    count;       // FIFOä¸­æ•°æ®ä¸ªæ•°
    
    // è¢«æµ‹æ¨¡å—å®ä¾‹åŒ– - æ¥å£åç§°å¿…é¡»å®Œå…¨åŒ¹é…
    sync_fifo #(
        .DATA_WIDTH(DATA_WIDTH),
        .FIFO_DEPTH(FIFO_DEPTH),
        .ADDR_WIDTH(ADDR_WIDTH)
    ) dut (
        .clk(clk),           // æ—¶é’Ÿ
        .rst_n(rst_n),       // å¼‚æ­¥å¤ä½ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¼‰- å…³é”®æ¥å£
        .wr_en(wr_en),       // å†™ä½¿èƒ½
        .rd_en(rd_en),       // è¯»ä½¿èƒ½
        .wr_data(wr_data),   // å†™æ•°æ®
        .rd_data(rd_data),   // è¯»æ•°æ®
        .full(full),         // æ»¡æ ‡å¿—
        .empty(empty),       // ç©ºæ ‡å¿—
        .count(count)        // è®¡æ•°
    );
    
    // æ—¶é’Ÿç”Ÿæˆ
    initial begin
        clk = 0;
        forever #(CLK_PERIOD/2) clk = ~clk;
    end
    
    // æµ‹è¯•å˜é‡
    integer i;
    reg [DATA_WIDTH-1:0] test_data;
    reg [DATA_WIDTH-1:0] expected_data;
    integer error_count;
    
    // ä¸»æµ‹è¯•æµç¨‹
    initial begin
        $display("=================================================================");
        $display("å¼€å§‹åŒæ­¥FIFOåŠŸèƒ½æµ‹è¯•");
        $display("æ—¶é—´: %0t", $time);
        $display("=================================================================");
        
        // åˆå§‹åŒ–ä¿¡å·
        rst_n = 0;
        wr_en = 0;
        rd_en = 0;
        wr_data = 0;
        error_count = 0;
        
        // å¤ä½æµ‹è¯•
        $display("\\n--- æµ‹è¯•ç”¨ä¾‹1: å¼‚æ­¥å¤ä½åŠŸèƒ½æµ‹è¯• ---");
        #(CLK_PERIOD * 2);
        if (empty !== 1'b1 || full !== 1'b0 || count !== 0) begin
            $display("âŒ å¤ä½æµ‹è¯•å¤±è´¥: empty=%b, full=%b, count=%d", empty, full, count);
            error_count = error_count + 1;
        end else begin
            $display("âœ… å¤ä½æµ‹è¯•é€šè¿‡: FIFOæ­£ç¡®å¤ä½ä¸ºç©ºçŠ¶æ€");
        end
        
        // é‡Šæ”¾å¤ä½
        rst_n = 1;
        #(CLK_PERIOD);
        
        // å†™å…¥æµ‹è¯•
        $display("\\n--- æµ‹è¯•ç”¨ä¾‹2: å†™å…¥åŠŸèƒ½æµ‹è¯• ---");
        for (i = 0; i < 8; i = i + 1) begin
            @(posedge clk);
            wr_en = 1;
            wr_data = 8'hA0 + i;  // å†™å…¥æµ‹è¯•æ•°æ® A0, A1, A2...
            @(posedge clk);
            wr_en = 0;
            #1;  // ç­‰å¾…ä¿¡å·ç¨³å®š
            $display("å†™å…¥æ•°æ®[%0d]: 0x%02X, count=%d, full=%b", i, wr_data, count, full);
        end
        
        // æ£€æŸ¥å†™å…¥åçŠ¶æ€
        if (count !== 8) begin
            $display("âŒ å†™å…¥æµ‹è¯•å¤±è´¥: æœŸæœ›count=8, å®é™…count=%d", count);
            error_count = error_count + 1;
        end else begin
            $display("âœ… å†™å…¥æµ‹è¯•é€šè¿‡: æˆåŠŸå†™å…¥8ä¸ªæ•°æ®");
        end
        
        // è¯»å–æµ‹è¯•
        $display("\\n--- æµ‹è¯•ç”¨ä¾‹3: è¯»å–åŠŸèƒ½æµ‹è¯• ---");
        for (i = 0; i < 8; i = i + 1) begin
            expected_data = 8'hA0 + i;
            @(posedge clk);
            rd_en = 1;
            @(posedge clk);
            rd_en = 0;
            #1;  // ç­‰å¾…ä¿¡å·ç¨³å®š
            $display("è¯»å–æ•°æ®[%0d]: 0x%02X (æœŸæœ›: 0x%02X), count=%d, empty=%b", 
                    i, rd_data, expected_data, count, empty);
            
            if (rd_data !== expected_data) begin
                $display("âŒ æ•°æ®ä¸åŒ¹é…: è¯»å–=0x%02X, æœŸæœ›=0x%02X", rd_data, expected_data);
                error_count = error_count + 1;
            end
        end
        
        // æ£€æŸ¥è¯»å–åçŠ¶æ€
        if (count !== 0 || empty !== 1'b1) begin
            $display("âŒ è¯»å–æµ‹è¯•å¤±è´¥: æœŸæœ›count=0ä¸”empty=1, å®é™…count=%d, empty=%b", count, empty);
            error_count = error_count + 1;
        end else begin
            $display("âœ… è¯»å–æµ‹è¯•é€šè¿‡: FIFOæ­£ç¡®å˜ä¸ºç©ºçŠ¶æ€");
        end
        
        // æ»¡çŠ¶æ€æµ‹è¯•
        $display("\\n--- æµ‹è¯•ç”¨ä¾‹4: æ»¡çŠ¶æ€æµ‹è¯• ---");
        for (i = 0; i < FIFO_DEPTH; i = i + 1) begin
            @(posedge clk);
            wr_en = 1;
            wr_data = 8'h10 + i;
            @(posedge clk);
            wr_en = 0;
            #1;
        end
        
        if (full !== 1'b1 || count !== FIFO_DEPTH) begin
            $display("âŒ æ»¡çŠ¶æ€æµ‹è¯•å¤±è´¥: æœŸæœ›full=1ä¸”count=%d, å®é™…full=%b, count=%d", 
                    FIFO_DEPTH, full, count);
            error_count = error_count + 1;
        end else begin
            $display("âœ… æ»¡çŠ¶æ€æµ‹è¯•é€šè¿‡: FIFOæ­£ç¡®æ£€æµ‹æ»¡çŠ¶æ€");
        end
        
        // æº¢å‡ºä¿æŠ¤æµ‹è¯•
        $display("\\n--- æµ‹è¯•ç”¨ä¾‹5: æº¢å‡ºä¿æŠ¤æµ‹è¯• ---");
        @(posedge clk);
        wr_en = 1;
        wr_data = 8'hFF;  // å°è¯•åœ¨æ»¡çŠ¶æ€ä¸‹å†™å…¥
        @(posedge clk);
        wr_en = 0;
        #1;
        
        if (count > FIFO_DEPTH) begin
            $display("âŒ æº¢å‡ºä¿æŠ¤å¤±è´¥: count=%d è¶…è¿‡äº†FIFOæ·±åº¦", count);
            error_count = error_count + 1;
        end else begin
            $display("âœ… æº¢å‡ºä¿æŠ¤æµ‹è¯•é€šè¿‡: æ»¡çŠ¶æ€ä¸‹å†™å…¥è¢«æ­£ç¡®å¿½ç•¥");
        end
        
        // åŒæ—¶è¯»å†™æµ‹è¯•
        $display("\\n--- æµ‹è¯•ç”¨ä¾‹6: åŒæ—¶è¯»å†™æµ‹è¯• ---");
        // å…ˆæ¸…ç©ºFIFO
        while (!empty) begin
            @(posedge clk);
            rd_en = 1;
            @(posedge clk);
            rd_en = 0;
            #1;
        end
        
        // åŒæ—¶è¿›è¡Œè¯»å†™æ“ä½œ
        for (i = 0; i < 5; i = i + 1) begin
            @(posedge clk);
            wr_en = 1;
            rd_en = (i > 0) ? 1 : 0;  // ç¬¬ä¸€æ¬¡åªå†™ä¸è¯»
            wr_data = 8'h20 + i;
            @(posedge clk);
            wr_en = 0;
            rd_en = 0;
            #1;
            $display("åŒæ—¶è¯»å†™[%0d]: wr_data=0x%02X, rd_data=0x%02X, count=%d", 
                    i, wr_data, rd_data, count);
        end
        
        // æµ‹è¯•æ€»ç»“
        $display("\\n=================================================================");
        if (error_count == 0) begin
            $display("ğŸ‰ æ‰€æœ‰æµ‹è¯•é€šè¿‡! FIFOè®¾è®¡åŠŸèƒ½æ­£ç¡®");
        end else begin
            $display("âŒ å‘ç° %0d ä¸ªé”™è¯¯ï¼Œéœ€è¦ä¿®å¤è®¾è®¡", error_count);
        end
        $display("æµ‹è¯•å®Œæˆæ—¶é—´: %0t", $time);
        $display("=================================================================");
        
        // ç”Ÿæˆæ³¢å½¢æ–‡ä»¶
        $dumpfile("sync_fifo_tb.vcd");
        $dumpvars(0, sync_fifo_tb);
        
        #(CLK_PERIOD * 5);
        $finish;
    end
    
    // ç›‘æ§é‡è¦ä¿¡å·å˜åŒ–
    always @(posedge clk) begin
        if (rst_n && (wr_en || rd_en)) begin
            $display("æ—¶é—´ %0t: wr_en=%b, rd_en=%b, wr_data=0x%02X, rd_data=0x%02X, count=%d, full=%b, empty=%b",
                    $time, wr_en, rd_en, wr_data, rd_data, count, full, empty);
        end
    end
    
    // é”™è¯¯æ£€æµ‹
    always @(posedge clk) begin
        if (rst_n) begin
            // æ£€æŸ¥countçš„åˆç†æ€§
            if (count > FIFO_DEPTH) begin
                $display("âŒ é”™è¯¯: count=%d è¶…è¿‡FIFOæ·±åº¦ %d", count, FIFO_DEPTH);
            end
            
            // æ£€æŸ¥fullå’Œemptyçš„ä¸€è‡´æ€§
            if (full && empty) begin
                $display("âŒ é”™è¯¯: fullå’Œemptyä¸èƒ½åŒæ—¶ä¸º1");
            end
            
            if (count == 0 && !empty) begin
                $display("âŒ é”™è¯¯: count=0æ—¶emptyåº”è¯¥ä¸º1");
            end
            
            if (count == FIFO_DEPTH && !full) begin
                $display("âŒ é”™è¯¯: count=FIFO_DEPTHæ—¶fullåº”è¯¥ä¸º1");
            end
        end
    end

endmodule'''

    # åˆ›å»ºæµ‹è¯•å°æ–‡ä»¶
    os.makedirs("test_cases", exist_ok=True)
    testbench_path = "test_cases/sync_fifo_tb.v"
    
    with open(testbench_path, 'w', encoding='utf-8') as f:
        f.write(testbench_content)
    
    return os.path.abspath(testbench_path)

async def run_comprehensive_tdd_experiment():
    """è¿è¡Œç»¼åˆTDDå®éªŒ"""
    print("ğŸ§ª ç»¼åˆTDDå®éªŒ - åŒæ­¥FIFOè®¾è®¡")
    print("=" * 60)
    print("ğŸ“‹ å®éªŒç›®æ ‡:")
    print("   1. æµ‹è¯•TDDç³»ç»Ÿå¯¹å¤æ‚æ¨¡å—çš„å¤„ç†èƒ½åŠ›")
    print("   2. éªŒè¯æ˜ç¡®æ¥å£è§„èŒƒçš„é‡è¦æ€§")
    print("   3. æ£€éªŒé”™è¯¯åé¦ˆå’Œè¿­ä»£ä¿®å¤æœºåˆ¶")
    print("   4. é¿å…ä¹‹å‰å‘ç°çš„æ¥å£ä¸åŒ¹é…é—®é¢˜")
    print("=" * 60)
    
    # åˆå§‹åŒ–é…ç½®
    config = FrameworkConfig.from_env()
    
    # åˆå§‹åŒ–åè°ƒå™¨
    coordinator = EnhancedCentralizedCoordinator(config)
    
    # æ³¨å†Œæ™ºèƒ½ä½“
    verilog_agent = EnhancedRealVerilogAgent(config)
    review_agent = EnhancedRealCodeReviewAgent(config)
    
    coordinator.register_agent(verilog_agent)
    coordinator.register_agent(review_agent)
    
    # åˆå§‹åŒ–TDDåè°ƒå™¨
    tdd_coordinator = TestDrivenCoordinator(coordinator)
    tdd_coordinator.config.max_iterations = 4  # å…è®¸æ›´å¤šè¿­ä»£æ¥å¤„ç†å¤æ‚è®¾è®¡
    
    # åˆ›å»ºæµ‹è¯•å°
    testbench_path = create_fifo_testbench()
    print(f"âœ… æµ‹è¯•å°å·²åˆ›å»º: {testbench_path}")
    
    # è®¾è®¡éœ€æ±‚ - åŸºäºæˆ‘ä»¬çš„ç»éªŒæ•™è®­ï¼Œä½¿ç”¨éå¸¸æ˜ç¡®çš„è§„èŒƒ
    design_requirements = """
è®¾è®¡ä¸€ä¸ªå‚æ•°åŒ–çš„åŒæ­¥FIFOæ¨¡å—sync_fifoï¼Œä¸¥æ ¼æŒ‰ç…§ä»¥ä¸‹æ¥å£è§„èŒƒå®ç°ï¼š

**å…³é”®è¦æ±‚ - æ¥å£å¿…é¡»å®Œå…¨åŒ¹é…**:
```verilog
module sync_fifo #(
    parameter DATA_WIDTH = 8,     // æ•°æ®ä½å®½
    parameter FIFO_DEPTH = 16,    // FIFOæ·±åº¦
    parameter ADDR_WIDTH = 4      // åœ°å€ä½å®½ (log2(FIFO_DEPTH))
)(
    input                    clk,        // æ—¶é’Ÿ
    input                    rst_n,      // å¼‚æ­¥å¤ä½ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¼‰- æ³¨æ„æ˜¯rst_nä¸æ˜¯rstï¼
    input                    wr_en,      // å†™ä½¿èƒ½
    input                    rd_en,      // è¯»ä½¿èƒ½
    input  [DATA_WIDTH-1:0]  wr_data,    // å†™æ•°æ®
    output [DATA_WIDTH-1:0]  rd_data,    // è¯»æ•°æ®
    output                   full,       // æ»¡æ ‡å¿—
    output                   empty,      // ç©ºæ ‡å¿—
    output [ADDR_WIDTH:0]    count       // FIFOä¸­æ•°æ®ä¸ªæ•°ï¼ˆéœ€è¦ADDR_WIDTH+1ä½ï¼‰
);
```

**åŠŸèƒ½è¦æ±‚**:
1. **å¼‚æ­¥å¤ä½**: å½“rst_nä¸ºä½ç”µå¹³æ—¶ï¼Œæ‰€æœ‰æŒ‡é’ˆå¤ä½ï¼Œempty=1, full=0, count=0
2. **å†™æ“ä½œ**: wr_en=1ä¸”!fullæ—¶ï¼Œåœ¨æ—¶é’Ÿä¸Šå‡æ²¿å†™å…¥æ•°æ®
3. **è¯»æ“ä½œ**: rd_en=1ä¸”!emptyæ—¶ï¼Œåœ¨æ—¶é’Ÿä¸Šå‡æ²¿è¯»å‡ºæ•°æ®
4. **çŠ¶æ€æ ‡å¿—**:
   - empty: FIFOä¸ºç©ºæ—¶ä¸º1ï¼ˆcount == 0ï¼‰
   - full: FIFOæ»¡æ—¶ä¸º1ï¼ˆcount == FIFO_DEPTHï¼‰
   - count: å®æ—¶æ˜¾ç¤ºFIFOä¸­æ•°æ®ä¸ªæ•°
5. **è¾¹ç•Œä¿æŠ¤**: æ»¡æ—¶å†™å…¥æ— æ•ˆï¼Œç©ºæ—¶è¯»å‡ºæ— æ•ˆ

**è®¾è®¡è¦æ±‚**:
- ä½¿ç”¨åŒç«¯å£RAMæˆ–å¯„å­˜å™¨é˜µåˆ—å®ç°
- ä½¿ç”¨ç¯å½¢ç¼“å†²åŒºè®¾è®¡ï¼ˆå†™æŒ‡é’ˆå’Œè¯»æŒ‡é’ˆï¼‰
- åŒæ­¥è®¾è®¡ï¼šæ‰€æœ‰æ“ä½œåœ¨æ—¶é’Ÿä¸Šå‡æ²¿è¿›è¡Œ
- æ”¯æŒåŒæ—¶è¯»å†™æ“ä½œ

**ä¸¥æ ¼è­¦å‘Š**ï¼š
1. ç«¯å£åå¿…é¡»ä¸¥æ ¼åŒ¹é…ä¸Šè¿°æ¥å£ï¼Œç‰¹åˆ«æ˜¯rst_nï¼ˆä¸æ˜¯rstï¼‰ï¼
2. å¤ä½é€»è¾‘å¿…é¡»æ˜¯negedge rst_nï¼Œå¤ä½æ¡ä»¶å¿…é¡»æ˜¯if (!rst_n)ï¼
3. å‚æ•°å¿…é¡»æ­£ç¡®ä½¿ç”¨ï¼šDATA_WIDTH, FIFO_DEPTH, ADDR_WIDTH
4. countè¾“å‡ºå¿…é¡»æ˜¯[ADDR_WIDTH:0]ä½å®½ï¼ˆæ¯”åœ°å€å¤š1ä½ï¼‰
5. æ‰€æœ‰ä¿¡å·å‘½åå¿…é¡»ä¸æ¥å£è§„èŒƒå®Œå…¨ä¸€è‡´

**æµ‹è¯•è¦æ±‚**:
è®¾è®¡å¿…é¡»é€šè¿‡æä¾›çš„æµ‹è¯•å°éªŒè¯ï¼ŒåŒ…æ‹¬ï¼š
- å¤ä½åŠŸèƒ½æµ‹è¯•
- å†™å…¥/è¯»å–åŠŸèƒ½æµ‹è¯•  
- æ»¡/ç©ºçŠ¶æ€æ£€æµ‹
- æº¢å‡ºä¿æŠ¤æµ‹è¯•
- åŒæ—¶è¯»å†™æµ‹è¯•
"""
    
    print("ğŸ¯ å¼€å§‹TDDæµç¨‹...")
    print(f"ğŸ“‹ è®¾è®¡éœ€æ±‚: åŒæ­¥FIFO withä¸¥æ ¼æ¥å£è§„èŒƒ")
    
    try:
        # æ‰§è¡ŒTDDå¾ªç¯
        result = await tdd_coordinator.execute_test_driven_task(
            task_description=design_requirements,
            testbench_path=testbench_path
        )
        
        print("\n" + "=" * 60)
        print("ğŸ“Š ç»¼åˆTDDå®éªŒç»“æœ")
        print("=" * 60)
        
        if result.get("success", False):
            print("âœ… TDDæµç¨‹æˆåŠŸå®Œæˆ")
            print(f"ğŸ“ˆ æ€»è¿­ä»£æ¬¡æ•°: {result.get('iterations_completed', 0)}")
            print(f"â±ï¸ æ€»è€—æ—¶: {result.get('total_duration', 0):.2f} ç§’")
            
            # åˆ†ææœ€ç»ˆè®¾è®¡è´¨é‡
            print("\nğŸ” è®¾è®¡è´¨é‡åˆ†æ:")
            if "final_design_files" in result:
                for file_path in result["final_design_files"]:
                    if os.path.exists(file_path):
                        with open(file_path, 'r', encoding='utf-8') as f:
                            content = f.read()
                            
                        # æ£€æŸ¥å…³é”®æ¥å£
                        interface_checks = {
                            "rst_nç«¯å£": "input rst_n" in content and "input rst" not in content.replace("rst_n", ""),
                            "å¤ä½é€»è¾‘": "negedge rst_n" in content,
                            "å¤ä½æ¡ä»¶": "if (!rst_n)" in content or "if(!rst_n)" in content,
                            "å‚æ•°ä½¿ç”¨": "DATA_WIDTH" in content and "FIFO_DEPTH" in content,
                            "countä½å®½": "[ADDR_WIDTH:0]" in content
                        }
                        
                        print(f"   ğŸ“„ {file_path}:")
                        for check, passed in interface_checks.items():
                            status = "âœ…" if passed else "âŒ"
                            print(f"      {status} {check}")
            
            return True
        else:
            print("âŒ TDDæµç¨‹å¤±è´¥")
            error_msg = result.get("error", "æœªçŸ¥é”™è¯¯")
            print(f"âŒ å¤±è´¥åŸå› : {error_msg}")
            
            # åˆ†æå¤±è´¥è¿­ä»£
            if "iteration_results" in result:
                print("\nğŸ” å¤±è´¥è¿­ä»£åˆ†æ:")
                for i, iteration in enumerate(result["iteration_results"], 1):
                    print(f"   ç¬¬{i}æ¬¡è¿­ä»£:")
                    if "compilation_errors" in iteration and iteration["compilation_errors"]:
                        print(f"      ğŸ“¤ ç¼–è¯‘é”™è¯¯: {iteration['compilation_errors'][:200]}...")
                    if "simulation_errors" in iteration and iteration["simulation_errors"]:
                        print(f"      ğŸ” ä»¿çœŸé”™è¯¯: {iteration['simulation_errors'][:200]}...")
                    if "improvement_suggestions" in iteration:
                        print(f"      ğŸ’¡ æ”¹è¿›å»ºè®®: {len(iteration['improvement_suggestions'])} æ¡")
            
            return False
            
    except Exception as e:
        print(f"âŒ å®éªŒå¼‚å¸¸: {str(e)}")
        import traceback
        traceback.print_exc()
        return False

if __name__ == "__main__":
    print("ğŸš€ å¯åŠ¨ç»¼åˆTDDå®éªŒ")
    success = asyncio.run(run_comprehensive_tdd_experiment())
    
    print("\n" + "=" * 60)
    if success:
        print("ğŸ‰ ç»¼åˆTDDå®éªŒæˆåŠŸå®Œæˆ!")
        print("âœ… éªŒè¯äº†TDDç³»ç»Ÿçš„å¯é æ€§å’Œé”™è¯¯åé¦ˆæœºåˆ¶")
        print("âœ… è¯æ˜äº†æ˜ç¡®æ¥å£è§„èŒƒçš„é‡è¦æ€§")
        print("âœ… å±•ç¤ºäº†ç³»ç»Ÿå¤„ç†å¤æ‚è®¾è®¡çš„èƒ½åŠ›")
    else:
        print("ğŸ’¥ ç»¼åˆTDDå®éªŒå¤±è´¥")
        print("ğŸ” éœ€è¦è¿›ä¸€æ­¥åˆ†æå’Œæ”¹è¿›ç³»ç»Ÿ")
    
    print("=" * 60)