# do commands_fifo_uart.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:42 on May 14,2025
# vlog -reportprogress 300 fifo_uart.sv 
# -- Compiling module fifo_uart
# 
# Top level modules:
# 	fifo_uart
# End time: 22:31:42 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:42 on May 14,2025
# vlog -reportprogress 300 fifo_uart_tb.sv 
# -- Compiling module fifo_uart_tb
# 
# Top level modules:
# 	fifo_uart_tb
# End time: 22:31:42 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim fifo_uart_tb 
# Start time: 22:31:42 on May 14,2025
# Loading sv_std.std
# Loading work.fifo_uart_tb
# Loading work.fifo
# [TBs] ---Test PASSED: data_out = a1b2c3d4, expected = a1b2c3d4
# [TBs] ---Test PASSED: data_out = 11223344, expected = 11223344
# [TBs] ---Test PASSED: data_out = 55667788, expected = 55667788
# ** Note: $stop    : fifo_uart_tb.sv(95)
#    Time: 255 ps  Iteration: 1  Instance: /fifo_uart_tb
# Break in Module fifo_uart_tb at fifo_uart_tb.sv line 95
# 0 ps
# 268 ps
# End time: 22:31:56 on May 14,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
