$date
  Mon Mar 26 14:28:04 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 4 ! i[3:0] $end
$var reg 4 " o[3:0] $end
$var reg 1 # i_shift_in $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 2 & sel[1:0] $end
$scope module shift_reg_0 $end
$var reg 4 ' i[3:0] $end
$var reg 1 ( i_shift_in $end
$var reg 2 ) sel[1:0] $end
$var reg 1 * clock $end
$var reg 1 + enable $end
$var reg 4 , o[3:0] $end
$var reg 4 - storage[3:0] $end
$upscope $end
$enddefinitions $end
#0
b0101 !
b0000 "
0#
0$
1%
b00 &
b0101 '
0(
b00 )
0*
1+
b0000 ,
b0000 -
#1000000
b0101 "
1$
b11 &
b11 )
1*
b0101 ,
b0101 -
#2000000
1#
0$
b00 &
1(
b00 )
0*
#3000000
1$
1*
#4000000
0#
0$
b01 &
0(
b01 )
0*
#5000000
b1010 "
1$
1*
b1010 ,
b1010 -
#6000000
1#
0$
1(
0*
#7000000
b0101 "
1$
1*
b0101 ,
b0101 -
#8000000
0$
b00 &
b00 )
0*
#9000000
1$
1*
#10000000
b1010 !
0#
0$
b1010 '
0(
0*
#11000000
b1010 "
1$
b11 &
b11 )
1*
b1010 ,
b1010 -
#12000000
1#
0$
b00 &
1(
b00 )
0*
#13000000
1$
1*
#14000000
0#
0$
b10 &
0(
b10 )
0*
#15000000
b0101 "
1$
1*
b0101 ,
b0101 -
#16000000
1#
0$
1(
0*
#17000000
b1010 "
1$
1*
b1010 ,
b1010 -
#18000000
