#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbf1b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbe8f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xc27290 .functor NOT 1, L_0xc28cc0, C4<0>, C4<0>, C4<0>;
L_0xc28a50 .functor XOR 1, L_0xc288f0, L_0xc289b0, C4<0>, C4<0>;
L_0xc28bb0 .functor XOR 1, L_0xc28a50, L_0xc28b10, C4<0>, C4<0>;
v0xc265c0_0 .net *"_ivl_10", 0 0, L_0xc28b10;  1 drivers
v0xc266c0_0 .net *"_ivl_12", 0 0, L_0xc28bb0;  1 drivers
v0xc267a0_0 .net *"_ivl_2", 0 0, L_0xc28830;  1 drivers
v0xc26890_0 .net *"_ivl_4", 0 0, L_0xc288f0;  1 drivers
v0xc26970_0 .net *"_ivl_6", 0 0, L_0xc289b0;  1 drivers
v0xc26aa0_0 .net *"_ivl_8", 0 0, L_0xc28a50;  1 drivers
v0xc26b80_0 .var "clk", 0 0;
v0xc26c20_0 .var/2u "stats1", 159 0;
v0xc26ce0_0 .var/2u "strobe", 0 0;
v0xc26e30_0 .net "tb_match", 0 0, L_0xc28cc0;  1 drivers
v0xc26ef0_0 .net "tb_mismatch", 0 0, L_0xc27290;  1 drivers
v0xc26fb0_0 .net "x", 0 0, v0xc23a30_0;  1 drivers
v0xc27050_0 .net "y", 0 0, v0xc23af0_0;  1 drivers
v0xc270f0_0 .net "z_dut", 0 0, L_0xc286d0;  1 drivers
v0xc271c0_0 .net "z_ref", 0 0, L_0xc27400;  1 drivers
L_0xc28830 .concat [ 1 0 0 0], L_0xc27400;
L_0xc288f0 .concat [ 1 0 0 0], L_0xc27400;
L_0xc289b0 .concat [ 1 0 0 0], L_0xc286d0;
L_0xc28b10 .concat [ 1 0 0 0], L_0xc27400;
L_0xc28cc0 .cmp/eeq 1, L_0xc28830, L_0xc28bb0;
S_0xbf0150 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xbe8f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xc27360 .functor NOT 1, v0xc23af0_0, C4<0>, C4<0>, C4<0>;
L_0xc27400 .functor OR 1, v0xc23a30_0, L_0xc27360, C4<0>, C4<0>;
v0xbf2ff0_0 .net *"_ivl_0", 0 0, L_0xc27360;  1 drivers
v0xbf3090_0 .net "x", 0 0, v0xc23a30_0;  alias, 1 drivers
v0xc23530_0 .net "y", 0 0, v0xc23af0_0;  alias, 1 drivers
v0xc235d0_0 .net "z", 0 0, L_0xc27400;  alias, 1 drivers
S_0xc23710 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xbe8f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xc23950_0 .net "clk", 0 0, v0xc26b80_0;  1 drivers
v0xc23a30_0 .var "x", 0 0;
v0xc23af0_0 .var "y", 0 0;
E_0xbce1d0 .event negedge, v0xc23950_0;
E_0xbd0650/0 .event negedge, v0xc23950_0;
E_0xbd0650/1 .event posedge, v0xc23950_0;
E_0xbd0650 .event/or E_0xbd0650/0, E_0xbd0650/1;
S_0xc23b90 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0xbe8f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xc285d0 .functor OR 1, L_0xc27660, L_0xc27ba0, C4<0>, C4<0>;
L_0xc28640 .functor AND 1, L_0xc27d60, L_0xc28480, C4<1>, C4<1>;
L_0xc286d0 .functor XOR 1, L_0xc285d0, L_0xc28640, C4<0>, C4<0>;
v0xc25cc0_0 .net "and_out", 0 0, L_0xc28640;  1 drivers
v0xc25d80_0 .net "or_out", 0 0, L_0xc285d0;  1 drivers
v0xc25e40_0 .net "x", 0 0, v0xc23a30_0;  alias, 1 drivers
v0xc25ee0_0 .net "y", 0 0, v0xc23af0_0;  alias, 1 drivers
v0xc25f80_0 .net "z", 0 0, L_0xc286d0;  alias, 1 drivers
v0xc26070_0 .net "z1", 0 0, L_0xc27660;  1 drivers
v0xc26110_0 .net "z2", 0 0, L_0xc27ba0;  1 drivers
v0xc261e0_0 .net "z3", 0 0, L_0xc27d60;  1 drivers
v0xc262b0_0 .net "z4", 0 0, L_0xc28480;  1 drivers
S_0xc23d70 .scope module, "a1" "module_A" 4 27, 4 1 0, S_0xc23b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xc275d0 .functor XOR 1, v0xc23a30_0, v0xc23af0_0, C4<0>, C4<0>;
L_0xc27660 .functor AND 1, L_0xc275d0, v0xc23a30_0, C4<1>, C4<1>;
v0xc23fe0_0 .net *"_ivl_0", 0 0, L_0xc275d0;  1 drivers
v0xc240e0_0 .net "x", 0 0, v0xc23a30_0;  alias, 1 drivers
v0xc241f0_0 .net "y", 0 0, v0xc23af0_0;  alias, 1 drivers
v0xc242e0_0 .net "z", 0 0, L_0xc27660;  alias, 1 drivers
S_0xc243e0 .scope module, "a2" "module_A" 4 29, 4 1 0, S_0xc23b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xc27cf0 .functor XOR 1, v0xc23a30_0, v0xc23af0_0, C4<0>, C4<0>;
L_0xc27d60 .functor AND 1, L_0xc27cf0, v0xc23a30_0, C4<1>, C4<1>;
v0xc24630_0 .net *"_ivl_0", 0 0, L_0xc27cf0;  1 drivers
v0xc24730_0 .net "x", 0 0, v0xc23a30_0;  alias, 1 drivers
v0xc247f0_0 .net "y", 0 0, v0xc23af0_0;  alias, 1 drivers
v0xc24890_0 .net "z", 0 0, L_0xc27d60;  alias, 1 drivers
S_0xc24990 .scope module, "b1" "module_B" 4 28, 4 10 0, S_0xc23b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xc27790 .functor AND 1, v0xc23a30_0, v0xc23af0_0, C4<1>, C4<1>;
L_0xc27820 .functor NOT 1, v0xc23a30_0, C4<0>, C4<0>, C4<0>;
L_0xc278b0 .functor NOT 1, v0xc23af0_0, C4<0>, C4<0>, C4<0>;
L_0xc27920 .functor AND 1, L_0xc27820, L_0xc278b0, C4<1>, C4<1>;
L_0xc27a90 .functor OR 1, L_0xc27790, L_0xc27920, C4<0>, C4<0>;
L_0xc27ba0 .functor NOT 1, L_0xc27a90, C4<0>, C4<0>, C4<0>;
v0xc24c10_0 .net *"_ivl_0", 0 0, L_0xc27790;  1 drivers
v0xc24cf0_0 .net *"_ivl_2", 0 0, L_0xc27820;  1 drivers
v0xc24dd0_0 .net *"_ivl_4", 0 0, L_0xc278b0;  1 drivers
v0xc24ec0_0 .net *"_ivl_6", 0 0, L_0xc27920;  1 drivers
v0xc24fa0_0 .net *"_ivl_8", 0 0, L_0xc27a90;  1 drivers
v0xc250d0_0 .net "x", 0 0, v0xc23a30_0;  alias, 1 drivers
v0xc25170_0 .net "y", 0 0, v0xc23af0_0;  alias, 1 drivers
v0xc252a0_0 .net "z", 0 0, L_0xc27ba0;  alias, 1 drivers
S_0xc253e0 .scope module, "b2" "module_B" 4 30, 4 10 0, S_0xc23b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xc27e90 .functor AND 1, v0xc23a30_0, v0xc23af0_0, C4<1>, C4<1>;
L_0xc27f20 .functor NOT 1, v0xc23a30_0, C4<0>, C4<0>, C4<0>;
L_0xc281c0 .functor NOT 1, v0xc23af0_0, C4<0>, C4<0>, C4<0>;
L_0xc28230 .functor AND 1, L_0xc27f20, L_0xc281c0, C4<1>, C4<1>;
L_0xc28370 .functor OR 1, L_0xc27e90, L_0xc28230, C4<0>, C4<0>;
L_0xc28480 .functor NOT 1, L_0xc28370, C4<0>, C4<0>, C4<0>;
v0xc255e0_0 .net *"_ivl_0", 0 0, L_0xc27e90;  1 drivers
v0xc256e0_0 .net *"_ivl_2", 0 0, L_0xc27f20;  1 drivers
v0xc257c0_0 .net *"_ivl_4", 0 0, L_0xc281c0;  1 drivers
v0xc25880_0 .net *"_ivl_6", 0 0, L_0xc28230;  1 drivers
v0xc25960_0 .net *"_ivl_8", 0 0, L_0xc28370;  1 drivers
v0xc25a40_0 .net "x", 0 0, v0xc23a30_0;  alias, 1 drivers
v0xc25ae0_0 .net "y", 0 0, v0xc23af0_0;  alias, 1 drivers
v0xc25b80_0 .net "z", 0 0, L_0xc28480;  alias, 1 drivers
S_0xc26410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xbe8f30;
 .timescale -12 -12;
E_0xbd0790 .event anyedge, v0xc26ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc26ce0_0;
    %nor/r;
    %assign/vec4 v0xc26ce0_0, 0;
    %wait E_0xbd0790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc23710;
T_1 ;
    %wait E_0xbd0650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xc23af0_0, 0;
    %assign/vec4 v0xc23a30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xc23710;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbce1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xbe8f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc26b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc26ce0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xbe8f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xc26b80_0;
    %inv;
    %store/vec4 v0xc26b80_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xbe8f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc23950_0, v0xc26ef0_0, v0xc26fb0_0, v0xc27050_0, v0xc271c0_0, v0xc270f0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xbe8f30;
T_6 ;
    %load/vec4 v0xc26c20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xc26c20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc26c20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0xc26c20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc26c20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc26c20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc26c20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xbe8f30;
T_7 ;
    %wait E_0xbd0650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc26c20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc26c20_0, 4, 32;
    %load/vec4 v0xc26e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xc26c20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc26c20_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc26c20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc26c20_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xc271c0_0;
    %load/vec4 v0xc271c0_0;
    %load/vec4 v0xc270f0_0;
    %xor;
    %load/vec4 v0xc271c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xc26c20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc26c20_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xc26c20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc26c20_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/mt2015_q4/iter0/response16/top_module.sv";
