# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do Huff_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is htetm@HTETMYETKYAW.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying C:/intelFPGA_standard/24.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/htetm/Documents/Huff_FSM {C:/Users/htetm/Documents/Huff_FSM/decoder_fsm.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 07:27:07 on Nov 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/htetm/Documents/Huff_FSM" C:/Users/htetm/Documents/Huff_FSM/decoder_fsm.v 
# -- Compiling module decoder_fsm
# 
# Top level modules:
# 	decoder_fsm
# End time: 07:27:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/htetm/Documents/Huff_decoder_01 {C:/Users/htetm/Documents/Huff_decoder_01/shift_reg.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 07:27:07 on Nov 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/htetm/Documents/Huff_decoder_01" C:/Users/htetm/Documents/Huff_decoder_01/shift_reg.v 
# -- Compiling module shift_reg
# 
# Top level modules:
# 	shift_reg
# End time: 07:27:08 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/htetm/Documents/Huff_decoder_01 {C:/Users/htetm/Documents/Huff_decoder_01/tb_shift_reg.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 07:27:08 on Nov 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/htetm/Documents/Huff_decoder_01" C:/Users/htetm/Documents/Huff_decoder_01/tb_shift_reg.v 
# -- Compiling module tb_shift_reg
# 
# Top level modules:
# 	tb_shift_reg
# End time: 07:27:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_shift_reg
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_shift_reg 
# Start time: 07:27:08 on Nov 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 1 FSM in module "decoder_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_shift_reg(fast)
# Loading work.shift_reg(fast)
# Loading work.decoder_fsm(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: htetm  Hostname: HTETMYETKYAW  ProcessID: 26948
#           Attempting to use alternate WLF file "./wlftmt4h4f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmt4h4f
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Time | clk | sValid | shift_en | in_bits | in_len | bit_count | shift_buf     | valid_window  | tvalid | decodedData
#    0 |  0  |   0    |    0     |  0000  |   0   |     0     | 000000000 | 000000000 |   0   |    0
# 5000 |  1  |   0    |    0     |  0000  |   0   |     0     | 000000000 | 000000000 |   0   |    0
# 10000 |  0  |   0    |    0     |  0000  |   0   |     0     | 000000000 | 000000000 |   0   |    0
# 15000 |  1  |   0    |    0     |  0000  |   0   |     0     | 000000000 | 000000000 |   0   |    0
# 20000 |  0  |   0    |    0     |  0000  |   0   |     0     | 000000000 | 000000000 |   0   |    0
# 25000 |  1  |   1    |    0     |  1111  |   4   |     0     | 000000000 | 000000000 |   0   |    0
# 30000 |  0  |   1    |    0     |  1111  |   4   |     0     | 000000000 | 000000000 |   0   |    0
# 35000 |  1  |   0    |    0     |  1111  |   4   |     0     | 000000000 | 000000000 |   0   |    0
# 40000 |  0  |   0    |    0     |  1111  |   4   |     0     | 000000000 | 000000000 |   0   |    0
# 45000 |  1  |   0    |    0     |  1111  |   4   |     0     | 000000000 | 000000000 |   0   |    0
# 50000 |  0  |   0    |    0     |  1111  |   4   |     0     | 000000000 | 000000000 |   0   |    0
# 55000 |  1  |   0    |    0     |  1111  |   4   |     0     | 000000000 | 000000000 |   0   |    0
# 60000 |  0  |   0    |    0     |  1111  |   4   |     0     | 000000000 | 000000000 |   0   |    0
# 65000 |  1  |   0    |    0     |  1111  |   4   |     4     | 111100000 | 000000000 |   0   |    0
# 70000 |  0  |   0    |    0     |  1111  |   4   |     4     | 111100000 | 000000000 |   0   |    0
# 75000 |  1  |   0    |    0     |  1111  |   4   |     4     | 111100000 | 000000000 |   0   |    0
# 80000 |  0  |   0    |    0     |  1111  |   4   |     4     | 111100000 | 000000000 |   0   |    0
# 85000 |  1  |   1    |    0     |  0010  |   3   |     4     | 111100000 | 000000000 |   0   |    0
# 90000 |  0  |   1    |    0     |  0010  |   3   |     4     | 111100000 | 000000000 |   0   |    0
# 95000 |  1  |   0    |    0     |  0010  |   3   |     7     | 111101000 | 110100000 |   0   |    0
# 100000 |  0  |   0    |    0     |  0010  |   3   |     7     | 111101000 | 110100000 |   0   |    0
# 105000 |  1  |   0    |    0     |  0010  |   3   |     7     | 111101000 | 110100000 |   0   |    0
# 110000 |  0  |   0    |    0     |  0010  |   3   |     7     | 111101000 | 110100000 |   0   |    0
# 115000 |  1  |   0    |    0     |  0010  |   3   |     7     | 111101000 | 110100000 |   0   |    0
# 120000 |  0  |   0    |    0     |  0010  |   3   |     7     | 111101000 | 110100000 |   0   |    0
# 125000 |  1  |   0    |    0     |  0010  |   3   |     7     | 111101000 | 110100000 |   0   |    0
# 130000 |  0  |   0    |    0     |  0010  |   3   |     7     | 111101000 | 110100000 |   0   |    0
# 135000 |  1  |   0    |    0     |  0010  |   3   |     7     | 111101000 | 110100000 |   0   |    0
# 140000 |  0  |   0    |    0     |  0010  |   3   |     7     | 111101000 | 110100000 |   0   |    0
# 145000 |  1  |   0    |    1     |  0111  |   4   |     7     | 111101000 | 110100000 |   0   |    0
# 150000 |  0  |   0    |    1     |  0111  |   4   |     7     | 111101000 | 110100000 |   0   |    0
# 155000 |  1  |   1    |    0     |  0111  |   4   |     2     | 100000000 | 000000000 |   1   |    0
# 160000 |  0  |   1    |    0     |  0111  |   4   |     2     | 100000000 | 000000000 |   1   |    0
# 165000 |  1  |   0    |    0     |  0111  |   4   |     2     | 100000000 | 000000000 |   0   |    3
# 170000 |  0  |   0    |    0     |  0111  |   4   |     2     | 100000000 | 000000000 |   0   |    3
# 175000 |  1  |   0    |    0     |  0111  |   4   |     2     | 100000000 | 000000000 |   0   |    3
# 180000 |  0  |   0    |    0     |  0111  |   4   |     2     | 100000000 | 000000000 |   0   |    3
# 185000 |  1  |   0    |    0     |  0111  |   4   |     2     | 100000000 | 000000000 |   0   |    3
# 190000 |  0  |   0    |    0     |  0111  |   4   |     2     | 100000000 | 000000000 |   0   |    3
# 195000 |  1  |   0    |    0     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 200000 |  0  |   0    |    0     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 205000 |  1  |   0    |    0     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 210000 |  0  |   0    |    0     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 215000 |  1  |   0    |    0     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 220000 |  0  |   0    |    0     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 225000 |  1  |   0    |    0     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 230000 |  0  |   0    |    0     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 235000 |  1  |   0    |    0     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 240000 |  0  |   0    |    0     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 245000 |  1  |   0    |    1     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 250000 |  0  |   0    |    1     |  0111  |   4   |     6     | 100111000 | 111000000 |   0   |    3
# 255000 |  1  |   0    |    0     |  0111  |   4   |     3     | 111000000 | 000000000 |   1   |    3
# 260000 |  0  |   0    |    0     |  0111  |   4   |     3     | 111000000 | 000000000 |   1   |    3
# 265000 |  1  |   0    |    0     |  1100  |   4   |     3     | 111000000 | 000000000 |   0   |    1
# 270000 |  0  |   0    |    0     |  1100  |   4   |     3     | 111000000 | 000000000 |   0   |    1
# 275000 |  1  |   1    |    0     |  1100  |   4   |     3     | 111000000 | 000000000 |   0   |    1
# 280000 |  0  |   1    |    0     |  1100  |   4   |     3     | 111000000 | 000000000 |   0   |    1
# 285000 |  1  |   0    |    0     |  1100  |   4   |     3     | 111000000 | 000000000 |   0   |    1
# 290000 |  0  |   0    |    0     |  1100  |   4   |     3     | 111000000 | 000000000 |   0   |    1
# 295000 |  1  |   0    |    0     |  1100  |   4   |     7     | 111110000 | 111000000 |   0   |    1
# 300000 |  0  |   0    |    0     |  1100  |   4   |     7     | 111110000 | 111000000 |   0   |    1
# 305000 |  1  |   0    |    0     |  1100  |   4   |     7     | 111110000 | 111000000 |   0   |    1
# 310000 |  0  |   0    |    0     |  1100  |   4   |     7     | 111110000 | 111000000 |   0   |    1
# 315000 |  1  |   0    |    0     |  1100  |   4   |     7     | 111110000 | 111000000 |   0   |    1
# 320000 |  0  |   0    |    0     |  1100  |   4   |     7     | 111110000 | 111000000 |   0   |    1
# 325000 |  1  |   0    |    0     |  1100  |   4   |     7     | 111110000 | 111000000 |   0   |    1
# 330000 |  0  |   0    |    0     |  1100  |   4   |     7     | 111110000 | 111000000 |   0   |    1
# 335000 |  1  |   0    |    0     |  0010  |   2   |     7     | 111110000 | 111000000 |   0   |    1
# 340000 |  0  |   0    |    0     |  0010  |   2   |     7     | 111110000 | 111000000 |   0   |    1
# 345000 |  1  |   1    |    0     |  0010  |   2   |     7     | 111110000 | 111000000 |   0   |    1
# 350000 |  0  |   1    |    0     |  0010  |   2   |     7     | 111110000 | 111000000 |   0   |    1
# 355000 |  1  |   1    |    0     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 360000 |  0  |   1    |    0     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 365000 |  1  |   1    |    0     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 370000 |  0  |   1    |    0     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 375000 |  1  |   1    |    0     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 380000 |  0  |   1    |    0     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 385000 |  1  |   1    |    0     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 390000 |  0  |   1    |    0     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 395000 |  1  |   1    |    0     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 400000 |  0  |   1    |    0     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 405000 |  1  |   1    |    1     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 410000 |  0  |   1    |    1     |  0010  |   2   |     9     | 111110010 | 111110010 |   0   |    1
# 415000 |  1  |   1    |    0     |  0010  |   2   |     0     | 000000000 | 000000000 |   1   |    1
# 420000 |  0  |   1    |    0     |  0010  |   2   |     0     | 000000000 | 000000000 |   1   |    1
# 425000 |  1  |   1    |    0     |  0010  |   2   |     0     | 000000000 | 000000000 |   0   |    -8
# 430000 |  0  |   1    |    0     |  0010  |   2   |     0     | 000000000 | 000000000 |   0   |    -8
# 435000 |  1  |   1    |    0     |  0010  |   2   |     0     | 000000000 | 000000000 |   0   |    -8
# 440000 |  0  |   1    |    0     |  0010  |   2   |     0     | 000000000 | 000000000 |   0   |    -8
# 445000 |  1  |   0    |    0     |  0010  |   2   |     0     | 000000000 | 000000000 |   0   |    -8
# 450000 |  0  |   0    |    0     |  0010  |   2   |     0     | 000000000 | 000000000 |   0   |    -8
# 455000 |  1  |   0    |    0     |  0010  |   2   |     2     | 100000000 | 000000000 |   0   |    -8
# 460000 |  0  |   0    |    0     |  0010  |   2   |     2     | 100000000 | 000000000 |   0   |    -8
# 465000 |  1  |   0    |    0     |  0010  |   2   |     2     | 100000000 | 000000000 |   0   |    -8
# 470000 |  0  |   0    |    0     |  0010  |   2   |     2     | 100000000 | 000000000 |   0   |    -8
# 475000 |  1  |   0    |    0     |  0010  |   2   |     2     | 100000000 | 000000000 |   0   |    -8
# 480000 |  0  |   0    |    0     |  0010  |   2   |     2     | 100000000 | 000000000 |   0   |    -8
# 485000 |  1  |   0    |    0     |  0010  |   2   |     4     | 101000000 | 000000000 |   0   |    -8
# 490000 |  0  |   0    |    0     |  0010  |   2   |     4     | 101000000 | 000000000 |   0   |    -8
# 495000 |  1  |   0    |    0     |  0010  |   2   |     4     | 101000000 | 000000000 |   0   |    -8
# 500000 |  0  |   0    |    0     |  0010  |   2   |     4     | 101000000 | 000000000 |   0   |    -8
# 505000 |  1  |   0    |    0     |  0010  |   2   |     4     | 101000000 | 000000000 |   0   |    -8
# 510000 |  0  |   0    |    0     |  0010  |   2   |     4     | 101000000 | 000000000 |   0   |    -8
# 515000 |  1  |   0    |    0     |  0010  |   2   |     6     | 101010000 | 010000000 |   0   |    -8
# 520000 |  0  |   0    |    0     |  0010  |   2   |     6     | 101010000 | 010000000 |   0   |    -8
# 525000 |  1  |   0    |    0     |  0010  |   2   |     6     | 101010000 | 010000000 |   0   |    -8
# 530000 |  0  |   0    |    0     |  0010  |   2   |     6     | 101010000 | 010000000 |   0   |    -8
# 535000 |  1  |   0    |    1     |  0010  |   2   |     6     | 101010000 | 010000000 |   0   |    -8
# 540000 |  0  |   0    |    1     |  0010  |   2   |     6     | 101010000 | 010000000 |   0   |    -8
# Simulation complete.
# ** Note: $finish    : C:/Users/htetm/Documents/Huff_decoder_01/tb_shift_reg.v(92)
#    Time: 545 ns  Iteration: 1  Instance: /tb_shift_reg
# 1
# Break in Module tb_shift_reg at C:/Users/htetm/Documents/Huff_decoder_01/tb_shift_reg.v line 92
# End time: 07:30:53 on Nov 11,2025, Elapsed time: 0:03:45
# Errors: 0, Warnings: 3
