;redcode
;assert 1
	SPL 0, <367
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	MOV -502, <-629
	MOV -1, <-25
	SUB <-207, <-403
	SPL <122, -106
	SPL <122, -106
	MOV 0, 0
	SUB @126, @306
	JMZ 0, <367
	SUB -11, <-25
	SLT -16, <-20
	SUB 320, @13
	MOV -502, <-629
	SUB 320, @13
	MOV -502, <-629
	JMZ 0, <367
	SUB @100, @2
	SUB @121, 103
	JMN 210, -460
	JMN 210, -460
	CMP @100, @2
	MOV @100, @2
	SUB <0, @2
	CMP 0, 0
	SUB <0, @2
	CMP 0, 0
	SUB @240, 40
	CMP 0, 0
	CMP @100, @2
	JMZ @12, #60
	ADD 210, 30
	ADD 210, 30
	CMP 0, 0
	JMN 210, -460
	DJN -1, @-20
	MOV -1, <-25
	DJN -1, @-20
	ADD #270, <1
	MOV 121, 795
	SUB 0, @20
	CMP -207, <-120
	SPL 0, <367
	JMZ @12, #60
	SPL 0, <367
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	MOV -502, <-629
	MOV 0, 0
	MOV -1, <-25
	SUB <-207, <-403
	SPL <122, -106
	SUB 0, -5
	SUB @126, @306
	SUB -11, <-25
