* ******************************************************************************

* iCEcube Placer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:12:22

* File Generated:     Sep 16 2019 00:32:51

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/projects/EDN8-PRO/bootcore/edcore_Implmnt\sbt\netlist\oadb-top --outdir E:/projects/EDN8-PRO/bootcore/edcore_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file E:/projects/EDN8-PRO/bootcore/edcore_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file E:/projects/EDN8-PRO/bootcore/edcore_Implmnt\sbt\outputs\placer\top_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - E:/projects/EDN8-PRO/bootcore/edcore_Implmnt\sbt\netlist\oadb-top
SDC file             - E:/projects/EDN8-PRO/bootcore/edcore_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/projects/EDN8-PRO/bootcore/edcore_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/projects/EDN8-PRO/bootcore/edcore_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for cpu_addr[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for spi_ss, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for cpu_addr[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ice_sdi, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for spi_clk, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for cpu_addr[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ice_sck, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ice_ss, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for cpu_addr[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for cpu_addr[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for spi_mosi, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	2
    Number of IOs       	:	32
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	13
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	13
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	13/1280
    PLBs                        :	2/160
    BRAMs                       :	2/16
    IOs and GBIOs               :	33/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of LUTs      	:	13
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	2
    Number of IOs       	:	32
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	13/1280
    PLBs                        :	3/160
    BRAMs                       :	2/16
    IOs and GBIOs               :	33/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

