#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr 24 13:46:19 2024
# Process ID: 13104
# Current directory: C:/Users/A0592/Desktop/0.Vince/1.FPGA_me/1.Demo Code/1.Xilinx/1.UART/UART DEMO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12776 C:\Users\A0592\Desktop\0.Vince\1.FPGA_me\1.Demo Code\1.Xilinx\1.UART\UART DEMO\test.xpr
# Log file: C:/Users/A0592/Desktop/0.Vince/1.FPGA_me/1.Demo Code/1.Xilinx/1.UART/UART DEMO/vivado.log
# Journal file: C:/Users/A0592/Desktop/0.Vince/1.FPGA_me/1.Demo Code/1.Xilinx/1.UART/UART DEMO\vivado.jou
# Running On: A0592-RDNB, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 16856 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/A0592/Desktop/0.Vince/1.FPGA_me/1.Demo Code/1.Xilinx/1.UART/UART DEMO/test.xpr}
update_compile_order -fileset sources_1
