--------------------------------------------------------------------------------
-- Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: K.39
--  \   \         Application: netgen
--  /   /         Filename: fixtofp32_10u_sim.vhd
-- /___/   /\     Timestamp: Tue Sep 25 15:27:44 2012
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -ofmt vhdl -intstyle xflow -w ..\netlist\fixtofp32_10u.ngc ..\vhm\fixtofp32_10u_sim.vhd 
-- Device	: xc4vfx100-10-ff1152
-- Input file	: ../netlist/fixtofp32_10u.ngc
-- Output file	: ../vhm/fixtofp32_10u_sim.vhd
-- # of Entities	: 1
-- Design Name	: fixtofp32_10u
-- Xilinx	: C:\Xilinx\10.1\ISE
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity fixtofp32_10u is
  port (
    CLK : in STD_LOGIC := 'X'; 
    TX_MOSI_DVAL : out STD_LOGIC; 
    RX_MOSI_SUPPORT_BUSY : in STD_LOGIC := 'X'; 
    RX_MISO_AFULL : out STD_LOGIC; 
    RX_MOSI_DVAL : in STD_LOGIC := 'X'; 
    RX_MOSI_SOF : in STD_LOGIC := 'X'; 
    TX_MISO_AFULL : in STD_LOGIC := 'X'; 
    TX_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
    RX_MOSI_EOF : in STD_LOGIC := 'X'; 
    TX_MOSI_SOF : out STD_LOGIC; 
    TX_MOSI_EOF : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
    TX_MISO_BUSY : in STD_LOGIC := 'X'; 
    RX_MISO_BUSY : out STD_LOGIC; 
    TX_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    TX_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    RX_EXP : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    RX_MOSI_DREM : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    RX_MOSI_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end fixtofp32_10u;

architecture STRUCTURE of fixtofp32_10u is
  signal NlwRenamedSignal_RX_MISO_AFULL : STD_LOGIC; 
  signal Fix12u_to_FP32_temp_266 : STD_LOGIC; 
  signal Fix12u_to_FP32_stage4_dval_265 : STD_LOGIC; 
  signal Fix12u_to_FP32_stage3_dval_BRB3_264 : STD_LOGIC; 
  signal Fix12u_to_FP32_stage3_dval_BRB2_263 : STD_LOGIC; 
  signal Fix12u_to_FP32_stage3_dval_BRB1_262 : STD_LOGIC; 
  signal Fix12u_to_FP32_stage3_dval_BRB0_261 : STD_LOGIC; 
  signal Fix12u_to_FP32_stage3_dval : STD_LOGIC; 
  signal Fix12u_to_FP32_stage2_dval_BRB0_259 : STD_LOGIC; 
  signal Fix12u_to_FP32_stage1_dval_BRB0_258 : STD_LOGIC; 
  signal Fix12u_to_FP32_sreset_257 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_7_mux0000_256 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_4_mux0000 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_3_mux00001_SW0_FRB_254 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_3_mux0000 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_2_mux0000111_FRB_252 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_2_mux0000_251 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_1_mux00000_250 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_1_mux0000 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_0_mux000014_FRB_248 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_0_mux0000 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_6_mux000012_246 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_5_mux000012_245 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_4_mux000071_244 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_4_mux000044_243 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_4_mux00002_242 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_3_mux000093_241 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_3_mux000049_240 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_3_mux000046 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_3_mux000021_238 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_3_mux000013_237 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_3_mux00000_236 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_2_mux00009_235 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_2_mux000077_234 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_2_mux000042_233 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_1_mux00009_232 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_1_mux00006_231 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_1_mux000045_SW0_FRB_230 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_1_mux000045_229 : STD_LOGIC; 
  signal Fix12u_to_FP32_result0_1_mux000025_228 : STD_LOGIC; 
  signal Fix12u_to_FP32_hold_dval_and0000 : STD_LOGIC; 
  signal Fix12u_to_FP32_hold_dval_216 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_22_BRB3_215 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_22_BRB2_214 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_22_BRB0_213 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_21_BRB3_211 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_21_BRB2_210 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_21_BRB0_209 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_20_BRB3_207 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_20_BRB2_206 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_20_BRB1_205 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_20_BRB0_204 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_19_BRB3_202 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_19_BRB2_201 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_19_BRB1_200 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_19_BRB0_199 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_18_BRB3_197 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_18_BRB2_196 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_18_BRB0_195 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_17_BRB3_193 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_17_BRB2_192 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_17_BRB1_191 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_17_BRB0_190 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_16_BRB2_188 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_16_BRB1_187 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_15_BRB3_185 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_15_BRB1_184 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_14_BRB1_182 : STD_LOGIC; 
  signal Fix12u_to_FP32_fract3_14_BRB0_181 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data4_slv_30_BRB0_179 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data4_slv_29_BRB0_178 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data4_slv_28_BRB0_177 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data4_slv_27_BRB0_176 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data4_slv_26_BRB0_175 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data4_slv_25_BRB0_174 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data4_slv_24_BRB0_173 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data4_slv_23_BRB3_172 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data4_slv_23_BRB2_171 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data4_slv_23_BRB0_170 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_7_Q : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_4_Q : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_3_Q : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_2_Q : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_1_Q : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_0_Q : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_9_BRB1_163 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_8_BRB3_162 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_8_BRB1_161 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_7_BRB3_160 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_7_BRB0_159 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_6_BRB5_158 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_6_BRB1_157 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_5_BRB4_156 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_4_BRB9_155 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_4_BRB7_154 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_4_BRB6_153 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_4_BRB5_152 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_4_BRB3_151 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_4_BRB11_150 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_4_BRB10_149 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_4_BRB0_148 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_3_BRB9_147 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_3_BRB6_146 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_3_BRB5_145 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_3_BRB4_144 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_3_BRB10_143 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_3_BRB1_142 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_3_BRB0_141 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_2_BRB9_140 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_2_BRB7_139 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_2_BRB6_138 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_2_BRB5_137 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_2_BRB1_136 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_1_BRB9_135 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_1_BRB8_134 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_1_BRB6_133 : STD_LOGIC; 
  signal Fix12u_to_FP32_fp_data2_1_BRB4_132 : STD_LOGIC; 
  signal Fix12u_to_FP32_exp3_full_7_BRB0_120 : STD_LOGIC; 
  signal Fix12u_to_FP32_exp3_full_6_BRB0_119 : STD_LOGIC; 
  signal Fix12u_to_FP32_exp3_full_5_BRB0_118 : STD_LOGIC; 
  signal Fix12u_to_FP32_exp3_full_4_BRB0_117 : STD_LOGIC; 
  signal Fix12u_to_FP32_exp3_full_3_BRB0_116 : STD_LOGIC; 
  signal Fix12u_to_FP32_exp3_full_2_BRB0_115 : STD_LOGIC; 
  signal Fix12u_to_FP32_exp3_full_1_BRB0_114 : STD_LOGIC; 
  signal Fix12u_to_FP32_exp3_full_0_BRB1_113 : STD_LOGIC; 
  signal Fix12u_to_FP32_exp3_full_0_BRB0_112 : STD_LOGIC; 
  signal Fix12u_to_FP32_convert_ce : STD_LOGIC; 
  signal Fix12u_to_FP32_ce_reg_110 : STD_LOGIC; 
  signal Fix12u_to_FP32_N92 : STD_LOGIC; 
  signal Fix12u_to_FP32_N91 : STD_LOGIC; 
  signal Fix12u_to_FP32_N90 : STD_LOGIC; 
  signal Fix12u_to_FP32_N8 : STD_LOGIC; 
  signal Fix12u_to_FP32_N79 : STD_LOGIC; 
  signal Fix12u_to_FP32_N78 : STD_LOGIC; 
  signal Fix12u_to_FP32_N76 : STD_LOGIC; 
  signal Fix12u_to_FP32_N75 : STD_LOGIC; 
  signal Fix12u_to_FP32_N74 : STD_LOGIC; 
  signal Fix12u_to_FP32_N72 : STD_LOGIC; 
  signal Fix12u_to_FP32_N71 : STD_LOGIC; 
  signal Fix12u_to_FP32_N70 : STD_LOGIC; 
  signal Fix12u_to_FP32_N68 : STD_LOGIC; 
  signal Fix12u_to_FP32_N67 : STD_LOGIC; 
  signal Fix12u_to_FP32_N66 : STD_LOGIC; 
  signal Fix12u_to_FP32_N65 : STD_LOGIC; 
  signal Fix12u_to_FP32_N64 : STD_LOGIC; 
  signal Fix12u_to_FP32_N63 : STD_LOGIC; 
  signal Fix12u_to_FP32_N62 : STD_LOGIC; 
  signal Fix12u_to_FP32_N60 : STD_LOGIC; 
  signal Fix12u_to_FP32_N6 : STD_LOGIC; 
  signal Fix12u_to_FP32_N59 : STD_LOGIC; 
  signal Fix12u_to_FP32_N58 : STD_LOGIC; 
  signal Fix12u_to_FP32_N56 : STD_LOGIC; 
  signal Fix12u_to_FP32_N54 : STD_LOGIC; 
  signal Fix12u_to_FP32_N33 : STD_LOGIC; 
  signal Fix12u_to_FP32_N32 : STD_LOGIC; 
  signal Fix12u_to_FP32_N28 : STD_LOGIC; 
  signal Fix12u_to_FP32_N26 : STD_LOGIC; 
  signal Fix12u_to_FP32_N228 : STD_LOGIC; 
  signal Fix12u_to_FP32_N227 : STD_LOGIC; 
  signal Fix12u_to_FP32_N225 : STD_LOGIC; 
  signal Fix12u_to_FP32_N223 : STD_LOGIC; 
  signal Fix12u_to_FP32_N2 : STD_LOGIC; 
  signal Fix12u_to_FP32_N12 : STD_LOGIC; 
  signal Fix12u_to_FP32_N10 : STD_LOGIC; 
  signal Fix12u_to_FP32_N0 : STD_LOGIC; 
  signal Fix12u_to_FP32_Mshreg_stage3_dval_BRB3_26 : STD_LOGIC; 
  signal Fix12u_to_FP32_Mshreg_stage3_dval_BRB2_25 : STD_LOGIC; 
  signal Fix12u_to_FP32_Mshreg_stage3_dval_BRB1_24 : STD_LOGIC; 
  signal Fix12u_to_FP32_Mshreg_fract3_16_BRB2_23 : STD_LOGIC; 
  signal Fix12u_to_FP32_Mshreg_TX_MOSI_SOF_22 : STD_LOGIC; 
  signal Fix12u_to_FP32_Mshreg_TX_MOSI_EOF_21 : STD_LOGIC; 
  signal Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_9_rt_20 : STD_LOGIC; 
  signal Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_8_rt_11 : STD_LOGIC; 
  signal NlwRenamedSig_OI_TX_MOSI_DATA : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal NlwRenamedSig_OI_TX_MOSI_DREM : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Fix12u_to_FP32_lcl_sum_add0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Fix12u_to_FP32_fract3 : STD_LOGIC_VECTOR ( 22 downto 14 ); 
  signal Fix12u_to_FP32_fi_data1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Fix12u_to_FP32_exp3_full : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal Fix12u_to_FP32_Madd_lcl_sum_add0000_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Fix12u_to_FP32_Madd_lcl_sum_add0000_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
begin
  RX_MISO_AFULL <= NlwRenamedSignal_RX_MISO_AFULL;
  NlwRenamedSignal_RX_MISO_AFULL <= TX_MISO_AFULL;
  TX_MOSI_SUPPORT_BUSY <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DREM(1) <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DREM(0) <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DATA(31) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(13) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(12) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(11) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(10) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(9) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(8) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(7) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(6) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(5) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(4) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(3) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(2) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(1) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  TX_MOSI_DATA(0) <= NlwRenamedSig_OI_TX_MOSI_DATA(0);
  Fix12u_to_FP32_stage3_dval_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_Mshreg_stage3_dval_BRB2_25,
      Q => Fix12u_to_FP32_stage3_dval_BRB2_263
    );
  Fix12u_to_FP32_Mshreg_stage3_dval_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      CE => Fix12u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix12u_to_FP32_sreset_257,
      Q => Fix12u_to_FP32_Mshreg_stage3_dval_BRB2_25
    );
  Fix12u_to_FP32_stage3_dval_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_Mshreg_stage3_dval_BRB1_24,
      Q => Fix12u_to_FP32_stage3_dval_BRB1_262
    );
  Fix12u_to_FP32_Mshreg_stage3_dval_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      CE => Fix12u_to_FP32_convert_ce,
      CLK => CLK,
      D => RX_MOSI_DVAL,
      Q => Fix12u_to_FP32_Mshreg_stage3_dval_BRB1_24
    );
  Fix12u_to_FP32_stage3_dval_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_Mshreg_stage3_dval_BRB3_26,
      Q => Fix12u_to_FP32_stage3_dval_BRB3_264
    );
  Fix12u_to_FP32_Mshreg_stage3_dval_BRB3 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      CE => Fix12u_to_FP32_convert_ce,
      CLK => CLK,
      D => TX_MISO_BUSY,
      Q => Fix12u_to_FP32_Mshreg_stage3_dval_BRB3_26
    );
  Fix12u_to_FP32_TX_MOSI_SOF : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_Mshreg_TX_MOSI_SOF_22,
      Q => TX_MOSI_SOF
    );
  Fix12u_to_FP32_Mshreg_TX_MOSI_SOF : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      CE => Fix12u_to_FP32_convert_ce,
      CLK => CLK,
      D => RX_MOSI_SOF,
      Q => Fix12u_to_FP32_Mshreg_TX_MOSI_SOF_22
    );
  Fix12u_to_FP32_TX_MOSI_EOF : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_Mshreg_TX_MOSI_EOF_21,
      Q => TX_MOSI_EOF
    );
  Fix12u_to_FP32_Mshreg_TX_MOSI_EOF : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      CE => Fix12u_to_FP32_convert_ce,
      CLK => CLK,
      D => RX_MOSI_EOF,
      Q => Fix12u_to_FP32_Mshreg_TX_MOSI_EOF_21
    );
  Fix12u_to_FP32_fract3_16_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_Mshreg_fract3_16_BRB2_23,
      Q => Fix12u_to_FP32_fract3_16_BRB2_188
    );
  Fix12u_to_FP32_Mshreg_fract3_16_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      CE => Fix12u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix12u_to_FP32_fi_data1(2),
      Q => Fix12u_to_FP32_Mshreg_fract3_16_BRB2_23
    );
  Fix12u_to_FP32_result0_0_mux000052_SW0 : LUT4_L
    generic map(
      INIT => X"0F01"
    )
    port map (
      I0 => Fix12u_to_FP32_result0_0_mux000014_FRB_248,
      I1 => Fix12u_to_FP32_fi_data1(4),
      I2 => Fix12u_to_FP32_fi_data1(6),
      I3 => Fix12u_to_FP32_fi_data1(5),
      LO => Fix12u_to_FP32_N225
    );
  Fix12u_to_FP32_result0_1_mux000024_SW0 : LUT4_L
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => Fix12u_to_FP32_result0_2_mux0000111_FRB_252,
      I1 => Fix12u_to_FP32_fi_data1(3),
      I2 => Fix12u_to_FP32_fi_data1(4),
      I3 => Fix12u_to_FP32_fi_data1(5),
      LO => Fix12u_to_FP32_N223
    );
  Fix12u_to_FP32_result0_3_mux00001 : LUT4_D
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => Fix12u_to_FP32_result0_3_mux00001_SW0_FRB_254,
      I1 => Fix12u_to_FP32_fi_data1(3),
      I2 => Fix12u_to_FP32_fi_data1(4),
      I3 => Fix12u_to_FP32_fi_data1(5),
      LO => Fix12u_to_FP32_N228,
      O => Fix12u_to_FP32_N28
    );
  Fix12u_to_FP32_result0_7_mux000011 : LUT3_D
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(6),
      I1 => Fix12u_to_FP32_fi_data1(5),
      I2 => Fix12u_to_FP32_fi_data1(7),
      LO => Fix12u_to_FP32_N227,
      O => Fix12u_to_FP32_N26
    );
  Fix12u_to_FP32_result0_2_mux0000_SW0 : LUT3_L
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => Fix12u_to_FP32_result0_2_mux0000111_FRB_252,
      I1 => Fix12u_to_FP32_fi_data1(3),
      I2 => Fix12u_to_FP32_fi_data1(4),
      LO => Fix12u_to_FP32_N2
    );
  Fix12u_to_FP32_result0_3_mux00002 : LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(9),
      I1 => Fix12u_to_FP32_fi_data1(8),
      I2 => Fix12u_to_FP32_fi_data1(7),
      I3 => Fix12u_to_FP32_N28,
      O => Fix12u_to_FP32_result0_3_mux0000
    );
  Fix12u_to_FP32_result0_0_mux000052 : LUT4
    generic map(
      INIT => X"2223"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(8),
      I1 => Fix12u_to_FP32_fi_data1(9),
      I2 => Fix12u_to_FP32_fi_data1(7),
      I3 => Fix12u_to_FP32_N225,
      O => Fix12u_to_FP32_result0_0_mux0000
    );
  Fix12u_to_FP32_result0_4_mux00001 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(9),
      I1 => Fix12u_to_FP32_fi_data1(7),
      I2 => Fix12u_to_FP32_fi_data1(8),
      I3 => Fix12u_to_FP32_N228,
      O => Fix12u_to_FP32_result0_4_mux0000
    );
  Fix12u_to_FP32_hold_dval_and00001 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => TX_MISO_BUSY,
      I1 => Fix12u_to_FP32_stage4_dval_265,
      I2 => Fix12u_to_FP32_ce_reg_110,
      I3 => Fix12u_to_FP32_hold_dval_216,
      O => Fix12u_to_FP32_hold_dval_and0000
    );
  Fix12u_to_FP32_exp4_mux0000_0_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data4_slv_23_BRB2_171,
      I1 => Fix12u_to_FP32_fp_data4_slv_23_BRB0_170,
      I2 => Fix12u_to_FP32_fp_data4_slv_23_BRB3_172,
      O => TX_MOSI_DATA(23)
    );
  Fix12u_to_FP32_exp4_mux0000_1_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data4_slv_24_BRB0_173,
      I1 => Fix12u_to_FP32_fp_data4_slv_23_BRB0_170,
      I2 => Fix12u_to_FP32_fp_data4_slv_23_BRB3_172,
      O => TX_MOSI_DATA(24)
    );
  Fix12u_to_FP32_exp4_mux0000_2_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data4_slv_25_BRB0_174,
      I1 => Fix12u_to_FP32_fp_data4_slv_23_BRB0_170,
      I2 => Fix12u_to_FP32_fp_data4_slv_23_BRB3_172,
      O => TX_MOSI_DATA(25)
    );
  Fix12u_to_FP32_exp4_mux0000_3_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data4_slv_26_BRB0_175,
      I1 => Fix12u_to_FP32_fp_data4_slv_23_BRB0_170,
      I2 => Fix12u_to_FP32_fp_data4_slv_23_BRB3_172,
      O => TX_MOSI_DATA(26)
    );
  Fix12u_to_FP32_exp4_mux0000_4_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data4_slv_27_BRB0_176,
      I1 => Fix12u_to_FP32_fp_data4_slv_23_BRB0_170,
      I2 => Fix12u_to_FP32_fp_data4_slv_23_BRB3_172,
      O => TX_MOSI_DATA(27)
    );
  Fix12u_to_FP32_exp4_mux0000_5_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data4_slv_28_BRB0_177,
      I1 => Fix12u_to_FP32_fp_data4_slv_23_BRB0_170,
      I2 => Fix12u_to_FP32_fp_data4_slv_23_BRB3_172,
      O => TX_MOSI_DATA(28)
    );
  Fix12u_to_FP32_exp4_mux0000_6_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data4_slv_29_BRB0_178,
      I1 => Fix12u_to_FP32_fp_data4_slv_23_BRB0_170,
      I2 => Fix12u_to_FP32_fp_data4_slv_23_BRB3_172,
      O => TX_MOSI_DATA(29)
    );
  Fix12u_to_FP32_exp4_mux0000_7_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data4_slv_30_BRB0_179,
      I1 => Fix12u_to_FP32_fp_data4_slv_23_BRB0_170,
      I2 => Fix12u_to_FP32_fp_data4_slv_23_BRB3_172,
      O => TX_MOSI_DATA(30)
    );
  Fix12u_to_FP32_result0_1_mux000024 : LUT4
    generic map(
      INIT => X"3301"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(6),
      I1 => Fix12u_to_FP32_fi_data1(9),
      I2 => Fix12u_to_FP32_N223,
      I3 => Fix12u_to_FP32_result0_1_mux00000_250,
      O => Fix12u_to_FP32_result0_1_mux0000
    );
  Fix12u_to_FP32_fp_data2_7_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fi_data1(7),
      Q => Fix12u_to_FP32_fp_data2_7_BRB3_160
    );
  Fix12u_to_FP32_stage3_dval_BRB0 : FDPE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_stage2_dval_BRB0_259,
      PRE => ARESET,
      Q => Fix12u_to_FP32_stage3_dval_BRB0_261
    );
  Fix12u_to_FP32_fp_data2_1_BRB9 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_1_mux00009_232,
      Q => Fix12u_to_FP32_fp_data2_1_BRB9_135
    );
  Fix12u_to_FP32_fp_data2_1_BRB8 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_1_mux00006_231,
      Q => Fix12u_to_FP32_fp_data2_1_BRB8_134
    );
  Fix12u_to_FP32_fp_data2_1_BRB6 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_1_mux000045_229,
      Q => Fix12u_to_FP32_fp_data2_1_BRB6_133
    );
  Fix12u_to_FP32_fp_data2_1_BRB4 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_1_mux000025_228,
      Q => Fix12u_to_FP32_fp_data2_1_BRB4_132
    );
  Fix12u_to_FP32_fp_data2_2_BRB9 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_2_mux00009_235,
      Q => Fix12u_to_FP32_fp_data2_2_BRB9_140
    );
  Fix12u_to_FP32_fp_data2_2_BRB7 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N32,
      Q => Fix12u_to_FP32_fp_data2_2_BRB7_139
    );
  Fix12u_to_FP32_fp_data2_2_BRB6 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_2_mux000042_233,
      Q => Fix12u_to_FP32_fp_data2_2_BRB6_138
    );
  Fix12u_to_FP32_fp_data2_2_BRB5 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N8,
      Q => Fix12u_to_FP32_fp_data2_2_BRB5_137
    );
  Fix12u_to_FP32_fp_data2_2_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_2_mux000077_234,
      Q => Fix12u_to_FP32_fp_data2_2_BRB1_136
    );
  Fix12u_to_FP32_fp_data2_3_BRB10 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_3_mux000049_240,
      Q => Fix12u_to_FP32_fp_data2_3_BRB10_143
    );
  Fix12u_to_FP32_fp_data2_3_BRB9 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_3_mux000093_241,
      Q => Fix12u_to_FP32_fp_data2_3_BRB9_147
    );
  Fix12u_to_FP32_fp_data2_3_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fi_data1(6),
      Q => Fix12u_to_FP32_fp_data2_3_BRB0_141
    );
  Fix12u_to_FP32_fp_data2_4_BRB11 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_3_mux000046,
      Q => Fix12u_to_FP32_fp_data2_4_BRB11_150
    );
  Fix12u_to_FP32_fp_data2_4_BRB10 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N10,
      Q => Fix12u_to_FP32_fp_data2_4_BRB10_149
    );
  Fix12u_to_FP32_fp_data2_4_BRB9 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_4_mux000044_243,
      Q => Fix12u_to_FP32_fp_data2_4_BRB9_155
    );
  Fix12u_to_FP32_fp_data2_4_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fi_data1(4),
      Q => Fix12u_to_FP32_fp_data2_4_BRB0_148
    );
  Fix12u_to_FP32_fp_data2_4_BRB7 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_4_mux00002_242,
      Q => Fix12u_to_FP32_fp_data2_4_BRB7_154
    );
  Fix12u_to_FP32_fp_data2_4_BRB6 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N33,
      Q => Fix12u_to_FP32_fp_data2_4_BRB6_153
    );
  Fix12u_to_FP32_fp_data2_4_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fi_data1(5),
      Q => Fix12u_to_FP32_fp_data2_4_BRB3_151
    );
  Fix12u_to_FP32_fp_data2_3_BRB6 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_3_mux000021_238,
      Q => Fix12u_to_FP32_fp_data2_3_BRB6_146
    );
  Fix12u_to_FP32_fp_data2_3_BRB5 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_3_mux000013_237,
      Q => Fix12u_to_FP32_fp_data2_3_BRB5_145
    );
  Fix12u_to_FP32_fp_data2_3_BRB4 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_3_mux00000_236,
      Q => Fix12u_to_FP32_fp_data2_3_BRB4_144
    );
  Fix12u_to_FP32_fp_data2_4_BRB5 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_4_mux000071_244,
      Q => Fix12u_to_FP32_fp_data2_4_BRB5_152
    );
  Fix12u_to_FP32_fp_data2_5_BRB4 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_5_mux000012_245,
      Q => Fix12u_to_FP32_fp_data2_5_BRB4_156
    );
  Fix12u_to_FP32_fp_data2_6_BRB5 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_6_mux000012_246,
      Q => Fix12u_to_FP32_fp_data2_6_BRB5_158
    );
  Fix12u_to_FP32_stage2_dval_BRB0 : FDPE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_stage1_dval_BRB0_258,
      PRE => ARESET,
      Q => Fix12u_to_FP32_stage2_dval_BRB0_259
    );
  Fix12u_to_FP32_fract3_22_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N79,
      Q => Fix12u_to_FP32_fract3_22_BRB3_215
    );
  Fix12u_to_FP32_fract3_22_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N78,
      Q => Fix12u_to_FP32_fract3_22_BRB2_214
    );
  Fix12u_to_FP32_fract3_22_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N76,
      Q => Fix12u_to_FP32_fract3_22_BRB0_213
    );
  Fix12u_to_FP32_fract3_21_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N75,
      Q => Fix12u_to_FP32_fract3_21_BRB3_211
    );
  Fix12u_to_FP32_fract3_21_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N74,
      Q => Fix12u_to_FP32_fract3_21_BRB2_210
    );
  Fix12u_to_FP32_fract3_21_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N72,
      Q => Fix12u_to_FP32_fract3_21_BRB0_209
    );
  Fix12u_to_FP32_fract3_20_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N71,
      Q => Fix12u_to_FP32_fract3_20_BRB3_207
    );
  Fix12u_to_FP32_fract3_20_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N70,
      Q => Fix12u_to_FP32_fract3_20_BRB2_206
    );
  Fix12u_to_FP32_fract3_20_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fp_data2_3_BRB1_142,
      Q => Fix12u_to_FP32_fract3_20_BRB1_205
    );
  Fix12u_to_FP32_fract3_20_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N68,
      Q => Fix12u_to_FP32_fract3_20_BRB0_204
    );
  Fix12u_to_FP32_fract3_19_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N67,
      Q => Fix12u_to_FP32_fract3_19_BRB3_202
    );
  Fix12u_to_FP32_fract3_19_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N66,
      Q => Fix12u_to_FP32_fract3_19_BRB2_201
    );
  Fix12u_to_FP32_fract3_19_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N65,
      Q => Fix12u_to_FP32_fract3_19_BRB1_200
    );
  Fix12u_to_FP32_fract3_19_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N64,
      Q => Fix12u_to_FP32_fract3_19_BRB0_199
    );
  Fix12u_to_FP32_fract3_18_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N63,
      Q => Fix12u_to_FP32_fract3_18_BRB3_197
    );
  Fix12u_to_FP32_fract3_18_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N62,
      Q => Fix12u_to_FP32_fract3_18_BRB2_196
    );
  Fix12u_to_FP32_fract3_18_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N60,
      Q => Fix12u_to_FP32_fract3_18_BRB0_195
    );
  Fix12u_to_FP32_fract3_17_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N59,
      Q => Fix12u_to_FP32_fract3_17_BRB3_193
    );
  Fix12u_to_FP32_fract3_17_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N58,
      Q => Fix12u_to_FP32_fract3_17_BRB2_192
    );
  Fix12u_to_FP32_fract3_17_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fp_data2_6_BRB1_157,
      Q => Fix12u_to_FP32_fract3_17_BRB1_191
    );
  Fix12u_to_FP32_fract3_17_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N56,
      Q => Fix12u_to_FP32_fract3_17_BRB0_190
    );
  Fix12u_to_FP32_fract3_15_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fp_data2_8_BRB3_162,
      Q => Fix12u_to_FP32_fract3_15_BRB3_185
    );
  Fix12u_to_FP32_fract3_15_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fp_data2_8_BRB1_161,
      Q => Fix12u_to_FP32_fract3_15_BRB1_184
    );
  Fix12u_to_FP32_fract3_16_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N54,
      Q => Fix12u_to_FP32_fract3_16_BRB1_187
    );
  Fix12u_to_FP32_fract3_14_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fp_data2_9_BRB1_163,
      Q => Fix12u_to_FP32_fract3_14_BRB1_182
    );
  Fix12u_to_FP32_fract3_14_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fp_data2_7_BRB0_159,
      Q => Fix12u_to_FP32_fract3_14_BRB0_181
    );
  Fix12u_to_FP32_fp_data4_slv_30_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_exp3_full_7_BRB0_120,
      Q => Fix12u_to_FP32_fp_data4_slv_30_BRB0_179
    );
  Fix12u_to_FP32_fp_data4_slv_29_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_exp3_full_6_BRB0_119,
      Q => Fix12u_to_FP32_fp_data4_slv_29_BRB0_178
    );
  Fix12u_to_FP32_fp_data4_slv_28_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_exp3_full_5_BRB0_118,
      Q => Fix12u_to_FP32_fp_data4_slv_28_BRB0_177
    );
  Fix12u_to_FP32_fp_data4_slv_27_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_exp3_full_4_BRB0_117,
      Q => Fix12u_to_FP32_fp_data4_slv_27_BRB0_176
    );
  Fix12u_to_FP32_fp_data4_slv_26_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_exp3_full_3_BRB0_116,
      Q => Fix12u_to_FP32_fp_data4_slv_26_BRB0_175
    );
  Fix12u_to_FP32_fp_data4_slv_25_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_exp3_full_2_BRB0_115,
      Q => Fix12u_to_FP32_fp_data4_slv_25_BRB0_174
    );
  Fix12u_to_FP32_fp_data4_slv_24_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_exp3_full_1_BRB0_114,
      Q => Fix12u_to_FP32_fp_data4_slv_24_BRB0_173
    );
  Fix12u_to_FP32_fp_data4_slv_23_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_exp3_full_0_BRB1_113,
      Q => Fix12u_to_FP32_fp_data4_slv_23_BRB3_172
    );
  Fix12u_to_FP32_fp_data4_slv_23_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_exp3_full_0_BRB0_112,
      Q => Fix12u_to_FP32_fp_data4_slv_23_BRB2_171
    );
  Fix12u_to_FP32_result0_0_mux000014_FRB : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N92,
      Q => Fix12u_to_FP32_result0_0_mux000014_FRB_248
    );
  Fix12u_to_FP32_result0_2_mux0000111_FRB : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N91,
      Q => Fix12u_to_FP32_result0_2_mux0000111_FRB_252
    );
  Fix12u_to_FP32_result0_3_mux00001_SW0_FRB : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N90,
      Q => Fix12u_to_FP32_result0_3_mux00001_SW0_FRB_254
    );
  Fix12u_to_FP32_fp_data2_8_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fi_data1(8),
      Q => Fix12u_to_FP32_fp_data2_8_BRB3_162
    );
  Fix12u_to_FP32_fp_data2_8_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fi_data1(1),
      Q => Fix12u_to_FP32_fp_data2_8_BRB1_161
    );
  Fix12u_to_FP32_stage1_dval_BRB0 : FDPE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => NlwRenamedSignal_RX_MISO_AFULL,
      PRE => ARESET,
      Q => Fix12u_to_FP32_stage1_dval_BRB0_258
    );
  Fix12u_to_FP32_fp_data2_9_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fi_data1(0),
      Q => Fix12u_to_FP32_fp_data2_9_BRB1_163
    );
  Fix12u_to_FP32_fp_data2_3_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fi_data1(3),
      Q => Fix12u_to_FP32_fp_data2_3_BRB1_142
    );
  Fix12u_to_FP32_fp_data2_6_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N6,
      Q => Fix12u_to_FP32_fp_data2_6_BRB1_157
    );
  Fix12u_to_FP32_fp_data2_7_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fi_data1(9),
      Q => Fix12u_to_FP32_fp_data2_7_BRB0_159
    );
  Fix12u_to_FP32_exp3_full_7_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_lcl_sum_add0000(7),
      Q => Fix12u_to_FP32_exp3_full_7_BRB0_120
    );
  Fix12u_to_FP32_exp3_full_6_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_lcl_sum_add0000(6),
      Q => Fix12u_to_FP32_exp3_full_6_BRB0_119
    );
  Fix12u_to_FP32_exp3_full_5_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_lcl_sum_add0000(5),
      Q => Fix12u_to_FP32_exp3_full_5_BRB0_118
    );
  Fix12u_to_FP32_exp3_full_4_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_lcl_sum_add0000(4),
      Q => Fix12u_to_FP32_exp3_full_4_BRB0_117
    );
  Fix12u_to_FP32_exp3_full_3_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_lcl_sum_add0000(3),
      Q => Fix12u_to_FP32_exp3_full_3_BRB0_116
    );
  Fix12u_to_FP32_exp3_full_2_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_lcl_sum_add0000(2),
      Q => Fix12u_to_FP32_exp3_full_2_BRB0_115
    );
  Fix12u_to_FP32_exp3_full_1_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_lcl_sum_add0000(1),
      Q => Fix12u_to_FP32_exp3_full_1_BRB0_114
    );
  Fix12u_to_FP32_exp3_full_0_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_lcl_sum_add0000(8),
      Q => Fix12u_to_FP32_exp3_full_0_BRB1_113
    );
  Fix12u_to_FP32_exp3_full_0_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_lcl_sum_add0000(0),
      Q => Fix12u_to_FP32_exp3_full_0_BRB0_112
    );
  Fix12u_to_FP32_fp_data4_slv_23_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_exp3_full(8),
      Q => Fix12u_to_FP32_fp_data4_slv_23_BRB0_170
    );
  Fix12u_to_FP32_result0_1_mux000045_SW0_FRB : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_N12,
      Q => Fix12u_to_FP32_result0_1_mux000045_SW0_FRB_230
    );
  Fix12u_to_FP32_result0_1_mux000045 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(1),
      I1 => Fix12u_to_FP32_result0_1_mux000045_SW0_FRB_230,
      I2 => Fix12u_to_FP32_fi_data1(5),
      I3 => Fix12u_to_FP32_fi_data1(4),
      O => Fix12u_to_FP32_result0_1_mux000045_229
    );
  Fix12u_to_FP32_result0_1_mux000045_SW0 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(3),
      I2 => RX_MOSI_DATA(2),
      O => Fix12u_to_FP32_N12
    );
  Fix12u_to_FP32_result0_2_mux000061_SW0 : LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(2),
      I1 => Fix12u_to_FP32_fi_data1(0),
      I2 => Fix12u_to_FP32_fi_data1(5),
      I3 => Fix12u_to_FP32_fi_data1(7),
      O => Fix12u_to_FP32_N8
    );
  Fix12u_to_FP32_result0_2_mux000080 : LUT4
    generic map(
      INIT => X"8A02"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_2_BRB1_136,
      I1 => Fix12u_to_FP32_fp_data2_3_BRB1_142,
      I2 => Fix12u_to_FP32_fp_data2_2_BRB5_137,
      I3 => Fix12u_to_FP32_fp_data2_2_BRB6_138,
      O => Fix12u_to_FP32_N72
    );
  Fix12u_to_FP32_result0_1_mux000025 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(2),
      I1 => Fix12u_to_FP32_fi_data1(5),
      I2 => Fix12u_to_FP32_fi_data1(4),
      O => Fix12u_to_FP32_result0_1_mux000025_228
    );
  Fix12u_to_FP32_result0_3_mux000011 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(8),
      I1 => Fix12u_to_FP32_fi_data1(7),
      I2 => Fix12u_to_FP32_fi_data1(9),
      O => Fix12u_to_FP32_N6
    );
  Fix12u_to_FP32_result0_2_mux000013 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_6_BRB1_157,
      I1 => Fix12u_to_FP32_fp_data2_2_BRB7_139,
      I2 => Fix12u_to_FP32_fp_data2_4_BRB0_148,
      I3 => Fix12u_to_FP32_fp_data2_2_BRB9_140,
      O => Fix12u_to_FP32_N75
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => RX_EXP(7),
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_9_rt_20
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => RX_EXP(7),
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_8_rt_11
    );
  Fix12u_to_FP32_result0_1_mux0000108 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => Fix12u_to_FP32_fract3_22_BRB0_213,
      I1 => Fix12u_to_FP32_fract3_17_BRB1_191,
      I2 => Fix12u_to_FP32_fract3_22_BRB2_214,
      I3 => Fix12u_to_FP32_fract3_22_BRB3_215,
      O => Fix12u_to_FP32_fract3(22)
    );
  Fix12u_to_FP32_result0_1_mux000067 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_3_BRB1_142,
      I1 => Fix12u_to_FP32_fp_data2_1_BRB4_132,
      I2 => Fix12u_to_FP32_fp_data2_3_BRB0_141,
      I3 => Fix12u_to_FP32_fp_data2_1_BRB6_133,
      O => Fix12u_to_FP32_N78
    );
  Fix12u_to_FP32_result0_1_mux000024_116 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_4_BRB0_148,
      I1 => Fix12u_to_FP32_fp_data2_4_BRB3_151,
      O => Fix12u_to_FP32_N76
    );
  Fix12u_to_FP32_result0_1_mux000018 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_8_BRB3_162,
      I1 => Fix12u_to_FP32_fp_data2_4_BRB10_149,
      I2 => Fix12u_to_FP32_fp_data2_1_BRB8_134,
      I3 => Fix12u_to_FP32_fp_data2_1_BRB9_135,
      O => Fix12u_to_FP32_N79
    );
  Fix12u_to_FP32_result0_1_mux00009 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(9),
      I1 => Fix12u_to_FP32_fi_data1(6),
      O => Fix12u_to_FP32_result0_1_mux00009_232
    );
  Fix12u_to_FP32_result0_1_mux00006 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(5),
      I1 => Fix12u_to_FP32_fi_data1(8),
      I2 => Fix12u_to_FP32_fi_data1(7),
      O => Fix12u_to_FP32_result0_1_mux00006_231
    );
  Fix12u_to_FP32_result0_2_mux0000125 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => Fix12u_to_FP32_fract3_21_BRB0_209,
      I1 => Fix12u_to_FP32_fract3_14_BRB0_181,
      I2 => Fix12u_to_FP32_fract3_21_BRB2_210,
      I3 => Fix12u_to_FP32_fract3_21_BRB3_211,
      O => Fix12u_to_FP32_fract3(21)
    );
  Fix12u_to_FP32_result0_2_mux000077 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(6),
      I1 => Fix12u_to_FP32_fi_data1(8),
      O => Fix12u_to_FP32_result0_2_mux000077_234
    );
  Fix12u_to_FP32_result0_2_mux000042 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(1),
      I1 => Fix12u_to_FP32_fi_data1(7),
      I2 => Fix12u_to_FP32_fi_data1(4),
      I3 => Fix12u_to_FP32_fi_data1(5),
      O => Fix12u_to_FP32_result0_2_mux000042_233
    );
  Fix12u_to_FP32_result0_2_mux000029 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_3_BRB0_141,
      I1 => Fix12u_to_FP32_fp_data2_4_BRB0_148,
      I2 => Fix12u_to_FP32_fp_data2_7_BRB3_160,
      I3 => Fix12u_to_FP32_fp_data2_8_BRB3_162,
      O => Fix12u_to_FP32_N74
    );
  Fix12u_to_FP32_result0_2_mux00009 : LUT4
    generic map(
      INIT => X"AE00"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(9),
      I1 => Fix12u_to_FP32_fi_data1(5),
      I2 => Fix12u_to_FP32_fi_data1(8),
      I3 => Fix12u_to_FP32_fi_data1(7),
      O => Fix12u_to_FP32_result0_2_mux00009_235
    );
  Fix12u_to_FP32_result0_1_mux0000131 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(5),
      I1 => Fix12u_to_FP32_fi_data1(2),
      O => Fix12u_to_FP32_N32
    );
  Fix12u_to_FP32_result0_3_mux0000116 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Fix12u_to_FP32_fract3_20_BRB0_204,
      I1 => Fix12u_to_FP32_fract3_20_BRB1_205,
      I2 => Fix12u_to_FP32_fract3_20_BRB2_206,
      I3 => Fix12u_to_FP32_fract3_20_BRB3_207,
      O => Fix12u_to_FP32_fract3(20)
    );
  Fix12u_to_FP32_result0_3_mux0000101 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_3_BRB0_141,
      I1 => Fix12u_to_FP32_fp_data2_4_BRB6_153,
      I2 => Fix12u_to_FP32_fp_data2_6_BRB1_157,
      I3 => Fix12u_to_FP32_fp_data2_3_BRB9_147,
      O => Fix12u_to_FP32_N70
    );
  Fix12u_to_FP32_result0_3_mux000093 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(0),
      I1 => Fix12u_to_FP32_fi_data1(5),
      I2 => Fix12u_to_FP32_fi_data1(4),
      O => Fix12u_to_FP32_result0_3_mux000093_241
    );
  Fix12u_to_FP32_result0_3_mux000065 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_4_BRB3_151,
      I1 => Fix12u_to_FP32_fp_data2_3_BRB10_143,
      I2 => Fix12u_to_FP32_fp_data2_4_BRB10_149,
      I3 => Fix12u_to_FP32_fp_data2_4_BRB11_150,
      O => Fix12u_to_FP32_N71
    );
  Fix12u_to_FP32_result0_3_mux000049 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(6),
      I1 => Fix12u_to_FP32_fi_data1(2),
      O => Fix12u_to_FP32_result0_3_mux000049_240
    );
  Fix12u_to_FP32_result0_3_mux000033 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_3_BRB4_144,
      I1 => Fix12u_to_FP32_fp_data2_3_BRB5_145,
      I2 => Fix12u_to_FP32_fp_data2_3_BRB6_146,
      O => Fix12u_to_FP32_N68
    );
  Fix12u_to_FP32_result0_3_mux000021 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(4),
      I1 => Fix12u_to_FP32_fi_data1(9),
      I2 => Fix12u_to_FP32_fi_data1(8),
      O => Fix12u_to_FP32_result0_3_mux000021_238
    );
  Fix12u_to_FP32_result0_3_mux000013 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(1),
      I1 => Fix12u_to_FP32_fi_data1(6),
      I2 => Fix12u_to_FP32_fi_data1(5),
      I3 => Fix12u_to_FP32_fi_data1(7),
      O => Fix12u_to_FP32_result0_3_mux000013_237
    );
  Fix12u_to_FP32_result0_3_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(6),
      I1 => Fix12u_to_FP32_fi_data1(9),
      O => Fix12u_to_FP32_result0_3_mux00000_236
    );
  Fix12u_to_FP32_result0_0_mux000014 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(1),
      I2 => RX_MOSI_DATA(3),
      I3 => RX_MOSI_DATA(2),
      O => Fix12u_to_FP32_N92
    );
  Fix12u_to_FP32_result0_3_mux000041 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(7),
      I1 => Fix12u_to_FP32_fi_data1(9),
      O => Fix12u_to_FP32_N10
    );
  Fix12u_to_FP32_result0_4_mux000089 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix12u_to_FP32_fract3_19_BRB0_199,
      I1 => Fix12u_to_FP32_fract3_19_BRB1_200,
      I2 => Fix12u_to_FP32_fract3_19_BRB2_201,
      I3 => Fix12u_to_FP32_fract3_19_BRB3_202,
      O => Fix12u_to_FP32_fract3(19)
    );
  Fix12u_to_FP32_result0_4_mux000072 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_6_BRB1_157,
      I1 => Fix12u_to_FP32_fp_data2_4_BRB5_152,
      O => Fix12u_to_FP32_N67
    );
  Fix12u_to_FP32_result0_4_mux000071 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(2),
      I1 => Fix12u_to_FP32_fi_data1(6),
      O => Fix12u_to_FP32_result0_4_mux000071_244
    );
  Fix12u_to_FP32_result0_4_mux000064 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_4_BRB0_148,
      I1 => Fix12u_to_FP32_fp_data2_4_BRB9_155,
      I2 => Fix12u_to_FP32_fp_data2_4_BRB10_149,
      I3 => Fix12u_to_FP32_fp_data2_4_BRB11_150,
      O => Fix12u_to_FP32_N66
    );
  Fix12u_to_FP32_result0_4_mux000044 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(0),
      I1 => Fix12u_to_FP32_fi_data1(6),
      I2 => Fix12u_to_FP32_fi_data1(5),
      O => Fix12u_to_FP32_result0_4_mux000044_243
    );
  Fix12u_to_FP32_result0_4_mux000036 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(9),
      I1 => Fix12u_to_FP32_fi_data1(8),
      O => Fix12u_to_FP32_result0_3_mux000046
    );
  Fix12u_to_FP32_result0_4_mux000023 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_3_BRB1_142,
      I1 => Fix12u_to_FP32_fp_data2_7_BRB3_160,
      I2 => Fix12u_to_FP32_fp_data2_8_BRB3_162,
      I3 => Fix12u_to_FP32_fp_data2_7_BRB0_159,
      O => Fix12u_to_FP32_N65
    );
  Fix12u_to_FP32_result0_4_mux000012 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_4_BRB3_151,
      I1 => Fix12u_to_FP32_fp_data2_4_BRB6_153,
      I2 => Fix12u_to_FP32_fp_data2_4_BRB7_154,
      I3 => Fix12u_to_FP32_fp_data2_7_BRB0_159,
      O => Fix12u_to_FP32_N64
    );
  Fix12u_to_FP32_result0_4_mux00002 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(6),
      I1 => Fix12u_to_FP32_fi_data1(1),
      O => Fix12u_to_FP32_result0_4_mux00002_242
    );
  Fix12u_to_FP32_result0_3_mux0000521 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(7),
      I1 => Fix12u_to_FP32_fi_data1(8),
      O => Fix12u_to_FP32_N33
    );
  Fix12u_to_FP32_result0_2_mux0000111 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(1),
      I2 => RX_MOSI_DATA(2),
      O => Fix12u_to_FP32_N91
    );
  Fix12u_to_FP32_result0_5_mux000050 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Fix12u_to_FP32_fract3_18_BRB0_195,
      I1 => Fix12u_to_FP32_fract3_17_BRB1_191,
      I2 => Fix12u_to_FP32_fract3_18_BRB2_196,
      I3 => Fix12u_to_FP32_fract3_18_BRB3_197,
      O => Fix12u_to_FP32_fract3(18)
    );
  Fix12u_to_FP32_result0_5_mux000041 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_3_BRB0_141,
      I1 => Fix12u_to_FP32_fp_data2_8_BRB1_161,
      I2 => Fix12u_to_FP32_fp_data2_9_BRB1_163,
      I3 => Fix12u_to_FP32_fp_data2_4_BRB3_151,
      O => Fix12u_to_FP32_N62
    );
  Fix12u_to_FP32_result0_5_mux000015 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_7_BRB0_159,
      I1 => Fix12u_to_FP32_fp_data2_5_BRB4_156,
      O => Fix12u_to_FP32_N63
    );
  Fix12u_to_FP32_result0_5_mux000012 : LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(3),
      I1 => Fix12u_to_FP32_fi_data1(2),
      I2 => Fix12u_to_FP32_fi_data1(7),
      I3 => Fix12u_to_FP32_fi_data1(8),
      O => Fix12u_to_FP32_result0_5_mux000012_245
    );
  Fix12u_to_FP32_result0_5_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_4_BRB0_148,
      I1 => Fix12u_to_FP32_fp_data2_7_BRB0_159,
      O => Fix12u_to_FP32_N60
    );
  Fix12u_to_FP32_result0_6_mux000035 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => Fix12u_to_FP32_fract3_17_BRB0_190,
      I1 => Fix12u_to_FP32_fract3_17_BRB1_191,
      I2 => Fix12u_to_FP32_fract3_17_BRB2_192,
      I3 => Fix12u_to_FP32_fract3_17_BRB3_193,
      O => Fix12u_to_FP32_fract3(17)
    );
  Fix12u_to_FP32_result0_6_mux000030 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_9_BRB1_163,
      I1 => Fix12u_to_FP32_fp_data2_3_BRB0_141,
      O => Fix12u_to_FP32_N58
    );
  Fix12u_to_FP32_result0_6_mux000015 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_7_BRB0_159,
      I1 => Fix12u_to_FP32_fp_data2_6_BRB5_158,
      O => Fix12u_to_FP32_N59
    );
  Fix12u_to_FP32_result0_6_mux000012 : LUT4
    generic map(
      INIT => X"CCA0"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(1),
      I1 => Fix12u_to_FP32_fi_data1(2),
      I2 => Fix12u_to_FP32_fi_data1(7),
      I3 => Fix12u_to_FP32_fi_data1(8),
      O => Fix12u_to_FP32_result0_6_mux000012_246
    );
  Fix12u_to_FP32_result0_6_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_3_BRB1_142,
      I1 => Fix12u_to_FP32_fp_data2_7_BRB0_159,
      O => Fix12u_to_FP32_N56
    );
  Fix12u_to_FP32_result0_1_mux00000 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(7),
      I1 => Fix12u_to_FP32_fi_data1(8),
      O => Fix12u_to_FP32_result0_1_mux00000_250
    );
  Fix12u_to_FP32_result0_3_mux00001_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(1),
      I2 => RX_MOSI_DATA(0),
      I3 => RX_MOSI_DATA(6),
      O => Fix12u_to_FP32_N90
    );
  Fix12u_to_FP32_result0_7_mux0000 : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => Fix12u_to_FP32_fract3_14_BRB0_181,
      I1 => Fix12u_to_FP32_fract3_16_BRB1_187,
      I2 => Fix12u_to_FP32_fract3_16_BRB2_188,
      O => Fix12u_to_FP32_fract3(16)
    );
  Fix12u_to_FP32_result0_7_mux0000_SW0 : LUT4
    generic map(
      INIT => X"1D3F"
    )
    port map (
      I0 => Fix12u_to_FP32_fp_data2_7_BRB3_160,
      I1 => Fix12u_to_FP32_fp_data2_8_BRB3_162,
      I2 => Fix12u_to_FP32_fp_data2_8_BRB1_161,
      I3 => Fix12u_to_FP32_fp_data2_9_BRB1_163,
      O => Fix12u_to_FP32_N54
    );
  Fix12u_to_FP32_result0_2_mux0000 : LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(9),
      I1 => Fix12u_to_FP32_fi_data1(8),
      I2 => Fix12u_to_FP32_N2,
      I3 => Fix12u_to_FP32_N26,
      O => Fix12u_to_FP32_result0_2_mux0000_251
    );
  Fix12u_to_FP32_result0_7_mux0000_69 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(3),
      I1 => Fix12u_to_FP32_fi_data1(4),
      I2 => Fix12u_to_FP32_N0,
      I3 => Fix12u_to_FP32_N227,
      O => Fix12u_to_FP32_result0_7_mux0000_256
    );
  Fix12u_to_FP32_result0_7_mux0000_SW0_68 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix12u_to_FP32_fi_data1(1),
      I1 => Fix12u_to_FP32_fi_data1(2),
      I2 => Fix12u_to_FP32_fi_data1(9),
      I3 => Fix12u_to_FP32_fi_data1(8),
      O => Fix12u_to_FP32_N0
    );
  Fix12u_to_FP32_TX_DVALi1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => Fix12u_to_FP32_hold_dval_216,
      I1 => Fix12u_to_FP32_stage4_dval_265,
      I2 => Fix12u_to_FP32_ce_reg_110,
      O => TX_MOSI_DVAL
    );
  Fix12u_to_FP32_convert_ce1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => NlwRenamedSignal_RX_MISO_AFULL,
      I1 => TX_MISO_BUSY,
      O => Fix12u_to_FP32_convert_ce
    );
  Fix12u_to_FP32_result0_8_mux00001 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => Fix12u_to_FP32_fract3_14_BRB0_181,
      I1 => Fix12u_to_FP32_fract3_15_BRB1_184,
      I2 => Fix12u_to_FP32_fract3_14_BRB1_182,
      I3 => Fix12u_to_FP32_fract3_15_BRB3_185,
      O => Fix12u_to_FP32_fract3(15)
    );
  Fix12u_to_FP32_RX_DVALi1 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => Fix12u_to_FP32_stage3_dval_BRB0_261,
      I1 => Fix12u_to_FP32_stage3_dval_BRB1_262,
      I2 => Fix12u_to_FP32_stage3_dval_BRB2_263,
      I3 => Fix12u_to_FP32_stage3_dval_BRB3_264,
      O => Fix12u_to_FP32_stage3_dval
    );
  Fix12u_to_FP32_result0_9_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix12u_to_FP32_fract3_14_BRB0_181,
      I1 => Fix12u_to_FP32_fract3_14_BRB1_182,
      O => Fix12u_to_FP32_fract3(14)
    );
  Fix12u_to_FP32_RX_BUSYi1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix12u_to_FP32_sreset_257,
      I1 => TX_MISO_BUSY,
      I2 => NlwRenamedSignal_RX_MISO_AFULL,
      O => RX_MISO_BUSY
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_9_Q : XORCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(8),
      LI => Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_9_rt_20,
      O => Fix12u_to_FP32_lcl_sum_add0000(9)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_8_Q : XORCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(7),
      LI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_8_rt_11,
      O => Fix12u_to_FP32_lcl_sum_add0000(8)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_8_Q : MUXCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      S => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_8_rt_11,
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(8)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_7_Q : XORCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(6),
      LI => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(7),
      O => Fix12u_to_FP32_lcl_sum_add0000(7)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_7_Q : MUXCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(6),
      DI => Fix12u_to_FP32_fp_data2_7_Q,
      S => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(7),
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(7)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_lut_7_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(7),
      I1 => Fix12u_to_FP32_fp_data2_7_Q,
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(7)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_6_Q : XORCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(5),
      LI => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(6),
      O => Fix12u_to_FP32_lcl_sum_add0000(6)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_6_Q : MUXCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(5),
      DI => Fix12u_to_FP32_fp_data2_4_Q,
      S => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(6),
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(6)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_lut_6_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(6),
      I1 => Fix12u_to_FP32_fp_data2_4_Q,
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(6)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_5_Q : XORCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(4),
      LI => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(5),
      O => Fix12u_to_FP32_lcl_sum_add0000(5)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_5_Q : MUXCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(4),
      DI => Fix12u_to_FP32_fp_data2_4_Q,
      S => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(5),
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(5)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_lut_5_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(5),
      I1 => Fix12u_to_FP32_fp_data2_4_Q,
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(5)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_4_Q : XORCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(3),
      LI => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(4),
      O => Fix12u_to_FP32_lcl_sum_add0000(4)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_4_Q : MUXCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(3),
      DI => Fix12u_to_FP32_fp_data2_4_Q,
      S => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(4),
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(4)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_lut_4_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(4),
      I1 => Fix12u_to_FP32_fp_data2_4_Q,
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(4)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_3_Q : XORCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(2),
      LI => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(3),
      O => Fix12u_to_FP32_lcl_sum_add0000(3)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_3_Q : MUXCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(2),
      DI => Fix12u_to_FP32_fp_data2_3_Q,
      S => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(3),
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(3)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_lut_3_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(3),
      I1 => Fix12u_to_FP32_fp_data2_3_Q,
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(3)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_2_Q : XORCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(1),
      LI => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(2),
      O => Fix12u_to_FP32_lcl_sum_add0000(2)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_2_Q : MUXCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(1),
      DI => Fix12u_to_FP32_fp_data2_2_Q,
      S => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(2),
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(2)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_lut_2_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(2),
      I1 => Fix12u_to_FP32_fp_data2_2_Q,
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(2)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_1_Q : XORCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(0),
      LI => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(1),
      O => Fix12u_to_FP32_lcl_sum_add0000(1)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_1_Q : MUXCY
    port map (
      CI => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(0),
      DI => Fix12u_to_FP32_fp_data2_1_Q,
      S => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(1),
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(1)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(1),
      I1 => Fix12u_to_FP32_fp_data2_1_Q,
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(1)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      LI => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(0),
      O => Fix12u_to_FP32_lcl_sum_add0000(0)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      DI => Fix12u_to_FP32_fp_data2_0_Q,
      S => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(0),
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_cy(0)
    );
  Fix12u_to_FP32_Madd_lcl_sum_add0000_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(0),
      I1 => Fix12u_to_FP32_fp_data2_0_Q,
      O => Fix12u_to_FP32_Madd_lcl_sum_add0000_lut(0)
    );
  Fix12u_to_FP32_stage4_dval : FDCE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      CLR => ARESET,
      D => Fix12u_to_FP32_stage3_dval,
      Q => Fix12u_to_FP32_stage4_dval_265
    );
  Fix12u_to_FP32_fp_data4_slv_22 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fract3(22),
      Q => TX_MOSI_DATA(22)
    );
  Fix12u_to_FP32_fp_data4_slv_21 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fract3(21),
      Q => TX_MOSI_DATA(21)
    );
  Fix12u_to_FP32_fp_data4_slv_20 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fract3(20),
      Q => TX_MOSI_DATA(20)
    );
  Fix12u_to_FP32_fp_data4_slv_19 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fract3(19),
      Q => TX_MOSI_DATA(19)
    );
  Fix12u_to_FP32_fp_data4_slv_18 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fract3(18),
      Q => TX_MOSI_DATA(18)
    );
  Fix12u_to_FP32_fp_data4_slv_17 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fract3(17),
      Q => TX_MOSI_DATA(17)
    );
  Fix12u_to_FP32_fp_data4_slv_16 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fract3(16),
      Q => TX_MOSI_DATA(16)
    );
  Fix12u_to_FP32_fp_data4_slv_15 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fract3(15),
      Q => TX_MOSI_DATA(15)
    );
  Fix12u_to_FP32_fp_data4_slv_14 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_fract3(14),
      Q => TX_MOSI_DATA(14)
    );
  Fix12u_to_FP32_sreset : FDP
    port map (
      C => CLK,
      D => Fix12u_to_FP32_temp_266,
      PRE => ARESET,
      Q => Fix12u_to_FP32_sreset_257
    );
  Fix12u_to_FP32_fp_data2_7 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_7_mux0000_256,
      Q => Fix12u_to_FP32_fp_data2_7_Q
    );
  Fix12u_to_FP32_fp_data2_4 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_4_mux0000,
      Q => Fix12u_to_FP32_fp_data2_4_Q
    );
  Fix12u_to_FP32_fp_data2_3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_3_mux0000,
      Q => Fix12u_to_FP32_fp_data2_3_Q
    );
  Fix12u_to_FP32_fp_data2_2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_2_mux0000_251,
      Q => Fix12u_to_FP32_fp_data2_2_Q
    );
  Fix12u_to_FP32_fp_data2_1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_1_mux0000,
      Q => Fix12u_to_FP32_fp_data2_1_Q
    );
  Fix12u_to_FP32_fp_data2_0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_result0_0_mux0000,
      Q => Fix12u_to_FP32_fp_data2_0_Q
    );
  Fix12u_to_FP32_exp3_full_8 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => Fix12u_to_FP32_lcl_sum_add0000(9),
      Q => Fix12u_to_FP32_exp3_full(8)
    );
  Fix12u_to_FP32_hold_dval : FDC
    port map (
      C => CLK,
      CLR => ARESET,
      D => Fix12u_to_FP32_hold_dval_and0000,
      Q => Fix12u_to_FP32_hold_dval_216
    );
  Fix12u_to_FP32_temp : FDP
    port map (
      C => CLK,
      D => NlwRenamedSig_OI_TX_MOSI_DATA(0),
      PRE => ARESET,
      Q => Fix12u_to_FP32_temp_266
    );
  Fix12u_to_FP32_ce_reg : FD
    port map (
      C => CLK,
      D => Fix12u_to_FP32_convert_ce,
      Q => Fix12u_to_FP32_ce_reg_110
    );
  Fix12u_to_FP32_fi_data1_9 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => RX_MOSI_DATA(9),
      Q => Fix12u_to_FP32_fi_data1(9)
    );
  Fix12u_to_FP32_fi_data1_8 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => RX_MOSI_DATA(8),
      Q => Fix12u_to_FP32_fi_data1(8)
    );
  Fix12u_to_FP32_fi_data1_7 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => RX_MOSI_DATA(7),
      Q => Fix12u_to_FP32_fi_data1(7)
    );
  Fix12u_to_FP32_fi_data1_6 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => RX_MOSI_DATA(6),
      Q => Fix12u_to_FP32_fi_data1(6)
    );
  Fix12u_to_FP32_fi_data1_5 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => RX_MOSI_DATA(5),
      Q => Fix12u_to_FP32_fi_data1(5)
    );
  Fix12u_to_FP32_fi_data1_4 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => RX_MOSI_DATA(4),
      Q => Fix12u_to_FP32_fi_data1(4)
    );
  Fix12u_to_FP32_fi_data1_3 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => RX_MOSI_DATA(3),
      Q => Fix12u_to_FP32_fi_data1(3)
    );
  Fix12u_to_FP32_fi_data1_2 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => RX_MOSI_DATA(2),
      Q => Fix12u_to_FP32_fi_data1(2)
    );
  Fix12u_to_FP32_fi_data1_1 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => RX_MOSI_DATA(1),
      Q => Fix12u_to_FP32_fi_data1(1)
    );
  Fix12u_to_FP32_fi_data1_0 : FDE
    port map (
      C => CLK,
      CE => Fix12u_to_FP32_convert_ce,
      D => RX_MOSI_DATA(0),
      Q => Fix12u_to_FP32_fi_data1(0)
    );
  Fix12u_to_FP32_XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_TX_MOSI_DREM(0)
    );
  Fix12u_to_FP32_XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_TX_MOSI_DATA(0)
    );

end STRUCTURE;

