TimeQuest Timing Analyzer report for DE2Gen1x1If64
Mon Jun 26 01:24:13 2017
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk50'
 14. Slow 1200mV 85C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 15. Slow 1200mV 85C Model Setup: 'clk125'
 16. Slow 1200mV 85C Model Setup: 'n/a'
 17. Slow 1200mV 85C Model Hold: 'clk50'
 18. Slow 1200mV 85C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 19. Slow 1200mV 85C Model Hold: 'clk125'
 20. Slow 1200mV 85C Model Hold: 'n/a'
 21. Slow 1200mV 85C Model Recovery: 'clk50'
 22. Slow 1200mV 85C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 23. Slow 1200mV 85C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 24. Slow 1200mV 85C Model Removal: 'clk50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clk125'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'refclk'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK1_50'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK2_50'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK3_50'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. MTBF Summary
 42. Synchronizer Summary
 43. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
 93. Slow 1200mV 0C Model Fmax Summary
 94. Slow 1200mV 0C Model Setup Summary
 95. Slow 1200mV 0C Model Hold Summary
 96. Slow 1200mV 0C Model Recovery Summary
 97. Slow 1200mV 0C Model Removal Summary
 98. Slow 1200mV 0C Model Minimum Pulse Width Summary
 99. Slow 1200mV 0C Model Setup: 'clk50'
100. Slow 1200mV 0C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
101. Slow 1200mV 0C Model Setup: 'clk125'
102. Slow 1200mV 0C Model Setup: 'n/a'
103. Slow 1200mV 0C Model Hold: 'clk50'
104. Slow 1200mV 0C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
105. Slow 1200mV 0C Model Hold: 'clk125'
106. Slow 1200mV 0C Model Hold: 'n/a'
107. Slow 1200mV 0C Model Recovery: 'clk50'
108. Slow 1200mV 0C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
109. Slow 1200mV 0C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
110. Slow 1200mV 0C Model Removal: 'clk50'
111. Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'
112. Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout'
113. Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout'
114. Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
115. Slow 1200mV 0C Model Minimum Pulse Width: 'clk125'
116. Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
117. Slow 1200mV 0C Model Minimum Pulse Width: 'refclk'
118. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK1_50'
119. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK2_50'
120. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK3_50'
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Propagation Delay
126. Minimum Propagation Delay
127. MTBF Summary
128. Synchronizer Summary
129. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
179. Fast 1200mV 0C Model Setup Summary
180. Fast 1200mV 0C Model Hold Summary
181. Fast 1200mV 0C Model Recovery Summary
182. Fast 1200mV 0C Model Removal Summary
183. Fast 1200mV 0C Model Minimum Pulse Width Summary
184. Fast 1200mV 0C Model Setup: 'clk50'
185. Fast 1200mV 0C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
186. Fast 1200mV 0C Model Setup: 'clk125'
187. Fast 1200mV 0C Model Setup: 'n/a'
188. Fast 1200mV 0C Model Hold: 'clk50'
189. Fast 1200mV 0C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
190. Fast 1200mV 0C Model Hold: 'clk125'
191. Fast 1200mV 0C Model Hold: 'n/a'
192. Fast 1200mV 0C Model Recovery: 'clk50'
193. Fast 1200mV 0C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
194. Fast 1200mV 0C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
195. Fast 1200mV 0C Model Removal: 'clk50'
196. Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'
197. Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout'
198. Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout'
199. Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
200. Fast 1200mV 0C Model Minimum Pulse Width: 'clk125'
201. Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
202. Fast 1200mV 0C Model Minimum Pulse Width: 'refclk'
203. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK1_50'
204. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK2_50'
205. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK3_50'
206. Setup Times
207. Hold Times
208. Clock to Output Times
209. Minimum Clock to Output Times
210. Propagation Delay
211. Minimum Propagation Delay
212. MTBF Summary
213. Synchronizer Summary
214. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
222. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
223. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
224. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
225. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
227. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
228. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
229. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
230. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
231. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
232. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
233. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
234. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
235. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
236. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
237. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
238. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
239. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
240. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
241. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
242. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
243. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
244. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
245. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
246. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
247. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
248. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
249. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
250. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
251. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
252. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
253. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
254. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
255. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
256. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
257. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
258. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
259. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
260. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
261. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
262. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
263. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
264. Multicorner Timing Analysis Summary
265. Setup Times
266. Hold Times
267. Clock to Output Times
268. Minimum Clock to Output Times
269. Propagation Delay
270. Minimum Propagation Delay
271. Board Trace Model Assignments
272. Input Transition Times
273. Signal Integrity Metrics (Slow 1200mv 0c Model)
274. Signal Integrity Metrics (Slow 1200mv 85c Model)
275. Signal Integrity Metrics (Fast 1200mv 0c Model)
276. Setup Transfers
277. Hold Transfers
278. Recovery Transfers
279. Removal Transfers
280. Report TCCS
281. Report RSKM
282. Unconstrained Paths
283. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; DE2Gen1x1If64                                      ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX150DF31C7                                    ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; SDC File List                                                   ;
+-----------------------------+--------+--------------------------+
; SDC File Path               ; Status ; Read at                  ;
+-----------------------------+--------+--------------------------+
; ../constr/DE2Gen1x1If64.sdc ; OK     ; Mon Jun 26 01:23:42 2017 ;
; ../ip/PCIeGen1x1If64.sdc    ; OK     ; Mon Jun 26 01:23:42 2017 ;
+-----------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                           ; Source                                                                                            ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; CLK1_50                                                                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                  ;                                                                                                   ; { CLK1_50 }                                                                                          ;
; CLK2_50                                                                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                  ;                                                                                                   ; { CLK2_50 }                                                                                          ;
; CLK3_50                                                                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                  ;                                                                                                   ; { CLK3_50 }                                                                                          ;
; clk50                                                                                            ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK1_50                                                                                          ; CLK1_50                                                                                           ; { ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0] }                            ;
; clk125                                                                                           ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLK1_50                                                                                          ; CLK1_50                                                                                           ; { ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1] }                            ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; refclk                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0] ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0] }  ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; refclk                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0] ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1] }  ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; refclk                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0] ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2] }  ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; refclk                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0] ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk } ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pma0|clockout            ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk  ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pma0|clockout }            ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|localrefclk         ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout }        ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout           ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]   ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout }           ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout        ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0            ; { pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0           ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout        ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout         ; { pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }           ;
; refclk                                                                                           ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                  ;                                                                                                   ; { PCIE_REFCLK }                                                                                      ;
+--------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                        ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; 28.03 MHz  ; 28.03 MHz       ; clk50                                                                                     ;                                                ;
; 128.6 MHz  ; 128.6 MHz       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                ;
; 942.51 MHz ; 400.0 MHz       ; clk125                                                                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                     ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------------------+---------+---------------+
; clk50                                                                                     ; -35.985 ; -7581.754     ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.224   ; 0.000         ;
; clk125                                                                                    ; 1.880   ; 0.000         ;
; n/a                                                                                       ; 13.585  ; 0.000         ;
+-------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; clk50                                                                                     ; 0.264 ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.299 ; 0.000         ;
; clk125                                                                                    ; 0.397 ; 0.000         ;
; n/a                                                                                       ; 1.884 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                             ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                     ; -5.210 ; -6067.267     ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2.846  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                             ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.030 ; 0.000         ;
; clk50                                                                                     ; 7.096 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                     ; 0.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.481  ; 0.000         ;
; clk125                                                                                    ; 3.622  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.977  ; 0.000         ;
; refclk                                                                                    ; 4.813  ; 0.000         ;
; CLK1_50                                                                                   ; 9.815  ; 0.000         ;
; CLK2_50                                                                                   ; 16.000 ; 0.000         ;
; CLK3_50                                                                                   ; 16.000 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                        ; To Node                                                                                                ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -35.985 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.460     ;
; -35.963 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.438     ;
; -35.950 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.425     ;
; -35.947 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.422     ;
; -35.934 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.409     ;
; -35.933 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.408     ;
; -35.931 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.406     ;
; -35.840 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.305     ;
; -35.818 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.283     ;
; -35.805 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.270     ;
; -35.802 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.267     ;
; -35.789 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.254     ;
; -35.788 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.253     ;
; -35.786 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.261     ;
; -35.786 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.251     ;
; -35.780 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.397     ; 35.251     ;
; -35.777 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.252     ;
; -35.777 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.252     ;
; -35.776 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.251     ;
; -35.775 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.250     ;
; -35.764 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.239     ;
; -35.751 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.226     ;
; -35.750 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.225     ;
; -35.748 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.223     ;
; -35.748 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.223     ;
; -35.735 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.210     ;
; -35.735 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.210     ;
; -35.735 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.210     ;
; -35.734 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.209     ;
; -35.734 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.209     ;
; -35.732 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.207     ;
; -35.732 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.207     ;
; -35.728 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.203     ;
; -35.715 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.190     ;
; -35.712 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.187     ;
; -35.699 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.174     ;
; -35.698 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.173     ;
; -35.696 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.171     ;
; -35.635 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.407     ; 35.096     ;
; -35.632 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.097     ;
; -35.632 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.097     ;
; -35.631 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.096     ;
; -35.630 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.095     ;
; -35.603 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.068     ;
; -35.590 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.055     ;
; -35.590 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.055     ;
; -35.589 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.054     ;
; -35.587 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 35.052     ;
; -35.581 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.397     ; 35.052     ;
; -35.578 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.053     ;
; -35.578 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.053     ;
; -35.577 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.052     ;
; -35.576 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.051     ;
; -35.549 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.024     ;
; -35.545 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.397     ; 35.016     ;
; -35.542 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.017     ;
; -35.542 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.017     ;
; -35.541 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.016     ;
; -35.540 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.015     ;
; -35.536 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.011     ;
; -35.536 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.011     ;
; -35.535 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.010     ;
; -35.533 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 35.008     ;
; -35.513 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 34.988     ;
; -35.500 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 34.975     ;
; -35.500 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 34.975     ;
; -35.499 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 34.974     ;
; -35.497 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.393     ; 34.972     ;
; -35.496 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.947     ;
; -35.474 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.925     ;
; -35.461 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.912     ;
; -35.458 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.909     ;
; -35.445 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.896     ;
; -35.444 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.895     ;
; -35.442 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.893     ;
; -35.417 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.882     ;
; -35.395 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.860     ;
; -35.382 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.847     ;
; -35.379 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.844     ;
; -35.366 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.831     ;
; -35.365 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.830     ;
; -35.363 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.828     ;
; -35.291 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.421     ; 34.738     ;
; -35.288 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.739     ;
; -35.288 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.739     ;
; -35.287 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.738     ;
; -35.286 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.737     ;
; -35.259 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.710     ;
; -35.246 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.697     ;
; -35.246 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.697     ;
; -35.245 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.696     ;
; -35.243 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.694     ;
; -35.212 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.407     ; 34.673     ;
; -35.209 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.674     ;
; -35.209 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.674     ;
; -35.208 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.673     ;
; -35.207 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.672     ;
; -35.180 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.645     ;
; -35.175 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.417     ; 34.626     ;
; -35.167 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.403     ; 34.632     ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.224 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.275      ; 8.089      ;
; 0.254 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.277      ; 8.061      ;
; 0.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.279      ; 8.042      ;
; 0.304 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.275      ; 8.009      ;
; 0.334 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.277      ; 7.981      ;
; 0.337 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.275      ; 7.976      ;
; 0.350 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[4] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.275      ; 7.963      ;
; 0.355 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.279      ; 7.962      ;
; 0.364 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[66]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 7.532      ;
; 0.364 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[67]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 7.532      ;
; 0.364 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[68]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 7.532      ;
; 0.364 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[140]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 7.532      ;
; 0.364 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[142]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 7.532      ;
; 0.367 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.277      ; 7.948      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[105]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[131]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[132]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[134]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[135]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[136]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[74]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[138]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[139]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[141]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.370 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[81]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.528      ;
; 0.380 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[4] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.277      ; 7.935      ;
; 0.381 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[154]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.517      ;
; 0.381 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[155]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.517      ;
; 0.381 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[91]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.517      ;
; 0.381 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[156]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.517      ;
; 0.384 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[106]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.520      ;
; 0.384 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[109]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.520      ;
; 0.384 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[110]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.520      ;
; 0.384 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[112]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.520      ;
; 0.384 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[118]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.520      ;
; 0.384 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[119]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.520      ;
; 0.384 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[120]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.520      ;
; 0.384 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[122]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.520      ;
; 0.384 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[121]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.520      ;
; 0.386 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[123]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 7.515      ;
; 0.386 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[125]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 7.515      ;
; 0.386 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[62]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 7.515      ;
; 0.386 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[63]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 7.515      ;
; 0.386 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[64]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 7.515      ;
; 0.386 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[129]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 7.515      ;
; 0.386 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[65]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 7.515      ;
; 0.386 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[130]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 7.515      ;
; 0.388 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.279      ; 7.929      ;
; 0.396 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][134]                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.502      ;
; 0.396 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144]                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 7.502      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[43]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.501      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[111]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.501      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[113]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.501      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[114]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.501      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[115]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.501      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[116]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.501      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[117]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 7.501      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[133]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.502      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[70]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.502      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[72]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.502      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[137]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.502      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[73]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.502      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[143]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.502      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[144]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.502      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[145]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.502      ;
; 0.398 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[150]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.502      ;
; 0.401 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[20]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 7.504      ;
; 0.401 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[4] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.279      ; 7.916      ;
; 0.405 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[82]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 7.488      ;
; 0.405 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[146]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 7.488      ;
; 0.405 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[147]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 7.488      ;
; 0.405 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[83]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 7.488      ;
; 0.405 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[84]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 7.488      ;
; 0.405 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[148]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 7.488      ;
; 0.405 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[149]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 7.488      ;
; 0.409 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[85]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 7.493      ;
; 0.409 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[86]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 7.493      ;
; 0.409 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[87]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 7.493      ;
; 0.409 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[151]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 7.493      ;
; 0.409 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[88]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 7.493      ;
; 0.409 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[152]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 7.493      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[94]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[32]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[96]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[34]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[99]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[35]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[124]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[12]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[14]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[15]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[18]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.420 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[19]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 7.498      ;
; 0.421 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[107]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.479      ;
; 0.421 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[59]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.479      ;
; 0.421 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[69]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.479      ;
; 0.421 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[71]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.479      ;
; 0.421 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[153]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.479      ;
; 0.421 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[89]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.479      ;
; 0.421 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[90]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.479      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.880 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 4.000        ; -0.319     ; 1.799      ;
; 6.939 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 8.000        ; -0.087     ; 0.972      ;
; 7.142 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 8.000        ; -0.091     ; 0.765      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 13.585 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 6.415      ;
; 13.585 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 6.415      ;
; 13.585 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 6.415      ;
; 13.923 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.745     ; 1.332      ;
; 14.255 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.745     ; 1.000      ;
; 14.255 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.745     ; 1.000      ;
; 14.436 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.745     ; 0.819      ;
; 14.436 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.745     ; 0.819      ;
; 15.047 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 20.000       ; -0.486     ; 4.467      ;
; 17.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.483     ; 2.340      ;
; 17.185 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.483     ; 2.332      ;
; 17.223 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.483     ; 2.294      ;
; 17.258 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.483     ; 2.259      ;
; 17.386 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.483     ; 2.131      ;
; 17.409 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.483     ; 2.108      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.264 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[6]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.462      ; 0.948      ;
; 0.325 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[0]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.458      ; 1.005      ;
; 0.361 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[1]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.458      ; 1.041      ;
; 0.375 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[3]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.462      ; 1.059      ;
; 0.375 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[19]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[19]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[21]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[21]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[26]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[26]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[28]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[28]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_valid                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_valid                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.108      ; 0.669      ;
; 0.376 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[0]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[0]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[1]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[4]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[4]                     ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[2]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[2]                     ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[3]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[3]                     ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[6]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[6]                     ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[5]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[5]                     ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.669      ;
; 0.377 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[1]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[1]                     ; clk50        ; clk50       ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[7]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[7]                     ; clk50        ; clk50       ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[12]                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[12]                    ; clk50        ; clk50       ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[11]                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[11]                    ; clk50        ; clk50       ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[9]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[9]                     ; clk50        ; clk50       ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[10]                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[10]                    ; clk50        ; clk50       ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[8]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[8]                     ; clk50        ; clk50       ; 0.000        ; 0.106      ; 0.669      ;
; 0.378 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[2]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[2]                             ; clk50        ; clk50       ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[3]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[3]                             ; clk50        ; clk50       ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[4]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[4]                             ; clk50        ; clk50       ; 0.000        ; 0.105      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[31]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[31]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[7]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[7]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[8]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[8]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[9]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[9]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[10]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[10]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[11]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[11]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[12]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[12]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[13]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[13]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[14]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[14]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[15]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[15]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[16]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[16]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[17]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[17]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[18]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[18]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[10]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[10]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                    ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                    ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                             ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                   ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                 ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                         ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                   ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                      ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                              ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                              ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                       ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                              ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                              ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                    ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                    ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                            ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                   ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                           ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                        ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                       ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                    ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                    ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                    ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[0]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[0]                     ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.669      ;
; 0.395 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[5]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[5]                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[6]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[6]                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[11]                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[11]                            ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[10]                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[10]                            ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[9]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[9]                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[7]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[7]                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[8]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[8]                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[1]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[1]                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[0]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[0]                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.398 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                    ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[11] ; clk50        ; clk50       ; 0.000        ; 0.108      ; 0.692      ;
; 0.399 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[2]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.458      ; 1.079      ;
; 0.399 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[9]  ; clk50        ; clk50       ; 0.000        ; 0.108      ; 0.693      ;
; 0.399 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[12] ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.692      ;
; 0.399 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[5]  ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.692      ;
; 0.399 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[3]  ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.692      ;
; 0.400 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[2]           ; clk50        ; clk50       ; 0.000        ; 0.106      ; 0.692      ;
; 0.400 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[6]           ; clk50        ; clk50       ; 0.000        ; 0.106      ; 0.692      ;
; 0.402 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[4]  ; clk50        ; clk50       ; 0.000        ; 0.107      ; 0.695      ;
; 0.410 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|sub_parity6a0                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|parity5                          ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.686      ;
; 0.415 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                          ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                          ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                           ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.691      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                 ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                 ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                 ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                  ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                  ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                  ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                  ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                          ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]                                          ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                          ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]                                          ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                           ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                           ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                           ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                           ; clk50        ; clk50       ; 0.000        ; 0.090      ; 0.692      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.299 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[26]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.977      ;
; 0.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rLTE1Pkt                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.987      ;
; 0.307 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[28]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.985      ;
; 0.308 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[41]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.991      ;
; 0.310 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rLTE2Pkt                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.994      ;
; 0.311 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|wrptr_g[6]                                                                                                                                           ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a29~porta_address_reg0                                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.439      ; 0.972      ;
; 0.312 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[28]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.982      ;
; 0.312 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[35]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.454      ; 0.988      ;
; 0.312 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[6]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.990      ;
; 0.313 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][12] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 0.992      ;
; 0.313 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[42]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.454      ; 0.989      ;
; 0.313 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[47]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.996      ;
; 0.313 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[42]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.996      ;
; 0.313 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.484      ; 1.019      ;
; 0.314 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[20]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 0.994      ;
; 0.315 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[61]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.986      ;
; 0.316 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[18]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.000      ;
; 0.317 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[37]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.000      ;
; 0.317 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.988      ;
; 0.318 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[5]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 1.006      ;
; 0.318 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[10]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 1.006      ;
; 0.321 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[28]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.992      ;
; 0.321 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[19]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.992      ;
; 0.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[30]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.992      ;
; 0.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[61]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.992      ;
; 0.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[26]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.454      ; 0.998      ;
; 0.323 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[34]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.994      ;
; 0.324 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[35]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.995      ;
; 0.324 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[63]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.993      ;
; 0.324 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[13]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.995      ;
; 0.324 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[6]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.474      ; 1.020      ;
; 0.325 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][18] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.004      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[17]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.009      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[19]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.996      ;
; 0.326 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[40]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 1.018      ;
; 0.326 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[1]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_address_reg0                                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 0.991      ;
; 0.327 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[31]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.997      ;
; 0.327 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[46]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.018      ;
; 0.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[54]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.003      ;
; 0.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.002      ;
; 0.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[29]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.998      ;
; 0.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[25]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.999      ;
; 0.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[4]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 0.994      ;
; 0.329 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.999      ;
; 0.329 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][6]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.998      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[41]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.000      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[5]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.438      ; 0.989      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[16]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.000      ;
; 0.330 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][32] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.000      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[3]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_address_reg0                                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 0.995      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[12]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 1.018      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[23]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.016      ;
; 0.331 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][17] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.010      ;
; 0.331 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|dffe3a[0]                                                                                                              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 0.998      ;
; 0.331 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[43]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.014      ;
; 0.332 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[60]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.003      ;
; 0.333 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[16]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.006      ;
; 0.333 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[3]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 0.999      ;
; 0.333 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[4]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.480      ; 1.035      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[0]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.002      ;
; 0.335 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][10] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.014      ;
; 0.335 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][28] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.005      ;
; 0.335 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[2]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.003      ;
; 0.335 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[2]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 1.028      ;
; 0.336 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][3]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.015      ;
; 0.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[35]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.007      ;
; 0.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[39]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.007      ;
; 0.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[45]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.027      ;
; 0.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[32]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.441      ; 0.999      ;
; 0.337 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[38]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.017      ;
; 0.337 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[47]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.028      ;
; 0.337 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[1]                                                                                                                                                                                                 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.434      ; 0.993      ;
; 0.338 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[56]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.009      ;
; 0.338 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[43]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.021      ;
; 0.338 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[48]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.018      ;
; 0.338 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[16]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.022      ;
; 0.339 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[11]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.023      ;
; 0.340 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][24] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.024      ;
; 0.340 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rWrPtr[0]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.024      ;
; 0.340 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][5]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.012      ;
; 0.340 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[19]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.425      ; 0.987      ;
; 0.340 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[21]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.010      ;
; 0.340 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|dffe3a[0]                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|altsyncram_3p31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.436      ; 0.998      ;
; 0.340 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[0]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.024      ;
; 0.340 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][99]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_e0h1:auto_generated|ram_block1a1~porta_datain_reg0                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.021      ;
; 0.341 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][29] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.011      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[33]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.012      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[2]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.012      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[16]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.026      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]                                                                                                                                   ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.006      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.022      ;
; 0.342 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[46]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.010      ;
; 0.342 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[4]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.023      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[62]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.012      ;
; 0.344 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[52]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.019      ;
; 0.344 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[1]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.015      ;
; 0.345 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[44]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.013      ;
; 0.345 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[3]                                                                                                                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.012      ;
; 0.346 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[36]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.017      ;
; 0.346 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[48]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.017      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.397 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 0.000        ; 0.091      ; 0.674      ;
; 0.602 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 0.000        ; 0.087      ; 0.875      ;
; 1.398 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 0.000        ; 0.096      ; 1.700      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.884 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.038      ; 1.922      ;
; 1.906 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.038      ; 1.944      ;
; 2.002 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.038      ; 2.040      ;
; 2.005 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.038      ; 2.043      ;
; 2.011 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.038      ; 2.049      ;
; 2.037 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.038      ; 2.075      ;
; 4.254 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 0.000        ; 0.035      ; 4.289      ;
; 5.313 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.523     ; 0.790      ;
; 5.313 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.523     ; 0.790      ;
; 5.467 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.523     ; 0.944      ;
; 5.467 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.523     ; 0.944      ;
; 5.686 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.686      ;
; 5.686 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.686      ;
; 5.686 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.686      ;
; 5.778 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.523     ; 1.255      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                                                 ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.210 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.472     ; 4.530      ;
; -5.208 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][3]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.494     ; 4.506      ;
; -5.208 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][2]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.488     ; 4.512      ;
; -5.207 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.472     ; 4.527      ;
; -5.207 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.483     ; 4.516      ;
; -5.207 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.479     ; 4.520      ;
; -5.207 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][2]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.467     ; 4.532      ;
; -5.206 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.490     ; 4.508      ;
; -5.206 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.489     ; 4.509      ;
; -5.206 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.496     ; 4.502      ;
; -5.206 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.475     ; 4.523      ;
; -5.206 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][5]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.464     ; 4.534      ;
; -5.206 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.484     ; 4.514      ;
; -5.206 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.492     ; 4.506      ;
; -5.206 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][1]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.502     ; 4.496      ;
; -5.206 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][1]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.495     ; 4.503      ;
; -5.205 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.487     ; 4.510      ;
; -5.205 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.482     ; 4.515      ;
; -5.205 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.476     ; 4.521      ;
; -5.205 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][5]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.498     ; 4.499      ;
; -5.205 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][3]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.460     ; 4.537      ;
; -5.205 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][1]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.481     ; 4.516      ;
; -5.204 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][5]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.483     ; 4.513      ;
; -5.204 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][5]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.482     ; 4.514      ;
; -5.204 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][3]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.476     ; 4.520      ;
; -5.204 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][1]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.462     ; 4.534      ;
; -5.203 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.477     ; 4.518      ;
; -5.203 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.460     ; 4.535      ;
; -5.203 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.485     ; 4.510      ;
; -5.203 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][3]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.478     ; 4.517      ;
; -5.203 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][2]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.476     ; 4.519      ;
; -5.202 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][2]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.483     ; 4.511      ;
; -5.191 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a74 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.426     ; 4.557      ;
; -5.190 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a56 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.430     ; 4.552      ;
; -5.190 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a76 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.435     ; 4.547      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a48 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.427     ; 4.554      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.450     ; 4.531      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a8  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.428     ; 4.553      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a63 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.457     ; 4.524      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a55 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.433     ; 4.548      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a7  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.456     ; 4.525      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a79 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.459     ; 4.522      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a12 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.451     ; 4.530      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a67 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.447     ; 4.534      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a58 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.448     ; 4.533      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a50 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.423     ; 4.558      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a2  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.446     ; 4.535      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a10 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.424     ; 4.557      ;
; -5.189 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a57 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.438     ; 4.543      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a32 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.429     ; 4.551      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a64 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.449     ; 4.531      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a79 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.434     ; 4.546      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a71 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.455     ; 4.525      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a15 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.458     ; 4.522      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a71 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.457     ; 4.523      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a60 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.451     ; 4.529      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a4  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.453     ; 4.527      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a3  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.450     ; 4.530      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a11 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.425     ; 4.555      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a59 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.448     ; 4.532      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a66 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.446     ; 4.534      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a65 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.435     ; 4.545      ;
; -5.188 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a49 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.436     ; 4.544      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a8  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.485     ; 4.494      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a64 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.515     ; 4.464      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a32 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.489     ; 4.490      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a39 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.457     ; 4.522      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a15 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.459     ; 4.520      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a39 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.437     ; 4.542      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a63 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.459     ; 4.520      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a14 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.480     ; 4.499      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a78 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.458     ; 4.521      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a38 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.445     ; 4.534      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a22 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.454     ; 4.525      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a6  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.467     ; 4.512      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a5  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.485     ; 4.494      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a60 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.454     ; 4.525      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a52 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.450     ; 4.529      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a44 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.477     ; 4.502      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a12 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.473     ; 4.506      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a4  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.461     ; 4.518      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a68 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.476     ; 4.503      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a75 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.463     ; 4.516      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a75 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.441     ; 4.538      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a35 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.426     ; 4.553      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a34 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.494     ; 4.485      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a73 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.431     ; 4.548      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a41 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.439     ; 4.540      ;
; -5.187 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a17 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.450     ; 4.529      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a24 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.507     ; 4.471      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a40 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.465     ; 4.513      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a72 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.491     ; 4.487      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a40 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.433     ; 4.545      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a48 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.483     ; 4.495      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a8  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.526     ; 4.452      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.519     ; 4.459      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a47 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.435     ; 4.543      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a7  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.455     ; 4.523      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a23 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.446     ; 4.532      ;
; -5.186 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a47 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.461     ; 4.517      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.846 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 5.037      ;
; 2.944 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[4]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.954      ;
; 2.944 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.954      ;
; 2.944 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.954      ;
; 2.944 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[6]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.954      ;
; 2.944 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.954      ;
; 2.944 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[8]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.954      ;
; 2.944 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.954      ;
; 2.944 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.954      ;
; 3.127 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.771      ;
; 3.127 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[3]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.771      ;
; 3.127 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[5]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.771      ;
; 3.127 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[7]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.771      ;
; 3.127 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[9]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.771      ;
; 3.127 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[8] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.771      ;
; 3.132 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.751      ;
; 3.132 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.751      ;
; 3.132 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.751      ;
; 3.132 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.751      ;
; 3.132 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[8]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.751      ;
; 3.132 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.751      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[9]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[9]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[9]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[8]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[9]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[8]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[0] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.164 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[9]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.734      ;
; 3.167 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.725      ;
; 3.167 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.725      ;
; 3.167 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.725      ;
; 3.167 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.725      ;
; 3.167 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.725      ;
; 3.167 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.725      ;
; 3.167 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.725      ;
; 3.167 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.725      ;
; 3.167 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.725      ;
; 3.167 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.725      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.172 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.711      ;
; 3.192 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.700      ;
; 3.192 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[3]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.700      ;
; 3.192 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[7]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.700      ;
; 3.192 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[8]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.700      ;
; 3.192 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[7]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.700      ;
; 3.192 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[3]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.700      ;
; 3.200 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.692      ;
; 3.200 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[3]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.692      ;
; 3.200 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[5]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.692      ;
; 3.200 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[7]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.692      ;
; 3.200 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[8]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.692      ;
; 3.200 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[7]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 4.692      ;
; 3.270 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[4]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.628      ;
; 3.270 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.628      ;
; 3.270 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.628      ;
; 3.270 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[6]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.628      ;
; 3.270 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.628      ;
; 3.270 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[8]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.628      ;
; 3.270 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.628      ;
; 3.270 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.628      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.297 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.589      ;
; 3.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[16]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.249     ; 4.199      ;
; 3.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[15]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.249     ; 4.199      ;
; 3.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[14]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.249     ; 4.199      ;
; 3.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[13]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.249     ; 4.199      ;
; 3.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[12]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.249     ; 4.199      ;
; 3.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[11]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.249     ; 4.199      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                     ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.030 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.305      ;
; 1.203 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.478      ;
; 1.203 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.478      ;
; 1.203 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.478      ;
; 1.203 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.478      ;
; 1.203 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.478      ;
; 1.203 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.478      ;
; 1.203 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.478      ;
; 1.203 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.478      ;
; 1.406 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.681      ;
; 1.406 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.681      ;
; 1.406 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.681      ;
; 1.406 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.681      ;
; 1.406 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.681      ;
; 1.446 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.728      ;
; 1.446 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.728      ;
; 1.446 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.728      ;
; 1.446 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.728      ;
; 1.446 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.728      ;
; 1.446 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.728      ;
; 1.446 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.728      ;
; 1.446 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.728      ;
; 1.446 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.728      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.460 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.742      ;
; 1.669 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.951      ;
; 1.669 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.951      ;
; 1.669 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.951      ;
; 1.669 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.951      ;
; 1.669 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.951      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.612 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.117      ; 2.915      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.705 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 3.007      ;
; 2.898 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[0] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.145      ; 3.229      ;
; 2.898 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.145      ; 3.229      ;
; 2.898 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.145      ; 3.229      ;
; 2.898 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.145      ; 3.229      ;
; 2.898 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.145      ; 3.229      ;
; 2.964 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.144      ; 3.294      ;
; 2.964 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.144      ; 3.294      ;
; 2.964 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.144      ; 3.294      ;
; 2.964 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.144      ; 3.294      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.336      ;
; 3.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.143      ; 3.427      ;
; 3.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.143      ; 3.427      ;
; 3.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.143      ; 3.427      ;
; 3.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.143      ; 3.427      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 7.096 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.596     ; 3.836      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[17]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[18]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[19]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[20]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[21]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[22]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[23]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[24]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[25]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[26]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[27]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[28]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[29]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[30]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[31]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.607     ; 3.827      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[3]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[5]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[8]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[9]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[10]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[11]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[12]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[13]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[14]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[15]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[16]                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.099 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|address[0][0]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.610     ; 3.825      ;
; 7.100 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[0]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.617     ; 3.819      ;
; 7.100 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[1]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.617     ; 3.819      ;
; 7.100 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[4]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.586     ; 3.850      ;
; 7.100 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[11]                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.586     ; 3.850      ;
; 7.101 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_valid                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.599     ; 3.838      ;
; 7.101 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|state[0]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.599     ; 3.838      ;
; 7.101 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|state[1]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.599     ; 3.838      ;
; 7.101 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|state[2]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.599     ; 3.838      ;
; 7.101 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|memory_current_pixel[0][1]                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.602     ; 3.835      ;
; 7.102 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|memory_current_pixel[1][1]                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.601     ; 3.837      ;
; 7.102 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|memory_current_pixel[1][0]                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.601     ; 3.837      ;
; 7.102 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|memory_current_pixel[2][0]                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.605     ; 3.833      ;
; 7.102 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|memory_current_pixel[2][1]                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.605     ; 3.833      ;
; 7.102 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|memory_current_pixel[0][0]                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.601     ; 3.837      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][16]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.653     ; 3.786      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][16]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.653     ; 3.786      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][1]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.659     ; 3.780      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][1]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.659     ; 3.780      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][3]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.649     ; 3.790      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][3]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.649     ; 3.790      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][4]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.632     ; 3.807      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][4]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.632     ; 3.807      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][5]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.619     ; 3.820      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][5]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.619     ; 3.820      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][9]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.626     ; 3.813      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][9]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.626     ; 3.813      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][10]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.615     ; 3.824      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][10]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.615     ; 3.824      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][11]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.617     ; 3.822      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][11]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.617     ; 3.822      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][12]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.613     ; 3.826      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][12]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.613     ; 3.826      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][16]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.653     ; 3.786      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][1]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.659     ; 3.780      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][3]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.649     ; 3.790      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][4]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.632     ; 3.807      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][5]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.619     ; 3.820      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][9]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.626     ; 3.813      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][10]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.615     ; 3.824      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][11]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.617     ; 3.822      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][12]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.613     ; 3.826      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][16]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.653     ; 3.786      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[0]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.576     ; 3.863      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[1]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.576     ; 3.863      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[2]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.576     ; 3.863      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[3]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.576     ; 3.863      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[5]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.576     ; 3.863      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[6]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.576     ; 3.863      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[7]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.576     ; 3.863      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[8]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.576     ; 3.863      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[9]                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.576     ; 3.863      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[10]                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.576     ; 3.863      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[14]                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.574     ; 3.865      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[15]                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.574     ; 3.865      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[16]                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.574     ; 3.865      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[17]                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.574     ; 3.865      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[18]                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.574     ; 3.865      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[19]                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.574     ; 3.865      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[20]                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.574     ; 3.865      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|y_old[1]~_Duplicate_2                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.585     ; 3.854      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][1]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.659     ; 3.780      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][4]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.632     ; 3.807      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][5]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.617     ; 3.822      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][9]                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.626     ; 3.813      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][10]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.615     ; 3.824      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][11]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.617     ; 3.822      ;
; 7.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][12]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.613     ; 3.826      ;
; 7.104 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][15]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.644     ; 3.796      ;
; 7.104 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][15]                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.644     ; 3.796      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout       ;
; 0.886 ; 9.886        ; 9.000          ; High Pulse Width ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ;
; 0.886 ; 9.886        ; 9.000          ; High Pulse Width ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout       ;
; 1.110 ; 10.110       ; 9.000          ; Low Pulse Width  ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ;
; 1.110 ; 10.110       ; 9.000          ; Low Pulse Width  ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout       ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[0]~_Duplicate_2                                                              ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[10]~_Duplicate_2                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[11]~_Duplicate_2                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[12]~_Duplicate_2                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[13]~_Duplicate_2                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[14]~_Duplicate_2                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[15]~_Duplicate_2                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[16]~_Duplicate_2                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[17]~_Duplicate_2                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[18]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[19]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[1]~_Duplicate_2                                                              ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[20]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[21]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[22]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[23]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[24]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[25]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[26]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[27]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[28]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[29]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[2]~_Duplicate_2                                                              ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[30]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[31]~_Duplicate_1                                                             ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[3]~_Duplicate_2                                                              ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[4]~_Duplicate_2                                                              ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[5]~_Duplicate_2                                                              ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[6]~_Duplicate_2                                                              ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[7]~_Duplicate_2                                                              ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[8]~_Duplicate_2                                                              ;
; 9.511 ; 9.862        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[9]~_Duplicate_2                                                              ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[0]~_Duplicate_1                                                              ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[10]~_Duplicate_1                                                             ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[11]~_Duplicate_1                                                             ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[12]~_Duplicate_1                                                             ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[13]~_Duplicate_1                                                             ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[14]~_Duplicate_1                                                             ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[15]~_Duplicate_1                                                             ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[16]~_Duplicate_1                                                             ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[17]~_Duplicate_1                                                             ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[1]~_Duplicate_1                                                              ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[2]~_Duplicate_1                                                              ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[3]~_Duplicate_1                                                              ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[4]~_Duplicate_1                                                              ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[5]~_Duplicate_1                                                              ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[6]~_Duplicate_1                                                              ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[7]~_Duplicate_1                                                              ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[8]~_Duplicate_1                                                              ;
; 9.512 ; 9.863        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[9]~_Duplicate_1                                                              ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[0]                                                                           ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[0]~_Duplicate_3                                                              ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[10]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[10]~_Duplicate_3                                                             ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[11]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[11]~_Duplicate_3                                                             ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[12]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[12]~_Duplicate_3                                                             ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[13]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[13]~_Duplicate_3                                                             ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[14]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[14]~_Duplicate_3                                                             ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[15]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[15]~_Duplicate_3                                                             ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[16]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[16]~_Duplicate_3                                                             ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[17]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[17]~_Duplicate_3                                                             ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[18]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[19]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[1]                                                                           ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[1]~_Duplicate_3                                                              ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[20]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[21]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[22]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[23]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[24]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[25]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[26]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[27]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[28]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[29]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[2]                                                                           ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[2]~_Duplicate_3                                                              ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[30]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[31]                                                                          ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[3]                                                                           ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[3]~_Duplicate_3                                                              ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[4]                                                                           ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[4]~_Duplicate_3                                                              ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[5]                                                                           ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[5]~_Duplicate_3                                                              ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[6]                                                                           ;
; 9.513 ; 9.864        ; 0.351          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[6]~_Duplicate_3                                                              ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout'                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                     ; Clock Edge ; Target                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout'                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                     ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[17]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[18]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[19]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[20]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[21]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[22]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[23]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[24]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[25]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[26]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[27]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[28]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[29]~_Duplicate_1 ;
; 3.481 ; 3.832        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[30]~_Duplicate_1 ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[0]~_Duplicate_1  ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[10]~_Duplicate_1 ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[11]~_Duplicate_1 ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[12]~_Duplicate_1 ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[13]~_Duplicate_1 ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[14]~_Duplicate_1 ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[15]~_Duplicate_1 ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[16]~_Duplicate_1 ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[1]~_Duplicate_1  ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[2]~_Duplicate_1  ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[3]~_Duplicate_1  ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[4]~_Duplicate_1  ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[5]~_Duplicate_1  ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[6]~_Duplicate_1  ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[7]~_Duplicate_1  ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[8]~_Duplicate_1  ;
; 3.537 ; 3.888        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[9]~_Duplicate_1  ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[17]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[18]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[19]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[20]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[21]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[22]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[23]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[24]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[25]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[26]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[27]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[28]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[29]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[30]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[0]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[10]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[11]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[12]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[13]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[14]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[15]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[16]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[17]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[18]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[19]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[1]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[20]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[21]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[22]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[23]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[24]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[25]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[26]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[27]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[28]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[29]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[2]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[30]              ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[3]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[4]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[5]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[6]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[7]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[8]               ;
; 3.539 ; 3.890        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[9]               ;
; 3.543 ; 3.894        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_2  ;
; 3.543 ; 3.894        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_2 ;
; 3.543 ; 3.894        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_2 ;
; 3.543 ; 3.894        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_2 ;
; 3.543 ; 3.894        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_2 ;
; 3.543 ; 3.894        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_2 ;
; 3.543 ; 3.894        ; 0.351          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_2 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk125'                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.622 ; 3.842        ; 0.220          ; High Pulse Width ; clk125 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ;
; 3.673 ; 3.861        ; 0.188          ; Low Pulse Width  ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ;
; 3.673 ; 3.861        ; 0.188          ; Low Pulse Width  ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ;
; 3.877 ; 3.877        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]|clk                                                                                  ;
; 3.877 ; 3.877        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0]|clk                                                                       ;
; 3.877 ; 3.877        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1]|clk                                                                       ;
; 3.909 ; 4.129        ; 0.220          ; High Pulse Width ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ;
; 3.909 ; 4.129        ; 0.220          ; High Pulse Width ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ;
; 3.965 ; 4.153        ; 0.188          ; Low Pulse Width  ; clk125 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ;
; 3.982 ; 3.982        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                                          ;
; 3.982 ; 3.982        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                                            ;
; 4.017 ; 4.017        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                                          ;
; 4.017 ; 4.017        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                                            ;
; 4.117 ; 4.117        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]|clk                                                                                  ;
; 4.117 ; 4.117        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0]|clk                                                                       ;
; 4.117 ; 4.117        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1]|clk                                                                       ;
; 5.500 ; 8.000        ; 2.500          ; Min Period       ; clk125 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ;
; 5.500 ; 8.000        ; 2.500          ; Min Period       ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ;
; 5.500 ; 8.000        ; 2.500          ; Min Period       ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3.977 ; 3.977        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                            ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[31] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[32] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[35] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[36] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[37] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[38] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[39] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[40] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[31] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[32] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[35] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[36] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[37] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[38] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[39] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[40] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.020 ; 4.020        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'refclk'                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; 4.813 ; 4.813        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.813 ; 4.813        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.813 ; 4.813        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.813 ; 4.813        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.813 ; 4.813        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 4.823 ; 4.823        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.826 ; 4.826        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK~input|o                                                                                       ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK~input|i                                                                                       ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK~input|i                                                                                       ;
; 5.167 ; 5.167        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK~input|o                                                                                       ;
; 5.170 ; 5.170        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; refclk ; Rise       ; PCIE_REFCLK                                                                                               ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK1_50'                                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; 9.815  ; 9.815        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; CLK1_50~input|o                                                                 ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; CLK1_50~input|i                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; CLK1_50~input|i                                                                 ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.182 ; 10.182       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; CLK1_50~input|o                                                                 ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK1_50 ; Rise       ; CLK1_50                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK2_50'                                ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLK2_50 ; Rise       ; CLK2_50 ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK3_50'                                ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLK3_50 ; Rise       ; CLK3_50 ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIE_RESET_N ; refclk     ; 2.088 ; 2.562 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; PCIE_RESET_N ; refclk     ; -1.429 ; -1.898 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; CLK1_50    ; 2.823 ; 2.701 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; CLK1_50    ; 2.777 ; 2.742 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; CLK1_50    ; 4.953 ; 4.944 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk     ; 6.077 ; 6.065 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk     ; 5.558 ; 5.564 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk     ; 5.719 ; 5.745 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk     ; 5.558 ; 5.564 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk     ; 5.719 ; 5.745 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; CLK1_50    ; 2.016 ; 1.906 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; CLK1_50    ; 1.934 ; 1.884 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; CLK1_50    ; 4.262 ; 4.254 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk     ; 5.793 ; 5.778 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk     ; 5.313 ; 5.318 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk     ; 5.467 ; 5.493 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk     ; 5.313 ; 5.318 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk     ; 5.467 ; 5.493 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                                 ; RR    ; RF ; FR ; FF    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.902 ;    ;    ; 6.415 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.902 ;    ;    ; 6.415 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.902 ;    ;    ; 6.415 ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                                 ; RR    ; RF ; FR ; FF    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.686 ;    ;    ; 6.182 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.686 ;    ;    ; 6.182 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.686 ;    ;    ; 6.182 ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 50
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 8.817 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                                        ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[7]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[6]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[4]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[11]          ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[10]          ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[5]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[3]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[8]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[9]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[11]         ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[8]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[12]         ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[0]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[9]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[6]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[3]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[2]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[2]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[10]         ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[5]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[4]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[7]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[1]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[0]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[6]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[7]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[2]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[9]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[4]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[3]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[3]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[10]                  ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[10]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[7]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[7]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[5]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[11]                  ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[11]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[6]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[8]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[2]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[10] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[5]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[5]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[11] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[9]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[9]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[8]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[8]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[12] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[4]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[4]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[1]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[1]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[0]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[1]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[3]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[0]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 8.817                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7] ;                        ;              ;                  ; 6.348        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7] ;                        ;              ;                  ; 2.469        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 8.984                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6] ;                        ;              ;                  ; 6.533        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ;                        ;              ;                  ; 2.451        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 9.036                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4] ;                        ;              ;                  ; 6.576        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4] ;                        ;              ;                  ; 2.460        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 9.191                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11] ;                        ;              ;                  ; 6.395        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11] ;                        ;              ;                  ; 2.796        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 9.320                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ;                        ;              ;                  ; 6.549        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ;                        ;              ;                  ; 2.771        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 9.423                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5] ;                        ;              ;                  ; 6.948        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5] ;                        ;              ;                  ; 2.475        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 9.487                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 6.609        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 2.878        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 9.572                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 6.926        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 2.646        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 9.581                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9] ;                        ;              ;                  ; 6.946        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9] ;                        ;              ;                  ; 2.635        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 9.692                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11] ;                        ;              ;                  ; 7.109        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[11] ;                        ;              ;                  ; 2.583        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 9.739                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8] ;                        ;              ;                  ; 7.123        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8] ;                        ;              ;                  ; 2.616        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 9.818                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[12]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12] ;                        ;              ;                  ; 6.431        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[12] ;                        ;              ;                  ; 3.387        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 9.857                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 6.945        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 2.912        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 9.971                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 6.945        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 3.026        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.090                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 7.124        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 2.966        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 10.129                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3] ;                        ;              ;                  ; 6.928        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3] ;                        ;              ;                  ; 3.201        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.184                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 6.946        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 3.238        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 10.256                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2] ;                        ;              ;                  ; 7.109        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2] ;                        ;              ;                  ; 3.147        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 10.279                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10] ;                        ;              ;                  ; 7.126        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[10] ;                        ;              ;                  ; 3.153        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.305                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 7.124        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 3.181        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.469                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 6.946        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 3.523        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.529                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 6.944        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 3.585        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.586                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 7.122        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 3.464        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 10.688                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1] ;                        ;              ;                  ; 6.948        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1] ;                        ;              ;                  ; 3.740        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 10.806                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0] ;                        ;              ;                  ; 7.126        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0] ;                        ;              ;                  ; 3.680        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 32.596                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 18.929       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 13.667       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 32.651                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 18.768       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 13.883       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 32.670                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2] ;                        ;              ;                  ; 19.110       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[2] ;                        ;              ;                  ; 13.560       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 32.714                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 19.107       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 13.607       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 32.803                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 19.105       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 13.698       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 32.829                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[3] ;                        ;              ;                  ; 18.931       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[3] ;                        ;              ;                  ; 13.898       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 32.972                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[10] ;                        ;              ;                  ; 19.126       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[10] ;                        ;              ;                  ; 13.846       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 32.994                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[7] ;                        ;              ;                  ; 18.930       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[7] ;                        ;              ;                  ; 14.064       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.018                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 19.108       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 13.910       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 33.137                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[11] ;                        ;              ;                  ; 18.948       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[11] ;                        ;              ;                  ; 14.189       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6] ;                        ;              ;                  ; 19.110       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[6] ;                        ;              ;                  ; 14.029       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.145                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 18.929       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 14.216       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.170                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 18.928       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 14.242       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 33.181                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 18.927       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 14.254       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.255                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[5] ;                        ;              ;                  ; 18.928       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[5] ;                        ;              ;                  ; 14.327       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 33.263                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ;                        ;              ;                  ; 19.108       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[11] ;                        ;              ;                  ; 14.155       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.273                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[9] ;                        ;              ;                  ; 18.785       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[9] ;                        ;              ;                  ; 14.488       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.286                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[8] ;                        ;              ;                  ; 18.823       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[8] ;                        ;              ;                  ; 14.463       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 33.304                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[12]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ;                        ;              ;                  ; 19.109       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[12] ;                        ;              ;                  ; 14.195       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.322                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[4] ;                        ;              ;                  ; 19.009       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[4] ;                        ;              ;                  ; 14.313       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.381                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[1] ;                        ;              ;                  ; 18.834       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[1] ;                        ;              ;                  ; 14.547       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.545                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0] ;                        ;              ;                  ; 19.013       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[0] ;                        ;              ;                  ; 14.532       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.551                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 18.929       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 14.622       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.768                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 19.107       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 14.661       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.778                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 18.926       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 14.852       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; 30.82 MHz  ; 30.82 MHz       ; clk50                                                                                     ;                                                ;
; 140.11 MHz ; 140.11 MHz      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                ;
; 1035.2 MHz ; 400.0 MHz       ; clk125                                                                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                  ;
+-------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                     ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------------------+---------+---------------+
; clk50                                                                                     ; -32.263 ; -6699.274     ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.821   ; 0.000         ;
; clk125                                                                                    ; 2.033   ; 0.000         ;
; n/a                                                                                       ; 14.329  ; 0.000         ;
+-------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; clk50                                                                                     ; 0.271 ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.300 ; 0.000         ;
; clk125                                                                                    ; 0.356 ; 0.000         ;
; n/a                                                                                       ; 1.822 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                              ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                     ; -4.276 ; -4960.199     ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.365  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                              ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.937 ; 0.000         ;
; clk50                                                                                     ; 6.294 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                     ; 0.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.461  ; 0.000         ;
; clk125                                                                                    ; 3.626  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.971  ; 0.000         ;
; refclk                                                                                    ; 4.811  ; 0.000         ;
; CLK1_50                                                                                   ; 9.824  ; 0.000         ;
; CLK2_50                                                                                   ; 16.000 ; 0.000         ;
; CLK3_50                                                                                   ; 16.000 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                    ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                        ; To Node                                                                                                ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -32.263 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.223     ;
; -32.257 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.217     ;
; -32.234 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.194     ;
; -32.231 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.191     ;
; -32.231 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.191     ;
; -32.222 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.182     ;
; -32.221 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.181     ;
; -32.117 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 32.066     ;
; -32.111 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 32.060     ;
; -32.110 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.070     ;
; -32.104 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.064     ;
; -32.088 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 32.037     ;
; -32.085 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 32.034     ;
; -32.085 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 32.034     ;
; -32.081 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.041     ;
; -32.078 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.038     ;
; -32.078 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.038     ;
; -32.076 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 32.025     ;
; -32.075 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 32.024     ;
; -32.073 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.033     ;
; -32.071 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.912     ; 32.028     ;
; -32.069 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.029     ;
; -32.068 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.028     ;
; -32.067 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.027     ;
; -32.067 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.027     ;
; -32.067 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.027     ;
; -32.067 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.027     ;
; -32.066 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.026     ;
; -32.044 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.004     ;
; -32.041 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.001     ;
; -32.041 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.001     ;
; -32.041 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 32.001     ;
; -32.032 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.992     ;
; -32.031 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.991     ;
; -32.030 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.990     ;
; -32.030 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.990     ;
; -32.030 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.990     ;
; -32.028 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.988     ;
; -31.925 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.923     ; 31.871     ;
; -31.921 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.870     ;
; -31.921 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.870     ;
; -31.921 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.870     ;
; -31.920 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.869     ;
; -31.918 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.912     ; 31.875     ;
; -31.914 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.874     ;
; -31.914 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.874     ;
; -31.914 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.874     ;
; -31.913 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.873     ;
; -31.895 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.844     ;
; -31.888 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.848     ;
; -31.884 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.833     ;
; -31.884 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.833     ;
; -31.884 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.833     ;
; -31.882 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.831     ;
; -31.881 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.912     ; 31.838     ;
; -31.877 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.837     ;
; -31.877 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.837     ;
; -31.877 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.837     ;
; -31.877 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.837     ;
; -31.877 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.837     ;
; -31.877 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.837     ;
; -31.876 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.836     ;
; -31.875 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.835     ;
; -31.857 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.795     ;
; -31.851 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.811     ;
; -31.851 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.789     ;
; -31.840 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.800     ;
; -31.840 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.800     ;
; -31.840 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.800     ;
; -31.838 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.909     ; 31.798     ;
; -31.828 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.766     ;
; -31.825 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.763     ;
; -31.825 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.763     ;
; -31.816 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.754     ;
; -31.815 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.753     ;
; -31.796 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.745     ;
; -31.790 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.739     ;
; -31.767 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.716     ;
; -31.764 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.713     ;
; -31.764 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.713     ;
; -31.755 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.704     ;
; -31.754 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.703     ;
; -31.665 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.934     ; 31.600     ;
; -31.661 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.599     ;
; -31.661 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.599     ;
; -31.661 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.599     ;
; -31.660 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.598     ;
; -31.635 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.573     ;
; -31.624 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.562     ;
; -31.624 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.562     ;
; -31.624 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.562     ;
; -31.622 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.560     ;
; -31.604 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.923     ; 31.550     ;
; -31.600 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.549     ;
; -31.600 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.549     ;
; -31.600 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.549     ;
; -31.599 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.548     ;
; -31.578 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.516     ;
; -31.574 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.920     ; 31.523     ;
; -31.572 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.931     ; 31.510     ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.821 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                                                                                                           ; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.000        ; 3.587      ; 6.635      ;
; 0.863 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.243      ; 7.410      ;
; 0.897 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.246      ; 7.379      ;
; 0.917 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.247      ; 7.360      ;
; 0.933 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.243      ; 7.340      ;
; 0.962 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.243      ; 7.311      ;
; 0.967 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.246      ; 7.309      ;
; 0.975 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[4] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.243      ; 7.298      ;
; 0.987 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.247      ; 7.290      ;
; 0.996 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.246      ; 7.280      ;
; 1.009 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[4] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.246      ; 7.267      ;
; 1.016 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.247      ; 7.261      ;
; 1.028 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[66]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 6.878      ;
; 1.028 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[67]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 6.878      ;
; 1.028 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[68]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 6.878      ;
; 1.028 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[140]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 6.878      ;
; 1.028 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[142]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 6.878      ;
; 1.029 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[4] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.247      ; 7.248      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[105]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[131]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[132]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[134]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[135]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[136]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[74]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[138]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[139]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[141]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.033 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[81]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.875      ;
; 1.041 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[154]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.867      ;
; 1.041 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[155]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.867      ;
; 1.041 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[91]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.867      ;
; 1.041 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[156]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.867      ;
; 1.048 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[106]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.868      ;
; 1.048 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[109]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.868      ;
; 1.048 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[110]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.868      ;
; 1.048 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[112]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.868      ;
; 1.048 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[118]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.868      ;
; 1.048 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[119]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.868      ;
; 1.048 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[120]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.868      ;
; 1.048 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[122]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.868      ;
; 1.048 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[121]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.868      ;
; 1.056 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[123]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.858      ;
; 1.056 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[125]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.858      ;
; 1.056 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[62]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.858      ;
; 1.056 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[63]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.858      ;
; 1.056 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[64]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.858      ;
; 1.056 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[129]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.858      ;
; 1.056 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[65]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.858      ;
; 1.056 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[130]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.858      ;
; 1.057 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][134]                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.851      ;
; 1.057 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144]                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 6.851      ;
; 1.062 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[133]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.850      ;
; 1.062 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[70]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.850      ;
; 1.062 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[72]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.850      ;
; 1.062 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[137]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.850      ;
; 1.062 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[73]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.850      ;
; 1.062 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[143]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.850      ;
; 1.062 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[144]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.850      ;
; 1.062 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[145]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.850      ;
; 1.062 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[150]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.850      ;
; 1.067 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[43]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 6.844      ;
; 1.067 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[111]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 6.844      ;
; 1.067 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[113]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 6.844      ;
; 1.067 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[114]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 6.844      ;
; 1.067 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[115]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 6.844      ;
; 1.067 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[116]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 6.844      ;
; 1.067 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[117]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 6.844      ;
; 1.067 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[20]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.851      ;
; 1.070 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[85]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.844      ;
; 1.070 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[86]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.844      ;
; 1.070 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[87]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.844      ;
; 1.070 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[151]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.844      ;
; 1.070 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[88]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.844      ;
; 1.070 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[152]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.844      ;
; 1.072 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[82]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.832      ;
; 1.072 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[146]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.832      ;
; 1.072 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[147]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.832      ;
; 1.072 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[83]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.832      ;
; 1.072 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[84]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.832      ;
; 1.072 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[148]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.832      ;
; 1.072 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[149]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.832      ;
; 1.074 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[3] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.243      ; 7.199      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[107]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[59]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[69]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[71]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[153]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[89]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[90]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[92]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[93]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[157]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.083 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[1]                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.829      ;
; 1.088 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[94]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 6.844      ;
; 1.088 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[32]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 6.844      ;
; 1.088 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[96]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 6.844      ;
; 1.088 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[34]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 6.844      ;
; 1.088 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[99]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 6.844      ;
; 1.088 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[35]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 6.844      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.033 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 4.000        ; -0.299     ; 1.667      ;
; 7.034 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 8.000        ; -0.079     ; 0.886      ;
; 7.235 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 8.000        ; -0.081     ; 0.683      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.329 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 5.671      ;
; 14.329 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 5.671      ;
; 14.329 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 5.671      ;
; 14.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.339     ; 1.223      ;
; 14.755 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.339     ; 0.906      ;
; 14.755 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.339     ; 0.906      ;
; 14.898 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.339     ; 0.763      ;
; 14.898 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.339     ; 0.763      ;
; 15.320 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 20.000       ; -0.548     ; 4.132      ;
; 17.310 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.546     ; 2.144      ;
; 17.315 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.546     ; 2.139      ;
; 17.351 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.546     ; 2.103      ;
; 17.426 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.546     ; 2.028      ;
; 17.485 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.546     ; 1.969      ;
; 17.505 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.546     ; 1.949      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.271 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[6]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.415      ; 0.887      ;
; 0.326 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[0]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.411      ; 0.938      ;
; 0.328 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[19]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[19]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[21]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[21]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[26]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[26]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[28]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[28]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_valid                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_valid                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.597      ;
; 0.329 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[0]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[0]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[1]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[1]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[1]                     ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[7]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[7]                     ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[12]                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[12]                    ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[11]                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[11]                    ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[9]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[9]                     ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[10]                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[10]                    ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[8]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[8]                     ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.597      ;
; 0.330 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[4]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[4]                     ; clk50        ; clk50       ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[2]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[2]                     ; clk50        ; clk50       ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[3]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[3]                     ; clk50        ; clk50       ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[6]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[6]                     ; clk50        ; clk50       ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[5]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[5]                     ; clk50        ; clk50       ; 0.000        ; 0.096      ; 0.597      ;
; 0.332 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[2]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[2]                             ; clk50        ; clk50       ; 0.000        ; 0.094      ; 0.597      ;
; 0.332 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[3]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[3]                             ; clk50        ; clk50       ; 0.000        ; 0.094      ; 0.597      ;
; 0.332 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[4]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[4]                             ; clk50        ; clk50       ; 0.000        ; 0.094      ; 0.597      ;
; 0.344 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                 ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                       ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                              ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                    ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[31]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[31]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[7]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[7]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[8]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[8]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[9]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[9]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[10]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[10]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[11]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[11]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[12]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[12]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[13]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[13]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[14]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[14]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[15]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[15]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[16]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[16]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[17]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[17]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[18]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[18]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[10]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[10]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[0]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[0]                     ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                    ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                    ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                   ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                         ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                   ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                      ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                              ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                              ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                    ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                            ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                   ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                           ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                        ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                       ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                    ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                    ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                    ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[5]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[5]                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[6]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[6]                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[11]                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[11]                            ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[10]                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[10]                            ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[9]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[9]                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[7]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[7]                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[8]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[8]                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[1]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[1]                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[0]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[0]                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.356 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                    ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.608      ;
; 0.359 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[1]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.411      ; 0.971      ;
; 0.365 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[12] ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.634      ;
; 0.365 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[11] ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.634      ;
; 0.365 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[3]  ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.634      ;
; 0.366 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[9]  ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.635      ;
; 0.367 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[2]           ; clk50        ; clk50       ; 0.000        ; 0.096      ; 0.634      ;
; 0.367 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[5]  ; clk50        ; clk50       ; 0.000        ; 0.096      ; 0.634      ;
; 0.368 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[6]           ; clk50        ; clk50       ; 0.000        ; 0.095      ; 0.634      ;
; 0.368 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|sub_parity6a0                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|parity5                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.621      ;
; 0.368 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[4]  ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.637      ;
; 0.372 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[3]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.415      ; 0.988      ;
; 0.375 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|cntr_18e:cntr_b|counter_reg_bit[0]                                    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[0]                                                            ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.626      ;
; 0.380 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                          ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.633      ;
; 0.381 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                 ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                 ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                           ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                           ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                        ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.634      ;
; 0.382 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[14]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                 ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[14]                                                 ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.634      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.300 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[26]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.910      ;
; 0.307 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rLTE1Pkt                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.922      ;
; 0.307 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[28]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.917      ;
; 0.310 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[6]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.921      ;
; 0.311 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|wrptr_g[6]                                                                                                                                           ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a29~porta_address_reg0                                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.390      ; 0.902      ;
; 0.312 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[42]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.918      ;
; 0.313 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[41]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.929      ;
; 0.313 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rLTE2Pkt                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.928      ;
; 0.314 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][12] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.924      ;
; 0.315 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[47]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.929      ;
; 0.315 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[42]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.931      ;
; 0.316 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[18]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.931      ;
; 0.317 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[37]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.931      ;
; 0.317 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[5]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.940      ;
; 0.317 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[10]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.940      ;
; 0.317 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[35]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.925      ;
; 0.318 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[28]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.921      ;
; 0.319 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[20]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.929      ;
; 0.321 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][18] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.931      ;
; 0.321 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[61]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.924      ;
; 0.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[17]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.937      ;
; 0.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.431      ; 0.954      ;
; 0.323 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.925      ;
; 0.325 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][6]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.928      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[54]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.406      ; 0.932      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[30]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.928      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[61]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.928      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[28]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.928      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[19]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.928      ;
; 0.326 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[26]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.935      ;
; 0.327 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.406      ; 0.934      ;
; 0.327 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[1]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_address_reg0                                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.926      ;
; 0.327 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[19]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.929      ;
; 0.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[35]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.931      ;
; 0.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[63]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.929      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[34]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.932      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[29]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.932      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[13]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.931      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[3]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_address_reg0                                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.928      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[31]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.933      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[25]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.933      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[4]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.928      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[16]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.932      ;
; 0.331 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][17] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.941      ;
; 0.331 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|dffe3a[0]                                                                                                              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.929      ;
; 0.331 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[46]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.419      ; 0.951      ;
; 0.332 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[44]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.937      ;
; 0.332 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[6]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.955      ;
; 0.333 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[0]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.934      ;
; 0.333 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[41]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.936      ;
; 0.333 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[60]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.936      ;
; 0.333 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[40]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.954      ;
; 0.334 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][28] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.936      ;
; 0.334 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.936      ;
; 0.334 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][32] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.936      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[2]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.935      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[32]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 0.929      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[2]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.957      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[0]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.950      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[11]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.950      ;
; 0.334 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|rDataShift[2][20]                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_dam:auto_generated|altsyncram_6i81:altsyncram2|ram_block3a2~porta_datain_reg0                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.937      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[23]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.953      ;
; 0.335 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[5]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.389      ; 0.925      ;
; 0.335 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[3]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.933      ;
; 0.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[4]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.430      ; 0.967      ;
; 0.337 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][10] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.947      ;
; 0.337 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[56]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.941      ;
; 0.337 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[38]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.951      ;
; 0.337 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]                                                                                                                                   ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.935      ;
; 0.338 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][24] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.956      ;
; 0.338 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][3]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.949      ;
; 0.338 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[43]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.954      ;
; 0.339 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[39]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.941      ;
; 0.339 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[4]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.951      ;
; 0.339 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[12]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.955      ;
; 0.340 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.952      ;
; 0.340 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rWrPtr[0]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.954      ;
; 0.340 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[43]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.954      ;
; 0.340 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|dffe3a[0]                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|altsyncram_3p31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.388      ; 0.929      ;
; 0.340 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[16]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.955      ;
; 0.340 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][99]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_e0h1:auto_generated|ram_block1a1~porta_datain_reg0                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.953      ;
; 0.341 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][5]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.946      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[16]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.940      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][150]                                               ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][158]                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.945      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rValid[1]                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rValid[1]                                                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxrActive                                                                                                                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxrActive                                                                                                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[10]                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[10]                                                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxcActive                                                                                                                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxcActive                                                                                                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rValid[1]                                                     ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rValid[1]                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]                    ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]                    ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst|rValid[1]                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rValid                                                ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rValid                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rValid[1]                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rValid[1]                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxrCounter[0]                                                                                                                                                       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxrCounter[0]                                                                                                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxrLast                                                                                                                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxrLast                                                                                                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxcLast                                                                                                                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxcLast                                                                                                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxcCounter[0]                                                                                                                                                       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rTxcCounter[0]                                                                                                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter|rCtrValue[4]                                                                                                                                                          ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter|rCtrValue[4]                                                                                                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[19]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.383      ; 0.926      ;
; 0.342 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[45]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.419      ; 0.962      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 0.000        ; 0.081      ; 0.608      ;
; 0.550 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 0.000        ; 0.079      ; 0.800      ;
; 1.268 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 0.000        ; 0.072      ; 1.531      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.822 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; -0.082     ; 1.740      ;
; 1.841 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; -0.082     ; 1.759      ;
; 1.932 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; -0.082     ; 1.850      ;
; 1.943 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; -0.082     ; 1.861      ;
; 1.950 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; -0.082     ; 1.868      ;
; 1.956 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; -0.082     ; 1.874      ;
; 3.964 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 0.000        ; -0.084     ; 3.880      ;
; 4.851 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.135     ; 0.716      ;
; 4.851 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.135     ; 0.716      ;
; 5.008 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.135     ; 0.873      ;
; 5.008 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.135     ; 0.873      ;
; 5.143 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.143      ;
; 5.143 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.143      ;
; 5.143 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.143      ;
; 5.261 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.135     ; 1.126      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                                                 ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.276 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.979     ; 4.098      ;
; -4.276 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.005     ; 4.072      ;
; -4.276 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][3]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.978     ; 4.099      ;
; -4.276 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][1]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.980     ; 4.097      ;
; -4.275 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.008     ; 4.068      ;
; -4.275 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.005     ; 4.071      ;
; -4.275 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][5]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.002     ; 4.074      ;
; -4.275 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][5]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.981     ; 4.095      ;
; -4.275 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.001     ; 4.075      ;
; -4.275 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][3]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.997     ; 4.079      ;
; -4.275 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][2]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.003     ; 4.073      ;
; -4.275 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][1]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.999     ; 4.077      ;
; -4.274 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.995     ; 4.080      ;
; -4.274 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.999     ; 4.076      ;
; -4.274 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.001     ; 4.074      ;
; -4.274 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.993     ; 4.082      ;
; -4.274 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][5]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.001     ; 4.074      ;
; -4.274 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][3]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.994     ; 4.081      ;
; -4.274 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][2]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.983     ; 4.092      ;
; -4.274 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][2]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.994     ; 4.081      ;
; -4.273 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.988     ; 4.086      ;
; -4.273 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.006     ; 4.068      ;
; -4.273 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.985     ; 4.089      ;
; -4.273 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.013     ; 4.061      ;
; -4.273 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.991     ; 4.083      ;
; -4.273 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.995     ; 4.079      ;
; -4.273 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][2]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.003     ; 4.071      ;
; -4.273 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][1]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.020     ; 4.054      ;
; -4.272 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.008     ; 4.065      ;
; -4.272 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][3]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.009     ; 4.064      ;
; -4.272 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][1]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.012     ; 4.061      ;
; -4.271 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][5]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.015     ; 4.057      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a72 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.964     ; 4.099      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a24 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.958     ; 4.105      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a78 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.981     ; 4.082      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a61 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.998     ; 4.065      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a60 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.977     ; 4.086      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a19 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.960     ; 4.103      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a51 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.954     ; 4.109      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a18 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.957     ; 4.106      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a9  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.965     ; 4.098      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a25 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.968     ; 4.095      ;
; -4.262 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a1  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.995     ; 4.068      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a16 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.987     ; 4.075      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a16 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.004     ; 4.058      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a31 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.991     ; 4.071      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a23 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.971     ; 4.091      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a71 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.975     ; 4.087      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a7  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.961     ; 4.101      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a47 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.952     ; 4.110      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a14 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.947     ; 4.115      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a14 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.004     ; 4.058      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a38 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.968     ; 4.094      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a6  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.991     ; 4.071      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a37 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.994     ; 4.068      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a29 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.014     ; 4.048      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a77 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.961     ; 4.101      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a44 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.001     ; 4.061      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a52 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.984     ; 4.078      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a36 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.981     ; 4.081      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a75 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.986     ; 4.076      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a35 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.011     ; 4.051      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a27 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.984     ; 4.078      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a43 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.978     ; 4.084      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a50 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.944     ; 4.118      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a34 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.951     ; 4.111      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a2  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.968     ; 4.094      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a42 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.971     ; 4.091      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a2  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.962     ; 4.100      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a74 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.952     ; 4.110      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a17 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.974     ; 4.088      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a33 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.966     ; 4.096      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a41 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.970     ; 4.092      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a57 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.988     ; 4.074      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a9  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.961     ; 4.101      ;
; -4.261 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a17 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.991     ; 4.071      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a16 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.999     ; 4.062      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a40 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.986     ; 4.075      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a48 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.987     ; 4.074      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a40 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.955     ; 4.106      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a48 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.948     ; 4.113      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a56 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.950     ; 4.111      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a64 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.971     ; 4.090      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.972     ; 4.089      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a8  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.949     ; 4.112      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a24 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.037     ; 4.024      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a72 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.992     ; 4.069      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a47 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.958     ; 4.103      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a55 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.954     ; 4.107      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a23 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.998     ; 4.063      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a39 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.961     ; 4.100      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a23 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.036     ; 4.025      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a79 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.013     ; 4.048      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a79 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.995     ; 4.066      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a70 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.995     ; 4.066      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a54 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.027     ; 4.034      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a54 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.977     ; 4.084      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a53 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.001     ; 4.060      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a36 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -4.011     ; 4.050      ;
; -4.260 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a68 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -3.991     ; 4.070      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.365 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.537      ;
; 3.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[4]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.459      ;
; 3.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.459      ;
; 3.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.459      ;
; 3.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[6]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.459      ;
; 3.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.459      ;
; 3.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[8]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.459      ;
; 3.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.459      ;
; 3.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.459      ;
; 3.616 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.300      ;
; 3.616 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[3]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.300      ;
; 3.616 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[5]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.300      ;
; 3.616 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[7]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.300      ;
; 3.616 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[9]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.300      ;
; 3.616 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[8] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.300      ;
; 3.619 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.284      ;
; 3.619 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.284      ;
; 3.619 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.284      ;
; 3.619 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.284      ;
; 3.619 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[8]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.284      ;
; 3.619 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.284      ;
; 3.648 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.260      ;
; 3.648 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.260      ;
; 3.648 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.260      ;
; 3.648 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.260      ;
; 3.648 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.260      ;
; 3.648 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.260      ;
; 3.648 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.260      ;
; 3.648 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.260      ;
; 3.648 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.260      ;
; 3.648 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.260      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[9]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[9]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[9]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[8]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[9]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[8]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[0] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.650 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[9]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.266      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.654 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.248      ;
; 3.679 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.229      ;
; 3.679 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[3]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.229      ;
; 3.679 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[7]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.229      ;
; 3.679 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[8]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.229      ;
; 3.679 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[7]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.229      ;
; 3.679 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[3]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.229      ;
; 3.680 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.228      ;
; 3.680 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[3]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.228      ;
; 3.680 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[5]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.228      ;
; 3.680 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[7]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.228      ;
; 3.680 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[8]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.228      ;
; 3.680 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[7]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 4.228      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.711 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.194      ;
; 3.746 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[4]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.170      ;
; 3.746 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.170      ;
; 3.746 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.170      ;
; 3.746 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[6]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.170      ;
; 3.746 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.170      ;
; 3.746 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[8]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.170      ;
; 3.746 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.170      ;
; 3.746 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.170      ;
; 3.762 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[16]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.237     ; 3.792      ;
; 3.762 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[15]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.237     ; 3.792      ;
; 3.762 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[14]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.237     ; 3.792      ;
; 3.762 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[13]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.237     ; 3.792      ;
; 3.762 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[12]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.237     ; 3.792      ;
; 3.762 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rows[11]~_Duplicate_1                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.237     ; 3.792      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                     ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 1.107 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.359      ;
; 1.107 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.359      ;
; 1.107 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.359      ;
; 1.107 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.359      ;
; 1.107 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.359      ;
; 1.107 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.359      ;
; 1.107 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.359      ;
; 1.107 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.359      ;
; 1.259 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.511      ;
; 1.259 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.511      ;
; 1.259 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.511      ;
; 1.259 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.511      ;
; 1.259 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.511      ;
; 1.303 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.563      ;
; 1.303 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.563      ;
; 1.303 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.563      ;
; 1.303 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.563      ;
; 1.303 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.563      ;
; 1.303 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.563      ;
; 1.303 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.563      ;
; 1.303 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.563      ;
; 1.303 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.563      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.323 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.583      ;
; 1.488 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.748      ;
; 1.488 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.748      ;
; 1.488 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.748      ;
; 1.488 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.748      ;
; 1.488 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.748      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.615      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.421 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.699      ;
; 2.598 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[0] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.904      ;
; 2.598 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.904      ;
; 2.598 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.904      ;
; 2.598 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.904      ;
; 2.598 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.135      ; 2.904      ;
; 2.656 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.134      ; 2.961      ;
; 2.656 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.134      ; 2.961      ;
; 2.656 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.134      ; 2.961      ;
; 2.656 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.134      ; 2.961      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.707 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 2.987      ;
; 2.771 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.115      ; 3.057      ;
; 2.771 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.115      ; 3.057      ;
; 2.772 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                           ; chnl_tester:test_channels[0].chnl_tester_i|rows[24]~_Duplicate_1                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.508      ; 3.451      ;
; 2.772 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                           ; chnl_tester:test_channels[0].chnl_tester_i|rows[23]~_Duplicate_1                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.508      ; 3.451      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                                                                                                     ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 6.294 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.186     ; 3.429      ;
; 6.299 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[14]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.161     ; 3.459      ;
; 6.299 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[15]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.161     ; 3.459      ;
; 6.299 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[16]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.161     ; 3.459      ;
; 6.299 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[17]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.161     ; 3.459      ;
; 6.299 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[18]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.161     ; 3.459      ;
; 6.299 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[19]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.161     ; 3.459      ;
; 6.299 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[20]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.161     ; 3.459      ;
; 6.300 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][11]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.207     ; 3.414      ;
; 6.300 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][11]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.207     ; 3.414      ;
; 6.300 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][11]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.207     ; 3.414      ;
; 6.300 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[0]                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.208     ; 3.413      ;
; 6.300 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[1]                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.208     ; 3.413      ;
; 6.300 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][5]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.207     ; 3.414      ;
; 6.300 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][11]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.207     ; 3.414      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.231     ; 3.391      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.231     ; 3.391      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][5]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.210     ; 3.412      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][5]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.210     ; 3.412      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.231     ; 3.391      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][5]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.210     ; 3.412      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[4]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.173     ; 3.449      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[11]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.173     ; 3.449      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_valid                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.189     ; 3.433      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|state[0]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.189     ; 3.433      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|state[1]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.189     ; 3.433      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|state[2]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.189     ; 3.433      ;
; 6.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.231     ; 3.391      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][13]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.233     ; 3.390      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][13]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.233     ; 3.390      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][14]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.197     ; 3.426      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][14]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.197     ; 3.426      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][1]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.250     ; 3.373      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][1]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.250     ; 3.373      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][4]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.223     ; 3.400      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][4]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.223     ; 3.400      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][13]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.233     ; 3.390      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][1]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.250     ; 3.373      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][4]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.223     ; 3.400      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][14]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.197     ; 3.426      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[12]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.169     ; 3.454      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[23]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.169     ; 3.454      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][13]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.233     ; 3.390      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][14]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.197     ; 3.426      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][1]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.250     ; 3.373      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][4]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.223     ; 3.400      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|write_en[3]                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.192     ; 3.431      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.192     ; 3.431      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[3]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.192     ; 3.431      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.191     ; 3.432      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[0]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.191     ; 3.432      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.191     ; 3.432      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[11] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.191     ; 3.432      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.191     ; 3.432      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[8]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.191     ; 3.432      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.192     ; 3.431      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[12] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.192     ; 3.431      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.192     ; 3.431      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[10] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.192     ; 3.431      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.192     ; 3.431      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[4]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.192     ; 3.431      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.192     ; 3.431      ;
; 6.302 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[7]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.191     ; 3.432      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][15]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.236     ; 3.388      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][15]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.236     ; 3.388      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][6]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.239     ; 3.385      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][6]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.239     ; 3.385      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][10]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.205     ; 3.419      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][10]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.205     ; 3.419      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][12]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.203     ; 3.421      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][12]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.203     ; 3.421      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][15]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.236     ; 3.388      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][6]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.239     ; 3.385      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][10]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.205     ; 3.419      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][12]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.203     ; 3.421      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[0]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.166     ; 3.458      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[1]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.166     ; 3.458      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[2]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.166     ; 3.458      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[3]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.166     ; 3.458      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[5]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.166     ; 3.458      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[6]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.166     ; 3.458      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[7]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.166     ; 3.458      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[8]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.166     ; 3.458      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[9]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.166     ; 3.458      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[10]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.166     ; 3.458      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][3]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.239     ; 3.385      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][6]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.239     ; 3.385      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][10]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.205     ; 3.419      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][12]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.203     ; 3.421      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][15]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.236     ; 3.388      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.188     ; 3.436      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[9]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.188     ; 3.436      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.188     ; 3.436      ;
; 6.303 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[6]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.188     ; 3.436      ;
; 6.304 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][16]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.245     ; 3.380      ;
; 6.304 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][16]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.245     ; 3.380      ;
; 6.304 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.228     ; 3.397      ;
; 6.304 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.228     ; 3.397      ;
; 6.304 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][3]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.242     ; 3.383      ;
; 6.304 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][3]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -3.242     ; 3.383      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout       ;
; 0.880 ; 9.880        ; 9.000          ; High Pulse Width ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ;
; 0.880 ; 9.880        ; 9.000          ; High Pulse Width ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout       ;
; 1.117 ; 10.117       ; 9.000          ; Low Pulse Width  ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN ;
; 1.117 ; 10.117       ; 9.000          ; Low Pulse Width  ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout       ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[0]~_Duplicate_2                                                              ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[10]~_Duplicate_2                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[11]~_Duplicate_2                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[12]~_Duplicate_2                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[13]~_Duplicate_2                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[14]~_Duplicate_2                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[15]~_Duplicate_2                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[16]~_Duplicate_2                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[17]~_Duplicate_2                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[18]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[19]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[1]~_Duplicate_2                                                              ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[20]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[21]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[22]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[23]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[24]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[25]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[26]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[27]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[28]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[29]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[2]~_Duplicate_2                                                              ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[30]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[31]~_Duplicate_1                                                             ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[3]~_Duplicate_2                                                              ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[4]~_Duplicate_2                                                              ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[5]~_Duplicate_2                                                              ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[6]~_Duplicate_2                                                              ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[7]~_Duplicate_2                                                              ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[8]~_Duplicate_2                                                              ;
; 9.538 ; 9.868        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[9]~_Duplicate_2                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[0]~_Duplicate_3                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[10]~_Duplicate_3                                                             ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[11]~_Duplicate_3                                                             ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[12]~_Duplicate_3                                                             ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[13]~_Duplicate_3                                                             ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[14]~_Duplicate_3                                                             ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[15]~_Duplicate_3                                                             ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[16]~_Duplicate_3                                                             ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[17]~_Duplicate_3                                                             ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[18]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[19]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[1]~_Duplicate_3                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[20]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[21]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[22]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[23]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[24]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[25]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[26]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[27]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[28]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[29]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[2]~_Duplicate_3                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[30]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[31]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[3]~_Duplicate_3                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[4]~_Duplicate_3                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[5]~_Duplicate_3                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[6]~_Duplicate_3                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[7]~_Duplicate_3                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[8]~_Duplicate_3                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[9]~_Duplicate_3                                                              ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[18]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[19]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[20]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[21]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[22]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[23]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[24]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[25]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[26]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[27]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[28]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[29]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[30]                                                                          ;
; 9.540 ; 9.870        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[31]                                                                          ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[0]~_Duplicate_1                                                              ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[10]~_Duplicate_1                                                             ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[11]~_Duplicate_1                                                             ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[12]~_Duplicate_1                                                             ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[13]~_Duplicate_1                                                             ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[14]~_Duplicate_1                                                             ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[15]~_Duplicate_1                                                             ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[16]~_Duplicate_1                                                             ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[17]~_Duplicate_1                                                             ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[1]~_Duplicate_1                                                              ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[2]~_Duplicate_1                                                              ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[3]~_Duplicate_1                                                              ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[4]~_Duplicate_1                                                              ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[5]~_Duplicate_1                                                              ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[6]~_Duplicate_1                                                              ;
; 9.541 ; 9.871        ; 0.330          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|i[7]~_Duplicate_1                                                              ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout'                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                     ; Clock Edge ; Target                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout'                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                     ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[17]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[18]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[19]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[20]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[21]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[22]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[23]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[24]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[25]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[26]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[27]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[28]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[29]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.461 ; 3.791        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[30]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[2]                                                        ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[3]                                                        ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[100]                           ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[101]                           ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[102]                           ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[10]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[17]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[22]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[23]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[24]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[29]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[32]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[34]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[38]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[40]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[41]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[42]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[43]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[49]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[6]                             ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[70]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[72]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[74]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[78]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[79]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[8]                             ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[95]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[97]                            ;
; 3.523 ; 3.741        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[9]                             ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][152] ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][158] ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][159] ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][163] ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[108]                                       ;
; 3.526 ; 3.744        ; 0.218          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[48]                                        ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[0]~_Duplicate_1                                                                                                                                                                                                     ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[10]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[11]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[12]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[13]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[14]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[15]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[16]~_Duplicate_1                                                                                                                                                                                                    ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[17]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[18]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[19]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[1]~_Duplicate_1                                                                                                                                                                                                     ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[20]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[21]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[22]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[23]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[24]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[25]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[26]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[27]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[28]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[29]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[2]~_Duplicate_1                                                                                                                                                                                                     ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[30]                                                                                                                                                                                                                 ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[3]~_Duplicate_1                                                                                                                                                                                                     ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[4]~_Duplicate_1                                                                                                                                                                                                     ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[5]~_Duplicate_1                                                                                                                                                                                                     ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[6]~_Duplicate_1                                                                                                                                                                                                     ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[7]~_Duplicate_1                                                                                                                                                                                                     ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[8]~_Duplicate_1                                                                                                                                                                                                     ;
; 3.528 ; 3.858        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|rows[9]~_Duplicate_1                                                                                                                                                                                                     ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]                                                                                                                                                                                                                  ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[17]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[18]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[19]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]                                                                                                                                                                                                                  ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[20]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[21]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[22]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[23]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[24]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[25]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[26]                                                                                                                                                                                                                 ;
; 3.529 ; 3.859        ; 0.330          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|cols[27]                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk125'                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.626 ; 3.844        ; 0.218          ; High Pulse Width ; clk125 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ;
; 3.670 ; 3.856        ; 0.186          ; Low Pulse Width  ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ;
; 3.670 ; 3.856        ; 0.186          ; Low Pulse Width  ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ;
; 3.884 ; 3.884        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]|clk                                                                                  ;
; 3.884 ; 3.884        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0]|clk                                                                       ;
; 3.884 ; 3.884        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1]|clk                                                                       ;
; 3.922 ; 4.140        ; 0.218          ; High Pulse Width ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ;
; 3.922 ; 4.140        ; 0.218          ; High Pulse Width ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ;
; 3.965 ; 4.151        ; 0.186          ; Low Pulse Width  ; clk125 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ;
; 3.981 ; 3.981        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                                          ;
; 3.981 ; 3.981        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                                            ;
; 4.019 ; 4.019        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                                          ;
; 4.019 ; 4.019        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                                            ;
; 4.113 ; 4.113        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]|clk                                                                                  ;
; 4.113 ; 4.113        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0]|clk                                                                       ;
; 4.113 ; 4.113        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1]|clk                                                                       ;
; 5.500 ; 8.000        ; 2.500          ; Min Period       ; clk125 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ;
; 5.500 ; 8.000        ; 2.500          ; Min Period       ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ;
; 5.500 ; 8.000        ; 2.500          ; Min Period       ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3.971 ; 3.971        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                            ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[32] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[35] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[36] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[37] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[38] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[39] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[40] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[31] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[32] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[35] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[36] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[37] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[38] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[39] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[40] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.023 ; 4.023        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'refclk'                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; 4.811 ; 4.811        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.811 ; 4.811        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.811 ; 4.811        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.811 ; 4.811        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.811 ; 4.811        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 4.820 ; 4.820        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.824 ; 4.824        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK~input|o                                                                                       ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK~input|i                                                                                       ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK~input|i                                                                                       ;
; 5.168 ; 5.168        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK~input|o                                                                                       ;
; 5.172 ; 5.172        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.181 ; 5.181        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; refclk ; Rise       ; PCIE_REFCLK                                                                                               ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK1_50'                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; CLK1_50~input|o                                                                 ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; CLK1_50~input|i                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; CLK1_50~input|i                                                                 ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; CLK1_50~input|o                                                                 ;
; 10.176 ; 10.176       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK1_50 ; Rise       ; CLK1_50                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK2_50'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLK2_50 ; Rise       ; CLK2_50 ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK3_50'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLK3_50 ; Rise       ; CLK3_50 ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIE_RESET_N ; refclk     ; 1.852 ; 2.143 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; PCIE_RESET_N ; refclk     ; -1.256 ; -1.547 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; CLK1_50    ; 2.690 ; 2.549 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; CLK1_50    ; 2.649 ; 2.574 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; CLK1_50    ; 4.580 ; 4.680 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk     ; 5.562 ; 5.522 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk     ; 5.102 ; 5.076 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk     ; 5.245 ; 5.239 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk     ; 5.102 ; 5.076 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk     ; 5.245 ; 5.239 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; CLK1_50    ; 1.979 ; 1.841 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; CLK1_50    ; 1.915 ; 1.822 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; CLK1_50    ; 3.964 ; 4.059 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk     ; 5.303 ; 5.261 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk     ; 4.876 ; 4.851 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk     ; 5.013 ; 5.008 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk     ; 4.876 ; 4.851 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk     ; 5.013 ; 5.008 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                                 ; RR    ; RF ; FR ; FF    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.335 ;    ;    ; 5.671 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.335 ;    ;    ; 5.671 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.335 ;    ;    ; 5.671 ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                                 ; RR    ; RF ; FR ; FF    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.143 ;    ;    ; 5.468 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.143 ;    ;    ; 5.468 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.143 ;    ;    ; 5.468 ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 50
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 9.454 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                                        ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[7]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[6]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[4]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[11]          ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[10]          ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[5]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[3]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[8]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[9]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[11]         ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[8]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[12]         ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[0]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[9]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[6]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[3]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[2]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[2]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[10]         ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[5]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[4]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[7]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[1]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[0]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[6]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[2]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[7]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[9]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[3]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[3]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[4]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[10]                  ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[10]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[7]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[7]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[5]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[11]                  ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[11]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[6]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[8]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[2]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[10] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[11] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[8]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[8]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[5]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[5]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[9]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[9]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[12] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[4]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[4]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[1]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[1]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[0]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[1]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[0]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[3]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 9.454                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7] ;                        ;              ;                  ; 6.501        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7] ;                        ;              ;                  ; 2.953        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 9.567                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6] ;                        ;              ;                  ; 6.671        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ;                        ;              ;                  ; 2.896        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 9.605                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4] ;                        ;              ;                  ; 6.707        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4] ;                        ;              ;                  ; 2.898        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 9.768                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11] ;                        ;              ;                  ; 6.540        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11] ;                        ;              ;                  ; 3.228        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 9.854                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ;                        ;              ;                  ; 6.682        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ;                        ;              ;                  ; 3.172        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 9.997                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5] ;                        ;              ;                  ; 7.044        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5] ;                        ;              ;                  ; 2.953        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 6.743        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 3.282        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.074                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 7.024        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 3.050        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 10.146                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9] ;                        ;              ;                  ; 7.042        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9] ;                        ;              ;                  ; 3.104        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 10.195                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11] ;                        ;              ;                  ; 7.202        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[11] ;                        ;              ;                  ; 2.993        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 10.259                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8] ;                        ;              ;                  ; 7.214        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8] ;                        ;              ;                  ; 3.045        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 10.318                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[12]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12] ;                        ;              ;                  ; 6.578        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[12] ;                        ;              ;                  ; 3.740        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.378                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 7.042        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 3.336        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.437                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 7.040        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 3.397        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.557                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 7.215        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 3.342        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 10.593                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3] ;                        ;              ;                  ; 7.024        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3] ;                        ;              ;                  ; 3.569        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.655                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 7.043        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 3.612        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 10.712                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2] ;                        ;              ;                  ; 7.199        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2] ;                        ;              ;                  ; 3.513        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 10.751                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10] ;                        ;              ;                  ; 7.216        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[10] ;                        ;              ;                  ; 3.535        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.772                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 7.215        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 3.557        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.907                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 7.041        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 3.866        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 10.980                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 7.040        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 3.940        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 11.026                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 7.213        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 3.813        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 11.102                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1] ;                        ;              ;                  ; 7.044        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1] ;                        ;              ;                  ; 4.058        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 11.221                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0] ;                        ;              ;                  ; 7.217        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0] ;                        ;              ;                  ; 4.004        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.178                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 19.026       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 14.152       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.238                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2] ;                        ;              ;                  ; 19.202       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[2] ;                        ;              ;                  ; 14.036       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.246                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 18.885       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 14.361       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.295                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 19.198       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 14.097       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.363                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[3] ;                        ;              ;                  ; 19.027       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[3] ;                        ;              ;                  ; 14.336       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.391                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 19.196       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 14.195       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 33.517                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[10] ;                        ;              ;                  ; 19.215       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[10] ;                        ;              ;                  ; 14.302       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.555                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[7] ;                        ;              ;                  ; 19.028       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[7] ;                        ;              ;                  ; 14.527       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.586                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 19.201       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 14.385       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 33.655                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[11] ;                        ;              ;                  ; 19.043       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[11] ;                        ;              ;                  ; 14.612       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.674                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6] ;                        ;              ;                  ; 19.202       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[6] ;                        ;              ;                  ; 14.472       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.695                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 19.026       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 14.669       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 33.707                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 19.026       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 14.681       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 33.736                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 19.023       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 14.713       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 33.812                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ;                        ;              ;                  ; 19.199       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[11] ;                        ;              ;                  ; 14.613       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.828                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[8] ;                        ;              ;                  ; 18.947       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[8] ;                        ;              ;                  ; 14.881       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.835                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[5] ;                        ;              ;                  ; 19.026       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[5] ;                        ;              ;                  ; 14.809       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.841                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[9] ;                        ;              ;                  ; 18.906       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[9] ;                        ;              ;                  ; 14.935       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 33.858                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[12]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ;                        ;              ;                  ; 19.199       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[12] ;                        ;              ;                  ; 14.659       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.862                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[4] ;                        ;              ;                  ; 19.108       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[4] ;                        ;              ;                  ; 14.754       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.942                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[1] ;                        ;              ;                  ; 18.944       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[1] ;                        ;              ;                  ; 14.998       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.052                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0] ;                        ;              ;                  ; 19.109       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[0] ;                        ;              ;                  ; 14.943       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 34.066                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 19.026       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 15.040       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 34.271                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 19.023       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 15.248       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 34.276                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 19.199       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 15.077       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                  ;
+-------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                     ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------------------+---------+---------------+
; clk50                                                                                     ; -16.127 ; -3209.385     ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2.412   ; 0.000         ;
; clk125                                                                                    ; 2.899   ; 0.000         ;
; n/a                                                                                       ; 16.166  ; 0.000         ;
+-------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; clk50                                                                                     ; 0.087 ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.113 ; 0.000         ;
; clk125                                                                                    ; 0.182 ; 0.000         ;
; n/a                                                                                       ; 0.746 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                              ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                     ; -1.034 ; -1135.078     ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.322  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                              ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.489 ; 0.000         ;
; clk50                                                                                     ; 3.905 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                     ; 0.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.681  ; 0.000         ;
; clk125                                                                                    ; 3.732  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.994  ; 0.000         ;
; refclk                                                                                    ; 4.570  ; 0.000         ;
; CLK1_50                                                                                   ; 9.449  ; 0.000         ;
; CLK2_50                                                                                   ; 16.000 ; 0.000         ;
; CLK3_50                                                                                   ; 16.000 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                    ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                        ; To Node                                                                                                ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -16.127 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.514     ;
; -16.114 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.501     ;
; -16.109 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.496     ;
; -16.107 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.494     ;
; -16.100 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.487     ;
; -16.100 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.487     ;
; -16.098 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.485     ;
; -16.071 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.458     ;
; -16.066 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.452     ;
; -16.058 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.445     ;
; -16.058 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.445     ;
; -16.053 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.440     ;
; -16.053 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.439     ;
; -16.051 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.438     ;
; -16.048 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.434     ;
; -16.046 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.432     ;
; -16.045 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.432     ;
; -16.044 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.431     ;
; -16.044 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.431     ;
; -16.042 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.429     ;
; -16.040 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.427     ;
; -16.039 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.425     ;
; -16.039 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.425     ;
; -16.038 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.425     ;
; -16.037 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.423     ;
; -16.031 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.418     ;
; -16.031 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.418     ;
; -16.029 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.416     ;
; -16.012 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.474     ; 17.395     ;
; -16.012 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.399     ;
; -16.010 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.397     ;
; -16.010 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.397     ;
; -16.009 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.396     ;
; -15.996 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.383     ;
; -15.989 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.376     ;
; -15.989 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.376     ;
; -15.989 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.376     ;
; -15.987 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.374     ;
; -15.956 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.474     ; 17.339     ;
; -15.956 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.343     ;
; -15.954 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.341     ;
; -15.954 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.341     ;
; -15.953 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.340     ;
; -15.951 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.475     ; 17.333     ;
; -15.951 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.337     ;
; -15.949 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.335     ;
; -15.949 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.335     ;
; -15.948 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.334     ;
; -15.943 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.474     ; 17.326     ;
; -15.943 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.330     ;
; -15.941 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.328     ;
; -15.941 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.328     ;
; -15.940 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.327     ;
; -15.940 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.327     ;
; -15.935 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.321     ;
; -15.933 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.320     ;
; -15.933 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.320     ;
; -15.933 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.320     ;
; -15.931 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.318     ;
; -15.928 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.314     ;
; -15.928 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.314     ;
; -15.928 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.314     ;
; -15.927 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.314     ;
; -15.926 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.312     ;
; -15.920 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.307     ;
; -15.920 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.307     ;
; -15.920 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.307     ;
; -15.918 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 17.305     ;
; -15.915 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.301     ;
; -15.902 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.288     ;
; -15.897 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.283     ;
; -15.895 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.281     ;
; -15.888 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.274     ;
; -15.888 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.274     ;
; -15.886 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.272     ;
; -15.872 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.252     ;
; -15.859 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.239     ;
; -15.854 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.234     ;
; -15.852 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.232     ;
; -15.845 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.225     ;
; -15.845 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.225     ;
; -15.843 ; chnl_tester:test_channels[0].chnl_tester_i|cols[3]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.223     ;
; -15.800 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.475     ; 17.182     ;
; -15.800 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.186     ;
; -15.798 ; chnl_tester:test_channels[0].chnl_tester_i|cols[8]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.184     ;
; -15.798 ; chnl_tester:test_channels[0].chnl_tester_i|cols[14]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.184     ;
; -15.797 ; chnl_tester:test_channels[0].chnl_tester_i|cols[2]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.183     ;
; -15.784 ; chnl_tester:test_channels[0].chnl_tester_i|cols[11]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.170     ;
; -15.783 ; chnl_tester:test_channels[0].chnl_tester_i|cols[4]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.163     ;
; -15.777 ; chnl_tester:test_channels[0].chnl_tester_i|cols[7]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.163     ;
; -15.777 ; chnl_tester:test_channels[0].chnl_tester_i|cols[9]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.163     ;
; -15.777 ; chnl_tester:test_channels[0].chnl_tester_i|cols[13]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.163     ;
; -15.775 ; chnl_tester:test_channels[0].chnl_tester_i|cols[1]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 17.161     ;
; -15.770 ; chnl_tester:test_channels[0].chnl_tester_i|cols[12]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.150     ;
; -15.765 ; chnl_tester:test_channels[0].chnl_tester_i|cols[10]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.145     ;
; -15.763 ; chnl_tester:test_channels[0].chnl_tester_i|cols[6]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.143     ;
; -15.757 ; chnl_tester:test_channels[0].chnl_tester_i|cols[5]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.481     ; 17.133     ;
; -15.757 ; chnl_tester:test_channels[0].chnl_tester_i|cols[15]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.137     ;
; -15.756 ; chnl_tester:test_channels[0].chnl_tester_i|cols[0]~_Duplicate_3  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.136     ;
; -15.756 ; chnl_tester:test_channels[0].chnl_tester_i|cols[16]~_Duplicate_3 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_out[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 17.136     ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.412 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                                                                                                           ; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.000        ; 2.329      ; 3.774      ;
; 4.100 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.140      ; 4.049      ;
; 4.115 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.142      ; 4.036      ;
; 4.136 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 4.016      ;
; 4.143 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.140      ; 4.006      ;
; 4.158 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.142      ; 3.993      ;
; 4.162 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.140      ; 3.987      ;
; 4.164 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[4] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.140      ; 3.985      ;
; 4.177 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.142      ; 3.974      ;
; 4.179 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[4] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.142      ; 3.972      ;
; 4.179 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 3.973      ;
; 4.198 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 3.954      ;
; 4.200 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[4] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 3.952      ;
; 4.227 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[3] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.140      ; 3.922      ;
; 4.229 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][134]                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.705      ;
; 4.229 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144]                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.705      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[105]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[131]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[132]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[134]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[135]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[136]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[74]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[138]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[139]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[141]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.233 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[81]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.701      ;
; 4.234 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[66]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 3.698      ;
; 4.234 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[67]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 3.698      ;
; 4.234 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[68]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 3.698      ;
; 4.234 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[140]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 3.698      ;
; 4.234 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[142]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 3.698      ;
; 4.234 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[6] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a36~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.140      ; 3.915      ;
; 4.242 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[3] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.142      ; 3.909      ;
; 4.243 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[154]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.691      ;
; 4.243 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[155]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.691      ;
; 4.243 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[91]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.691      ;
; 4.243 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[156]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.691      ;
; 4.249 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[6] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a1~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.142      ; 3.902      ;
; 4.253 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[106]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.687      ;
; 4.253 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[109]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.687      ;
; 4.253 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[110]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.687      ;
; 4.253 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[112]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.687      ;
; 4.253 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[118]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.687      ;
; 4.253 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[119]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.687      ;
; 4.253 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[120]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.687      ;
; 4.253 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[122]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.687      ;
; 4.253 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[121]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.687      ;
; 4.256 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[133]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.681      ;
; 4.256 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[70]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.681      ;
; 4.256 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[72]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.681      ;
; 4.256 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[137]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.681      ;
; 4.256 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[73]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.681      ;
; 4.256 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[143]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.681      ;
; 4.256 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[144]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.681      ;
; 4.256 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[145]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.681      ;
; 4.256 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[150]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.681      ;
; 4.258 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[123]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.680      ;
; 4.258 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[125]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.680      ;
; 4.258 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[62]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.680      ;
; 4.258 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[63]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.680      ;
; 4.258 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[64]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.680      ;
; 4.258 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[129]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.680      ;
; 4.258 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[65]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.680      ;
; 4.258 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[130]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.680      ;
; 4.260 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[82]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 3.670      ;
; 4.260 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[146]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 3.670      ;
; 4.260 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[147]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 3.670      ;
; 4.260 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[83]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 3.670      ;
; 4.260 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[84]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 3.670      ;
; 4.260 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[148]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 3.670      ;
; 4.260 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[149]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 3.670      ;
; 4.262 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[43]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.674      ;
; 4.262 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[111]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.674      ;
; 4.262 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[113]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.674      ;
; 4.262 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[114]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.674      ;
; 4.262 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[115]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.674      ;
; 4.262 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[116]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.674      ;
; 4.262 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[117]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.674      ;
; 4.263 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[85]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.675      ;
; 4.263 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[86]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.675      ;
; 4.263 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[87]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.675      ;
; 4.263 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[151]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.675      ;
; 4.263 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[88]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.675      ;
; 4.263 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[152]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.049     ; 3.675      ;
; 4.263 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[3] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 3.889      ;
; 4.270 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[6] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a0~portb_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 3.882      ;
; 4.272 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[20]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 3.670      ;
; 4.272 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][134]                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.662      ;
; 4.272 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144]                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.662      ;
; 4.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[107]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.661      ;
; 4.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[59]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.661      ;
; 4.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[69]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.661      ;
; 4.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[71]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.661      ;
; 4.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[153]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.661      ;
; 4.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[89]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.661      ;
; 4.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[90]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.661      ;
; 4.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[92]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.661      ;
; 4.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[93]                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.661      ;
; 4.275 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[157]                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.661      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.899 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 4.000        ; -0.138     ; 0.950      ;
; 7.495 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 8.000        ; -0.048     ; 0.444      ;
; 7.580 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 8.000        ; -0.048     ; 0.359      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.166 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 3.834      ;
; 16.166 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 3.834      ;
; 16.166 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 3.834      ;
; 16.893 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.450     ; 0.657      ;
; 17.044 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.450     ; 0.506      ;
; 17.044 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.450     ; 0.506      ;
; 17.151 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.450     ; 0.399      ;
; 17.151 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.450     ; 0.399      ;
; 17.592 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 20.000       ; -0.007     ; 2.401      ;
; 18.820 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.004     ; 1.176      ;
; 18.833 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.004     ; 1.163      ;
; 18.846 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.004     ; 1.150      ;
; 18.860 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.004     ; 1.136      ;
; 18.903 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.004     ; 1.093      ;
; 18.945 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.004     ; 1.051      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.087 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[6]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.248      ; 0.439      ;
; 0.129 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[0]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.243      ; 0.476      ;
; 0.149 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[1]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.243      ; 0.496      ;
; 0.151 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[3]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.248      ; 0.503      ;
; 0.165 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|wrptr_g[2]                                                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a1~porta_address_reg0             ; clk50        ; clk50       ; 0.000        ; 0.243      ; 0.512      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[19]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[19]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[21]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[21]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[26]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[26]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[28]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[28]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_valid                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_valid                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[0]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[0]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[1]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[4]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[4]                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[2]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[2]                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[3]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[3]                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[6]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[6]                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[5]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[5]                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.307      ;
; 0.168 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[1]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[1]                     ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[7]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[7]                     ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[12]                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[12]                    ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[11]                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[11]                    ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[9]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[9]                     ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[10]                    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[10]                    ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[8]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[8]                     ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.307      ;
; 0.169 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[2]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[2]                             ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[3]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[3]                             ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[4]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[4]                             ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.307      ;
; 0.172 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[12] ; clk50        ; clk50       ; 0.000        ; 0.057      ; 0.313      ;
; 0.173 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[9]  ; clk50        ; clk50       ; 0.000        ; 0.057      ; 0.314      ;
; 0.173 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[3]  ; clk50        ; clk50       ; 0.000        ; 0.057      ; 0.314      ;
; 0.174 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[2]           ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.313      ;
; 0.174 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[31]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[31]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[10]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[10]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[15]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[15]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[16]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[16]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[17]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[17]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[18]~_Duplicate_1                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[18]~_Duplicate_1                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[11] ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.314      ;
; 0.174 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[5]  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.314      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                   ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                             ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                   ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                 ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                         ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                      ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                              ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                              ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                       ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                              ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                              ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                    ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                    ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                            ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                   ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                           ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[7]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[7]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[8]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[8]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[9]                                                                                                                              ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[9]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[11]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[11]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[12]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[12]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[13]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[13]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[14]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|j[14]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[6]           ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.313      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[10]                                                                                                                             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[10]                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[0]                     ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|a_graycounter_1b7:rdptr_g1p|counter7a[0]                     ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[4]  ; clk50        ; clk50       ; 0.000        ; 0.057      ; 0.316      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                    ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                    ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                   ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                        ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                       ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                    ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                    ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                    ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[5]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[5]                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[6]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[6]                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[11]                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[11]                            ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[10]                            ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[10]                            ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[9]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[9]                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[7]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[7]                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[8]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[8]                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[1]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[1]                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[0]                             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|a_graycounter_soc:wrptr_g1p|counter10a[0]                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.180 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                          ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                          ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.312      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                 ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                 ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[10]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[11]                                                 ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                  ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                  ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                  ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                          ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]                                          ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]                                           ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                           ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                           ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                        ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                 ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[14]                                                 ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                  ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                          ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]                                          ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]                                          ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                          ; clk50        ; clk50       ; 0.000        ; 0.048      ; 0.314      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.113 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.259      ; 0.476      ;
; 0.115 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rLTE1Pkt                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.461      ;
; 0.115 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[26]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.459      ;
; 0.117 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[20]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.458      ;
; 0.119 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[41]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.464      ;
; 0.119 ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|wrptr_g[6]                                                                                                                                           ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a29~porta_address_reg0                                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.222      ; 0.445      ;
; 0.120 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[5]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.471      ;
; 0.120 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rLTE2Pkt                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.466      ;
; 0.120 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[28]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.464      ;
; 0.121 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[10]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.472      ;
; 0.121 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[42]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.466      ;
; 0.122 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[38]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.468      ;
; 0.122 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[6]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 0.477      ;
; 0.122 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[4]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.258      ; 0.484      ;
; 0.123 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][12] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.464      ;
; 0.123 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[47]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.467      ;
; 0.123 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[6]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.466      ;
; 0.123 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[18]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.469      ;
; 0.124 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[35]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.461      ;
; 0.124 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[40]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.475      ;
; 0.124 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[23]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.474      ;
; 0.125 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[37]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.470      ;
; 0.125 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[28]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.458      ;
; 0.125 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[26]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.467      ;
; 0.125 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[49]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.265      ; 0.494      ;
; 0.126 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[42]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.461      ;
; 0.126 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[12]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.474      ;
; 0.128 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[61]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.460      ;
; 0.128 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[46]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.478      ;
; 0.128 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[17]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.474      ;
; 0.129 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][17] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.470      ;
; 0.129 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][18] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.470      ;
; 0.129 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[43]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.474      ;
; 0.129 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[14]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.260      ; 0.493      ;
; 0.130 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.462      ;
; 0.130 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[30]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.463      ;
; 0.130 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[61]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.463      ;
; 0.130 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[19]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.464      ;
; 0.130 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[44]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.259      ; 0.493      ;
; 0.131 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[48]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.469      ;
; 0.131 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[28]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.463      ;
; 0.131 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[45]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.481      ;
; 0.131 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[47]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.481      ;
; 0.132 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][24] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.480      ;
; 0.132 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[54]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.470      ;
; 0.132 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[16]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.478      ;
; 0.133 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][3]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.474      ;
; 0.133 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[34]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.466      ;
; 0.133 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.470      ;
; 0.133 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[31]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.466      ;
; 0.133 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[13]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.465      ;
; 0.133 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[25]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.467      ;
; 0.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[43]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.478      ;
; 0.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[29]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.467      ;
; 0.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[63]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.465      ;
; 0.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[16]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.479      ;
; 0.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[19]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.468      ;
; 0.135 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][6]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.468      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[35]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.467      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[44]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.470      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[2]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.487      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[1]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_address_reg0                                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.466      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[11]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.486      ;
; 0.136 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rWrPtr[0]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.485      ;
; 0.136 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[35]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.469      ;
; 0.136 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[4]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.470      ;
; 0.136 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[0]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.486      ;
; 0.137 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.469      ;
; 0.137 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][32] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.469      ;
; 0.137 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[60]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.469      ;
; 0.137 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedData[16]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.471      ;
; 0.138 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][10] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.479      ;
; 0.138 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|dffe3a[0]                                                                                                              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[52]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.476      ;
; 0.138 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[41]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.470      ;
; 0.138 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDataShifted[32]                                                                                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.220      ; 0.462      ;
; 0.138 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[4]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.486      ;
; 0.139 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][5]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[0]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[56]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[39]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[3]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_address_reg0                                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[3]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][99]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_e0h1:auto_generated|ram_block1a1~porta_datain_reg0                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.481      ;
; 0.140 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][28] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.472      ;
; 0.140 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[2]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.474      ;
; 0.140 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[33]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[2]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.472      ;
; 0.141 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.482      ;
; 0.141 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[36]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[60]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|dffe3a[0]                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|altsyncram_3p31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.221      ; 0.466      ;
; 0.141 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[5]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_address_reg0                                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.479      ;
; 0.141 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[5]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.222      ; 0.467      ;
; 0.141 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[29]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.485      ;
; 0.141 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|rDataShift[2][20]                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_dam:auto_generated|altsyncram_6i81:altsyncram2|ram_block3a2~porta_datain_reg0                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.473      ;
; 0.142 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][9]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.483      ;
; 0.142 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[37]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.478      ;
; 0.142 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[62]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.473      ;
; 0.142 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[1]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.474      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 0.000        ; 0.048      ; 0.314      ;
; 0.261 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 0.000        ; 0.048      ; 0.393      ;
; 0.602 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 0.000        ; 0.090      ; 0.796      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.746 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.192      ; 0.938      ;
; 0.776 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.192      ; 0.968      ;
; 0.791 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.192      ; 0.983      ;
; 0.798 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.192      ; 0.990      ;
; 0.849 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.192      ; 1.041      ;
; 0.879 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.192      ; 1.071      ;
; 1.907 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 0.000        ; 0.190      ; 2.097      ;
; 2.684 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.336     ; 0.348      ;
; 2.684 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.336     ; 0.348      ;
; 2.766 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.336     ; 0.430      ;
; 2.766 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.336     ; 0.430      ;
; 2.924 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.336     ; 0.588      ;
; 2.986 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 2.986      ;
; 2.986 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 2.986      ;
; 2.986 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 2.986      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                                                 ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.034 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a11 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.462     ; 2.397      ;
; -1.034 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a35 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.464     ; 2.395      ;
; -1.034 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a10 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.460     ; 2.399      ;
; -1.034 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a74 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.461     ; 2.398      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a32 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.464     ; 2.394      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a48 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.462     ; 2.396      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a56 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.463     ; 2.395      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a64 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.485     ; 2.373      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a8  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.462     ; 2.396      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a55 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.466     ; 2.392      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a79 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.468     ; 2.390      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a38 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.480     ; 2.378      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a62 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.484     ; 2.374      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a77 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.474     ; 2.384      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a52 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.486     ; 2.372      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a28 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.481     ; 2.377      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a76 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.467     ; 2.391      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a20 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.507     ; 2.351      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a4  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.489     ; 2.369      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a67 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.484     ; 2.374      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a75 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 2.381      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a19 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.474     ; 2.384      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a59 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.486     ; 2.372      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a51 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.468     ; 2.390      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a58 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.485     ; 2.373      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a50 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.459     ; 2.399      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a34 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.466     ; 2.392      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a18 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 2.387      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a73 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.466     ; 2.392      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a9  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.477     ; 2.381      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a33 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.478     ; 2.380      ;
; -1.033 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a41 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.481     ; 2.377      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a48 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.501     ; 2.356      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a40 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.468     ; 2.389      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a72 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.474     ; 2.383      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.485     ; 2.372      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a24 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 2.387      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a47 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.469     ; 2.388      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a39 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.492     ; 2.365      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a71 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.489     ; 2.368      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a7  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.490     ; 2.367      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a31 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.487     ; 2.370      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a15 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.491     ; 2.366      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a23 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.480     ; 2.377      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a47 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.495     ; 2.362      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a39 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.470     ; 2.387      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a55 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.497     ; 2.360      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a79 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.492     ; 2.365      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.504     ; 2.353      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.482     ; 2.375      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a46 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.490     ; 2.367      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a54 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.486     ; 2.371      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a22 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.488     ; 2.369      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.499     ; 2.358      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][4]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.507     ; 2.350      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a76 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.501     ; 2.356      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a68 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.505     ; 2.352      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a60 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.487     ; 2.370      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a52 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.496     ; 2.361      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a44 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.491     ; 2.366      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a12 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.486     ; 2.371      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a3  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.487     ; 2.370      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a43 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.492     ; 2.365      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a42 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.489     ; 2.368      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a2  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.482     ; 2.375      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a66 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.483     ; 2.374      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a65 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.468     ; 2.389      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a41 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.472     ; 2.385      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a33 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.474     ; 2.383      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a57 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.469     ; 2.388      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a49 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.468     ; 2.389      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a17 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.483     ; 2.374      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a49 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.495     ; 2.362      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a9  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.471     ; 2.386      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a25 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.483     ; 2.374      ;
; -1.032 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][1]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.497     ; 2.360      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.493     ; 2.363      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a16 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.513     ; 2.343      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a40 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.498     ; 2.358      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a8  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.520     ; 2.336      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a72 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.527     ; 2.329      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.484     ; 2.372      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a16 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.498     ; 2.358      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[1][0]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.496     ; 2.360      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a72 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.503     ; 2.353      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_1|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a64 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.510     ; 2.346      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[0][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.474     ; 2.382      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a63 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.490     ; 2.366      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a15 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.491     ; 2.365      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a23 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.507     ; 2.349      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a31 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.499     ; 2.357      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a63 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.493     ; 2.363      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a71 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.490     ; 2.366      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][7]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.496     ; 2.360      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[2][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.491     ; 2.365      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_0|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a6  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.526     ; 2.330      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a78 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.493     ; 2.363      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|out_data[3][6]                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.487     ; 2.369      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a61 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.505     ; 2.351      ;
; -1.031 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_3|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a45 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 4.000        ; -2.512     ; 2.344      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.605      ;
; 5.381 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[4]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.559      ;
; 5.381 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[3] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.559      ;
; 5.381 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[4] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.559      ;
; 5.381 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[6]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.559      ;
; 5.381 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[5] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.559      ;
; 5.381 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[8]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.559      ;
; 5.381 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.559      ;
; 5.381 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.559      ;
; 5.476 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.451      ;
; 5.476 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.451      ;
; 5.476 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.451      ;
; 5.476 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.451      ;
; 5.476 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[8]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.451      ;
; 5.476 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.451      ;
; 5.485 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.455      ;
; 5.485 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[3]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.455      ;
; 5.485 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[5]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.455      ;
; 5.485 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[7]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.455      ;
; 5.485 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[9]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.455      ;
; 5.485 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[8] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.455      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.489 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 2.438      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[9]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[9]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[9]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[8]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[9]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[8]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[0] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.501 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[9]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.439      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 2.428      ;
; 5.503 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.430      ;
; 5.503 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.430      ;
; 5.503 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.430      ;
; 5.503 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.430      ;
; 5.503 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.430      ;
; 5.503 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.430      ;
; 5.503 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.430      ;
; 5.503 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.430      ;
; 5.503 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.430      ;
; 5.503 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.430      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.408      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[3]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.408      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[5]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.408      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[7]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.408      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[8]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.408      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[7]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 2.408      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 2.409      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[3]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 2.409      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[7]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 2.409      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[8]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 2.409      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[7]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 2.409      ;
; 5.525 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[3]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 2.409      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[30]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[29]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[28]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[27]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[26]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[25]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[24]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[23]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[22]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[21]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[20]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[19]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[18]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
; 5.533 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|cols[17]                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 2.232      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                     ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.619      ;
; 0.562 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.692      ;
; 0.657 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.787      ;
; 0.657 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.787      ;
; 0.657 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.787      ;
; 0.657 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.787      ;
; 0.657 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.787      ;
; 0.680 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.817      ;
; 0.680 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.817      ;
; 0.680 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.817      ;
; 0.680 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.817      ;
; 0.680 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.817      ;
; 0.680 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.817      ;
; 0.680 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.817      ;
; 0.680 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.817      ;
; 0.680 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.817      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.686 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.823      ;
; 0.782 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.919      ;
; 0.782 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.919      ;
; 0.782 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.919      ;
; 0.782 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.919      ;
; 0.782 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.919      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.249 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.400      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rPartialDone  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 1.443      ;
; 1.423 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[0] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.598      ;
; 1.423 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.598      ;
; 1.423 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.598      ;
; 1.423 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.598      ;
; 1.423 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.598      ;
; 1.454 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.628      ;
; 1.454 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.628      ;
; 1.454 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.628      ;
; 1.454 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.628      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[5]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[4]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[3]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.457 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnDone      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[5]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.609      ;
; 1.495 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.652      ;
; 1.495 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rErr          ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.652      ;
; 1.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[4]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.651      ;
; 1.502 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[6]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 1.651      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                                                                                                     ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 3.905 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.127     ; 2.012      ;
; 3.908 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|pixel_valid                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.012      ;
; 3.908 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|state[0]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.012      ;
; 3.908 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|state[1]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.012      ;
; 3.908 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|state[2]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.012      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[0]                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.148     ; 1.995      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|m[1]                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.148     ; 1.995      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[0]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.105     ; 2.038      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[1]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.105     ; 2.038      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[2]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.105     ; 2.038      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[3]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.105     ; 2.038      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[4]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.109     ; 2.034      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[5]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.105     ; 2.038      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[6]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.105     ; 2.038      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[7]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.105     ; 2.038      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[8]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.105     ; 2.038      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[9]                                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.105     ; 2.038      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[10]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.105     ; 2.038      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[11]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.109     ; 2.034      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[12]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.109     ; 2.034      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[14]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.104     ; 2.039      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[15]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.104     ; 2.039      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[16]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.104     ; 2.039      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[17]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.104     ; 2.039      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[18]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.104     ; 2.039      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[19]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.104     ; 2.039      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[20]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.104     ; 2.039      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|x_old[23]                                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.109     ; 2.034      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|y_old[1]~_Duplicate_2                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.114     ; 2.029      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|memory_current_pixel[0][1]                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.134     ; 2.009      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|write_en[3]                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.013      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.013      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[3]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.013      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.013      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[12] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.013      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.013      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[10] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.013      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.013      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[4]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.013      ;
; 3.909 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.130     ; 2.013      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][4]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.162     ; 1.982      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][4]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.162     ; 1.982      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][4]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.162     ; 1.982      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][4]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.162     ; 1.982      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[3]                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[4]                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[5]                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[6]                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[7]                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[8]                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[9]                                                                                                             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[10]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[11]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[12]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[13]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[14]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[15]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[16]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[17]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[18]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[19]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[20]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[21]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[22]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[23]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[24]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[25]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[26]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[27]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[28]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[29]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[30]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|current_pixel[31]                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.143     ; 2.001      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.128     ; 2.016      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[0]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.128     ; 2.016      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.128     ; 2.016      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[11] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.128     ; 2.016      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.128     ; 2.016      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[8]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.128     ; 2.016      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[7]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.128     ; 2.016      ;
; 3.910 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_control:buffer_control_1|address[0][0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.144     ; 2.000      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.171     ; 1.974      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.171     ; 1.974      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][3]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.180     ; 1.965      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][3]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.180     ; 1.965      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][6]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.178     ; 1.967      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][6]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.178     ; 1.967      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][8]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.158     ; 1.987      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][8]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.158     ; 1.987      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[0][10]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.146     ; 1.999      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[1][10]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.146     ; 1.999      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.171     ; 1.974      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][3]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.180     ; 1.965      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][6]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.178     ; 1.967      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][8]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.158     ; 1.987      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[3][10]                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.146     ; 1.999      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.171     ; 1.974      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][3]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.178     ; 1.967      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][6]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.178     ; 1.967      ;
; 3.911 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|filter_controller:filter_p|read_address[2][8]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50       ; 0.000        ; -2.158     ; 1.987      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                         ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout                                                               ;
; 0.970 ; 9.970        ; 9.000          ; High Pulse Width ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                         ;
; 0.970 ; 9.970        ; 9.000          ; High Pulse Width ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout                                                               ;
; 1.029 ; 10.029       ; 9.000          ; Low Pulse Width  ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                         ;
; 1.029 ; 10.029       ; 9.000          ; Low Pulse Width  ; clk50 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout                                                               ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a2                                                           ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a42                                                          ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[10]                                                                                        ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[9]                                                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|channel[4]                                                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|channel[5]                                                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|channel[6]                                                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|channel[7]                                                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ;
; 9.730 ; 9.960        ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a10                                                          ;
; 9.730 ; 9.960        ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a2~portb_address_reg0                                        ;
; 9.730 ; 9.960        ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a42~portb_address_reg0                                       ;
; 9.730 ; 9.960        ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a66                                                          ;
; 9.730 ; 9.960        ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|buffer_image:buffer_image_2|altsyncram:altsyncram_component|altsyncram_pgo1:auto_generated|ram_block1a70                                                          ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[10]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[11]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[14]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[18]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[19]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[27]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[28]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[29]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[2]                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[11]                                                   ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                   ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[1] ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[2] ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[3] ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]                                                ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                               ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]                                               ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]                                               ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14]                                               ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]                                                ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout'                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                     ; Clock Edge ; Target                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout'                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a16~porta_address_reg0                                                                                                                                           ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a16~porta_we_reg                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                           ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a18~porta_we_reg                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a30~porta_address_reg0                                                                                                                                           ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a30~porta_we_reg                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                            ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                             ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                                  ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a10~porta_address_reg0                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a10~porta_we_reg                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a12~porta_address_reg0                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a12~porta_we_reg                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a14~porta_address_reg0                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a14~porta_we_reg                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a15~porta_address_reg0                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a15~porta_we_reg                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a17~porta_address_reg0                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a17~porta_we_reg                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a25~porta_address_reg0                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a25~porta_we_reg                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a27~porta_address_reg0                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a27~porta_we_reg                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a28~porta_address_reg0                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a28~porta_we_reg                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a29~porta_address_reg0                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a29~porta_we_reg                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a30~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a10~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a11~porta_address_reg0                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a11~porta_we_reg                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a12~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a13~porta_address_reg0                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a13~porta_we_reg                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a14~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a16~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a17~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a18~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a19~porta_address_reg0                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a19~porta_we_reg                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a1~porta_address_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a1~porta_we_reg                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a20~porta_address_reg0                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a20~porta_we_reg                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a21~porta_address_reg0                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a21~porta_we_reg                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a22~porta_address_reg0                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a22~porta_we_reg                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a23~porta_address_reg0                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a23~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a23~porta_we_reg                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a24~porta_address_reg0                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a24~porta_we_reg                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a25~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a26~porta_address_reg0                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a26~porta_we_reg                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a27~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a29~porta_datain_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a2~porta_address_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a2~porta_we_reg                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a31~porta_address_reg0                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a31~porta_we_reg                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a3~porta_address_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a3~porta_we_reg                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a5~porta_we_reg                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a6~porta_address_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a6~porta_we_reg                                                                                                                                                  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a7~porta_address_reg0                                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a7~porta_we_reg                                                                                                                                                  ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a11~porta_datain_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a13~porta_datain_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a15~porta_datain_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a19~porta_datain_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a1~porta_datain_reg0                                                                                                                                             ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a21~porta_datain_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a22~porta_datain_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a24~porta_datain_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a26~porta_datain_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a28~porta_datain_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a31~porta_datain_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a4~porta_address_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a4~porta_datain_reg0                                                                                                                                             ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a4~porta_we_reg                                                                                                                                                  ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a6~porta_datain_reg0                                                                                                                                             ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                            ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                             ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a9~porta_we_reg                                                                                                                                                  ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_we_reg        ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_we_reg       ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a20~porta_datain_reg0                                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a2~porta_datain_reg0                                                                                                                                             ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a3~porta_datain_reg0                                                                                                                                             ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a5~porta_datain_reg0                                                                                                                                             ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a7~porta_datain_reg0                                                                                                                                             ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a8~porta_address_reg0                                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|altsyncram_5j11:fifo_ram|ram_block11a8~porta_we_reg                                                                                                                                                  ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|altsyncram_oh11:fifo_ram|ram_block11a15~portb_address_reg0                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk125'                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.732 ; 3.948        ; 0.216          ; High Pulse Width ; clk125 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ;
; 3.773 ; 3.957        ; 0.184          ; Low Pulse Width  ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ;
; 3.773 ; 3.957        ; 0.184          ; Low Pulse Width  ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ;
; 3.824 ; 4.040        ; 0.216          ; High Pulse Width ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ;
; 3.824 ; 4.040        ; 0.216          ; High Pulse Width ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ;
; 3.868 ; 4.052        ; 0.184          ; Low Pulse Width  ; clk125 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ;
; 3.952 ; 3.952        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]|clk                                                                                  ;
; 3.952 ; 3.952        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0]|clk                                                                       ;
; 3.952 ; 3.952        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1]|clk                                                                       ;
; 3.984 ; 3.984        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                                          ;
; 3.984 ; 3.984        ; 0.000          ; High Pulse Width ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                                            ;
; 4.016 ; 4.016        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                                          ;
; 4.016 ; 4.016        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                                            ;
; 4.046 ; 4.046        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]|clk                                                                                  ;
; 4.046 ; 4.046        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0]|clk                                                                       ;
; 4.046 ; 4.046        ; 0.000          ; Low Pulse Width  ; clk125 ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1]|clk                                                                       ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk125 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; clk125 ; Fall       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                            ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[32] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[35] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[36] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[37] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[38] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[39] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[40] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[31] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[32] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[35] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[36] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[37] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[38] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[39] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[40] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.006 ; 4.006        ; 0.000          ; Low Pulse Width  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'refclk'                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; 4.570 ; 4.570        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK~input|o                                                                                       ;
; 4.573 ; 4.573        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK~input|i                                                                                       ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; refclk ; Rise       ; PCIE_REFCLK~input|i                                                                                       ;
; 5.409 ; 5.409        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.409 ; 5.409        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.409 ; 5.409        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.409 ; 5.409        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.409 ; 5.409        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.410 ; 5.410        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.413 ; 5.413        ; 0.000          ; High Pulse Width ; refclk ; Rise       ; PCIE_REFCLK~input|o                                                                                       ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; refclk ; Rise       ; PCIE_REFCLK                                                                                               ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK1_50'                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; CLK1_50~input|o                                                                 ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; CLK1_50~input|i                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK1_50 ; Rise       ; CLK1_50~input|i                                                                 ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLK1_50 ; Rise       ; CLK1_50~input|o                                                                 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK1_50 ; Rise       ; CLK1_50                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK2_50'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLK2_50 ; Rise       ; CLK2_50 ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK3_50'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLK3_50 ; Rise       ; CLK3_50 ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIE_RESET_N ; refclk     ; 1.115 ; 1.848 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; PCIE_RESET_N ; refclk     ; -0.784 ; -1.514 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; CLK1_50    ; 1.142 ; 1.154 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; CLK1_50    ; 1.115 ; 1.180 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; CLK1_50    ; 2.408 ; 2.186 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk     ; 3.068 ; 3.107 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk     ; 2.808 ; 2.849 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk     ; 2.893 ; 2.956 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk     ; 2.808 ; 2.849 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk     ; 2.893 ; 2.956 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; CLK1_50    ; 0.791 ; 0.819 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; CLK1_50    ; 0.746 ; 0.808 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; CLK1_50    ; 2.119 ; 1.907 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk     ; 2.924 ; 2.957 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk     ; 2.684 ; 2.724 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk     ; 2.766 ; 2.826 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk     ; 2.684 ; 2.724 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk     ; 2.766 ; 2.826 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                                 ; RR    ; RF ; FR ; FF    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.101 ;    ;    ; 3.834 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.101 ;    ;    ; 3.834 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.101 ;    ;    ; 3.834 ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                                 ; RR    ; RF ; FR ; FF    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 2.986 ;    ;    ; 3.709 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 2.986 ;    ;    ; 3.709 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 2.986 ;    ;    ; 3.709 ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 50
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 12.377 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                                        ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[7]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[6]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[4]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[11]          ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[10]          ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[3]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[5]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[8]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[9]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[8]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[11]         ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[12]         ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[0]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[9]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[6]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[2]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[3]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[5]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[10]         ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[2]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[4]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[7]          ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[1]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[0]           ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[6]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[7]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[9]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[2]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[4]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[3]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[3]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[5]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[10]                  ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[10]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[2]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[8]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[10] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[7]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[7]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[11] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[11]                  ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[11]          ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[12] ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[6]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[8]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[8]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[4]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[4]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[9]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[9]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[5]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[5]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[1]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[1]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[1]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[0]                   ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0]           ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[3]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[0]  ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 12.377                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7] ;                        ;              ;                  ; 7.212        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7] ;                        ;              ;                  ; 5.165        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 12.430                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6] ;                        ;              ;                  ; 7.280        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6] ;                        ;              ;                  ; 5.150        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 12.456                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4] ;                        ;              ;                  ; 7.299        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4] ;                        ;              ;                  ; 5.157        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 12.552                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11] ;                        ;              ;                  ; 7.231        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11] ;                        ;              ;                  ; 5.321        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 12.591                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ;                        ;              ;                  ; 7.284        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ;                        ;              ;                  ; 5.307        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 12.657                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 7.319        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 5.338        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 12.671                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5] ;                        ;              ;                  ; 7.502        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5] ;                        ;              ;                  ; 5.169        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 12.744                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 7.490        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 5.254        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 12.749                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9] ;                        ;              ;                  ; 7.501        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9] ;                        ;              ;                  ; 5.248        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 12.797                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8] ;                        ;              ;                  ; 7.565        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8] ;                        ;              ;                  ; 5.232        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 12.799                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11] ;                        ;              ;                  ; 7.560        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[11] ;                        ;              ;                  ; 5.239        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 12.850                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[12]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12] ;                        ;              ;                  ; 7.251        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[12] ;                        ;              ;                  ; 5.599        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 12.851                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 7.500        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 5.351        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 12.929                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 7.500        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 5.429        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 12.983                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 7.566        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 5.417        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 13.006                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 7.500        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 5.506        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 13.042                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3] ;                        ;              ;                  ; 7.492        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3] ;                        ;              ;                  ; 5.550        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 13.059                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 7.566        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 5.493        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 13.063                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10] ;                        ;              ;                  ; 7.568        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[10] ;                        ;              ;                  ; 5.495        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 13.097                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2] ;                        ;              ;                  ; 7.560        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2] ;                        ;              ;                  ; 5.537        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 13.173                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 7.501        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 5.672        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 13.176                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 7.499        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 5.677        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 13.224                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 7.564        ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 5.660        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 13.306                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1] ;                        ;              ;                  ; 7.503        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1] ;                        ;              ;                  ; 5.803        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 13.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0] ;                        ;              ;                  ; 7.568        ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0] ;                        ;              ;                  ; 5.791        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.247                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 19.492       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 16.755       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 19.409       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 16.863       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.300                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 19.558       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 16.742       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.308                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[2] ;                        ;              ;                  ; 19.561       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[2] ;                        ;              ;                  ; 16.747       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.339                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 19.555       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 16.784       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.406                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[3] ;                        ;              ;                  ; 19.494       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[3] ;                        ;              ;                  ; 16.912       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.423                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 19.558       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 16.865       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 36.478                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[10] ;                        ;              ;                  ; 19.567       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[10] ;                        ;              ;                  ; 16.911       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.525                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 19.492       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 17.033       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.526                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 19.494       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 17.032       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.531                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 19.489       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 17.042       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.538                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[7] ;                        ;              ;                  ; 19.495       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[7] ;                        ;              ;                  ; 17.043       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.577                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11] ;                        ;              ;                  ; 19.559       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[11] ;                        ;              ;                  ; 17.018       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                        ; 36.582                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                           ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                          ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[11] ;                        ;              ;                  ; 19.502       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[11] ;                        ;              ;                  ; 17.080       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.588                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[12]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12] ;                        ;              ;                  ; 19.558       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[12] ;                        ;              ;                  ; 17.030       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.590                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[6] ;                        ;              ;                  ; 19.561       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[6] ;                        ;              ;                  ; 17.029       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.663                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[8] ;                        ;              ;                  ; 19.420       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[8] ;                        ;              ;                  ; 17.243       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.674                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[4] ;                        ;              ;                  ; 19.504       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[4] ;                        ;              ;                  ; 17.170       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.674                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[9] ;                        ;              ;                  ; 19.418       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[9] ;                        ;              ;                  ; 17.256       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.675                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[5] ;                        ;              ;                  ; 19.493       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[5] ;                        ;              ;                  ; 17.182       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.727                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[1] ;                        ;              ;                  ; 19.439       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[1] ;                        ;              ;                  ; 17.288       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.730                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 19.492       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 17.238       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.781                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                         ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a[0] ;                        ;              ;                  ; 19.506       ;
;  chnl_tester:test_channels[0].chnl_tester_i|fifo_out:fifo_c_unit_to_riffa|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9rj1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe17|dffe19a[0] ;                        ;              ;                  ; 17.275       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.821                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 19.557       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 17.264       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 36.836                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                                                  ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 19.490       ;
;  chnl_tester:test_channels[0].chnl_tester_i|control_unit:c_unit|fifo_in:fifo_input|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vgk1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 17.346       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                        ;
+--------------------------------------------------------------------------------------------+-----------+-------+-----------+---------+---------------------+
; Clock                                                                                      ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack                                                                           ; -35.985   ; 0.087 ; -5.210    ; 0.489   ; 0.000               ;
;  CLK1_50                                                                                   ; N/A       ; N/A   ; N/A       ; N/A     ; 9.449               ;
;  CLK2_50                                                                                   ; N/A       ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  CLK3_50                                                                                   ; N/A       ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  clk125                                                                                    ; 1.880     ; 0.182 ; N/A       ; N/A     ; 3.622               ;
;  clk50                                                                                     ; -35.985   ; 0.087 ; -5.210    ; 3.905   ; 0.000               ;
;  n/a                                                                                       ; 13.585    ; 0.746 ; N/A       ; N/A     ; N/A                 ;
;  pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; N/A       ; N/A   ; N/A       ; N/A     ; 2.000               ;
;  pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout    ; N/A       ; N/A   ; N/A       ; N/A     ; 2.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.224     ; 0.113 ; 2.846     ; 0.489   ; 3.461               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; N/A       ; N/A   ; N/A       ; N/A     ; 3.971               ;
;  refclk                                                                                    ; N/A       ; N/A   ; N/A       ; N/A     ; 4.570               ;
; Design-wide TNS                                                                            ; -7581.754 ; 0.0   ; -6067.267 ; 0.0     ; 0.0                 ;
;  CLK1_50                                                                                   ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLK2_50                                                                                   ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLK3_50                                                                                   ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clk125                                                                                    ; 0.000     ; 0.000 ; N/A       ; N/A     ; 0.000               ;
;  clk50                                                                                     ; -7581.754 ; 0.000 ; -6067.267 ; 0.000   ; 0.000               ;
;  n/a                                                                                       ; 0.000     ; 0.000 ; N/A       ; N/A     ; N/A                 ;
;  pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout    ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000     ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  refclk                                                                                    ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------+-----------+-------+-----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIE_RESET_N ; refclk     ; 2.088 ; 2.562 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+
; PCIE_RESET_N ; refclk     ; -0.784 ; -1.514 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; CLK1_50    ; 2.823 ; 2.701 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; CLK1_50    ; 2.777 ; 2.742 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; CLK1_50    ; 4.953 ; 4.944 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk     ; 6.077 ; 6.065 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk     ; 5.558 ; 5.564 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk     ; 5.719 ; 5.745 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk     ; 5.558 ; 5.564 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk     ; 5.719 ; 5.745 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; CLK1_50    ; 0.791 ; 0.819 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; CLK1_50    ; 0.746 ; 0.808 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; CLK1_50    ; 2.119 ; 1.907 ; Rise       ; clk50                                                                                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; refclk     ; 2.924 ; 2.957 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; refclk     ; 2.684 ; 2.724 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; refclk     ; 2.766 ; 2.826 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; refclk     ; 2.684 ; 2.724 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; refclk     ; 2.766 ; 2.826 ; Rise       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                                 ; RR    ; RF ; FR ; FF    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.902 ;    ;    ; 6.415 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.902 ;    ;    ; 6.415 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.902 ;    ;    ; 6.415 ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port   ; Output Port                                                                                                                                                                 ; RR    ; RF ; FR ; FF    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 2.986 ;    ;    ; 3.709 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 2.986 ;    ;    ; 3.709 ;
; PCIE_RESET_N ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 2.986 ;    ;    ; 3.709 ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[16]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[17]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLK2_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK3_50             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_RESET_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK1_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LED_R[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LED_R[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LED_R[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LED_R[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED_R[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED_R[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                                                     ; clk50                                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50                                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; clk125                                                                                    ; 0            ; 0        ; 1        ; 0        ;
; clk125                                                                                    ; clk125                                                                                    ; 1            ; 0        ; 0        ; 1        ;
; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 26           ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 219924       ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 30           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                                                     ; clk50                                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50                                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; clk125                                                                                    ; 0            ; 0        ; 1        ; 0        ;
; clk125                                                                                    ; clk125                                                                                    ; 1            ; 0        ; 0        ; 1        ;
; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 26           ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 219924       ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 30           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50                                                                                     ; 1222     ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 927      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clk50                                                                                     ; 1222     ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 927      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Jun 26 01:23:33 2017
Info: Command: quartus_sta DE2Gen1x1If64 -c DE2Gen1x1If64
Info: qsta_default_script.tcl version: #3
Warning (20013): Ignored assignments for entity "de2i_150_qsys_pcie" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de2i_150_qsys_pcie -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de2i_150_qsys_pcie -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_9rj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_vgk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: '../constr/DE2Gen1x1If64.sdc'
Warning (332174): Ignored filter at DE2Gen1x1If64.sdc(16): *|altpll_component|auto_generated|wire_pll1_clk[2] could not be matched with a net
Critical Warning (332049): Ignored create_generated_clock at DE2Gen1x1If64.sdc(16): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name clk250 -multiply_by 5 -source [get_ports {CLK1_50}] [get_nets {*|altpll_component|auto_generated|wire_pll1_clk[2]}]
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pma0|clockout} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pma0|clockout}
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE2Gen1x1If64.sdc(22): refclk*clkout could not be matched with a clock
Warning (332174): Ignored filter at DE2Gen1x1If64.sdc(22): *div0*coreclkout could not be matched with a clock
Warning (332174): Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div1* could not be matched with a clock
Info (332104): Reading SDC File: '../ip/PCIeGen1x1If64.sdc'
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(3): refclk could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at PCIeGen1x1If64.sdc(3): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk} {refclk}
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at PCIeGen1x1If64.sdc(4): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes}
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin
Warning (332049): Ignored set_false_path at PCIeGen1x1If64.sdc(6): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ]
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(8): *|PCIeGen1x1If64:*map|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at PCIeGen1x1If64.sdc(8): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*|PCIeGen1x1If64:*map|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]}
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(16): *|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr could not be matched with a keeper
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(16): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 2
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(17): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 1
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(18): *|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*] could not be matched with a keeper
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(18): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 3
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(19): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 2
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(21): *|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr could not be matched with a keeper
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(21): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 2
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(22): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 1
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(23): *|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*] could not be matched with a keeper
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(23): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 3
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(24): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 2
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0|dpclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -35.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -35.985           -7581.754 clk50 
    Info (332119):     0.224               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.880               0.000 clk125 
    Info (332119):    13.585               0.000 n/a 
Info (332146): Worst-case hold slack is 0.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.264               0.000 clk50 
    Info (332119):     0.299               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.397               0.000 clk125 
    Info (332119):     1.884               0.000 n/a 
Info (332146): Worst-case recovery slack is -5.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.210           -6067.267 clk50 
    Info (332119):     2.846               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 1.030
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.030               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     7.096               0.000 clk50 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout 
    Info (332119):     3.481               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.622               0.000 clk125 
    Info (332119):     3.977               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.813               0.000 refclk 
    Info (332119):     9.815               0.000 CLK1_50 
    Info (332119):    16.000               0.000 CLK2_50 
    Info (332119):    16.000               0.000 CLK3_50 
Info (332114): Report Metastability: Found 50 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 50
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 8.817 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0|dpclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -32.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -32.263           -6699.274 clk50 
    Info (332119):     0.821               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.033               0.000 clk125 
    Info (332119):    14.329               0.000 n/a 
Info (332146): Worst-case hold slack is 0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.271               0.000 clk50 
    Info (332119):     0.300               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.356               0.000 clk125 
    Info (332119):     1.822               0.000 n/a 
Info (332146): Worst-case recovery slack is -4.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.276           -4960.199 clk50 
    Info (332119):     3.365               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 0.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.937               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     6.294               0.000 clk50 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout 
    Info (332119):     3.461               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.626               0.000 clk125 
    Info (332119):     3.971               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.811               0.000 refclk 
    Info (332119):     9.824               0.000 CLK1_50 
    Info (332119):    16.000               0.000 CLK2_50 
    Info (332119):    16.000               0.000 CLK3_50 
Info (332114): Report Metastability: Found 50 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 50
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 9.454 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0|dpclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.127           -3209.385 clk50 
    Info (332119):     2.412               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.899               0.000 clk125 
    Info (332119):    16.166               0.000 n/a 
Info (332146): Worst-case hold slack is 0.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.087               0.000 clk50 
    Info (332119):     0.113               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.182               0.000 clk125 
    Info (332119):     0.746               0.000 n/a 
Info (332146): Worst-case recovery slack is -1.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.034           -1135.078 clk50 
    Info (332119):     5.322               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 0.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.489               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.905               0.000 clk50 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout 
    Info (332119):     3.681               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.732               0.000 clk125 
    Info (332119):     3.994               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.570               0.000 refclk 
    Info (332119):     9.449               0.000 CLK1_50 
    Info (332119):    16.000               0.000 CLK2_50 
    Info (332119):    16.000               0.000 CLK3_50 
Info (332114): Report Metastability: Found 50 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 50
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 12.377 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 1130 megabytes
    Info: Processing ended: Mon Jun 26 01:24:13 2017
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:32


