Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: clock_gen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clock_gen.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clock_gen"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : clock_gen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\smkn33\s10169\vhdl\clocking mono\clock_gen.vhd" into library work
Parsing entity <clock_gen>.
Parsing architecture <ARQ> of entity <clock_gen>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <clock_gen> (architecture <ARQ>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clock_gen>.
    Related source file is "\\smkn33\s10169\vhdl\clocking mono\clock_gen.vhd".
    Found 1-bit register for signal <clkxx>.
    Found 1-bit register for signal <clkxxx>.
    Found 1-bit register for signal <ck1us>.
    Found 1-bit register for signal <clkaq_o>.
    Found 4-bit register for signal <dv1a>.
    Found 4-bit register for signal <dv3>.
    Found 6-bit register for signal <dv1>.
    Found 4-bit adder for signal <dv1a[3]_GND_4_o_add_0_OUT> created at line 117.
    Found 4-bit adder for signal <dv3[3]_GND_4_o_add_5_OUT> created at line 121.
    Found 6-bit adder for signal <dv1[5]_GND_4_o_add_10_OUT> created at line 125.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <clock_gen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 2
 6-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 4
 4-bit register                                        : 2
 6-bit register                                        : 1
# Multiplexers                                         : 6
 4-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 2
 6-bit adder                                           : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Multiplexers                                         : 6
 4-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <clock_gen> ...
WARNING:Xst:1293 - FF/Latch <dv1a_2> has a constant value of 0 in block <clock_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dv1a_3> has a constant value of 0 in block <clock_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dv3_3> has a constant value of 0 in block <clock_gen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clkaq> in Unit <clock_gen> is equivalent to the following FF/Latch, which will be removed : <dv3_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clock_gen, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : clock_gen.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 25
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 3
#      LUT3                        : 5
#      LUT4                        : 4
#      LUT5                        : 5
#      LUT6                        : 5
#      MUXF7                       : 1
# FlipFlops/Latches                : 14
#      FDC                         : 14
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 11
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 9
# DCMs                             : 1
#      DCM_CLKGEN                  : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              14  out of  30064     0%  
 Number of Slice LUTs:                   23  out of  15032     0%  
    Number used as Logic:                23  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     23
   Number with an unused Flip Flop:       9  out of     23    39%  
   Number with an unused LUT:             0  out of     23     0%  
   Number of fully used LUT-FF pairs:    14  out of     23    60%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    186     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLKFX                              | BUFG                   | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.536ns (Maximum Frequency: 282.793MHz)
   Minimum input arrival time before clock: 2.609ns
   Maximum output required time after clock: 4.588ns
   Maximum combinational path delay: 2.179ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKFX'
  Clock period: 3.536ns (frequency: 282.793MHz)
  Total number of paths / destination ports: 108 / 14
-------------------------------------------------------------------------
Delay:               3.536ns (Levels of Logic = 3)
  Source:            dv1_5 (FF)
  Destination:       dv1_4 (FF)
  Source Clock:      CLKFX rising
  Destination Clock: CLKFX rising

  Data Path: dv1_5 to dv1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.002  dv1_5 (dv1_5)
     LUT3:I0->O            3   0.205   0.651  PWR_4_o_ck1us_AND_6_o11 (PWR_4_o_ck1us_AND_6_o1)
     LUT6:I5->O            2   0.205   0.721  PWR_4_o_ck1us_AND_6_o1 (PWR_4_o_ck1us_AND_6_o)
     LUT4:I2->O            1   0.203   0.000  Mmux_dv1[5]_GND_4_o_mux_14_OUT51 (dv1[5]_GND_4_o_mux_14_OUT<4>)
     FDC:D                     0.102          dv1_4
    ----------------------------------------
    Total                      3.536ns (1.162ns logic, 2.374ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKFX'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              2.609ns (Levels of Logic = 1)
  Source:            dcmrst_i (PAD)
  Destination:       clkaq (FF)
  Destination Clock: CLKFX rising

  Data Path: dcmrst_i to clkaq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   0.957  dcmrst_i_IBUF (dcmrst_i_IBUF)
     FDC:CLR                   0.430          clkaq
    ----------------------------------------
    Total                      2.609ns (1.652ns logic, 0.957ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKFX'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.588ns (Levels of Logic = 2)
  Source:            clkaq (FF)
  Destination:       clka_o (PAD)
  Source Clock:      CLKFX rising

  Data Path: clkaq to clka_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  clkaq (clkaq)
     INV:I->O              3   0.206   0.650  clka_o1_INV_0 (clkab_o_OBUF)
     OBUF:I->O                 2.571          clka_o_OBUF (clka_o)
    ----------------------------------------
    Total                      4.588ns (3.224ns logic, 1.364ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.179ns (Levels of Logic = 1)
  Source:            dcmrst_i (PAD)
  Destination:       DCM_CLKGEN_inst:RST (PAD)

  Data Path: dcmrst_i to DCM_CLKGEN_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   0.957  dcmrst_i_IBUF (dcmrst_i_IBUF)
    DCM_CLKGEN:RST             0.000          DCM_CLKGEN_inst
    ----------------------------------------
    Total                      2.179ns (1.222ns logic, 0.957ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKFX
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKFX          |    3.536|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.32 secs
 
--> 

Total memory usage is 268984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

