C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/mipidphy2cmos.v {0 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/mipidphy2cmos.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module mipidphy2cmos
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/mipidphy2cmos.v(42): (vlog-2388) 'rx_payload_en' already declared in this scope (mipidphy2cmos) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/mipidphy2cmos.v(19).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/mipidphy2cmos.v(172): (vlog-2388) 'debug' already declared in this scope (mipidphy2cmos) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/mipidphy2cmos.v(22).

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_dphy_rx.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_dphy_rx.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module csi_dphy_rx_dphy_rx

Top level modules:
	csi_dphy_rx_dphy_rx

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v {0 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module gpif_interface_top
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(126): (vlog-2388) 'cur_gpif_st' already declared in this scope (gpif_interface_top) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(85).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(132): (vlog-2388) 'send_traling_zlp' already declared in this scope (gpif_interface_top) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(93).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(133): (vlog-2388) 'send_leading_zlp' already declared in this scope (gpif_interface_top) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(94).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(134): (vlog-2388) 'vid_frame_end' already declared in this scope (gpif_interface_top) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(92).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(139): (vlog-2388) 'buf_done_o' already declared in this scope (gpif_interface_top) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(86).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(141): (vlog-2388) 'fifo_ae' already declared in this scope (gpif_interface_top) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_top.v(90).

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/camera_data_gen.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/camera_data_gen.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module camera_data_gen

Top level modules:
	camera_data_gen

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/rx_dphy_ip.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/rx_dphy_ip.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module rx_dphy_ip

Top level modules:
	rx_dphy_ip

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_capture_ctrl.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_capture_ctrl.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module csi_dphy_rx_capture_ctrl

Top level modules:
	csi_dphy_rx_capture_ctrl

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/csi_dphy_rx/src/beh_rtl/capture_ctrl_beh.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/csi_dphy_rx/src/beh_rtl/capture_ctrl_beh.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module capture_ctrl

Top level modules:
	capture_ctrl

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/mipi_ip_reset_manager.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/mipi_ip_reset_manager.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module mipi_ip_reset_manager

Top level modules:
	mipi_ip_reset_manager

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v {0 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module bus_driver
-- Compiling module clk_driver
-- Compiling module csi2_model
-- Compiling module dsi_model
-- Compiling module tb
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(154): (vlog-2730) Undefined variable: 'reset_n_i'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(157): (vlog-2730) Undefined variable: 'capture_en_o'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(158): (vlog-2730) Undefined variable: 'clk_byte_fr_i'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(165): (vlog-2730) Undefined variable: 'bd3_o'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(165): (vlog-2730) Undefined variable: 'bd2_o'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(165): (vlog-2730) Undefined variable: 'bd1_o'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(165): (vlog-2730) Undefined variable: 'bd0_o'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(265): (vlog-2730) Undefined variable: 'reset_n_i'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(268): (vlog-2730) Undefined variable: 'payload_en_o'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(273): (vlog-2730) Undefined variable: 'wc_o'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(276): (vlog-2730) Undefined variable: 'clk_byte_fr_i'.
** Error: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/testbench/csi_dphy_rx_tb.v(277): (vlog-2730) Undefined variable: 'payload_o'.

} {8.0 20.0} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module csi_dphy_rx

Top level modules:
	csi_dphy_rx

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/vid_buf_fifo/vid_fifo/vid_fifo.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/vid_buf_fifo/vid_fifo/vid_fifo.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module vid_fifo

Top level modules:
	vid_fifo

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/pll/pll.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/pll/pll.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module pll

Top level modules:
	pll

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/vid_buf_mod.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/vid_buf_mod.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module vid_buf_mod

Top level modules:
	vid_buf_mod

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/reset_bridge.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/reset_bridge.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module reset_bridge

Top level modules:
	reset_bridge

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/histo_serializer.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/histo_serializer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module Serializer

Top level modules:
	Serializer

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_rx_global_ctrl.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_rx_global_ctrl.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module csi_dphy_rx_rx_global_ctrl

Top level modules:
	csi_dphy_rx_rx_global_ctrl

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/csi_dphy_rx/src/beh_rtl/rx_global_ctrl_beh.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/csi_dphy_rx/src/beh_rtl/rx_global_ctrl_beh.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module rx_global_ctrl
-- Compiling module oh337fd

Top level modules:
	rx_global_ctrl

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/byte_pixel/byte_pixel.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/byte_pixel/byte_pixel.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module byte_pixel

Top level modules:
	byte_pixel

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/histo_calc.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/histo_calc.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module histogram2

Top level modules:
	histogram2

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/byte_pixel/byte2pix/byte2pix.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/byte_pixel/byte2pix/byte2pix.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module byte2pix

Top level modules:
	byte2pix

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/histo_module_tb.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/histo_module_tb.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module camera_pipeline_tb

Top level modules:
	camera_pipeline_tb

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_dphy_rx_wrap.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_dphy_rx_wrap.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module csi_dphy_rx_dphy_rx_wrap

Top level modules:
	csi_dphy_rx_dphy_rx_wrap

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/csi_dphy_rx/src/beh_rtl/dphy_rx_wrap_beh.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/csi_dphy_rx/src/beh_rtl/dphy_rx_wrap_beh.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module dphy_rx_wrap
-- Compiling module ea6265f
-- Compiling module zkf4a2e
-- Compiling module faeb128
-- Compiling module nr7bafa
-- Compiling module pfd713e
-- Compiling module tw433a

Top level modules:
	dphy_rx_wrap

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/ping_pong_buffer/ping_pong_buffer.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/ping_pong_buffer/ping_pong_buffer.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module ping_pong_buffer

Top level modules:
	ping_pong_buffer

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/vid_buf_fifo/vid_buf_fifo.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/vid_buf_fifo/vid_buf_fifo.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module vid_buf_fifo

Top level modules:
	vid_buf_fifo

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v {0 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module topmod
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(218): (vlog-2388) 'buf_done_o' already declared in this scope (topmod) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(40).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(248): (vlog-2388) 'still_cap_en_osc' already declared in this scope (topmod) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(237).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(285): (vlog-2388) 'cam_fifo_overflow' already declared in this scope (topmod) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(38).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(391): (vlog-2388) 'img_size' already declared in this scope (topmod) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(345).
** Warning: C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(391): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(393): (vlog-2388) 'img_height' already declared in this scope (topmod) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(239).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(395): (vlog-2388) 'img_width' already declared in this scope (topmod) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(238).
** Error (suppressible): C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(411): (vlog-2388) 'cam_clk' already declared in this scope (topmod) at C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/topmod.v(41).

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_soft_dphy_rx.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_soft_dphy_rx.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module csi_dphy_rx_soft_dphy_rx

Top level modules:
	csi_dphy_rx_soft_dphy_rx

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/csi_dphy_rx/src/beh_rtl/soft_dphy_rx_beh.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/dphy_rx_eval/csi_dphy_rx/src/beh_rtl/soft_dphy_rx_beh.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module soft_dphy_rx
-- Compiling module zxcd2d7
-- Compiling module je25865

Top level modules:
	soft_dphy_rx

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/histo_module.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/histo_module.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module histogram_module

Top level modules:
	histogram_module

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_mod.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/rtl/gpif_interface_mod.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module gpif_interface_mod

Top level modules:
	gpif_interface_mod

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/intermediate_dc_fifo/intermediate_dc_fifo.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/intermediate_dc_fifo/intermediate_dc_fifo.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module intermediate_dc_fifo

Top level modules:
	intermediate_dc_fifo

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_dphy_wrapper.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/rx_dphy_ip/csi_dphy_rx/csi_dphy_rx_dphy_wrapper.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module csi_dphy_rx_dphy_wrapper

Top level modules:
	csi_dphy_rx_dphy_wrapper

} {} {}} C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/byte_pixel/byte2pix/byte2pix_byte2pixel.v {1 {vlog -work work -stats=none C:/Users/openwater/Projects/gen3-cam-fw/crosslink_U3v_Project/u3v_live_aud_nd_vid_explorer_des/source/ip/byte_pixel/byte2pix/byte2pix_byte2pixel.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
-- Compiling module byte2pix_byte2pixel

Top level modules:
	byte2pix_byte2pixel

} {} {}}
