// Seed: 2445182123
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    output tri1  id_2,
    output uwire id_3,
    input  wand  id_4,
    input  wor   id_5
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    output tri0 id_4
);
  assign id_4 = id_1 ? -1 : id_0;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    output wand id_6,
    output tri id_7,
    input tri0 id_8,
    output tri1 id_9,
    input uwire id_10,
    input wand id_11,
    input supply0 id_12,
    output tri0 id_13,
    output tri id_14,
    input tri1 id_15,
    output tri1 id_16,
    input tri1 id_17,
    input supply0 id_18,
    output wire id_19,
    output wor id_20
    , id_22
);
  wire id_23;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_19,
      id_6,
      id_11,
      id_0
  );
endmodule
