read -sv run_verilog_mid/adder_32b_18_80_ac52fa346c53dc1e91a3d3ddc43806d7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_80_ac52fa346c53dc1e91a3d3ddc43806d7_yosys.v
