FunctionalPartition,InstancePer,CounterPrefix,CounterName,CounterType,CounterGroup,SignalWidth,Implementation,InstanceNum,CounterNameLegacy,type(P/C/CC),code,Description,RtlSignalPath,Note
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_VLSU_INSTR_NUM_A,WORKLOAD,0,1,MDL/EMU/SI,4,opbuff_a_issue_lsu,P,0,Issued VLSU instr number from OpBuf port A. Throughput 0.5 (16 thread each cycle)per cycle accumulate (half wave for same instr can be issued from different ports),,PC(Fused Stream PC) -> PC
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_VFP_INSTR_NUM_A,WORKLOAD,0,1,MDL/EMU/SI,4,opbuff_a_issue_vfp,P,1,Issue VFP instr number form OpBuf port A. Throughput 2x16 lane,,PG(Fused Stream Multiprocessor) -> NA
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_VLSU_STALL_CYCLE_A,CYCLE,0,1,EMU/SI,4,opbuff_a_lsu_hazard,P,2,VLSU stall OpBuf port A cycle count,,PU(Fused Stream Processor) -> PU
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_SFU_INSTR_NUM_B,WORKLOAD,0,1,MDL/EMU/SI,4,opbuff_b_issue_sfu,P,3,Issued SFU instr number from OpBuf port B. throughpu 16 lane per PU,,Core(Fused Stream Element) -> Core
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_VFP_INSTR_NUM_B,WORKLOAD,0,1,MDL/EMU/SI,4,opbuff_b_issue_vfp,P,4,issued VFP instr number from OpBuf port B.,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_SFU_STALL_CYCLE_B,CYCLE,0,1,EMU/SI,4,opbuff_b_sfu_hazard,P,5,SFU stall OpBuf port B cycle count,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_VLSU_INSTR_NUM_C,WORKLOAD,0,1,MDL/EMU/SI,4,opbuff_c_issue_lsu,P,6,Issued VLSU instr number from OpBuf port C. Throughput 0.5 (16 thread each cycle),,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_VINT_INSTR_NUM_C,WORKLOAD,0,1,MDL/EMU/SI,4,opbuff_c_issue_vint,P,7,Issue VINT instr number form OpBuf port C. Throughput 0.5 (16 threads per cycle),,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_VLSU_STALL_CYCLE_C,CYCLE,0,1,MDL/EMU/SI,4,opbuff_c_lsu_hazard,P,8,VLSU stall OpBuf port C cycle count,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_FILLED_ENTRY_TOTAL,WORKLOAD,0,OP_BUFF_BITS,EMU/SI,4,opbuff_waterline[`OP_BUFF_BITS:0],C,34,records the filled instr entry in the OpBuf,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_FILLED_ENTRY_VLSU,WORKLOAD,,,,4,opbuff_lsu_half_entry_num[`OP_BUFF_BITS*2:0],C,35,,,Why half entry then * 2？(half wave)
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_FILLED_ENTRY_SFU,WORKLOAD,,,,4,opbuff_sfu_half_entry_num[`OP_BUFF_BITS*2:0],C,36,,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_FILLED_ENTRY_VINT,WORKLOAD,,,,4,opbuff_vint_half_entry_num[`OP_BUFF_BITS*2:0],C,37,,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_FILLED_ENTRY_VFP,WORKLOAD,,,,4,opbuff_vfp_half_entry_num[`OP_BUFF_BITS*2:0],C,38,,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_READY_ENTRY_VLSU,WORKLOAD,,,,4,opbuff_lsu_ready_half_entry_num[`OP_BUFF_BITS*2:0],C,39,,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_READY_ENTRY_SFU,WORKLOAD,,,,4,opbuff_sfu_ready_half_entry_num[`OP_BUFF_BITS*2:0],C,40,,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_READY_ENTRY_VINT,WORKLOAD,,,,4,opbuff_vint_ready_half_entry_num[`OP_BUFF_BITS*2:0],C,41,,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_READY_ENTRY_VFP,WORKLOAD,,,,4,opbuff_vfp_ready_half_entry_num[`OP_BUFF_BITS*2:0],C,42,,,
Core,OpBuf,PC{m}_PG{n}_PU{o}_Core{p},OPBUF_OPRAND_REQ_NUM,WORKLOAD,,,,4,reg_req_num[5:0],C,43,operand request num(granularity 4 byte) of 2 instrs from 2 input ports of opBuf,,why 6 bit？
Core,iBuff,PC{m}_PG{n}_PU{o}_Core{p},IBUF_SCALAR_INSTR_NUM,WORKLOAD,,,,4,ibuff_scalar_fire[$clog2(`NUM_SALU):0],C,44,,,NUM_SALU = 1/2/3
Core,iBuff,PC{m}_PG{n}_PU{o}_Core{p},IBUF_VECTOR_INSTR_NUM,WORKLOAD,,,,4,ibuff_vec_fire[$clog2(`NUM_VEC_DISP):0],C,45,,,NUM_VEC_DISP =2
Core,iBuff,PC{m}_PG{n}_PU{o}_Core{p},IBUF_READY_WAVE_NUM_VECTOR,,,5,,4,ibuff_vec_ready[`CORE_WARPS_BITS:0],C,46,,,OPBuf Unfull？？
Core,iBuff,PC{m}_PG{n}_PU{o}_Core{p},IBUF_CSR_STALL_CYCLE,,,,,4,ibuff_vec_csr_hazard[`CORE_WARPS_BITS:0],C,47,,,COREWARPS_BITS = 5
Core,iBuff,PC{m}_PG{n}_PU{o}_Core{p},IBUF_ALU_STALL_CYCLE,,,,,4,ibuff_vec_alu_hazard[`CORE_WARPS_BITS:0],C,48,,,IBUF  OPBUF STALL?
Core,iBuff,PC{m}_PG{n}_PU{o}_Core{p},IBUF_MEM_STALL_CYCLE,,,,,4,ibuff_vec_mem_hazard[`CORE_WARPS_BITS:0],C,49,,,
Core,iBuff,PC{m}_PG{n}_PU{o}_Core{p},IBUF_READY_WAVE_NUM_SCALAR,,,,,4,ibuff_scalar_ready[`CORE_WARPS_BITS:0],C,50,,,
Core,iBuff,PC{m}_PG{n}_PU{o}_Core{p},IBUF_SGPR_STALL_CYCLE,,,,,4,ibuff_scalar_data_hazard[`CORE_WARPS_BITS:0],C,51,,,
Core,iBuff,PC{m}_PG{n}_PU{o}_Core{p},IBUF_FILLED_ENTRY_TOTAL,WORKLOAD,,,,4,ibuff_waterline[`CORE_WARPS_BITS+`WARP_IBUFF_BITS:0],C,52,,,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_L0IMISS,WORKLOAD,,,,4,ifetch_icache_miss_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,53,"records the pending wave number in ifetch, due to l0i miss",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_MFENCE,WORKLOAD,,,,4,ifetch_mfence_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,54,"records the pending wave number in ifetch, due to mfence",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_SYNC,WORKLOAD,,,,4,ifetch_sync_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,55,"records the pending wave number in ifetch, due to sync instr",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_BRANCH,WORKLOAD,,,,4,ifetch_branch_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,56,"records the pending wave number in ifetch, due to branch instr",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_EXIT,WORKLOAD,,,,4,ifetch_exit_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,57,"records the pending wave number in ifetch, due to exit instr",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_DMA,WORKLOAD,,,,4,ifetch_dma_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,58,"records the pending wave number in ifetch, due to dma instr",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_NOP,WORKLOAD,,,,4,ifetch_nop_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,59,"records the pending wave number in ifetch, due to nop instr",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_SHARED_ORDER,WORKLOAD,,,,4,ifetch_sm_order_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,60,"records the pending wave number in ifetch, due to sm ordering ?",,What does order mean? Conflict?
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_GLOBAL_ORDER,WORKLOAD,,,,4,ifetch_l1d_order_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,61,"records the pending wave number in ifetch, due to ",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_PRIVATE_ORDER,WORKLOAD,,,,4,ifetch_scratch_order_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,62,"records the pending wave number in ifetch, due to ",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_FLAT_ORDER,WORKLOAD,,,,4,ifetch_flat_order_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,63,"records the pending wave number in ifetch, due to  ",,what does fly over mean? 
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_GLOBAL_OUTSTANDING_FULL,WORKLOAD,,,,4,ifetch_l1d_fly_over_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,64,"records the pending wave number in ifetch, due to OUTSTANDING FULL",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_SHARED_OUTSTAND_FULL,WORKLOAD,,,,4,ifetch_sm_fly_over_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,65,"records the pending wave number in ifetch, due to ",,
Core,iFetch,PC{m}_PG{n}_PU{o}_Core{p},IFETCH_PENDING_WARP_NUM_BY_PRIVATE_OUTSTAND_FULL,WORKLOAD,,,,4,ifetch_scratch_fly_over_stall_warps_num[`CORE_WARPS_SUB_BITS:0],C,66,"records the pending wave number in ifetch, due to ",,
Core,l0i,PC{m}_PG{n}_PU{o}_Core{p},L0I_INSTR_FETCH_REQ_NUM,WORKLOAD,,,,4,ifetch_req_num[`FETCH_WIDTH_BITS:0],C,67,,,
Core,l0i,PC{m}_PG{n}_PU{o}_Core{p},L0I_INSTR_FETCH_HIT_NUM,WORKLOAD,,,,4,l0i_hit_num[`FETCH_WIDTH_BITS:0],C,68,,,
Core,regCache,PC{m}_PG{n}_PU{o}_Core{p},VGPR_READ_REQ_NUM,WORKLOAD,,,,4,reg_read_vrf_num[$clog2(`VRF_BANK_NUM):0],C,69,,,
Core,regCache,PC{m}_PG{n}_PU{o}_Core{p},VGPR_WRITE_REQ_NUM,WORKLOAD,,,,4,reg_write_vrf_num[$clog2(`VRF_BANK_NUM):0],C,70,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_PRIVATE_LD_INSTR_NUM,WORKLOAD,,,,4,lsu_scratch_ld,P,56,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_FLAT_LD_INSTR_NUM,WORKLOAD,,,,4,lsu_flat_ld,P,57,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_GLOBAL_LD_INSTR_NUM,WORKLOAD,,,,4,lsu_global_ld,P,58,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_SHARED_LD_INSTR_NUM,WORKLOAD,,,,4,lsu_sm_ld,P,59,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_PRIVATE_ST_INSTR_NUM,WORKLOAD,,,,4,lsu_scratch_st,P,60,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_FLAT_ST_INSTR_NUM,WORKLOAD,,,,4,lsu_flat_st,P,61,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_GLOBAL_ST_INSTR_NUM,WORKLOAD,,,,4,lsu_global_st,P,62,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_SHARED_ST_INSTR_NUM,WORKLOAD,,,,4,lsu_sm_st,P,63,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_FLAT_ATOM_INSTR_NUM,WORKLOAD,,,,4,lsu_flat_amo,P,64,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_GLOBAL_ATOM_INSTR_NUM,WORKLOAD,,,,4,lsu_global_amo,P,65,,,
Core,lsu,PC{m}_PG{n}_PU{o}_Core{p},LSU_SHARED_ATOM_INSTR_NUM,WORKLOAD,,,,4,lsu_sm_amo,P,66,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VINT_SHIFT_INSTR_NUM,WORKLOAD,,,,4,vint_b64_shift_enable,P,9,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VINT_CMP_INSTR_NUM,WORKLOAD,,,,4,vint_int_cmp_enable,P,10,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VINT_MAC_INSTR_NUM,WORKLOAD,,,,4,vint_int_mac_enable,P,11,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VINT_FFB_INSTR_NUM,WORKLOAD,,,,4,vint_vffb_b32_enable,P,12,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VINT_BCNT_INSTR_NUM,WORKLOAD,,,,4,vint_vbcnt_b32_enable,P,13,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VINT_READLANE_INSTR_NUM,WORKLOAD,,,,4,vint_vreadlane_enable,P,14,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VINT_WRITELANE_INSTR_NUM,WORKLOAD,,,,4,vint_vwritelane_enable,P,15,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VINT_BPERMUTE_INSTR_NUM,WORKLOAD,,,,4,vint_vbpermute_enable,P,16,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VINT_PERMUTE_INSTR_NUM,WORKLOAD,,,,4,vint_vperm_byte_enable,P,17,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_LOGIC_INSTR_NUM,WORKLOAD,,,,2,vfp_comb_logic_enable_0,P,18,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_FREXP_INSTR_NUM,WORKLOAD,,,,2,vfp_vfrexp_enable_0,P,19,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_LDEXP_INSTR_NUM,WORKLOAD,,,,2,vfp_vldexp_enable_0,P,20,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_CLS_FP32_INSTR_NUM,WORKLOAD,,,,2,vfp_fp32_cls_enable_0,P,21,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_CLS_FP16_INSTR_NUM,WORKLOAD,,,,2,vfp_fp16_cls_enable_0,P,22,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_CLS_BF16_INSTR_NUM,WORKLOAD,,,,2,vfp_bf16_cls_enable_0,P,23,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_MINMAX_BF16_INSTR_NUM,WORKLOAD,,,,2,vfp_bf16_minmax_enable_0,P,24,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_CMP_FPMIX_INSTR_NUM?,WORKLOAD,,,,2,vfp_fp_mix_cmp_enable_0,P,25,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_MAC_BF16_INSTR_NUM,WORKLOAD,,,,2,vfp_bf16_mac_enable_0,P,26,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_MAC_FP32_INSTR_NUM,WORKLOAD,,,,2,vfp_fp32_mix_mac_enable_0,P,27,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_FUSED_INT2FP_INSTR_NUM,WORKLOAD,,,,2,vfp_int_to_fp_fused_enable_0,P,28,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_FUSED_FP2INT_INSTR_NUM,WORKLOAD,,,,2,vfp_fp_to_int_fused_enable_0,P,29,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_FP2FP32_INSTR_NUM,WORKLOAD,,,,2,vfp_fp_to_fp32_enable_0,P,30,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_FP322FP_INSTR_NUM,WORKLOAD,,,,2,vfp_fp32_to_fp_enable_0,P,31,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_E4M32FP_INSTR_NUM,WORKLOAD,,,,2,vfp_e4m3_to_fp_enable_0,P,32,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_E5M22FP_INSTR_NUM,WORKLOAD,,,,2,vfp_e5m2_to_fp_enable_0,P,33,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_FP_RND_CTRL_INSTR_NUM,WORKLOAD,,,,2,vfp_fp_rnd_ctrl_enable_0,P,34,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_DIV_FIXUP_INSTR_NUM,WORKLOAD,,,,2,vfp_div_fixup_enable_0,P,35,,,
Core,valu,PC{m}_PG{n}_PU{o}_Core{p},VFP{j}_DIV_SCALE_INSTR_NUM,WORKLOAD,,,,2,vfp_div_scale_enable_0,P,36,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_MISS_FILL_NUM,WORKLOAD,,,,,l1d_axi_r_fire,P,73,,,
PU,l1d,PC{m}_PG{n}_PU{o},AXI_L1D_RDATA_STALL_CYCLE,CYCLE,,,,,l1d_axi_r_hazard,P,74,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_AXI_RD_REQ_NUM,WORKLOAD,,,,,l1d_axi_ar_fire,P,75,There will have serveral miss requestS merged to one AXI request,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_AXI_RDREQ_STALL_CYCLE,CYCLE,,,,,l1d_axi_ar_hazard,P,76,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_MISS_DATA_WR_NUM,WORKLOAD,,,,,l1d_axi_w_fire,P,77,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_AXI_WDATA_STALL_CYCLE,CYCLE,,,,,l1d_axi_w_hazard,P,78,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_MISS_DATA_WR_BYTE_NUM,WORKLOAD,,,,,l1d_axi_w_byte[$clog2(`L1_DCACHE_AXI_W_DATA_WIDTH/8):0],C,105,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_MISS_WR_REQ_NUM,WORKLOAD,,,,,l1d_axi_aw_fire,P,79,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_AXI_WRREQ_STALL_CYCLE,CYCLE,,,,,l1d_axi_aw_hazard,P,80,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_MISS_RESP_NUM,WORKLOAD,,,,,l1d_axi_b_fire,P,81,,,
PU,l1d,PC{m}_PG{n}_PU{o},AXI_L1D_RESP_STALL_CYCLE,CYCLE,,,,,l1d_axi_b_hazard,P,82,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_COM_MSHR_FILLED_ENTRY,,,,,,l1d_com_mshr_usage[`L1_DCACHE_GET_ID_WIDTH:0],C,106,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_TAG_MSHR_FILLED_ENTRY,,,,,,l1d_tag_mshr_usage[`L1_DCACHE_GET_ID_WIDTH:0],C,107,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_SCALAR_MGBF_FILLED_ENTRY,,,,,,l1d_sca_mgbf_usage[`L1_DCACHE_SCA_BFN_WIDTH:0],C,108,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_VECTOR_SPT_MGBF_FILLED_ENTRY,,,,,,l1d_vec_spt_mgbf_usage[`L1_DCACHE_SPT_BFN_WIDTH:0],C,109,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_VECTOR_COM_MGBUF_FILLED_ENTRY,,,,,,l1d_vec_com_mgbf_usage[`L1_DCACHE_COM_BFN_WIDTH:0],C,110,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_STBF{i}_FILLED_ENTRY,,,,,2,l1d_stbf_0_usage[`L1_DCACHE_STBF_ID_WIDTH:0],C,111,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_MISS_RESP_BUF_FILLED_ENTRY,WORKLOAD,,,,,l1d_miss_resp_buffer_usage[2:0],C,113,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_VEC_REPLAY_BUF_FILLED_ENTRY,WORKLOAD,,,,,l1d_vec_replay_buffer_usage[`L1_DCACHE_RPBF_WIDTH:0],C,114,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_READ_REQ_NUM,WORKLOAD,,,,1,l1d_vec_load_valid,P,83,Cache line granularity ,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_READ_HIT_WITHOUT_CONFLICT_NUM,WORKLOAD,,,,,l1d_vec_load_hit_not_conflict,P,84,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_READ_REPLAY_BY_MSHR_ALLOC_FAIL,WORKLOAD,,,,,l1d_vec_load_replay_by_mshr_alloc_fail,P,85,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_READ_REPLAY_BY_BANK_CONFLICT,WORKLOAD,,,,,l1d_vec_load_replay_by_bank_conflict,P,86,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_READ_REPLAY_BY_RESP_NACK,WORKLOAD,,,,,l1d_vec_load_replay_by_resp_nack,P,87,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_READ_MSHR_ALLOC_SUCCESS,WORKLOAD,,,,,l1d_vec_load_mshr_alloc_success,P,88,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_READ_MERGE_BY_MSHR,WORKLOAD,,,,,l1d_vec_load_merge_by_mshr,P,89,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_WRITE_REQ_NUM,WORKLOAD,,,,,l1d_vec_store_valid,P,90,Cache line granularity ,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_WRITE_HIT_NUM,WORKLOAD,,,,,l1d_vec_store_hit,P,91,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_WRITE_REPLAY_NUM,WORKLOAD,,,,,l1d_vec_store_replay,P,92,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_REQ_NUM,WORKLOAD,,,,,l1d_req_fire,P,93,,,
PU,l1d,PC{m}_PG{n}_PU{o},LSU_L1D_WRITE_STALL_CYCLE,CYCLE,,,,,l1d_req_st_hazard,P,94,,,
PU,l1d,PC{m}_PG{n}_PU{o},LSU_L1D_READ_STALL_CYCLE,CYCLE,,,,,l1d_req_ld_hazard,P,95,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_READ_REQ_NUM,WORKLOAD,,,,,l1d_wb_fire,P,96,,,
PU,l1d,PC{m}_PG{n}_PU{o},L1D_READ_BYTE_NUM,WORKLOAD,,,,,l1d_wb_byte[$clog2(`DLEN/8):0],C,115,,,
PU,sm,PC{m}_PG{n}_PU{o},SM_WRITE_REQ_NUM,WORKLOAD,,,,,sm_wr_req_num[5:0],C,116,,,
PU,sm,PC{m}_PG{n}_PU{o},SM_READ_REQ_NUM,WORKLOAD,,,,,sm_rd_req_num[5:0],C,117,,,
PU,sm,PC{m}_PG{n}_PU{o},SM_ATOM_REQ_NUM,WORKLOAD,,,,,sm_atomic_req_num[5:0],C,118,,,
PU,sm,PC{m}_PG{n}_PU{o},LSUSM_SM_STALL_CYCLE,CYCLE,,,,,sm_req_hazard_num[5:0],C,119,,,
PU,sm,PC{m}_PG{n}_PU{o},SM_LSUSM_STALL_CYCLE,CYCLE,,,,,sm_rsp_hazard_num[5:0],C,120,,,
PU,l1i,PC{m}_PG{n}_PU{o},L1I_READ_REQ_NUM,WORKLOAD,,,,,l0i_req_num,P,97,,,
PU,l1i,PC{m}_PG{n}_PU{o},L1I_HIT_REQ_NUM,WORKLOAD,,,,,l1i_hit_num,P,98,,,
PU,l1i,PC{m}_PG{n}_PU{o},L1I_AXI_RD_REQ_NUMN,WORKLOAD,,,,,l1i_axi_ar_fire,P,99,There will have serveral miss requestS merged to one AXI request,,
PU,l1i,PC{m}_PG{n}_PU{o},L1I_AXI_RD_REQ_STALL_CYCLE,CYCLE,,,,,l1i_axi_ar_hazard,P,100,,,
PU,l1i,PC{m}_PG{n}_PU{o},AXI_L1I_MISS_FILL_NUM,WORKLOAD,,,,,l1i_axi_r_fire,P,101,,,
PU,l1i,PC{m}_PG{n}_PU{o},AXI_L1I_RDATA_STALL_CYCLE,CYCLE,,,,,l1i_axi_r_hazard,P,102,,,
PU,l1i,PC{m}_PG{n}_PU{o},L1I_MSHR_FILLED_ENTRY,WORKLOAD,,,,,l1i_mshr_usage[4:0],C,121,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_EXP_INSTR_NUM,WORKLOAD,,,,,vsfu_exe_exp,P,103,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_LOG_INSTR_NUM,WORKLOAD,,,,,vsfu_exe_log,P,104,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_RCP_INSTR_NUM,WORKLOAD,,,,,vsfu_exe_rcp,P,105,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_SQRT_INSTR_NUM,WORKLOAD,,,,,vsfu_exe_sqrt,P,106,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_SIN_INSTR_NUM,WORKLOAD,,,,,vsfu_exe_sin,P,107,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_COS_INSTR_NUM,WORKLOAD,,,,,vsfu_exe_cos,P,108,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_DIV_FP32_INSTR_NUM,WORKLOAD,,,,,vsfu_fp32_div,P,109,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_VLD_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_sfu_vld,P,110,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_SWB_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_sfu_swb,P,111,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_VWB_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_sfu_vwb,P,112,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_RCP_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_recip_enable,P,113,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_SQRT_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_sqrt_enable,P,114,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_MADD_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_madd_enable,P,115,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_CLS_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_cls_enable,P,116,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_FREXP_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_frexp_enable,P,117,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP642I32_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_to_i32_enable,P,118,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP642FP32_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_to_f32_enable,P,119,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP322FP64_INSTR_NUM,WORKLOAD,,,,,vsfu_f32_to_fp64_enable,P,120,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_I322FP64_INSTR_NUM,WORKLOAD,,,,,vsfu_i32_to_fp64_enable,P,121,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_RNDCTRL_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_rnd_ctrl_enable,P,122,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_CMP_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_cmp_enable,P,123,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_IDEXP_INSTR_NUM,WORKLOAD,,,,,vsfu_fp64_ldexp_enable,P,124,,,
PU,sfu,PC{m}_PG{n}_PU{o},Core_SFU_FP32_STALL_CYCLE,CYCLE,,,,,sfu_fp32_hazard,P,125,all Core stalls SFU return result,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP32_INSTR_NUM,WORKLOAD,,,,,sfu_fp32_fire,P,126,,,
PU,sfu,PC{m}_PG{n}_PU{o},Core_SFU_FP64_STALL_CYCLE,CYCLE,,,,,sfu_fp64_hazard,P,127,,,
PU,sfu,PC{m}_PG{n}_PU{o},SFU_FP64_INSTR_NUM,WORKLOAD,,,,,sfu_fp64_fire,P,128,,,
PU,dma,PC{m}_PG{n}_PU{o},DMA_SM2GM_CUT_NUM,WORKLOAD,,,,,dma_cutted_sm2gm_num[5:0],C,122,,,
PU,dma,PC{m}_PG{n}_PU{o},DMA_GM2SM_CUT_NUM,WORKLOAD,,,,,dma_cutted_gm2sm_num[5:0],C,123,,,
PU,dma,PC{m}_PG{n}_PU{o},DMA_SM2GM_CMD_FIFO_FILLED_ENTRY,WORKLOAD,,,,,dma_sm2gm_cmd_fifo_num[$clog2(`GM_WR_CMD_DEPTH):0],C,124,,,
PG,l2i,PC{m}_PG{n},L2I_REQ_NUM,WORKLOAD,,,,,l1i_req_num[$clog2(`NUM_PU):0],C,127,,,
PG,l2i,PC{m}_PG{n},L2I_HIT_NUM,WORKLOAD,,,,,l2i_hit_num[$clog2(`NUM_PU):0],C,128,,,
PG,l2i,PC{m}_PG{n},AXI_L2I_MISS_FILL_NUM,WORKLOAD,,,,,l2i_axi_r_fire,P,125,,,
PG,l2i,PC{m}_PG{n},AXI_L2I_RDATA_STALL_CYCLE,CYCLE,,,,,l2i_axi_r_hazard,P,126,,,
PG,l2i,PC{m}_PG{n},L2I_AXI_RD_REQ_NUM,WORKLOAD,,,,,l2i_axi_ar_fire,P,127,,,
PG,l2i,PC{m}_PG{n},L2I_AXI_RDREQ_STALL_CYCLE,CYCLE,,,,,l2i_axi_ar_hazard,P,128,,,
PG,l2i,PC{m}_PG{n},L2I_MHSR_FILLED_ENTRY,WORKLOAD,,,,,l2i_mshr_usage[3:0],C,129,,,
PC,,,issue,WORKLOAD,,,,,,,,,,
PG,,,WMMA_INSTR_NUM,WORKLOAD,,,,,,,,,,
PC,,,L2_READ_REQ_NUM,WORKLOAD,,,,,,,,,,
PC,,,L2_WRITE_REQ_NUM,WORKLOAD,,,,,,,,,,
PC,,,L3_READ_REQ_NUM,WORKLOAD,,,,,,,,,,
PC,,,L3_WRITE_REQ_NUM,WORKLOAD,,,,,,,,,,
PU,,,SYNC_INSTR_NUM,WORKLOAD,,,,,,,,,,
PU,,,SM_WRITE_REQ_NUM,WORKLOAD,,,,,,,,,,
PU,,,SM_READ_REQ_NUM,WORKLOAD,,,,,,,,,,
Core,,,FMA_INSTR_NUM,WORKLOAD,,,,,,,,,,
PU,,,SMA_INSTR_NUM,WORKLOAD,,,,,,,,,,
PC,,,DDR_RW_REQ_NUM,WORKLOAD,,,,,,,,,,
PC,,,DDR_READ_REQ_NUM,WORKLOAD,,,,,,,,,,
PC,,,DDR_WRITE_REQ_NUM,WORKLOAD,,,,,,,,,,
PC,,,MEM_REQ_TOTAL_TRAFFIC,WORKLOAD,,,,,,,,,,