 
****************************************
Report : compile_options
Design : im2col_cpu
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:07:25 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
im2col_cpu                               flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                outputs
                                                                constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : im2col_cpu
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:07:25 2018
****************************************


    Design: im2col_cpu

    max_leakage_power          0.00
  - Current Leakage Power  1925199.12
  ----------------------------------
    Slack                  -1925199.12  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 15
Design : im2col_cpu
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:07:25 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
ap_idle (out)                      49.12 r        infinity     infinity
ap_done (out)                      79.82 r        infinity     infinity
ap_ready (out)                     79.82 r        infinity     infinity

1
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 15
Design : im2col_cpu
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:07:25 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
ap_done (out)                     476.64 f         1429.00       952.36
ap_ready (out)                    476.64 f         1429.00       952.36
ap_idle (out)                      90.51 f         1429.00      1338.49

1
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -input_pins
        -nets
        -max_paths 15
Design : im2col_cpu
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:07:25 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: ap_start (input port)
  Endpoint: ap_idle (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  im2col_cpu         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  ap_start (in)                            0.00       0.00 f
  ap_start (net)                 1         0.00       0.00 f
  U93581/A (inv_x4_sg)                     0.00       0.00 f
  U93581/X (inv_x4_sg)                     9.55       9.55 r
  n7632 (net)                    2         0.00       9.55 r
  U80377/B (nand_x2_sg)                    0.00       9.55 r
  U80377/X (nand_x2_sg)                   25.02      34.58 f
  n60754 (net)                   2         0.00      34.58 f
  U80422/A (inv_x1_sg)                     0.00      34.58 f
  U80422/X (inv_x1_sg)                    14.54      49.12 r
  ap_idle (net)                  1         0.00      49.12 r
  ap_idle (out)                            0.00      49.12 r
  data arrival time                                  49.12
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: tmp_9_reg_549_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ap_done (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  im2col_cpu         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  tmp_9_reg_549_reg[0]/CP (dff_sg)         0.00 #     0.00 r
  tmp_9_reg_549_reg[0]/Q (dff_sg)          9.94       9.94 r
  tmp_9_reg_549[0] (net)         1         0.00       9.94 r
  U94178/A (inv_x2_sg)                     0.00       9.94 r
  U94178/X (inv_x2_sg)                    13.53      23.47 f
  n80592 (net)                   1         0.00      23.47 f
  U101250/A (inv_x4_sg)                    0.00      23.47 f
  U101250/X (inv_x4_sg)                   17.82      41.30 r
  n80593 (net)                   3         0.00      41.30 r
  U108963/A (nand_x4_sg)                   0.00      41.30 r
  U108963/X (nand_x4_sg)                  24.21      65.51 f
  n60859 (net)                   3         0.00      65.51 f
  U80423/A (inv_x1_sg)                     0.00      65.51 f
  U80423/X (inv_x1_sg)                    14.31      79.82 r
  ap_done (net)                  1         0.00      79.82 r
  ap_done (out)                            0.00      79.82 r
  data arrival time                                  79.82
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: tmp_9_reg_549_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ap_ready (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  im2col_cpu         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  tmp_9_reg_549_reg[0]/CP (dff_sg)         0.00 #     0.00 r
  tmp_9_reg_549_reg[0]/Q (dff_sg)          9.94       9.94 r
  tmp_9_reg_549[0] (net)         1         0.00       9.94 r
  U94178/A (inv_x2_sg)                     0.00       9.94 r
  U94178/X (inv_x2_sg)                    13.53      23.47 f
  n80592 (net)                   1         0.00      23.47 f
  U101250/A (inv_x4_sg)                    0.00      23.47 f
  U101250/X (inv_x4_sg)                   17.82      41.30 r
  n80593 (net)                   3         0.00      41.30 r
  U108963/A (nand_x4_sg)                   0.00      41.30 r
  U108963/X (nand_x4_sg)                  24.21      65.51 f
  n60859 (net)                   3         0.00      65.51 f
  U64288/A (inv_x1_sg)                     0.00      65.51 f
  U64288/X (inv_x1_sg)                    14.31      79.82 r
  ap_ready (net)                 1         0.00      79.82 r
  ap_ready (out)                           0.00      79.82 r
  data arrival time                                  79.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 15
Design : im2col_cpu
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:07:25 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: ap_CS_fsm_reg[74]
              (rising edge-triggered flip-flop)
  Endpoint: ap_done (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  im2col_cpu         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  ap_CS_fsm_reg[74]/CP (dff_sg)            0.00 #     0.00 r
  ap_CS_fsm_reg[74]/Q (dff_sg)            11.68      11.68 f
  ap_CS_fsm[74] (net)            1         0.00      11.68 f
  U64221/A (inv_x1_sg)                     0.00      11.68 f
  U64221/X (inv_x1_sg)                    16.84      28.51 r
  n83559 (net)                   1         0.00      28.51 r
  U64451/A (inv_x2_sg)                     0.00      28.51 r
  U64451/X (inv_x2_sg)                    14.62      43.14 f
  n83558 (net)                   1         0.00      43.14 f
  U107712/A (inv_x4_sg)                    0.00      43.14 f
  U107712/X (inv_x4_sg)                   14.25      57.39 r
  n83557 (net)                   1         0.00      57.39 r
  U126105/A (inv_x8_sg)                    0.00      57.39 r
  U126105/X (inv_x8_sg)                  284.93     342.32 f
  n83556 (net)                  34         0.00     342.32 f
  U108963/B (nand_x4_sg)                   0.02     342.34 f
  U108963/X (nand_x4_sg)                 108.05     450.39 r
  n60859 (net)                   3         0.00     450.39 r
  U80423/A (inv_x1_sg)                     0.00     450.39 r
  U80423/X (inv_x1_sg)                    26.25     476.64 f
  ap_done (net)                  1         0.00     476.64 f
  ap_done (out)                            0.00     476.64 f
  data arrival time                                 476.64

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                -476.64
  -----------------------------------------------------------
  slack (MET)                                       952.36


  Startpoint: ap_CS_fsm_reg[74]
              (rising edge-triggered flip-flop)
  Endpoint: ap_ready (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  im2col_cpu         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  ap_CS_fsm_reg[74]/CP (dff_sg)            0.00 #     0.00 r
  ap_CS_fsm_reg[74]/Q (dff_sg)            11.68      11.68 f
  ap_CS_fsm[74] (net)            1         0.00      11.68 f
  U64221/A (inv_x1_sg)                     0.00      11.68 f
  U64221/X (inv_x1_sg)                    16.84      28.51 r
  n83559 (net)                   1         0.00      28.51 r
  U64451/A (inv_x2_sg)                     0.00      28.51 r
  U64451/X (inv_x2_sg)                    14.62      43.14 f
  n83558 (net)                   1         0.00      43.14 f
  U107712/A (inv_x4_sg)                    0.00      43.14 f
  U107712/X (inv_x4_sg)                   14.25      57.39 r
  n83557 (net)                   1         0.00      57.39 r
  U126105/A (inv_x8_sg)                    0.00      57.39 r
  U126105/X (inv_x8_sg)                  284.93     342.32 f
  n83556 (net)                  34         0.00     342.32 f
  U108963/B (nand_x4_sg)                   0.02     342.34 f
  U108963/X (nand_x4_sg)                 108.05     450.39 r
  n60859 (net)                   3         0.00     450.39 r
  U64288/A (inv_x1_sg)                     0.00     450.39 r
  U64288/X (inv_x1_sg)                    26.25     476.64 f
  ap_ready (net)                 1         0.00     476.64 f
  ap_ready (out)                           0.00     476.64 f
  data arrival time                                 476.64

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                -476.64
  -----------------------------------------------------------
  slack (MET)                                       952.36


  Startpoint: ap_CS_fsm_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ap_idle (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  im2col_cpu         1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  ap_CS_fsm_reg[0]/CP (dff_sg)             0.00 #     0.00 r
  ap_CS_fsm_reg[0]/Q (dff_sg)             11.68      11.68 f
  ap_CS_fsm[0] (net)             1         0.00      11.68 f
  U80376/A (inv_x1_sg)                     0.00      11.68 f
  U80376/X (inv_x1_sg)                    16.84      28.51 r
  n77860 (net)                   1         0.00      28.51 r
  U99462/A (inv_x2_sg)                     0.00      28.51 r
  U99462/X (inv_x2_sg)                    17.41      45.92 f
  n77861 (net)                   2         0.00      45.92 f
  U80377/A (nand_x2_sg)                    0.00      45.92 f
  U80377/X (nand_x2_sg)                   30.69      76.61 r
  n60754 (net)                   2         0.00      76.61 r
  U80422/A (inv_x1_sg)                     0.00      76.61 r
  U80422/X (inv_x1_sg)                    13.90      90.51 f
  ap_idle (net)                  1         0.00      90.51 f
  ap_idle (out)                            0.00      90.51 f
  data arrival time                                  90.51

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -90.51
  -----------------------------------------------------------
  slack (MET)                                      1338.49


1
 
****************************************
Report : clock_skew
Design : im2col_cpu
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:07:25 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
1
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : im2col_cpu
Version: I-2013.12-SP4
Date   : Tue Dec 11 17:07:25 2018
****************************************


Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
im2col_cpu             1K                sg_338K


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
ap_clk               12758   h             5545.08      ap_clk
1
