$date
	Thu Nov 13 21:15:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_module_tb $end
$var parameter 32 ! ALU_CTRL_BITS $end
$var parameter 32 " PC_WIDTH $end
$var parameter 32 # REG_WIDTH $end
$var reg 1 $ clk $end
$var reg 32 % current_instr [31:0] $end
$var reg 1 & rst $end
$var integer 32 ' cycle [31:0] $end
$var integer 32 ( instr_count [31:0] $end
$var integer 32 ) pc_index [31:0] $end
$scope module top_module_dut $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 5 * rs2_addr_2_out [4:0] $end
$var wire 64 + rs2_3_out [63:0] $end
$var wire 64 , rs2_2_out [63:0] $end
$var wire 64 - rs2_2_in [63:0] $end
$var wire 5 . rs1_addr_2_out [4:0] $end
$var wire 64 / rs1_2_out [63:0] $end
$var wire 64 0 rs1_2_in [63:0] $end
$var wire 64 1 reg_wb_data [63:0] $end
$var wire 5 2 rd_addr_4_out [4:0] $end
$var wire 5 3 rd_addr_3_out [4:0] $end
$var wire 5 4 rd_addr_2_out [4:0] $end
$var wire 64 5 pc_reg_in [63:0] $end
$var wire 64 6 pc_jump_addr_3_in [63:0] $end
$var wire 64 7 pc_branch_addr_3_out [63:0] $end
$var wire 64 8 pc_branch_addr_3_in [63:0] $end
$var wire 64 9 pc_4 [63:0] $end
$var wire 64 : pc_2_out [63:0] $end
$var wire 64 ; pc_1_out [63:0] $end
$var wire 64 < pc_1_in [63:0] $end
$var wire 64 = mem_read_data_4_out [63:0] $end
$var wire 64 > mem_read_data_4_in [63:0] $end
$var wire 1 ? is_jalr_4_out $end
$var wire 1 @ is_jalr_3_out $end
$var wire 1 A is_jalr_2_out $end
$var wire 1 B is_jalr_2_in $end
$var wire 1 C is_jal_4_out $end
$var wire 1 D is_jal_3_out $end
$var wire 1 E is_jal_2_out $end
$var wire 1 F is_jal_2_in $end
$var wire 1 G is_auipc_4_out $end
$var wire 1 H is_auipc_3_out $end
$var wire 1 I is_auipc_2_out $end
$var wire 1 J is_auipc_2_in $end
$var wire 32 K instruction_1_out [31:0] $end
$var wire 32 L instruction_1_in [31:0] $end
$var wire 64 M imm_2_out [63:0] $end
$var wire 64 N imm_2_in [63:0] $end
$var wire 3 O funct3_2_out [2:0] $end
$var wire 64 P forwarded_rs2 [63:0] $end
$var wire 64 Q forwarded_rs1 [63:0] $end
$var wire 2 R forwardB [1:0] $end
$var wire 2 S forwardA [1:0] $end
$var wire 1 T branch_taken_3_in $end
$var wire 1 U branch_2_in $end
$var wire 64 V alu_res_4_out [63:0] $end
$var wire 64 W alu_res_3_out [63:0] $end
$var wire 64 X alu_res_3_in [63:0] $end
$var wire 64 Y alu_op1 [63:0] $end
$var wire 1 Z RegWrite_4_out $end
$var wire 1 [ RegWrite_3_out $end
$var wire 1 \ RegWrite_2_out $end
$var wire 1 ] RegWrite_2_in $end
$var wire 1 ^ MemtoReg_4_out $end
$var wire 1 _ MemtoReg_3_out $end
$var wire 1 ` MemtoReg_2_out $end
$var wire 1 a MemtoReg_2_in $end
$var wire 1 b MemWrite_3_out $end
$var wire 1 c MemWrite_2_out $end
$var wire 1 d MemWrite_2_in $end
$var wire 2 e MemWidth_3_out [1:0] $end
$var wire 2 f MemWidth_2_out [1:0] $end
$var wire 2 g MemWidth_2_in [1:0] $end
$var wire 1 h MemSign_3_out $end
$var wire 1 i MemSign_2_out $end
$var wire 1 j MemSign_2_in $end
$var wire 1 k MemRead_3_out $end
$var wire 1 l MemRead_2_out $end
$var wire 1 m MemRead_2_in $end
$var wire 5 n ALUCtrl_2_out [4:0] $end
$var wire 5 o ALUCtrl_2_in [4:0] $end
$var parameter 32 p ALU_CTRL_BITS $end
$var parameter 32 q PC_WIDTH $end
$var parameter 32 r REG_COUNT $end
$var parameter 32 s REG_WIDTH $end
$var reg 1 t branch_2_out $end
$scope module alu_dut $end
$var wire 64 u and_ans [63:0] $end
$var wire 64 v andi_ans [63:0] $end
$var wire 64 w or_ans [63:0] $end
$var wire 64 x ori_ans [63:0] $end
$var wire 64 y xor_ans [63:0] $end
$var wire 64 z xori_ans [63:0] $end
$var wire 1 { t2 $end
$var wire 1 | t1 $end
$var wire 1 } t0 $end
$var wire 64 ~ sub_ans [63:0] $end
$var wire 64 !" srli_ans [63:0] $end
$var wire 64 "" srl_ans [63:0] $end
$var wire 64 #" srai_ans [63:0] $end
$var wire 64 $" sra_ans [63:0] $end
$var wire 64 %" sltui_ans [63:0] $end
$var wire 64 &" sltu_ans [63:0] $end
$var wire 64 '" slti_ans [63:0] $end
$var wire 64 (" slt_ans [63:0] $end
$var wire 64 )" slli_ans [63:0] $end
$var wire 64 *" sll_ans [63:0] $end
$var wire 64 +" rs2 [63:0] $end
$var wire 64 ," rs1 [63:0] $end
$var wire 64 -" imm [63:0] $end
$var wire 64 ." addi_ans [63:0] $end
$var wire 64 /" add_ans [63:0] $end
$var wire 5 0" ALUCtrl [4:0] $end
$var parameter 32 1" ALU_CTRL_BITS $end
$var parameter 32 2" REG_WIDTH $end
$var reg 64 3" alu_out [63:0] $end
$upscope $end
$scope module alu_op1_mux_dut $end
$var wire 1 4" jump $end
$var wire 64 5" rs1 [63:0] $end
$var wire 64 6" pc [63:0] $end
$var wire 64 7" operand1 [63:0] $end
$var parameter 32 8" PC_WIDTH $end
$var parameter 32 9" REG_WIDTH $end
$upscope $end
$scope module branch_taken_dut $end
$var wire 1 t branch $end
$var wire 64 :" rs2 [63:0] $end
$var wire 64 ;" rs1 [63:0] $end
$var wire 3 <" funct3 [2:0] $end
$var parameter 32 =" REG_WIDTH $end
$var reg 1 T branch_taken_out $end
$upscope $end
$scope module control_unit_dut $end
$var wire 1 >" s_type $end
$var wire 1 ?" r_type $end
$var wire 7 @" opcode [6:0] $end
$var wire 1 A" load_type $end
$var wire 1 B" is_lui $end
$var wire 1 B is_jalr $end
$var wire 1 F is_jal $end
$var wire 1 J is_auipc $end
$var wire 32 C" instruction [31:0] $end
$var wire 1 D" i_type $end
$var wire 7 E" funct7 [6:0] $end
$var wire 6 F" funct6 [5:0] $end
$var wire 3 G" funct3 [2:0] $end
$var wire 1 H" b_type $end
$var parameter 32 I" ALU_CTRL_BITS $end
$var parameter 32 J" REG_WIDTH $end
$var reg 5 K" ALUCtrl [4:0] $end
$var reg 1 m MemRead $end
$var reg 1 j MemSign $end
$var reg 2 L" MemWidth [1:0] $end
$var reg 1 d MemWrite $end
$var reg 1 a MemtoReg $end
$var reg 1 ] RegWrite $end
$var reg 1 U branch $end
$upscope $end
$scope module data_mem_dut $end
$var wire 1 k MemRead $end
$var wire 1 h MemSign $end
$var wire 2 M" MemWidth [1:0] $end
$var wire 1 b MemWrite $end
$var wire 1 $ clk $end
$var wire 64 N" wdata [63:0] $end
$var wire 64 O" full_addr [63:0] $end
$var wire 10 P" addr [9:0] $end
$var parameter 32 Q" ADDR_WIDTH $end
$var parameter 32 R" MEM_DEPTH $end
$var parameter 32 S" REG_WIDTH $end
$var reg 64 T" rdata [63:0] $end
$upscope $end
$scope module ex_mem_reg_dut $end
$var wire 64 U" ALU_res_in [63:0] $end
$var wire 5 V" M_Ctrl_in [4:0] $end
$var wire 5 W" WB_Ctrl_in [4:0] $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 64 X" rs2_data_in [63:0] $end
$var wire 5 Y" rd_addr_in [4:0] $end
$var wire 64 Z" PC_in [63:0] $end
$var parameter 32 [" M_Ctrl_bits $end
$var parameter 32 \" PC_WIDTH $end
$var parameter 32 ]" REG_COUNT $end
$var parameter 32 ^" REG_WIDTH $end
$var parameter 32 _" WB_Ctrl_bits $end
$var reg 64 `" ALU_res_out [63:0] $end
$var reg 5 a" M_Ctrl_out [4:0] $end
$var reg 64 b" PC_out [63:0] $end
$var reg 5 c" WB_Ctrl_out [4:0] $end
$var reg 5 d" rd_addr_out [4:0] $end
$var reg 64 e" rs2_data_out [63:0] $end
$upscope $end
$scope module forward_mux_dut $end
$var wire 64 f" ex_alu_res [63:0] $end
$var wire 64 g" reg_wb_data [63:0] $end
$var wire 64 h" reg_data_rs2 [63:0] $end
$var wire 64 i" reg_data_rs1 [63:0] $end
$var wire 2 j" forwardB [1:0] $end
$var wire 2 k" forwardA [1:0] $end
$var parameter 32 l" REG_WIDTH $end
$var reg 64 m" forwarded_rs1 [63:0] $end
$var reg 64 n" forwarded_rs2 [63:0] $end
$upscope $end
$scope module forwarding_unit_dut $end
$var wire 1 [ EX_MEM_RegWrite $end
$var wire 5 o" EX_MEM_rd [4:0] $end
$var wire 1 Z MEM_WB_RegWrite $end
$var wire 5 p" MEM_WB_rd [4:0] $end
$var wire 5 q" ID_EX_rs2 [4:0] $end
$var wire 5 r" ID_EX_rs1 [4:0] $end
$var reg 2 s" forwardA [1:0] $end
$var reg 2 t" forwardB [1:0] $end
$upscope $end
$scope module id_ex_reg_dut $end
$var wire 5 u" EX_Ctrl_in [4:0] $end
$var wire 5 v" M_Ctrl_in [4:0] $end
$var wire 5 w" WB_Ctrl_in [4:0] $end
$var wire 1 $ clk $end
$var wire 3 x" funct3_in [2:0] $end
$var wire 5 y" rd_addr_in [4:0] $end
$var wire 5 z" rs1_addr_in [4:0] $end
$var wire 5 {" rs2_addr_in [4:0] $end
$var wire 1 & rst $end
$var wire 64 |" rs2_data_in [63:0] $end
$var wire 64 }" rs1_data_in [63:0] $end
$var wire 64 ~" imm_in [63:0] $end
$var wire 64 !# PC_in [63:0] $end
$var parameter 32 "# EX_Ctrl_bits $end
$var parameter 32 ## M_Ctrl_bits $end
$var parameter 32 $# PC_WIDTH $end
$var parameter 32 %# REG_COUNT $end
$var parameter 32 &# REG_WIDTH $end
$var parameter 32 '# WB_Ctrl_bits $end
$var reg 5 (# EX_Ctrl_out [4:0] $end
$var reg 5 )# M_Ctrl_out [4:0] $end
$var reg 64 *# PC_out [63:0] $end
$var reg 5 +# WB_Ctrl_out [4:0] $end
$var reg 3 ,# funct3_out [2:0] $end
$var reg 64 -# imm_out [63:0] $end
$var reg 5 .# rd_addr_out [4:0] $end
$var reg 5 /# rs1_addr_out [4:0] $end
$var reg 64 0# rs1_data_out [63:0] $end
$var reg 5 1# rs2_addr_out [4:0] $end
$var reg 64 2# rs2_data_out [63:0] $end
$upscope $end
$scope module if_id_reg_dut $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 32 3# instruction_in [31:0] $end
$var wire 64 4# PC_in [63:0] $end
$var parameter 32 5# PC_WIDTH $end
$var reg 64 6# PC_out [63:0] $end
$var reg 32 7# instruction_out [31:0] $end
$upscope $end
$scope module imm_gen_dut $end
$var wire 32 8# instruction [31:0] $end
$var wire 7 9# opcode [6:0] $end
$var parameter 32 :# REG_WIDTH $end
$var reg 64 ;# imm [63:0] $end
$upscope $end
$scope module instruction_mem_dut $end
$var wire 1 $ clk $end
$var wire 64 <# pc [63:0] $end
$var parameter 32 =# ADDR_WIDTH $end
$var parameter 32 ># PC_WIDTH $end
$var reg 32 ?# instruction [31:0] $end
$upscope $end
$scope module mem_wb_reg_dut $end
$var wire 64 @# ALU_res_in [63:0] $end
$var wire 5 A# WB_Ctrl_in [4:0] $end
$var wire 1 $ clk $end
$var wire 64 B# mem_read_data_in [63:0] $end
$var wire 5 C# rd_addr_in [4:0] $end
$var wire 1 D# rst $end
$var parameter 32 E# REG_COUNT $end
$var parameter 32 F# REG_WIDTH $end
$var parameter 32 G# WB_Ctrl_bits $end
$var reg 64 H# ALU_res_out [63:0] $end
$var reg 5 I# WB_Ctrl_out [4:0] $end
$var reg 64 J# mem_read_data_out [63:0] $end
$var reg 5 K# rd_addr_out [4:0] $end
$upscope $end
$scope module pc_4_add_dut $end
$var wire 64 L# pc_out [63:0] $end
$var wire 64 M# pc_in [63:0] $end
$var parameter 32 N# PC_WIDTH $end
$upscope $end
$scope module pc_add_imm_dut $end
$var wire 64 O# imm [63:0] $end
$var wire 64 P# pc [63:0] $end
$var parameter 32 Q# PC_WIDTH $end
$var parameter 32 R# REG_WIDTH $end
$var reg 64 S# pc_out [63:0] $end
$upscope $end
$scope module pc_jump_dut $end
$var wire 64 T# imm [63:0] $end
$var wire 1 E is_jal $end
$var wire 1 A is_jalr $end
$var wire 64 U# pc [63:0] $end
$var wire 64 V# rs1 [63:0] $end
$var parameter 32 W# PC_WIDTH $end
$var parameter 32 X# REG_WIDTH $end
$var reg 64 Y# pc_jump [63:0] $end
$upscope $end
$scope module pc_next_mux_dut $end
$var wire 64 Z# branch_addr [63:0] $end
$var wire 1 T branch_taken $end
$var wire 1 [# jump $end
$var wire 64 \# pc_jump_addr [63:0] $end
$var wire 64 ]# pc_plus_4 [63:0] $end
$var parameter 32 ^# PC_WIDTH $end
$var reg 64 _# pc_next [63:0] $end
$upscope $end
$scope module pc_reg_dut $end
$var wire 1 $ clk $end
$var wire 64 `# pc_in [63:0] $end
$var wire 1 & rst $end
$var parameter 32 a# PC_WIDTH $end
$var reg 64 b# pc_out [63:0] $end
$upscope $end
$scope module reg_file_dut $end
$var wire 1 $ clk $end
$var wire 5 c# raddr1 [4:0] $end
$var wire 5 d# raddr2 [4:0] $end
$var wire 1 & rst $end
$var wire 5 e# waddr [4:0] $end
$var wire 1 Z writeEnable $end
$var wire 64 f# wdata [63:0] $end
$var wire 64 g# rdata2 [63:0] $end
$var wire 64 h# rdata1 [63:0] $end
$var parameter 32 i# REG_COUNT $end
$var parameter 32 j# REG_WIDTH $end
$scope begin $unm_blk_49 $end
$var integer 32 k# i [31:0] $end
$upscope $end
$upscope $end
$scope module wb_mux_dut $end
$var wire 64 l# ALU_res [63:0] $end
$var wire 1 ^ MemtoReg $end
$var wire 64 m# mem_read_data [63:0] $end
$var parameter 32 n# REG_WIDTH $end
$var reg 64 o# reg_wb_data [63:0] $end
$upscope $end
$upscope $end
$scope task print_regfile $end
$var integer 32 p# j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 n#
b1000000 j#
b100000 i#
b1000000 a#
b1000000 ^#
b1000000 X#
b1000000 W#
b1000000 R#
b1000000 Q#
b1000000 N#
b101 G#
b1000000 F#
b100000 E#
b1000000 >#
b1010 =#
b1000000 :#
b1000000 5#
b101 '#
b1000000 &#
b100000 %#
b1000000 $#
b101 ##
b101 "#
b1000000 l"
b101 _"
b1000000 ^"
b100000 ]"
b1000000 \"
b101 ["
b1000000 S"
b10000000000 R"
b1010 Q"
b1000000 J"
b101 I"
b1000000 ="
b1000000 9"
b1000000 8"
b1000000 2"
b101 1"
b1000000 s
b100000 r
b1000000 q
b101 p
b1000000 #
b1000000 "
b101 !
$end
#0
$dumpvars
bx p#
bx o#
bx m#
bx l#
b100000 k#
b0 h#
b0 g#
bx f#
bx e#
b0 d#
b0 c#
b0 b#
b100 `#
b100 _#
b100 ]#
b0 \#
0[#
b0 Z#
b0 Y#
b0 V#
b0 U#
b0 T#
b0 S#
b0 P#
b0 O#
b0 M#
b100 L#
bx K#
bx J#
bx I#
bx H#
zD#
b0 C#
bx B#
b0 A#
b0 @#
b111000010000000000010100010011 ?#
b0 <#
b0 ;#
b0 9#
b0 8#
b0 7#
b0 6#
b0 4#
b111000010000000000010100010011 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
bx u"
b0 t"
b0 s"
b0 r"
b0 q"
bx p"
b0 o"
b0 n"
b0 m"
b0 k"
b0 j"
b0 i"
b0 h"
bx g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
bx T"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
bx K"
0H"
b0 G"
b0 F"
b0 E"
0D"
b0 C"
0B"
0A"
b0 @"
0?"
0>"
b0 <"
b0 ;"
b0 :"
b0 7"
b0 6"
b0 5"
04"
b0 3"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
0}
0|
0{
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
xt
bx o
b0 n
0m
0l
0k
0j
0i
0h
b0 g
b0 f
b0 e
0d
0c
0b
0a
0`
0_
x^
0]
0\
0[
xZ
b0 Y
b0 X
b0 W
bx V
0U
0T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b111000010000000000010100010011 L
b0 K
0J
0I
0H
xG
0F
0E
0D
xC
0B
0A
0@
x?
bx >
bx =
b0 <
b0 ;
b0 :
b100 9
b0 8
b0 7
b0 6
b100 5
b0 4
b0 3
bx 2
bx 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
bx )
b100 (
b0 '
1&
bx %
0$
$end
#5000
b0 1
b0 g"
b0 f#
b0 o#
0Z
0^
0G
0?
0C
b0 2
b0 p"
b0 K#
b0 e#
b0 V
b0 H#
b0 l#
b0 I#
b100000 k#
1$
#10000
0$
#15000
b100000 k#
1$
#17000
0&
#20000
0$
#25000
b1110000100 N
b1110000100 ~"
b1110000100 ;#
b10000 o
b10000 K"
b10000 u"
b1 w"
1]
bx X
bx 3"
bx U"
b10011 9#
b1110 F"
b11100 E"
1D"
b10011 @"
b100 {"
b1010 y"
b100 d#
b1000 5
b1000 _#
b1000 `#
b11000111101100000000010110010011 L
b11000111101100000000010110010011 3#
b11000111101100000000010110010011 ?#
bx n
bx 0"
bx (#
b111000010000000000010100010011 K
b111000010000000000010100010011 C"
b111000010000000000010100010011 7#
b111000010000000000010100010011 8#
b1000 9
b1000 L#
b1000 ]#
b100 <
b100 4#
b100 <#
b100 M#
b100 b#
b1 '
1$
#26000
b100000 p#
b11000111101100000000010110010011 %
b1 )
#30000
0$
#35000
b1100 5
b1100 _#
b1100 `#
b111110100001011000011000010011 L
b111110100001011000011000010011 3#
b111110100001011000011000010011 ?#
b110001 F"
b1100011 E"
b11011 {"
b1011 y"
b11011 d#
b1111111111111111111111111111111111111111111111111111110001111011 N
b1111111111111111111111111111111111111111111111111111110001111011 ~"
b1111111111111111111111111111111111111111111111111111110001111011 ;#
b1 W"
1\
b1 %"
b1 '"
b1110000100 ."
b1110000100 x
b1110000100 z
b1110000100 X
b1110000100 3"
b1110000100 U"
b1110000100 8
b1110000100 Z"
b1110000100 S#
b1110000100 Z#
bx P"
b1100 9
b1100 L#
b1100 ]#
b1000 <
b1000 4#
b1000 <#
b1000 M#
b1000 b#
b11000111101100000000010110010011 K
b11000111101100000000010110010011 C"
b11000111101100000000010110010011 7#
b11000111101100000000010110010011 8#
b100 ;
b100 !#
b100 6#
b100 *
b100 q"
b100 1#
b10000 n
b10000 0"
b10000 (#
b1 +#
b1010 4
b1010 Y"
b1010 .#
b1110000100 M
b1110000100 -"
b1110000100 -#
b1110000100 O#
b1110000100 T#
bx W
bx O"
bx `"
bx f"
bx @#
b10 '
1$
#36000
b100000 p#
b111110100001011000011000010011 %
b10 )
#40000
0$
#45000
b1111111111111111111111111111111111111111111111111111110001111011 X
b1111111111111111111111111111111111111111111111111111110001111011 3"
b1111111111111111111111111111111111111111111111111111110001111011 U"
b1110000100 P"
b1 A#
1[
b0 '"
b1111111111111111111111111111111111111111111111111111110001111011 ."
b1111111111111111111111111111111111111111111111111111110001111011 x
b1111111111111111111111111111111111111111111111111111110001111011 z
b1111111111111111111111111111111111111111111111111111110001111111 8
b1111111111111111111111111111111111111111111111111111110001111111 Z"
b1111111111111111111111111111111111111111111111111111110001111111 S#
b1111111111111111111111111111111111111111111111111111110001111111 Z#
b100 6
b100 Y#
b100 \#
b1111 F"
b11111 E"
b1000 {"
b1011 z"
b1100 y"
b1000 d#
b1011 c#
b1111101000 N
b1111101000 ~"
b1111101000 ;#
b10000 5
b10000 _#
b10000 `#
b1000000101101100000011010110011 L
b1000000101101100000011010110011 3#
b1000000101101100000011010110011 ?#
bx 1
bx g"
bx f#
bx o#
b1010 3
b1010 d"
b1010 o"
b1010 C#
b1110000100 W
b1110000100 O"
b1110000100 `"
b1110000100 f"
b1110000100 @#
b1110000100 7
b1110000100 b"
b1 c"
b11011 *
b11011 q"
b11011 1#
b1011 4
b1011 Y"
b1011 .#
b1111111111111111111111111111111111111111111111111111110001111011 M
b1111111111111111111111111111111111111111111111111111110001111011 -"
b1111111111111111111111111111111111111111111111111111110001111011 -#
b1111111111111111111111111111111111111111111111111111110001111011 O#
b1111111111111111111111111111111111111111111111111111110001111011 T#
b100 :
b100 6"
b100 *#
b100 P#
b100 U#
b111110100001011000011000010011 K
b111110100001011000011000010011 C"
b111110100001011000011000010011 7#
b111110100001011000011000010011 8#
b1000 ;
b1000 !#
b1000 6#
b10000 9
b10000 L#
b10000 ]#
b1100 <
b1100 4#
b1100 <#
b1100 M#
b1100 b#
bx V
bx H#
bx l#
b11 '
1$
#46000
b100000 p#
b1000000101101100000011010110011 %
b11 )
#50000
0$
#55000
b0 %"
1{
b1 ("
b1111111111111111111111111111111111111111111111111111110001111011 ~
b1111111111111111111111111111111111111111111111111111110001111011 /"
b1101000 v
b1111111111111111111111111111111111111111111111111111110001111011 w
b1111111111111111111111111111111111111111111111111111110001111011 y
b1 o
b1 K"
b1 u"
b1100011 X
b1100011 3"
b1100011 U"
b1111111111111111111111111111111111111111111111111111111111111111 #"
b111111111111111111111111 !"
b1111111111111100011110110000000000000000000000000000000000000000 )"
b1111111111111111111111111111111111111111111111111111110001111011 $"
b1111111111111111111111111111111111111111111111111111110001111011 ""
b1111111111111111111111111111111111111111111111111111110001111011 *"
b1111111111111111111111111111111111111111111111111111110001111011 Y
b1111111111111111111111111111111111111111111111111111110001111011 ,"
b1111111111111111111111111111111111111111111111111111110001111011 7"
b10100 5
b10100 _#
b10100 `#
bx L
bx 3#
bx ?#
b110011 9#
b10000 F"
b100000 E"
1?"
0D"
b110011 @"
b1011 {"
b1100 z"
b1101 y"
b1011 d#
b1100 c#
b0 N
b0 ~"
b0 ;#
b1 '"
b1100011 ."
b1111111111111111111111111111111111111111111111111111111111111011 x
b1111111111111111111111111111111111111111111111111111111110010011 z
b1111110000 8
b1111110000 Z"
b1111110000 S#
b1111110000 Z#
b1000 6
b1000 Y#
b1000 \#
b1111011 P"
b1111111111111111111111111111111111111111111111111111110001111011 Q
b1111111111111111111111111111111111111111111111111111110001111011 5"
b1111111111111111111111111111111111111111111111111111110001111011 m"
b10 S
b10 k"
b10 s"
b1110000100 1
b1110000100 g"
b1110000100 f#
b1110000100 o#
1Z
b10100 9
b10100 L#
b10100 ]#
b10000 <
b10000 4#
b10000 <#
b10000 M#
b10000 b#
b1000000101101100000011010110011 K
b1000000101101100000011010110011 C"
b1000000101101100000011010110011 7#
b1000000101101100000011010110011 8#
b1100 ;
b1100 !#
b1100 6#
b1000 *
b1000 q"
b1000 1#
b1011 .
b1011 r"
b1011 /#
b1100 4
b1100 Y"
b1100 .#
b1111101000 M
b1111101000 -"
b1111101000 -#
b1111101000 O#
b1111101000 T#
b1000 :
b1000 6"
b1000 *#
b1000 P#
b1000 U#
b1011 3
b1011 d"
b1011 o"
b1011 C#
b1111111111111111111111111111111111111111111111111111110001111011 W
b1111111111111111111111111111111111111111111111111111110001111011 O"
b1111111111111111111111111111111111111111111111111111110001111011 `"
b1111111111111111111111111111111111111111111111111111110001111011 f"
b1111111111111111111111111111111111111111111111111111110001111011 @#
b1111111111111111111111111111111111111111111111111111110001111111 7
b1111111111111111111111111111111111111111111111111111110001111111 b"
b1010 2
b1010 p"
b1010 K#
b1010 e#
b1110000100 V
b1110000100 H#
b1110000100 l#
b1 I#
b100 '
1$
#56000
b100000 p#
bx %
b100 )
#60000
0$
#65000
b0 '"
b1 &"
1|
b0 ("
b1111101000 ~
b1111111111111111111111111111111111111111111111111111110011011110 /"
b1100011 u
b1111111111111111111111111111111111111111111111111111110000011000 y
b0 $"
b0 ""
b1100000000000000000000000000000000000000000000000000000000000 *"
b1100011 Y
b1100011 ,"
b1100011 7"
x]
xd
xa
bx000 v"
xm
xU
bx -
bx |"
bx g#
bx 0
bx }"
bx h#
b1100011 P"
b1111111111111111111111111111111111111111111111111111110001111011 P
b1111111111111111111111111111111111111111111111111111110001111011 +"
b1111111111111111111111111111111111111111111111111111110001111011 n"
b1100011 Q
b1100011 5"
b1100011 m"
b1100011 #"
b1100011 !"
b1100011 )"
b1100011 ."
0{
b0 v
b1100011 x
b1100011 z
b1111101000 X
b1111101000 3"
b1111101000 U"
b1100 8
b1100 Z"
b1100 S#
b1100 Z#
b1100 6
b1100 Y#
b1100 \#
bx 9#
bx F"
bx E"
bx G"
x?"
xD"
xA"
x>"
xH"
xF
xB
xB"
bx w"
xJ
bx @"
bx {"
bx z"
bx y"
bx x"
bx d#
bx c#
b11000 5
b11000 _#
b11000 `#
b1 R
b1 j"
b1 t"
b10 S
b10 k"
b10 s"
b1111111111111111111111111111111111111111111111111111110001111011 1
b1111111111111111111111111111111111111111111111111111110001111011 g"
b1111111111111111111111111111111111111111111111111111110001111011 f#
b1111111111111111111111111111111111111111111111111111110001111011 o#
b1100 3
b1100 d"
b1100 o"
b1100 C#
b1100011 W
b1100011 O"
b1100011 `"
b1100011 f"
b1100011 @#
b1111110000 7
b1111110000 b"
b1011 *
b1011 q"
b1011 1#
b1100 .
b1100 r"
b1100 /#
b1 n
b1 0"
b1 (#
b1101 4
b1101 Y"
b1101 .#
b0 M
b0 -"
b0 -#
b0 O#
b0 T#
b1100 :
b1100 6"
b1100 *#
b1100 P#
b1100 U#
bx K
bx C"
bx 7#
bx 8#
b10000 ;
b10000 !#
b10000 6#
b11000 9
b11000 L#
b11000 ]#
b10100 <
b10100 4#
b10100 <#
b10100 M#
b10100 b#
b1011 2
b1011 p"
b1011 K#
b1011 e#
b1111111111111111111111111111111111111111111111111111110001111011 V
b1111111111111111111111111111111111111111111111111111110001111011 H#
b1111111111111111111111111111111111111111111111111111110001111011 l#
b101 '
1$
#66000
b100000 p#
b101 )
#70000
0$
#75000
b0x %"
b0x '"
bx ."
x{
bx x
bx z
bx X
bx 3"
bx U"
x4"
b0x &"
b0x ("
bx ~
x|
bx /"
x}
bx u
bx w
bx y
bx #"
bx !"
bx )"
bx $"
bx ""
bx *"
bx Y
bx ,"
bx 7"
b11100 5
b11100 _#
b11100 `#
xc
bx000 V"
xl
x\
x`
xI
xA
bx W"
xE
b10000 8
b10000 Z"
b10000 S#
b10000 Z#
b10000 6
b10000 Y#
b10000 \#
b1111101000 P"
bx P
bx +"
bx n"
bx Q
bx 5"
bx m"
b0 R
b0 j"
b0 t"
b0 S
b0 k"
b0 s"
b1100011 1
b1100011 g"
b1100011 f#
b1100011 o#
b11100 9
b11100 L#
b11100 ]#
b11000 <
b11000 4#
b11000 <#
b11000 M#
b11000 b#
b10100 ;
b10100 !#
b10100 6#
bx *
bx q"
bx 1#
bx .
bx r"
bx /#
bx000 )#
bx +#
bx 4
bx Y"
bx .#
bx O
bx <"
bx ,#
bx ,
bx :"
bx X"
bx h"
bx 2#
bx /
bx ;"
bx i"
bx 0#
bx V#
b10000 :
b10000 6"
b10000 *#
b10000 P#
b10000 U#
b1101 3
b1101 d"
b1101 o"
b1101 C#
b1111101000 W
b1111101000 O"
b1111101000 `"
b1111101000 f"
b1111101000 @#
b1100 7
b1100 b"
b1100 2
b1100 p"
b1100 K#
b1100 e#
b1100011 V
b1100011 H#
b1100011 l#
b110 '
1$
#76000
b100000 p#
b110 )
#80000
0$
#85000
x[#
bx P"
xb
xk
x[
x_
xH
x@
bx A#
xD
b10100 8
b10100 Z"
b10100 S#
b10100 Z#
b10100 6
b10100 Y#
b10100 \#
b100000 5
b100000 _#
b100000 `#
b1111101000 1
b1111101000 g"
b1111101000 f#
b1111101000 o#
bx 3
bx d"
bx o"
bx C#
bx +
bx N"
bx e"
bx W
bx O"
bx `"
bx f"
bx @#
b10000 7
b10000 b"
bx000 a"
bx c"
b10100 :
b10100 6"
b10100 *#
b10100 P#
b10100 U#
b11000 ;
b11000 !#
b11000 6#
b100000 9
b100000 L#
b100000 ]#
b11100 <
b11100 4#
b11100 <#
b11100 M#
b11100 b#
b1101 2
b1101 p"
b1101 K#
b1101 e#
b1111101000 V
b1111101000 H#
b1111101000 l#
b111 '
1$
#86000
b100000 p#
b111 )
#90000
0$
#95000
b100100 5
b100100 _#
b100100 `#
b11000 8
b11000 Z"
b11000 S#
b11000 Z#
b11000 6
b11000 Y#
b11000 \#
bx 1
bx g"
bx f#
bx o#
xZ
x^
xG
x?
xC
b100100 9
b100100 L#
b100100 ]#
b100000 <
b100000 4#
b100000 <#
b100000 M#
b100000 b#
b11100 ;
b11100 !#
b11100 6#
b11000 :
b11000 6"
b11000 *#
b11000 P#
b11000 U#
b10100 7
b10100 b"
bx 2
bx p"
bx K#
bx e#
bx V
bx H#
bx l#
bx I#
b1000 '
1$
#96000
b100000 p#
b1000 )
#100000
0$
#105000
b11100 8
b11100 Z"
b11100 S#
b11100 Z#
b11100 6
b11100 Y#
b11100 \#
b101000 5
b101000 _#
b101000 `#
b11000 7
b11000 b"
b11100 :
b11100 6"
b11100 *#
b11100 P#
b11100 U#
b100000 ;
b100000 !#
b100000 6#
b101000 9
b101000 L#
b101000 ]#
b100100 <
b100100 4#
b100100 <#
b100100 M#
b100100 b#
b1001 '
1$
#106000
b100000 p#
b1001 )
#110000
0$
#115000
b101100 5
b101100 _#
b101100 `#
b100000 8
b100000 Z"
b100000 S#
b100000 Z#
b100000 6
b100000 Y#
b100000 \#
b101100 9
b101100 L#
b101100 ]#
b101000 <
b101000 4#
b101000 <#
b101000 M#
b101000 b#
b100100 ;
b100100 !#
b100100 6#
b100000 :
b100000 6"
b100000 *#
b100000 P#
b100000 U#
b11100 7
b11100 b"
b1010 '
1$
#116000
b100000 p#
b1010 )
#120000
0$
#125000
b100100 8
b100100 Z"
b100100 S#
b100100 Z#
b100100 6
b100100 Y#
b100100 \#
b110000 5
b110000 _#
b110000 `#
b100000 7
b100000 b"
b100100 :
b100100 6"
b100100 *#
b100100 P#
b100100 U#
b101000 ;
b101000 !#
b101000 6#
b110000 9
b110000 L#
b110000 ]#
b101100 <
b101100 4#
b101100 <#
b101100 M#
b101100 b#
b1011 '
1$
#126000
b100000 p#
b1011 )
#130000
0$
#135000
b110100 5
b110100 _#
b110100 `#
b101000 8
b101000 Z"
b101000 S#
b101000 Z#
b101000 6
b101000 Y#
b101000 \#
b110100 9
b110100 L#
b110100 ]#
b110000 <
b110000 4#
b110000 <#
b110000 M#
b110000 b#
b101100 ;
b101100 !#
b101100 6#
b101000 :
b101000 6"
b101000 *#
b101000 P#
b101000 U#
b100100 7
b100100 b"
b1100 '
1$
#136000
b100000 p#
b1100 )
#140000
0$
#145000
b101100 8
b101100 Z"
b101100 S#
b101100 Z#
b101100 6
b101100 Y#
b101100 \#
b111000 5
b111000 _#
b111000 `#
b101000 7
b101000 b"
b101100 :
b101100 6"
b101100 *#
b101100 P#
b101100 U#
b110000 ;
b110000 !#
b110000 6#
b111000 9
b111000 L#
b111000 ]#
b110100 <
b110100 4#
b110100 <#
b110100 M#
b110100 b#
b1101 '
1$
#146000
b100000 p#
b1101 )
#150000
0$
#155000
b111100 5
b111100 _#
b111100 `#
b110000 8
b110000 Z"
b110000 S#
b110000 Z#
b110000 6
b110000 Y#
b110000 \#
b111100 9
b111100 L#
b111100 ]#
b111000 <
b111000 4#
b111000 <#
b111000 M#
b111000 b#
b110100 ;
b110100 !#
b110100 6#
b110000 :
b110000 6"
b110000 *#
b110000 P#
b110000 U#
b101100 7
b101100 b"
b1110 '
1$
#156000
b100000 p#
b1110 )
#160000
0$
#165000
b110100 8
b110100 Z"
b110100 S#
b110100 Z#
b110100 6
b110100 Y#
b110100 \#
b1000000 5
b1000000 _#
b1000000 `#
b110000 7
b110000 b"
b110100 :
b110100 6"
b110100 *#
b110100 P#
b110100 U#
b111000 ;
b111000 !#
b111000 6#
b1000000 9
b1000000 L#
b1000000 ]#
b111100 <
b111100 4#
b111100 <#
b111100 M#
b111100 b#
b1111 '
1$
#166000
b100000 p#
b1111 )
#170000
0$
#175000
b1000100 5
b1000100 _#
b1000100 `#
b111000 8
b111000 Z"
b111000 S#
b111000 Z#
b111000 6
b111000 Y#
b111000 \#
b1000100 9
b1000100 L#
b1000100 ]#
b1000000 <
b1000000 4#
b1000000 <#
b1000000 M#
b1000000 b#
b111100 ;
b111100 !#
b111100 6#
b111000 :
b111000 6"
b111000 *#
b111000 P#
b111000 U#
b110100 7
b110100 b"
b10000 '
1$
#176000
b100000 p#
b10000 )
#180000
0$
#185000
b111100 8
b111100 Z"
b111100 S#
b111100 Z#
b111100 6
b111100 Y#
b111100 \#
b1001000 5
b1001000 _#
b1001000 `#
b111000 7
b111000 b"
b111100 :
b111100 6"
b111100 *#
b111100 P#
b111100 U#
b1000000 ;
b1000000 !#
b1000000 6#
b1001000 9
b1001000 L#
b1001000 ]#
b1000100 <
b1000100 4#
b1000100 <#
b1000100 M#
b1000100 b#
b10001 '
1$
#186000
b100000 p#
b10001 )
