{:input (genetic.mutation/change-names-remove-clause 1730998209 (genetic.mutation/change-constant-value 1268137827 (genetic.crossover/dumb-crossover 1450257477 (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif") (genetic.mutation/change-constant-value 607922943 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_2, \\wire3_:missing , wire4_8);\n  wire \\:missing_edge ;\n  output wire0_2;\n  wire wire0_2;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  input wire4_8;\n  wire wire4_8;\n  wire wire5;\n  wire wire6_2;\n  wire wire7;\n  wire \\wire:missing_9 ;\n  wire \\wire:missing_edge ;\n  assign wire0_2 = 2'hx >> wire6_2;\n  assign \\wire:missing_edge  = 2'h1 >> wire4_8;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire5 = 1'h1;\n  assign wire6_2 = 1'h1;\n  assign wire7 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_9  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/74AB0F49.v:3.1-24.10\" *)\nmodule postsynth(wire0_2, \\wire3_:missing , wire4_8);\n  (* src = \"/tmp/fuzzmount6020635C/74AB0F49.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/74AB0F49.v:5.10-5.17\" *)\n  output wire0_2;\n  wire wire0_2;\n  (* src = \"/tmp/fuzzmount6020635C/74AB0F49.v:7.9-7.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/74AB0F49.v:9.9-9.16\" *)\n  input wire4_8;\n  wire wire4_8;\n  (* src = \"/tmp/fuzzmount6020635C/74AB0F49.v:11.8-11.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount6020635C/74AB0F49.v:12.8-12.15\" *)\n  wire wire6_2;\n  (* src = \"/tmp/fuzzmount6020635C/74AB0F49.v:13.8-13.13\" *)\n  wire wire7;\n  (* src = \"/tmp/fuzzmount6020635C/74AB0F49.v:14.8-14.23\" *)\n  wire \\wire:missing_9 ;\n  (* src = \"/tmp/fuzzmount6020635C/74AB0F49.v:15.8-15.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_2 = 1'hx;\n  assign wire5 = 1'h1;\n  assign wire6_2 = 1'h1;\n  assign wire7 = 1'h0;\n  assign \\wire:missing_9  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 13:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou/src/top.v'.\nSBY 13:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] Copy '/tmp/fuzzmount6020635C/74AB0F49.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou/src/74AB0F49.v'.\nSBY 13:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] Copy '/tmp/fuzzmount6020635C/74AB0F49.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou/src/74AB0F49.post.v'.\nSBY 13:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] engine_0: abc pdr\nSBY 13:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:07:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] base: /tmp/fuzzmount6020635C/top.v:8: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:07:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:07:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] base: finished (returncode=0)\nSBY 13:07:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:07:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] aig: finished (returncode=0)\nSBY 13:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 13:07:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 13:07:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] engine_0: Warning: The network has no constraints.\nSBY 13:07:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 13:07:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] engine_0: finished (returncode=0)\nSBY 13:07:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] engine_0: Status returned by engine: FAIL\nSBY 13:07:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 13:07:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:07:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] summary: engine_0 (abc pdr) returned FAIL\nSBY 13:07:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou'.\nSBY 13:07:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnj578oou] DONE (FAIL, rc=2)\n", :err ""}}}