#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep 14 21:30:29 2020
# Process ID: 3454
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_2_bram
# Command line: vivado project_2_bram.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_2_bram/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_2_bram/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_2_bram.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTB]
endgroup
set_property range 4K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
validate_bd_design
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_bram_ctrl_1_bram/BRAM_PORTB]
endgroup
set_property location {1 130 -161} [get_bd_cells axi_bram_ctrl_1_bram]
validate_bd_design
undo
undo
undo
undo
undo
undo
validate_bd_design -force
save_bd_design
reset_run synth_1
reset_run design_1_axi_smc_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
set_property range 64K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_axi_bram_ctrl_0_bram_7_synth_1
reset_run design_1_axi_bram_ctrl_0_11_synth_1
reset_run design_1_axi_smc_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_bram_ctrl_0_bram_7_synth_1
reset_run design_1_axi_bram_ctrl_0_11_synth_1
reset_run design_1_axi_smc_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_bram_ctrl_0_bram_7_synth_1
reset_run design_1_axi_bram_ctrl_0_11_synth_1
reset_run design_1_axi_smc_1_synth_1
startgroup
set_property -dict [list CONFIG.PSU__FPGA_PL1_ENABLE {1} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {50}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
create_bd_port -dir O -type clk CLK_REF
connect_bd_net [get_bd_pins /zynq_ultra_ps_e_0/pl_clk1] [get_bd_ports CLK_REF]
endgroup
set_property location {-64 6} [get_bd_ports CLK_REF]
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd] -top
startgroup
set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {50}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
validate_bd_design
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run design_1_zynq_ultra_ps_e_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/rsaradhy/Work/trenz/vivado/project_2_bram/main.xsa
set_property -dict [list CONFIG.Write_Clock_Frequency {50}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
reset_run FIFO_10_synth_1
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {300}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
validate_bd_design
set_property -dict [list CONFIG.Read_Clock_Frequency {160} CONFIG.Write_Clock_Frequency {300}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
reset_run FIFO_10_synth_1
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
save_bd_design
reset_run synth_1
reset_run design_1_axi_bram_ctrl_0_11_synth_1
reset_run design_1_zynq_ultra_ps_e_0_1_synth_1
reset_run design_1_axi_smc_1_synth_1
reset_run design_1_rst_ps8_0_200M_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {1024}] [get_bd_cells axi_bram_ctrl_0]
endgroup
validate_bd_design
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd] -top
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {0}] [get_bd_cells axi_bram_ctrl_0]
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
validate_bd_design
set_property range 128K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_gpio_0_Reg}]
validate_bd_design
set_property range 64K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 128K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
delete_bd_objs [get_bd_intf_ports BRAM_PORTB_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB]
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_axi_bram_ctrl_0_bram_7_synth_1
reset_run design_1_axi_bram_ctrl_0_11_synth_1
reset_run design_1_axi_smc_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/rsaradhy/Work/trenz/vivado/project_2_bram/main.xsa
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells axi_bram_ctrl_0]
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {0}] [get_bd_cells axi_bram_ctrl_0]
endgroup
set_property range 64K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1]
delete_bd_objs [get_bd_intf_ports BRAM_PORTB_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB]
validate_bd_design
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB]
endgroup
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0_bram axi_bram_ctrl_0}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_bram_ctrl_0_bram1/BRAM_PORTB]
endgroup
validate_bd_design
set_property location {0.5 -116 171} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {1 -139 269} [get_bd_cells axi_bram_ctrl_0_bram1]
set_property location {2 188 289} [get_bd_cells axi_bram_ctrl_1]
regenerate_bd_layout -routing
validate_bd_design -force
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd] -top
set_property location {-18 151} [get_bd_intf_ports BRAM_PORTB_0]
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets axi_smc_M02_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
validate_bd_design
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP1 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {1} CONFIG.PSU__USE__M_AXI_GP2 {0}] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_LPD]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP2 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property range 64K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_1 axi_bram_ctrl_0_bram1}]
startgroup
set_property location {2 360 527} [get_bd_cells axi_bram_ctrl_0_bram2]
set_property location {2 360 397} [get_bd_cells axi_bram_ctrl_2]
endgroup
set_property location {1 168 402} [get_bd_cells axi_bram_ctrl_0_bram2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_2/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (300 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_bram_ctrl_2/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_2/S_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_bram_ctrl_0_bram2/BRAM_PORTB]
endgroup
regenerate_bd_layout -routing
set_property location {1 176 204} [get_bd_cells axi_bram_ctrl_0_bram]
regenerate_bd_layout -routing
set_property location {1 163 366} [get_bd_cells axi_bram_ctrl_0_bram2]
set_property range 64K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_2_Mem0}]
validate_bd_design
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_axi_bram_ctrl_0_bram_7_synth_1
reset_run design_1_axi_bram_ctrl_0_11_synth_1
reset_run design_1_zynq_ultra_ps_e_0_1_synth_1
reset_run design_1_axi_smc_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/rsaradhy/Work/trenz/vivado/project_2_bram/main.xsa
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP2 {0}] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_LPD]
endgroup
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD]
