// Seed: 2021189925
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7 = id_7;
  wire id_8;
  wire id_9;
  assign id_2 = 1;
  wire id_10;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3
);
  wire id_5 = id_2 ^ ~^1, id_6 = id_6;
  wire id_7;
  module_0(
      id_5, id_6, id_7, id_5, id_6, id_6
  );
  assign id_6 = 1'b0;
  wire id_8;
  assign id_3 = 1;
  tri0 id_9 = id_5;
endmodule
