Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Oct 13 05:01:30 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupAbaco_timing_summary_routed.rpt -pb SupAbaco_timing_summary_routed.pb -rpx SupAbaco_timing_summary_routed.rpx -warn_on_violation
| Design       : SupAbaco
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u2/u5/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.164        0.000                      0                   38        0.262        0.000                      0                   38        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.164        0.000                      0                   38        0.262        0.000                      0                   38        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.146%)  route 2.625ns (78.854%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.854     6.455    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.579 r  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.795     7.374    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.976     8.475    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  u2/u5/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  u2/u5/cuenta_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    u2/u5/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.704ns (22.253%)  route 2.460ns (77.747%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.854     6.455    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.579 r  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.795     7.374    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.811     8.309    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[13]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    u2/u5/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.704ns (22.253%)  route 2.460ns (77.747%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.854     6.455    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.579 r  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.795     7.374    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.811     8.309    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[14]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    u2/u5/cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.704ns (22.253%)  route 2.460ns (77.747%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.854     6.455    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.579 r  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.795     7.374    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.811     8.309    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[15]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    u2/u5/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.704ns (22.253%)  route 2.460ns (77.747%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.854     6.455    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.579 r  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.795     7.374    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.811     8.309    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[16]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    u2/u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.704ns (23.347%)  route 2.311ns (76.653%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.854     6.455    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.579 r  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.795     7.374    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.662     8.161    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[10]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    u2/u5/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.704ns (23.347%)  route 2.311ns (76.653%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.854     6.455    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.579 r  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.795     7.374    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.662     8.161    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[11]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    u2/u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.704ns (23.347%)  route 2.311ns (76.653%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.854     6.455    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.579 r  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.795     7.374    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.662     8.161    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[12]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    u2/u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.704ns (23.347%)  route 2.311ns (76.653%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.854     6.455    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.579 r  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.795     7.374    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.662     8.161    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    u2/u5/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.704ns (24.498%)  route 2.170ns (75.502%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.854     6.455    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.579 r  u2/u5/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.795     7.374    u2/u5/cuenta[17]_i_4_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.498 r  u2/u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.521     8.019    u2/u5/cuenta[17]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u2/u5/cuenta_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    u2/u5/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  u2/u5/cuenta_reg[0]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.564    u2/u5/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u2/u5/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    u2/u5/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  u2/u5/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u2/u5/unseg_reg/Q
                         net (fo=1, routed)           0.199     1.805    u2/u5/unseg
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.850 r  u2/u5/aux_i_1/O
                         net (fo=1, routed)           0.000     1.850    u2/u5/aux_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  u2/u5/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.848     1.975    u2/u5/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  u2/u5/aux_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.091     1.588    u2/u5/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u2/u5/cuenta_reg[16]/Q
                         net (fo=2, routed)           0.119     1.725    u2/u5/cuenta_reg_n_0_[16]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  u2/u5/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.833    u2/u5/p_1_in[16]
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    u2/u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u2/u5/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.119     1.728    u2/u5/cuenta_reg_n_0_[4]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  u2/u5/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     1.836    u2/u5/p_1_in[4]
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    u2/u5/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u2/u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.120     1.727    u2/u5/cuenta_reg_n_0_[12]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  u2/u5/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.835    u2/u5/p_1_in[12]
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    u2/u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  u2/u5/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u2/u5/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.120     1.729    u2/u5/cuenta_reg_n_0_[8]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  u2/u5/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.837    u2/u5/p_1_in[8]
    SLICE_X65Y22         FDRE                                         r  u2/u5/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  u2/u5/cuenta_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    u2/u5/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u2/u5/cuenta_reg[13]/Q
                         net (fo=2, routed)           0.116     1.722    u2/u5/cuenta_reg_n_0_[13]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  u2/u5/cuenta0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.837    u2/u5/p_1_in[13]
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    u2/u5/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u2/u5/cuenta_reg[9]/Q
                         net (fo=2, routed)           0.116     1.723    u2/u5/cuenta_reg_n_0_[9]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  u2/u5/cuenta0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.838    u2/u5/p_1_in[9]
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[9]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    u2/u5/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u2/u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.120     1.728    u2/u5/cuenta_reg_n_0_[11]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  u2/u5/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.839    u2/u5/p_1_in[11]
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u2/u5/cuenta_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    u2/u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u2/u5/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.121     1.727    u2/u5/cuenta_reg_n_0_[15]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  u2/u5/cuenta0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.838    u2/u5/p_1_in[15]
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  u2/u5/cuenta_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    u2/u5/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u2/u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u5/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u2/u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.121     1.730    u2/u5/cuenta_reg_n_0_[3]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  u2/u5/cuenta0_carry/O[2]
                         net (fo=1, routed)           0.000     1.841    u2/u5/p_1_in[3]
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    u2/u5/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  u2/u5/cuenta_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    u2/u5/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   u2/u5/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   u2/u5/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   u2/u5/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   u2/u5/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   u2/u5/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   u2/u5/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   u2/u5/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   u2/u5/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   u2/u5/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   u2/u5/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   u2/u5/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   u2/u5/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   u2/u5/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   u2/u5/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   u2/u5/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   u2/u5/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   u2/u5/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u2/u5/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoInb[0]
                            (input port)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.953ns  (logic 7.999ns (40.092%)  route 11.953ns (59.908%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInb[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInb[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoInb_IBUF[0]_inst/O
                         net (fo=5, routed)           3.948     5.407    u1/DatoInb_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     5.531 r  u1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.531    u0/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.063 f  u0/signo2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.966     7.029    u0/signo2_inferred__0/i__carry_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.153 r  u0/signo_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.016     8.169    u0/signo_OBUF
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.152     8.321 r  u0/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.572     8.893    u0/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     9.505 r  u0/segmento_OBUF[6]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.505    u0/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.828 r  u0/segmento_OBUF[6]_inst_i_19/O[1]
                         net (fo=9, routed)           0.979    10.807    u0/L[8]
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.332    11.139 r  u0/segmento_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.754    11.893    u0/segmento_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.326    12.219 r  u0/segmento_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.804    13.023    u0/segmento_OBUF[6]_inst_i_11_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    13.147 r  u0/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.985    14.132    u0/u2/sg3[3]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152    14.284 r  u0/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.929    16.213    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    19.953 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.953    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInb[0]
                            (input port)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.715ns  (logic 7.973ns (40.439%)  route 11.743ns (59.561%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInb[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInb[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoInb_IBUF[0]_inst/O
                         net (fo=5, routed)           3.948     5.407    u1/DatoInb_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     5.531 r  u1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.531    u0/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.063 f  u0/signo2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.966     7.029    u0/signo2_inferred__0/i__carry_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.153 r  u0/signo_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.016     8.169    u0/signo_OBUF
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.152     8.321 r  u0/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.572     8.893    u0/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     9.505 r  u0/segmento_OBUF[6]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.505    u0/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.828 r  u0/segmento_OBUF[6]_inst_i_19/O[1]
                         net (fo=9, routed)           0.979    10.807    u0/L[8]
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.332    11.139 r  u0/segmento_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.754    11.893    u0/segmento_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.326    12.219 r  u0/segmento_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.804    13.023    u0/segmento_OBUF[6]_inst_i_11_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    13.147 r  u0/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.993    14.140    u0/u2/sg3[3]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152    14.292 r  u0/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.711    16.003    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    19.715 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.715    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInb[0]
                            (input port)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.587ns  (logic 7.752ns (39.577%)  route 11.835ns (60.423%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInb[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInb[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoInb_IBUF[0]_inst/O
                         net (fo=5, routed)           3.948     5.407    u1/DatoInb_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     5.531 r  u1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.531    u0/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.063 f  u0/signo2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.966     7.029    u0/signo2_inferred__0/i__carry_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.153 r  u0/signo_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.016     8.169    u0/signo_OBUF
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.152     8.321 r  u0/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.572     8.893    u0/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     9.505 r  u0/segmento_OBUF[6]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.505    u0/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.828 r  u0/segmento_OBUF[6]_inst_i_19/O[1]
                         net (fo=9, routed)           0.979    10.807    u0/L[8]
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.332    11.139 r  u0/segmento_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.754    11.893    u0/segmento_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.326    12.219 r  u0/segmento_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.804    13.023    u0/segmento_OBUF[6]_inst_i_11_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    13.147 r  u0/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.993    14.140    u0/u2/sg3[3]
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.124    14.264 r  u0/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.803    16.067    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.587 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.587    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInb[0]
                            (input port)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.534ns  (logic 7.997ns (40.941%)  route 11.537ns (59.059%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInb[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInb[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoInb_IBUF[0]_inst/O
                         net (fo=5, routed)           3.948     5.407    u1/DatoInb_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     5.531 r  u1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.531    u0/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.063 f  u0/signo2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.966     7.029    u0/signo2_inferred__0/i__carry_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.153 r  u0/signo_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.016     8.169    u0/signo_OBUF
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.152     8.321 r  u0/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.572     8.893    u0/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     9.505 r  u0/segmento_OBUF[6]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.505    u0/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.828 r  u0/segmento_OBUF[6]_inst_i_19/O[1]
                         net (fo=9, routed)           0.979    10.807    u0/L[8]
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.332    11.139 r  u0/segmento_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.754    11.893    u0/segmento_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.326    12.219 r  u0/segmento_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.804    13.023    u0/segmento_OBUF[6]_inst_i_11_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    13.147 r  u0/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834    13.982    u0/u2/sg3[3]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.152    14.134 r  u0/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663    15.797    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    19.534 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.534    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInb[0]
                            (input port)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.496ns  (logic 7.767ns (39.839%)  route 11.729ns (60.161%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInb[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInb[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoInb_IBUF[0]_inst/O
                         net (fo=5, routed)           3.948     5.407    u1/DatoInb_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     5.531 r  u1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.531    u0/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.063 f  u0/signo2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.966     7.029    u0/signo2_inferred__0/i__carry_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.153 r  u0/signo_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.016     8.169    u0/signo_OBUF
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.152     8.321 r  u0/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.572     8.893    u0/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     9.505 r  u0/segmento_OBUF[6]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.505    u0/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.828 r  u0/segmento_OBUF[6]_inst_i_19/O[1]
                         net (fo=9, routed)           0.979    10.807    u0/L[8]
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.332    11.139 r  u0/segmento_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.980    12.119    u0/segmento_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.326    12.445 r  u0/segmento_OBUF[6]_inst_i_13/O
                         net (fo=2, routed)           0.824    13.269    u2/u3/segmento_OBUF[2]_inst_i_1
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.393 r  u2/u3/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.607    14.000    u0/segmento[1][0]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.124    14.124 r  u0/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.837    15.961    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.496 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.496    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInb[0]
                            (input port)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.477ns  (logic 7.736ns (39.719%)  route 11.741ns (60.281%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInb[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInb[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoInb_IBUF[0]_inst/O
                         net (fo=5, routed)           3.948     5.407    u1/DatoInb_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     5.531 r  u1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.531    u0/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.063 f  u0/signo2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.966     7.029    u0/signo2_inferred__0/i__carry_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.153 r  u0/signo_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.016     8.169    u0/signo_OBUF
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.152     8.321 r  u0/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.572     8.893    u0/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     9.505 r  u0/segmento_OBUF[6]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.505    u0/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.828 r  u0/segmento_OBUF[6]_inst_i_19/O[1]
                         net (fo=9, routed)           0.979    10.807    u0/L[8]
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.332    11.139 r  u0/segmento_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.754    11.893    u0/segmento_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.326    12.219 r  u0/segmento_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.804    13.023    u0/segmento_OBUF[6]_inst_i_11_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    13.147 r  u0/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.985    14.132    u0/u2/sg3[3]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124    14.256 r  u0/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.717    15.973    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.477 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.477    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInb[0]
                            (input port)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.457ns  (logic 7.761ns (39.889%)  route 11.696ns (60.111%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT4=4 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInb[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInb[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoInb_IBUF[0]_inst/O
                         net (fo=5, routed)           3.948     5.407    u1/DatoInb_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     5.531 r  u1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.531    u0/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.063 f  u0/signo2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.966     7.029    u0/signo2_inferred__0/i__carry_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.153 r  u0/signo_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.016     8.169    u0/signo_OBUF
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.152     8.321 r  u0/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.572     8.893    u0/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     9.505 r  u0/segmento_OBUF[6]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.505    u0/segmento_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.828 r  u0/segmento_OBUF[6]_inst_i_19/O[1]
                         net (fo=9, routed)           0.979    10.807    u0/L[8]
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.332    11.139 r  u0/segmento_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.754    11.893    u0/segmento_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.326    12.219 r  u0/segmento_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.804    13.023    u0/segmento_OBUF[6]_inst_i_11_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    13.147 r  u0/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834    13.982    u0/u2/sg3[3]
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.106 r  u0/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.822    15.927    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.457 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.457    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoInb[0]
                            (input port)
  Destination:            signo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.649ns  (logic 5.744ns (39.207%)  route 8.906ns (60.793%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoInb[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoInb[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoInb_IBUF[0]_inst/O
                         net (fo=5, routed)           3.948     5.407    u1/DatoInb_IBUF[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     5.531 r  u1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.531    u0/S[0]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.063 f  u0/signo2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.966     7.029    u0/signo2_inferred__0/i__carry_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.153 r  u0/signo_OBUF_inst_i_2/O
                         net (fo=9, routed)           3.992    11.145    signo_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.649 r  signo_OBUF_inst/O
                         net (fo=0)                   0.000    14.649    signo
    U16                                                               r  signo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.375ns (60.859%)  route 2.814ns (39.141%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u2/u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.862     1.380    u2/u3/Q[2]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.152     1.532 r  u2/u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.952     3.484    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.189 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.189    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 4.302ns (62.178%)  route 2.617ns (37.822%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[1]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  u2/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.731     1.209    u2/u3/Q[1]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.301     1.510 r  u2/u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.886     3.396    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.919 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.919    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/u3/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.207ns (50.914%)  route 0.200ns (49.086%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.200     0.364    u2/u3/Q[2]
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.043     0.407 r  u2/u3/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.407    u2/u3/cuenta[2]_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  u2/u3/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/u3/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.208ns (44.775%)  route 0.257ns (55.225%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.257     0.421    u2/u3/Q[0]
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.044     0.465 r  u2/u3/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.465    u2/u3/cuenta[1]_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  u2/u3/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/u3/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.209ns (44.894%)  route 0.257ns (55.106%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.257     0.421    u2/u3/Q[0]
    SLICE_X60Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.466 r  u2/u3/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.466    u2/u3/cuenta[0]_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  u2/u3/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/u3/cuenta_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.210ns (12.788%)  route 1.429ns (87.212%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.638    u2/u3/AR[0]
    SLICE_X60Y23         FDCE                                         f  u2/u3/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/u3/cuenta_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.210ns (12.788%)  route 1.429ns (87.212%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.638    u2/u3/AR[0]
    SLICE_X60Y23         FDCE                                         f  u2/u3/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/u3/cuenta_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.210ns (12.788%)  route 1.429ns (87.212%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.638    u2/u3/AR[0]
    SLICE_X60Y23         FDCE                                         f  u2/u3/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.433ns (69.175%)  route 0.639ns (30.825%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.200     0.364    u2/u3/Q[2]
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  u2/u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.439     0.848    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.072 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.072    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.409ns (66.041%)  route 0.725ns (33.959%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.268     0.432    u2/u3/Q[0]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.477 r  u2/u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.456     0.934    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.134 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.134    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.420ns (65.037%)  route 0.764ns (34.963%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[2]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u2/u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.438     0.602    u2/u3/Q[2]
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.647 r  u2/u3/anodo_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.326     0.973    anodo_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.184 r  anodo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.184    anodo[3]
    W4                                                                r  anodo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.472ns (66.279%)  route 0.749ns (33.721%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE                         0.000     0.000 r  u2/u3/cuenta_reg[0]/C
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u2/u3/cuenta_reg[0]/Q
                         net (fo=11, routed)          0.268     0.432    u2/u3/Q[0]
    SLICE_X63Y23         LUT3 (Prop_lut3_I2_O)        0.042     0.474 r  u2/u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.481     0.955    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.221 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.221    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------





