;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -201, <-20
	DJN -1, @-20
	SUB @-122, 160
	SUB @-122, 100
	DJN <-1, @-21
	SUB @-122, 100
	ADD #270, <0
	SUB -207, <-120
	DJN <-1, @-21
	DJN <-1, @-21
	DJN -1, @64
	SUB 20, @12
	ADD 210, 30
	SUB 12, @10
	JMZ 821, 103
	SUB <0, 2
	JMZ 821, 103
	DJN -1, @-20
	SUB <0, @2
	JMZ 821, 103
	JMN -232, @-120
	SUB #0, 2
	JMZ 821, 103
	JMP @12, #210
	CMP 12, @10
	SUB -232, <-120
	DJN -1, @64
	JMZ 821, 103
	SUB -232, <-120
	SUB #12, @200
	JMZ 821, 103
	ADD #270, <0
	JMZ 0, 901
	CMP -207, <-120
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	SUB @-127, 100
	ADD 200, 10
	ADD 200, 10
	CMP -207, <-120
	SUB #72, @200
	MOV -201, <-20
	JMZ 821, 103
	SUB #72, @200
	DJN <-1, @-21
	MOV -1, <-20
	MOV -201, <-20
	SUB @-122, 100
