# üß± CMOS Inverter Layout Verification ‚Äî DRC & LVS (GPDK090)


This stage focuses on **creating, verifying, and validating** your CMOS inverter layout using **Cadence Virtuoso Layout XL** with the **GPDK090** technology kit.  
The process ensures that your physical design follows all fabrication rules (DRC) and matches your schematic (LVS).

---

## üß© 1Ô∏è‚É£ Create Inverter Layout in Virtuoso Layout XL

### **Steps**
1. **Open schematic:** Launch ‚Üí Layout XL
- Choose **Use Existing Schematic**
- Create new **layout view**

2. **Setup Technology:**
- Ensure **GPDK090** tech file is active  
- Layers: diffusion, poly, metal1, contact (MCON), nwell, pwell

3. **Generate layout pins and devices:** Connectivity ‚Üí Generate ‚Üí All From Source
   
4. **Place devices:**
- PMOS on top (in n-well)
- NMOS on bottom (in p-substrate)
- Align drains vertically ‚Üí Output (VOUT)
- Connect:
  - PMOS Source ‚Üí VDD
  - NMOS Source ‚Üí GND
  - PMOS/NMOS Drain ‚Üí VOUT
  - PMOS/NMOS Gate ‚Üí VIN

5. **Define Pins:** Create ‚Üí Pin
- `VIN`, `VOUT`, `VDD`, `GND` (use Metal1 layer)

6. **Save & Check:** Design ‚Üí Check and Save


---

## üßπ 2Ô∏è‚É£ Design Rule Check (DRC)

### **Steps**
1. Open: Verify ‚Üí DRC
2. Check ‚ÄúRules File‚Äù points to your **gpdk090.tf**  
3. Run the check.  
4. Observe errors in the **layout window**:
- **Spacing violation** ‚Üí two shapes too close
- **Width violation** ‚Üí too narrow line
- **Enclosure** ‚Üí contact not covered properly

5. Fix issues ‚Üí Re-run DRC until: No DRC errors found


---

## üîç 3Ô∏è‚É£ Layout vs Schematic (LVS)

### **Steps**
1. Open: Verify ‚Üí LVS
2. Fill form:
| Field | Value |
|--------|--------|
| Library | Your project library |
| Cell | CMOS_Inverter |
| Source View | schematic |
| Layout View | layout |
| Run Directory | default or custom folder |

3. Enable **Run Extracted View** if available  
4. Click **Run**

### **Check Report**
If `Results ‚Üí LVS Debug` is not visible:
- Check CIW log for path (e.g. `~/Cadence/LVS/CMOS_Inverter/LVS.report`)
- Or navigate manually: ~/Cadence/LVS/<library>/<cell>/LVS/
Open:
- `LVS.report`
- `LVS.log`
- `avCompare.log` (if Assura)

**Success Example:**
LVS run completed successfully.
Devices matched: 2 of 2
Nets matched: 4 of 4
Pins matched: 4 of 4
Result: Layout and schematic match.


---

## ‚öôÔ∏è Common LVS Fixes

| Issue | Cause | Fix |
|-------|--------|------|
| Unmatched net | Pin name mismatch | Ensure layout pins = schematic pins |
| Device mismatch | Wrong orientation | Flip/rotate device |
| Shorted nets | Overlapping metals | Separate and rerun DRC |
| Substrate error | Missing tie | Add P+/N+ substrate contacts |


---

## ‚úÖ Summary Flow
Schematic ‚Üí Layout XL ‚Üí DRC ‚Üí Fix ‚Üí LVS ‚Üí Match ‚úÖ

## üí° Notes

- Use **gpdk090** PDK layer names as shown in your Layer Palette.
- Always re-run **DRC** before **LVS**.
- If LVS Debug menu is missing, always rely on `.report` file in the run directory.


