INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'cic_decimator' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'cic_decimator'...
WARNING:sim - A core named 'cic_decimator' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'cic_decimator'...
Delivering EJava files for 'cic_decimator'...
Generating implementation netlist for 'cic_decimator'...
INFO:sim - Pre-processing HDL files for 'cic_decimator'...
Running synthesis for 'cic_decimator'
Running ngcbuild...
Writing VHO instantiation template for 'cic_decimator'...
Writing VHDL behavioral simulation model for 'cic_decimator'...
Delivered 3 files into directory
D:/LR/Xilinx_projects/BPM_HDL_DDC/ipcore_dir/tmp/_cg/cic_decimator
Delivered 1 file into directory
D:/LR/Xilinx_projects/BPM_HDL_DDC/ipcore_dir/tmp/_cg/cic_decimator
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'cic_decimator'...
Regenerating ISE project file for 'cic_decimator'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'cic_decimator'.
