-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- ***************************************************************************
-- This file contains a Vhdl test bench template that is freely editable to   
-- suit user's needs .Comments are provided in each section to help the user  
-- fill out necessary details.                                                
-- ***************************************************************************
-- Generated on "03/13/2019 13:54:58"
                                                            
-- Vhdl Test Bench template for design  :  g69_lab1_final
-- 
-- Simulation tool : ModelSim-Altera (VHDL)
-- 

LIBRARY ieee;          
use IEEE.NUMERIC_STD.ALL;                                     
USE ieee.std_logic_1164.all;                                

ENTITY g69_lab1_final_vhd_tst IS
END g69_lab1_final_vhd_tst;
ARCHITECTURE g69_lab1_final_arch OF g69_lab1_final_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL code : STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL segments : STD_LOGIC_VECTOR(6 DOWNTO 0);
COMPONENT g69_lab1_final
	PORT (
	code : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	segments : OUT STD_LOGIC_VECTOR(6 DOWNTO 0)
	);
END COMPONENT;
BEGIN
	i1 : g69_lab1_final
	PORT MAP (
-- list connections between master ports and signals
	code => code,
	segments => segments
	);
generate_test: PROCESS
BEGIN
	FOR i in 0 to 15 LOOP
	code<= std_logic_vector(to_unsigned(i,4));
WAIT FOR 10 ns;
END LOOP;
WAIT;
END PROCESS;                                        
END g69_lab1_final_arch;
