$date
	Sun Oct 23 09:21:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#836162
b100 &
b100 %
1$
b100 !
1"
#836163
0"
#836166
b10 &
b10 %
#836170
b1 &
b1 %
1#
#836174
b0 &
0#
b0 %
0$
#1844305
b1110 !
1"
#1844306
b1110 &
b1110 %
1$
#1844307
0"
#1844310
b111 &
b111 %
#1844314
b10110 &
b10110 %
#1844318
b1011 &
b1011 %
#1844322
b100010 &
b100010 %
#1844326
b10001 &
b10001 %
#1844330
b110100 &
b110100 %
#1844334
b11010 &
b11010 %
#1844338
b1101 &
b1101 %
#1844342
b101000 &
b101000 %
#1844346
b10100 &
b10100 %
#1844350
b1010 &
b1010 %
#1844354
b101 &
b101 %
#1844358
b10000 &
b10000 %
#1844362
b1000 &
b1000 %
#1844366
b100 &
b100 %
#1844370
b10 &
b10 %
#1844374
b1 &
1#
b1 %
#1844378
b0 &
b0 %
0#
0$
#2880449
b1000 !
1"
#2880450
b1000 &
b1000 %
1$
#2880451
0"
#2880454
b100 &
b100 %
#2880458
b10 &
b10 %
#2880462
b1 &
1#
b1 %
#2880466
b0 &
b0 %
0#
0$
#4500012
