# tutorialVerilog
Codes in Verilog written while following a tutorial online course. It has several modules, from very basic to more complex. 
This repo include just the .ve files, leaving out every other file created for ActiveHDL purposes.
