<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="resize_accel" language="c" vlnv="xilinx.com:hls:resize_accel:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g -I /home/centos/Documents/vision_project/resize_kernels/src -I /home/centos/Documents/vision_project/resize_kernels/libs/xf_opencv/L1/include -I /home/centos/Documents/vision_project/resize_kernels/src/build" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="128" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="128" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="img_inp" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="img_out" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="rows_in" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cols_in" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="rows_out" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="cols_out" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
  <profile>
    <RTLDesignHierarchy>
      <TopModule>
        <ModuleName>resize_accel</ModuleName>
        <InstancesList>
          <Instance>
            <InstName>entry_proc7_U0</InstName>
            <ModuleName>entry_proc7</ModuleName>
            <ID>168</ID>
          </Instance>
          <Instance>
            <InstName>Block_ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0</InstName>
            <ModuleName>Block_ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc</ModuleName>
            <ID>174</ID>
          </Instance>
          <Instance>
            <InstName>Array2xfMat_128_0_2160_3840_1_U0</InstName>
            <ModuleName>Array2xfMat_128_0_2160_3840_1_s</ModuleName>
            <ID>182</ID>
            <InstancesList>
              <Instance>
                <InstName>grp_Axi2Mat_fu_82</InstName>
                <ModuleName>Axi2Mat</ModuleName>
                <ID>82</ID>
                <InstancesList>
                  <Instance>
                    <InstName>addrbound_U0</InstName>
                    <ModuleName>addrbound</ModuleName>
                    <ID>100</ID>
                  </Instance>
                  <Instance>
                    <InstName>entry_proc6_U0</InstName>
                    <ModuleName>entry_proc6</ModuleName>
                    <ID>111</ID>
                  </Instance>
                  <Instance>
                    <InstName>Axi2Mat_Block_split35_proc_U0</InstName>
                    <ModuleName>Axi2Mat_Block_split35_proc</ModuleName>
                    <ID>117</ID>
                  </Instance>
                  <Instance>
                    <InstName>Axi2AxiStream_U0</InstName>
                    <ModuleName>Axi2AxiStream</ModuleName>
                    <ID>122</ID>
                    <InstancesList>
                      <Instance>
                        <InstName>grp_Axi2AxiStream_Pipeline_MMIterInLoop1_fu_62</InstName>
                        <ModuleName>Axi2AxiStream_Pipeline_MMIterInLoop1</ModuleName>
                        <ID>62</ID>
                      </Instance>
                    </InstancesList>
                  </Instance>
                  <Instance>
                    <InstName>AxiStream2Mat_U0</InstName>
                    <ModuleName>AxiStream2Mat</ModuleName>
                    <ID>133</ID>
                    <InstancesList>
                      <Instance>
                        <InstName>last_blk_pxl_width_U0</InstName>
                        <ModuleName>last_blk_pxl_width</ModuleName>
                        <ID>40</ID>
                      </Instance>
                      <Instance>
                        <InstName>AxiStream2MatStream_2_U0</InstName>
                        <ModuleName>AxiStream2MatStream_2_s</ModuleName>
                        <ID>45</ID>
                        <InstancesList>
                          <Instance>
                            <InstName>grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62</InstName>
                            <ModuleName>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</ModuleName>
                            <ID>62</ID>
                          </Instance>
                        </InstancesList>
                      </Instance>
                    </InstancesList>
                  </Instance>
                </InstancesList>
              </Instance>
            </InstancesList>
          </Instance>
          <Instance>
            <InstName>resize_1_0_2160_3840_1080_1920_1_2_U0</InstName>
            <ModuleName>resize_1_0_2160_3840_1080_1920_1_2_s</ModuleName>
            <ID>194</ID>
            <InstancesList>
              <Instance>
                <InstName>grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_s_fu_82</InstName>
                <ModuleName>resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_s</ModuleName>
                <ID>82</ID>
                <InstancesList>
                  <Instance>
                    <InstName>grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2_fu_210</InstName>
                    <ModuleName>resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</ModuleName>
                    <ID>210</ID>
                  </Instance>
                  <Instance>
                    <InstName>grp_xfUDivResize_fu_178</InstName>
                    <ModuleName>xfUDivResize</ModuleName>
                    <ID>178</ID>
                  </Instance>
                  <Instance>
                    <InstName>grp_scaleCompute_17_42_20_48_16_1_s_fu_195</InstName>
                    <ModuleName>scaleCompute_17_42_20_48_16_1_s</ModuleName>
                    <ID>195</ID>
                  </Instance>
                  <Instance>
                    <InstName>grp_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_fu_220</InstName>
                    <ModuleName>resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5</ModuleName>
                    <ID>220</ID>
                    <InstancesList>
                      <Instance>
                        <InstName>grp_scaleCompute_17_42_20_48_16_1_s_fu_558</InstName>
                        <ModuleName>scaleCompute_17_42_20_48_16_1_s</ModuleName>
                        <ID>558</ID>
                      </Instance>
                    </InstancesList>
                  </Instance>
                </InstancesList>
              </Instance>
            </InstancesList>
          </Instance>
          <Instance>
            <InstName>xfMat2Array_128_0_1080_1920_1_1_U0</InstName>
            <ModuleName>xfMat2Array_128_0_1080_1920_1_1_s</ModuleName>
            <ID>206</ID>
            <InstancesList>
              <Instance>
                <InstName>grp_Mat2Axi_fu_60</InstName>
                <ModuleName>Mat2Axi</ModuleName>
                <ID>60</ID>
                <InstancesList>
                  <Instance>
                    <InstName>addrbound_1_U0</InstName>
                    <ModuleName>addrbound_1</ModuleName>
                    <ID>86</ID>
                  </Instance>
                  <Instance>
                    <InstName>Mat2AxiStream_U0</InstName>
                    <ModuleName>Mat2AxiStream</ModuleName>
                    <ID>94</ID>
                    <InstancesList>
                      <Instance>
                        <InstName>last_blk_pxl_width_1_U0</InstName>
                        <ModuleName>last_blk_pxl_width_1</ModuleName>
                        <ID>46</ID>
                      </Instance>
                      <Instance>
                        <InstName>MatStream2AxiStream_2_U0</InstName>
                        <ModuleName>MatStream2AxiStream_2_s</ModuleName>
                        <ID>51</ID>
                        <InstancesList>
                          <Instance>
                            <InstName>grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_69</InstName>
                            <ModuleName>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</ModuleName>
                            <ID>69</ID>
                          </Instance>
                        </InstancesList>
                      </Instance>
                    </InstancesList>
                  </Instance>
                  <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <ID>105</ID>
                  </Instance>
                  <Instance>
                    <InstName>Mat2Axi_Block_split24_proc_U0</InstName>
                    <ModuleName>Mat2Axi_Block_split24_proc</ModuleName>
                    <ID>111</ID>
                  </Instance>
                  <Instance>
                    <InstName>AxiStream2Axi_U0</InstName>
                    <ModuleName>AxiStream2Axi</ModuleName>
                    <ID>116</ID>
                    <InstancesList>
                      <Instance>
                        <InstName>grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_65</InstName>
                        <ModuleName>AxiStream2Axi_Pipeline_MMIterOutLoop2</ModuleName>
                        <ID>65</ID>
                      </Instance>
                    </InstancesList>
                  </Instance>
                </InstancesList>
              </Instance>
            </InstancesList>
          </Instance>
        </InstancesList>
      </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
      <Module>
        <Name>entry_proc7</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>0</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>130</FF>
            <LUT>35</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_0</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_1</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>entry_proc7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>img_inp</name>
            <Object>img_inp</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>img_out</name>
            <Object>img_out</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>Block_ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>0</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>130</FF>
            <LUT>53</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_0</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_1</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_2</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_3</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>Block__ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_in</name>
            <Object>rows_in</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_in</name>
            <Object>cols_in</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_out</name>
            <Object>rows_out</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_out</name>
            <Object>cols_out</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>entry_proc6</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>0</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>66</FF>
            <LUT>26</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>entry_proc6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>din</name>
            <Object>din</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>addrbound</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>1.46</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>3</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>12.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>26</FF>
            <LUT>115</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>addrbound</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>return_r</name>
            <Object>return_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows</name>
            <Object>rows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols</name>
            <Object>cols</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_c_din</name>
            <Object>rows_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_c_full_n</name>
            <Object>rows_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_c_write</name>
            <Object>rows_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_c_din</name>
            <Object>cols_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_c_full_n</name>
            <Object>cols_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_c_write</name>
            <Object>cols_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>Axi2Mat_Block_split35_proc</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>0</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>22</FF>
            <LUT>26</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>Axi2Mat_Block_.split35_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>axibound_V_2</name>
            <Object>axibound_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>20</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>Axi2AxiStream_Pipeline_MMIterInLoop1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>259203</Average-caseLatency>
            <Worst-caseLatency>518403</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.037 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.074 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4 ~ 518403</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>154</FF>
            <LUT>111</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>Axi2AxiStream_Pipeline_MMIterInLoop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>Axi2AxiStream_Pipeline_MMIterInLoop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>Axi2AxiStream_Pipeline_MMIterInLoop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>Axi2AxiStream_Pipeline_MMIterInLoop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>Axi2AxiStream_Pipeline_MMIterInLoop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>Axi2AxiStream_Pipeline_MMIterInLoop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>Axi2AxiStream_Pipeline_MMIterInLoop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>Axi2AxiStream_Pipeline_MMIterInLoop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>Axi2AxiStream_Pipeline_MMIterInLoop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_din</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_full_n</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_write</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>sext_ln952</name>
            <Object>sext_ln952</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>60</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>20</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>Axi2AxiStream</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>2</Best-caseLatency>
            <Average-caseLatency>129639</Average-caseLatency>
            <Worst-caseLatency>518475</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.519 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.074 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>2 ~ 518475</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>290</FF>
            <LUT>636</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>Axi2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>Axi2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>Axi2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>Axi2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>Axi2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>Axi2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>Axi2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>Axi2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>Axi2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>Axi2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read</name>
            <Object>p_read</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_din</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_full_n</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_write</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>20</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>last_blk_pxl_width</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>0</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>3</FF>
            <LUT>26</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>last_blk_pxl_width</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>last_blk_pxl_width</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>last_blk_pxl_width</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>last_blk_pxl_width</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>last_blk_pxl_width</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>last_blk_pxl_width</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>last_blk_pxl_width</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>last_blk_pxl_width</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>last_blk_pxl_width</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>last_blk_pxl_width</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>return_r</name>
            <Object>return_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.777</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>4147203</Average-caseLatency>
            <Worst-caseLatency>8294403</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.589 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.178 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4 ~ 8294403</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>323</FF>
            <LUT>3733</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_dout</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_empty_n</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_read</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_din</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_full_n</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_write</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>bound</name>
            <Object>bound</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>sext_ln1021</name>
            <Object>sext_ln1021</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_bound_per_npc_load</name>
            <Object>cols_bound_per_npc_load</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>sub</name>
            <Object>sub</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>last_blk_width_load</name>
            <Object>last_blk_width_load</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>sub4</name>
            <Object>sub4</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>add_ln1021</name>
            <Object>add_ln1021</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>AxiStream2MatStream_2_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.777</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>7</Best-caseLatency>
            <Average-caseLatency>4147206</Average-caseLatency>
            <Worst-caseLatency>8294406</Worst-caseLatency>
            <Best-caseRealTimeLatency>28.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.589 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.178 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>7 ~ 8294406</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>647</FF>
            <LUT>3945</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>AxiStream2MatStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>AxiStream2MatStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>AxiStream2MatStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>AxiStream2MatStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>AxiStream2MatStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>AxiStream2MatStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>AxiStream2MatStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>AxiStream2MatStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>AxiStream2MatStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>AxiStream2MatStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_dout</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_empty_n</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_read</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_din</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_full_n</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_write</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_dout</name>
            <Object>rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_empty_n</name>
            <Object>rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_read</name>
            <Object>rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_bound_per_npc_dout</name>
            <Object>cols_bound_per_npc</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_bound_per_npc_empty_n</name>
            <Object>cols_bound_per_npc</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_bound_per_npc_read</name>
            <Object>cols_bound_per_npc</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>last_blk_width</name>
            <Object>last_blk_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>AxiStream2Mat</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.777</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>8</Best-caseLatency>
            <Average-caseLatency>4147207</Average-caseLatency>
            <Worst-caseLatency>8294407</Worst-caseLatency>
            <Best-caseRealTimeLatency>32.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.589 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.178 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>8 ~ 8294407</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>662</FF>
            <LUT>3997</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ldata1_dout</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_empty_n</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_read</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_din</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_full_n</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_write</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_dout</name>
            <Object>rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_empty_n</name>
            <Object>rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_read</name>
            <Object>rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_dout</name>
            <Object>cols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_empty_n</name>
            <Object>cols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_read</name>
            <Object>cols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>AxiStream2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>AxiStream2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>AxiStream2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>AxiStream2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>AxiStream2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>AxiStream2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>AxiStream2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>AxiStream2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>AxiStream2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>AxiStream2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>Axi2Mat</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>78</Best-caseLatency>
            <Average-caseLatency>4147277</Average-caseLatency>
            <Worst-caseLatency>8294477</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.312 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.589 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.178 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>8 ~ 8294407</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1480</FF>
            <LUT>5164</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>din</name>
            <Object>din</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>din_ap_vld</name>
            <Object>din</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_din</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_full_n</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_write</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows</name>
            <Object>rows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_ap_vld</name>
            <Object>rows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols</name>
            <Object>cols</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_ap_vld</name>
            <Object>cols</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>Axi2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>Axi2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>Axi2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>Axi2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>Axi2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>Axi2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>Axi2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>Axi2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>Axi2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>Axi2Mat</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>Array2xfMat_128_0_2160_3840_1_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>79</Best-caseLatency>
            <Average-caseLatency>4147278</Average-caseLatency>
            <Worst-caseLatency>8294478</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.316 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.589 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.178 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>79 ~ 8294478</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1486</FF>
            <LUT>5246</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>Array2xfMat&lt;128, 0, 2160, 3840, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>Array2xfMat&lt;128, 0, 2160, 3840, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>Array2xfMat&lt;128, 0, 2160, 3840, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>Array2xfMat&lt;128, 0, 2160, 3840, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>Array2xfMat&lt;128, 0, 2160, 3840, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>Array2xfMat&lt;128, 0, 2160, 3840, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>Array2xfMat&lt;128, 0, 2160, 3840, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>Array2xfMat&lt;128, 0, 2160, 3840, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>Array2xfMat&lt;128, 0, 2160, 3840, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>Array2xfMat&lt;128, 0, 2160, 3840, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read</name>
            <Object>p_read</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read2</name>
            <Object>p_read2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_din</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_full_n</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_write</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_rows_c_din</name>
            <Object>in_mat_rows_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_rows_c_full_n</name>
            <Object>in_mat_rows_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_rows_c_write</name>
            <Object>in_mat_rows_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_cols_c_din</name>
            <Object>in_mat_cols_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_cols_c_full_n</name>
            <Object>in_mat_cols_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_cols_c_write</name>
            <Object>in_mat_cols_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.595</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>3842</Average-caseLatency>
            <Worst-caseLatency>7682</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>15.368 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>30.728 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4 ~ 7682</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>71</FF>
            <LUT>237</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_dout</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_empty_n</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_read</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>bound</name>
            <Object>bound</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_address0</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_ce0</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_we0</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_d0</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_address0</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_ce0</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_we0</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_d0</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>xfUDivResize</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>1.289</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>68</Best-caseLatency>
            <Average-caseLatency>68</Average-caseLatency>
            <Worst-caseLatency>68</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.272 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.272 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.272 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>68</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>911</FF>
            <LUT>789</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>xfUDivResize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>xfUDivResize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>xfUDivResize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>xfUDivResize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>xfUDivResize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>xfUDivResize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return</name>
            <Object>xfUDivResize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>xfUDivResize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>xfUDivResize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>xfUDivResize</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_n</name>
            <Object>in_n</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_d</name>
            <Object>in_d</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>scaleCompute_17_42_20_48_16_1_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.754</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>3</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>12.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineType>yes</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>427</FF>
            <LUT>275</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>scaleCompute&lt;17, 42, 20, 48, 16, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>scaleCompute&lt;17, 42, 20, 48, 16, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return</name>
            <Object>scaleCompute&lt;17, 42, 20, 48, 16, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>42</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ce</name>
            <Object>scaleCompute&lt;17, 42, 20, 48, 16, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>scaleCompute&lt;17, 42, 20, 48, 16, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>scaleCompute&lt;17, 42, 20, 48, 16, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>scaleCompute&lt;17, 42, 20, 48, 16, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>currindex</name>
            <Object>currindex</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>inscale</name>
            <Object>inscale</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.754</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>17</Best-caseLatency>
            <Average-caseLatency>1936</Average-caseLatency>
            <Worst-caseLatency>3856</Worst-caseLatency>
            <Best-caseRealTimeLatency>68.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>7.744 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>15.424 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>17 ~ 3856</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>2</BRAM_18K>
            <FF>1287</FF>
            <LUT>1285</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din1</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_din2</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_dout0</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>42</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>grp_scaleCompute_17_42_20_48_16_1_s_fu_195_p_ce</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2>_Pipeline_VITIS_LOOP_389_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_dout</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_empty_n</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_read</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_din</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_full_n</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_write</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>read_pixel</name>
            <Object>read_pixel</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>indexy_V</name>
            <Object>indexy_V</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>nextYScale_V</name>
            <Object>nextYScale_V</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ret_V_17</name>
            <Object>ret_V_17</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>loop_col_count</name>
            <Object>loop_col_count</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cmp273</name>
            <Object>cmp273</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_address0</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_ce0</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_we0</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_d0</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_q0</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_address1</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_ce1</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_0_0_q1</name>
            <Object>line_buffer_V_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_address0</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_ce0</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_we0</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_d0</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_q0</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_address1</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_ce1</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>line_buffer_V_1_0_q1</name>
            <Object>line_buffer_V_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>tmp_V</name>
            <Object>tmp_V</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>first_row_index_5</name>
            <Object>first_row_index_5</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>trunc_ln3</name>
            <Object>trunc_ln3</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>indexy_pre_V</name>
            <Object>indexy_pre_V</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>add_i_i_i_i_i199_i</name>
            <Object>add_i_i_i_i_i199_i</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ret_V_3_cast</name>
            <Object>ret_V_3_cast</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_Result_s</name>
            <Object>p_Result_s</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>indexy_pre_V_cast</name>
            <Object>indexy_pre_V_cast</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>shl_i_i_i_i_i</name>
            <Object>shl_i_i_i_i_i</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>54</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>indexx_pre_V_1</name>
            <Object>indexx_pre_V_1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>42</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cmp89</name>
            <Object>cmp89</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>icmp_ln1061_1</name>
            <Object>icmp_ln1061_1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>op2_assign_2</name>
            <Object>op2_assign_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>op2_assign</name>
            <Object>op2_assign</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cmp277</name>
            <Object>cmp277</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read3</name>
            <Object>p_read3</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>read_pixel_1_out</name>
            <Object>read_pixel_1_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>read_pixel_1_out_ap_vld</name>
            <Object>read_pixel_1_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>indexy_V_1_out</name>
            <Object>indexy_V_1_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>indexy_V_1_out_ap_vld</name>
            <Object>indexy_V_1_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>nextYScale_V_1_out</name>
            <Object>nextYScale_V_1_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>nextYScale_V_1_out_ap_vld</name>
            <Object>nextYScale_V_1_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.881</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>167</Best-caseLatency>
            <Average-caseLatency>2105594</Average-caseLatency>
            <Worst-caseLatency>8358314</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.668 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.422 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.433 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>167 ~ 8358314</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>6</BRAM_18K>
            <FF>3610</FF>
            <LUT>4090</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>resizeNNBilinear&lt;0, 2160, 3840, 1, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read</name>
            <Object>p_read</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_dout</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_empty_n</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_read</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read2</name>
            <Object>p_read2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read3</name>
            <Object>p_read3</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_din</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_full_n</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_write</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>resize_1_0_2160_3840_1080_1920_1_2_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.881</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>168</Best-caseLatency>
            <Average-caseLatency>2105595</Average-caseLatency>
            <Worst-caseLatency>8358315</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.672 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.422 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.433 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>168 ~ 8358315</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>6</BRAM_18K>
            <FF>3678</FF>
            <LUT>4177</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>resize&lt;1, 0, 2160, 3840, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>resize&lt;1, 0, 2160, 3840, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>resize&lt;1, 0, 2160, 3840, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>resize&lt;1, 0, 2160, 3840, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>resize&lt;1, 0, 2160, 3840, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>resize&lt;1, 0, 2160, 3840, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>resize&lt;1, 0, 2160, 3840, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>resize&lt;1, 0, 2160, 3840, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>resize&lt;1, 0, 2160, 3840, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>resize&lt;1, 0, 2160, 3840, 1080, 1920, 1, 2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_src_rows_dout</name>
            <Object>p_src_rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_src_rows_empty_n</name>
            <Object>p_src_rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_src_rows_read</name>
            <Object>p_src_rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_src_cols_dout</name>
            <Object>p_src_cols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_src_cols_empty_n</name>
            <Object>p_src_cols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_src_cols_read</name>
            <Object>p_src_cols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_dout</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_empty_n</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>in_mat_420_read</name>
            <Object>in_mat_420</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read</name>
            <Object>p_read</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_din</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_full_n</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_write</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_rows_c_din</name>
            <Object>out_mat_rows_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_rows_c_full_n</name>
            <Object>out_mat_rows_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_rows_c_write</name>
            <Object>out_mat_rows_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_cols_c_din</name>
            <Object>out_mat_cols_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_cols_c_full_n</name>
            <Object>out_mat_cols_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_cols_c_write</name>
            <Object>out_mat_cols_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>entry_proc</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>0</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>66</FF>
            <LUT>26</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>dout</name>
            <Object>dout</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>addrbound_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>0.838</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>3</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>12.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>23</FF>
            <LUT>84</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>addrbound.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>addrbound.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>addrbound.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>addrbound.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>addrbound.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>addrbound.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>addrbound.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>addrbound.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>addrbound.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>addrbound.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_channel</name>
            <Object>p_channel</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows</name>
            <Object>rows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols</name>
            <Object>cols</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>Mat2Axi_Block_split24_proc</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>0</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>20</FF>
            <LUT>26</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>Mat2Axi_Block_.split24_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>axibound_V_1</name>
            <Object>axibound_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>last_blk_pxl_width_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>0</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>3</FF>
            <LUT>26</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>last_blk_pxl_width.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>last_blk_pxl_width.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>last_blk_pxl_width.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>last_blk_pxl_width.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>last_blk_pxl_width.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>last_blk_pxl_width.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>last_blk_pxl_width.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>last_blk_pxl_width.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>last_blk_pxl_width.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>last_blk_pxl_width.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>return_r</name>
            <Object>return_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.547</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>518403</Average-caseLatency>
            <Worst-caseLatency>2073603</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.074 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.294 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4 ~ 2073603</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>227</FF>
            <LUT>1892</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_dout</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_empty_n</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_read</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_din</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_full_n</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_write</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>bound</name>
            <Object>bound</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_bound_per_npc_cast</name>
            <Object>cols_bound_per_npc_cast</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>op2_assign</name>
            <Object>op2_assign</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>last_blk_width_load</name>
            <Object>last_blk_width_load</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_bound_per_npc</name>
            <Object>cols_bound_per_npc</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>filled_V_out</name>
            <Object>filled_V_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>filled_V_out_ap_vld</name>
            <Object>filled_V_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>localbuffer_V_3_out</name>
            <Object>localbuffer_V_3_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>localbuffer_V_3_out_ap_vld</name>
            <Object>localbuffer_V_3_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>MatStream2AxiStream_2_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.547</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>9</Best-caseLatency>
            <Average-caseLatency>518408</Average-caseLatency>
            <Worst-caseLatency>2073608</Worst-caseLatency>
            <Best-caseRealTimeLatency>36.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.074 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.294 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>9 ~ 2073608</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>319</FF>
            <LUT>2041</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>MatStream2AxiStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>MatStream2AxiStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>MatStream2AxiStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>MatStream2AxiStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>MatStream2AxiStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>MatStream2AxiStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>MatStream2AxiStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>MatStream2AxiStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>MatStream2AxiStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>MatStream2AxiStream&lt;2></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_dout</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_empty_n</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_read</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_din</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_full_n</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_write</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows</name>
            <Object>rows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_bound_per_npc</name>
            <Object>cols_bound_per_npc</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>last_blk_width</name>
            <Object>last_blk_width</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>Mat2AxiStream</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.547</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>10</Best-caseLatency>
            <Average-caseLatency>518409</Average-caseLatency>
            <Worst-caseLatency>2073609</Worst-caseLatency>
            <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.074 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.294 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>10 ~ 2073609</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>336</FF>
            <LUT>2121</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>out_mat_421_dout</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_empty_n</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_read</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_din</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_full_n</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_write</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows</name>
            <Object>rows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_ap_vld</name>
            <Object>rows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols</name>
            <Object>cols</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_ap_vld</name>
            <Object>cols</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>Mat2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>Mat2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>Mat2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>Mat2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>Mat2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>Mat2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>Mat2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>Mat2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>Mat2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>Mat2AxiStream</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>AxiStream2Axi_Pipeline_MMIterOutLoop2</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>64803</Average-caseLatency>
            <Worst-caseLatency>129603</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.259 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.518 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4 ~ 129603</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>152</FF>
            <LUT>110</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_dout</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_empty_n</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_read</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>sext_ln1320</name>
            <Object>sext_ln1320</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>60</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>AxiStream2Axi</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>2</Best-caseLatency>
            <Average-caseLatency>32438</Average-caseLatency>
            <Worst-caseLatency>129674</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.130 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.519 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>2 ~ 129674</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>287</FF>
            <LUT>650</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>AxiStream2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>AxiStream2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>AxiStream2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>AxiStream2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>AxiStream2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>AxiStream2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>AxiStream2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>AxiStream2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>AxiStream2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>AxiStream2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_dout</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_empty_n</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ldata1_read</name>
            <Object>ldata1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read</name>
            <Object>p_read</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>Mat2Axi</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>10</Best-caseLatency>
            <Average-caseLatency>518409</Average-caseLatency>
            <Worst-caseLatency>2073609</Worst-caseLatency>
            <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.074 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.294 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>10 ~ 2073609</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1136</FF>
            <LUT>3221</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>out_mat_421_dout</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_empty_n</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_read</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>dout</name>
            <Object>dout</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>dout_ap_vld</name>
            <Object>dout</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows</name>
            <Object>rows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>rows_ap_vld</name>
            <Object>rows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols</name>
            <Object>cols</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>cols_ap_vld</name>
            <Object>cols</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>Mat2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>Mat2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>Mat2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>Mat2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>Mat2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>Mat2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>Mat2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>Mat2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>Mat2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>Mat2Axi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>xfMat2Array_128_0_1080_1920_1_1_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>12</Best-caseLatency>
            <Average-caseLatency>518411</Average-caseLatency>
            <Worst-caseLatency>2073611</Worst-caseLatency>
            <Best-caseRealTimeLatency>48.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.074 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.294 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>12 ~ 2073611</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1191</FF>
            <LUT>3318</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>xfMat2Array&lt;128, 0, 1080, 1920, 1, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>xfMat2Array&lt;128, 0, 1080, 1920, 1, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>xfMat2Array&lt;128, 0, 1080, 1920, 1, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>xfMat2Array&lt;128, 0, 1080, 1920, 1, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>xfMat2Array&lt;128, 0, 1080, 1920, 1, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>xfMat2Array&lt;128, 0, 1080, 1920, 1, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>xfMat2Array&lt;128, 0, 1080, 1920, 1, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>xfMat2Array&lt;128, 0, 1080, 1920, 1, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>xfMat2Array&lt;128, 0, 1080, 1920, 1, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>xfMat2Array&lt;128, 0, 1080, 1920, 1, 1></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>srcMat_rows_dout</name>
            <Object>srcMat_rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>srcMat_rows_empty_n</name>
            <Object>srcMat_rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>srcMat_rows_read</name>
            <Object>srcMat_rows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>srcMat_cols_dout</name>
            <Object>srcMat_cols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>srcMat_cols_empty_n</name>
            <Object>srcMat_cols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>srcMat_cols_read</name>
            <Object>srcMat_cols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_dout</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_empty_n</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_mat_421_read</name>
            <Object>out_mat_421</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read</name>
            <Object>p_read</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>resize_accel</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>176</Best-caseLatency>
            <Average-caseLatency>4147279</Average-caseLatency>
            <Worst-caseLatency>8358323</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.704 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.589 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.433 ms</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>169 ~ 8358316</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>22</BRAM_18K>
            <FF>8780</FF>
            <LUT>15531</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst_n</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>event_done</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>interrupt</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>event_start</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_start_ext</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_done_ext</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_start_str</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_done_str</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_start_int</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_done_int</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
    </ModuleInformation>
    <FIFOInformation>
      <FIFOInst>
        <Name>ldata_U</Name>
        <ParentInst>grp_Axi2Mat_fu_82</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>ldata_U</Name>
        <ParentInst>grp_Mat2Axi_fu_60</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>in_mat_data_U</Name>
        <ParentInst/>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>out_mat_data_U</Name>
        <ParentInst/>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
    </FIFOInformation>
  </profile>
</root>
