Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e8dfac778e3845b3894181b9b742dd70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DispNumber_sch_tb_behav xil_defaultlib.DispNumber_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/new/DispNumber_sch.v" Line 21. Module DispNumber_sch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/MyMC14495.v" Line 1. Module MyMC14495 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MyMC14495
Compiling module xil_defaultlib.DispNumber_sch
Compiling module xil_defaultlib.DispNumber_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DispNumber_sch_tb_behav
