
BroadMarket_Support_ADBMS6830.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c404  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  0800c5e8  0800c5e8  0000d5e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  0800ca54  0800ca54  0000da54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         000001d4  20000000  0800ca5c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000550  200001d4  0800cc30  0000e1d4  2**2
                  ALLOC
  6 ._user_heap_stack 00000604  20000724  0800cc30  0000e724  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
  8 .debug_info   00020721  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00003545  00000000  00000000  0002e925  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00001cd0  00000000  00000000  00031e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 0000168c  00000000  00000000  00033b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  00004357  00000000  00000000  000351cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   000210df  00000000  00000000  00039523  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    00125f84  00000000  00000000  0005a602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  00180586  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000093fc  00000000  00000000  001805cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 00000070  00000000  00000000  001899c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001036:	f001 f95e 	bl	80022f6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800103a:	f000 f85f 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800103e:	f000 fc2b 	bl	8001898 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001042:	f000 f8a9 	bl	8001198 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001046:	f000 f965 	bl	8001314 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 800104a:	f000 f9a3 	bl	8001394 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 800104e:	f000 f9eb 	bl	8001428 <MX_RTC_Init>
  MX_TIM2_Init();
 8001052:	f000 fb25 	bl	80016a0 <MX_TIM2_Init>
  MX_TIM8_Init();
 8001056:	f000 fbcb 	bl	80017f0 <MX_TIM8_Init>
  MX_TIM1_Init();
 800105a:	f000 fa8d 	bl	8001578 <MX_TIM1_Init>
  MX_TIM3_Init();
 800105e:	f000 fb6d 	bl	800173c <MX_TIM3_Init>
  MX_SPI2_Init();
 8001062:	f000 fa0d 	bl	8001480 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001066:	f000 fa49 	bl	80014fc <MX_SPI3_Init>
  MX_FDCAN1_Init();
 800106a:	f000 f90d 	bl	8001288 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  /* ========== FDCAN1 SETUP ========== */
  FDCAN_FilterTypeDef sFilterConfig = {0};
 800106e:	f107 0308 	add.w	r3, r7, #8
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
 800107c:	611a      	str	r2, [r3, #16]
 800107e:	615a      	str	r2, [r3, #20]
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001080:	2300      	movs	r3, #0
 8001082:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterIndex = 0;
 8001084:	2300      	movs	r3, #0
 8001086:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8001088:	2300      	movs	r3, #0
 800108a:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800108c:	2301      	movs	r3, #1
 800108e:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterID1 = 0x000;
 8001090:	2300      	movs	r3, #0
 8001092:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterID2 = 0x7FF;
 8001094:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001098:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig);
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	4619      	mov	r1, r3
 80010a0:	4813      	ldr	r0, [pc, #76]	@ (80010f0 <main+0xc0>)
 80010a2:	f002 fd25 	bl	8003af0 <HAL_FDCAN_ConfigFilter>
  HAL_FDCAN_Start(&hfdcan1);
 80010a6:	4812      	ldr	r0, [pc, #72]	@ (80010f0 <main+0xc0>)
 80010a8:	f002 fd7c 	bl	8003ba4 <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80010ac:	2200      	movs	r2, #0
 80010ae:	2101      	movs	r1, #1
 80010b0:	480f      	ldr	r0, [pc, #60]	@ (80010f0 <main+0xc0>)
 80010b2:	f002 fd9f 	bl	8003bf4 <HAL_FDCAN_ActivateNotification>

  TxHeader.Identifier = 0x17;
 80010b6:	4b0f      	ldr	r3, [pc, #60]	@ (80010f4 <main+0xc4>)
 80010b8:	2217      	movs	r2, #23
 80010ba:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 80010bc:	4b0d      	ldr	r3, [pc, #52]	@ (80010f4 <main+0xc4>)
 80010be:	2200      	movs	r2, #0
 80010c0:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80010c2:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <main+0xc4>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80010c8:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <main+0xc4>)
 80010ca:	2208      	movs	r2, #8
 80010cc:	60da      	str	r2, [r3, #12]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80010ce:	4b09      	ldr	r3, [pc, #36]	@ (80010f4 <main+0xc4>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]

  adBmsWakeupIc(TOTAL_IC);
  HAL_Delay(5); // Wait for the isoSPI to stabilize
  adBms6830_init_config(TOTAL_IC, &IC_DATA[0]);*/

  uint8_t testmessage = 0xAA;
 80010d4:	23aa      	movs	r3, #170	@ 0xaa
 80010d6:	71fb      	strb	r3, [r7, #7]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
	  //HAL_Delay(100);
	  HAL_SPI_Transmit(&hspi2, &testmessage, 1, 100);
 80010d8:	1df9      	adds	r1, r7, #7
 80010da:	2364      	movs	r3, #100	@ 0x64
 80010dc:	2201      	movs	r2, #1
 80010de:	4806      	ldr	r0, [pc, #24]	@ (80010f8 <main+0xc8>)
 80010e0:	f004 fd46 	bl	8005b70 <HAL_SPI_Transmit>
	 // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
	  HAL_Delay(100);
 80010e4:	2064      	movs	r0, #100	@ 0x64
 80010e6:	f001 f977 	bl	80023d8 <HAL_Delay>
	  HAL_SPI_Transmit(&hspi2, &testmessage, 1, 100);
 80010ea:	bf00      	nop
 80010ec:	e7f4      	b.n	80010d8 <main+0xa8>
 80010ee:	bf00      	nop
 80010f0:	20000240 	.word	0x20000240
 80010f4:	200005ac 	.word	0x200005ac
 80010f8:	200003b4 	.word	0x200003b4

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b094      	sub	sp, #80	@ 0x50
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0318 	add.w	r3, r7, #24
 8001106:	2238      	movs	r2, #56	@ 0x38
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f007 ffde 	bl	80090cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800111e:	2000      	movs	r0, #0
 8001120:	f003 fb2e 	bl	8004780 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001124:	230a      	movs	r3, #10
 8001126:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001128:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800112c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800112e:	2340      	movs	r3, #64	@ 0x40
 8001130:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001132:	2301      	movs	r3, #1
 8001134:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001136:	2302      	movs	r3, #2
 8001138:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800113a:	2302      	movs	r3, #2
 800113c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800113e:	2304      	movs	r3, #4
 8001140:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001142:	2355      	movs	r3, #85	@ 0x55
 8001144:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001146:	2302      	movs	r3, #2
 8001148:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800114a:	2302      	movs	r3, #2
 800114c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800114e:	2302      	movs	r3, #2
 8001150:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001152:	f107 0318 	add.w	r3, r7, #24
 8001156:	4618      	mov	r0, r3
 8001158:	f003 fbc6 	bl	80048e8 <HAL_RCC_OscConfig>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001162:	f000 fc45 	bl	80019f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001166:	230f      	movs	r3, #15
 8001168:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800116a:	2303      	movs	r3, #3
 800116c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001172:	2300      	movs	r3, #0
 8001174:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	2104      	movs	r1, #4
 800117e:	4618      	mov	r0, r3
 8001180:	f003 fec4 	bl	8004f0c <HAL_RCC_ClockConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800118a:	f000 fc31 	bl	80019f0 <Error_Handler>
  }
}
 800118e:	bf00      	nop
 8001190:	3750      	adds	r7, #80	@ 0x50
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08c      	sub	sp, #48	@ 0x30
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800119e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011aa:	1d3b      	adds	r3, r7, #4
 80011ac:	2220      	movs	r2, #32
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f007 ff8b 	bl	80090cc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011b6:	4b32      	ldr	r3, [pc, #200]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011b8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80011bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011be:	4b30      	ldr	r3, [pc, #192]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011c0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80011c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80011d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011d8:	4b29      	ldr	r3, [pc, #164]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011da:	2200      	movs	r2, #0
 80011dc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011de:	4b28      	ldr	r3, [pc, #160]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011e0:	2204      	movs	r2, #4
 80011e2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011e4:	4b26      	ldr	r3, [pc, #152]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011ea:	4b25      	ldr	r3, [pc, #148]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80011f0:	4b23      	ldr	r3, [pc, #140]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011f6:	4b22      	ldr	r3, [pc, #136]	@ (8001280 <MX_ADC1_Init+0xe8>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011fe:	4b20      	ldr	r3, [pc, #128]	@ (8001280 <MX_ADC1_Init+0xe8>)
 8001200:	2200      	movs	r2, #0
 8001202:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001204:	4b1e      	ldr	r3, [pc, #120]	@ (8001280 <MX_ADC1_Init+0xe8>)
 8001206:	2200      	movs	r2, #0
 8001208:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800120a:	4b1d      	ldr	r3, [pc, #116]	@ (8001280 <MX_ADC1_Init+0xe8>)
 800120c:	2200      	movs	r2, #0
 800120e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001212:	4b1b      	ldr	r3, [pc, #108]	@ (8001280 <MX_ADC1_Init+0xe8>)
 8001214:	2200      	movs	r2, #0
 8001216:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001218:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <MX_ADC1_Init+0xe8>)
 800121a:	2200      	movs	r2, #0
 800121c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001220:	4817      	ldr	r0, [pc, #92]	@ (8001280 <MX_ADC1_Init+0xe8>)
 8001222:	f001 fad1 	bl	80027c8 <HAL_ADC_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800122c:	f000 fbe0 	bl	80019f0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001230:	2300      	movs	r3, #0
 8001232:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001234:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001238:	4619      	mov	r1, r3
 800123a:	4811      	ldr	r0, [pc, #68]	@ (8001280 <MX_ADC1_Init+0xe8>)
 800123c:	f002 f8e6 	bl	800340c <HAL_ADCEx_MultiModeConfigChannel>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001246:	f000 fbd3 	bl	80019f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800124a:	4b0e      	ldr	r3, [pc, #56]	@ (8001284 <MX_ADC1_Init+0xec>)
 800124c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800124e:	2306      	movs	r3, #6
 8001250:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001256:	237f      	movs	r3, #127	@ 0x7f
 8001258:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800125a:	2304      	movs	r3, #4
 800125c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	4619      	mov	r1, r3
 8001266:	4806      	ldr	r0, [pc, #24]	@ (8001280 <MX_ADC1_Init+0xe8>)
 8001268:	f001 fc6a 	bl	8002b40 <HAL_ADC_ConfigChannel>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001272:	f000 fbbd 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001276:	bf00      	nop
 8001278:	3730      	adds	r7, #48	@ 0x30
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	200001d4 	.word	0x200001d4
 8001284:	08600004 	.word	0x08600004

08001288 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800128c:	4b1f      	ldr	r3, [pc, #124]	@ (800130c <MX_FDCAN1_Init+0x84>)
 800128e:	4a20      	ldr	r2, [pc, #128]	@ (8001310 <MX_FDCAN1_Init+0x88>)
 8001290:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001292:	4b1e      	ldr	r3, [pc, #120]	@ (800130c <MX_FDCAN1_Init+0x84>)
 8001294:	2200      	movs	r2, #0
 8001296:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001298:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <MX_FDCAN1_Init+0x84>)
 800129a:	2200      	movs	r2, #0
 800129c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800129e:	4b1b      	ldr	r3, [pc, #108]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80012a4:	4b19      	ldr	r3, [pc, #100]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80012aa:	4b18      	ldr	r3, [pc, #96]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80012b0:	4b16      	ldr	r3, [pc, #88]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 80012b6:	4b15      	ldr	r3, [pc, #84]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012b8:	2214      	movs	r2, #20
 80012ba:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 80012bc:	4b13      	ldr	r3, [pc, #76]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012be:	2203      	movs	r2, #3
 80012c0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 80012c2:	4b12      	ldr	r3, [pc, #72]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012c4:	220d      	movs	r2, #13
 80012c6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 80012c8:	4b10      	ldr	r3, [pc, #64]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012ca:	2203      	movs	r2, #3
 80012cc:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;
 80012ce:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012d0:	2214      	movs	r2, #20
 80012d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 80012d4:	4b0d      	ldr	r3, [pc, #52]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012d6:	2203      	movs	r2, #3
 80012d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80012da:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012dc:	220d      	movs	r2, #13
 80012de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 80012e0:	4b0a      	ldr	r3, [pc, #40]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012e2:	2203      	movs	r2, #3
 80012e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80012e6:	4b09      	ldr	r3, [pc, #36]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80012ec:	4b07      	ldr	r3, [pc, #28]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80012f2:	4b06      	ldr	r3, [pc, #24]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	@ (800130c <MX_FDCAN1_Init+0x84>)
 80012fa:	f002 fa9f 	bl	800383c <HAL_FDCAN_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001304:	f000 fb74 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000240 	.word	0x20000240
 8001310:	40006400 	.word	0x40006400

08001314 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001318:	4b1b      	ldr	r3, [pc, #108]	@ (8001388 <MX_I2C1_Init+0x74>)
 800131a:	4a1c      	ldr	r2, [pc, #112]	@ (800138c <MX_I2C1_Init+0x78>)
 800131c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 800131e:	4b1a      	ldr	r3, [pc, #104]	@ (8001388 <MX_I2C1_Init+0x74>)
 8001320:	4a1b      	ldr	r2, [pc, #108]	@ (8001390 <MX_I2C1_Init+0x7c>)
 8001322:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001324:	4b18      	ldr	r3, [pc, #96]	@ (8001388 <MX_I2C1_Init+0x74>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800132a:	4b17      	ldr	r3, [pc, #92]	@ (8001388 <MX_I2C1_Init+0x74>)
 800132c:	2201      	movs	r2, #1
 800132e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001330:	4b15      	ldr	r3, [pc, #84]	@ (8001388 <MX_I2C1_Init+0x74>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001336:	4b14      	ldr	r3, [pc, #80]	@ (8001388 <MX_I2C1_Init+0x74>)
 8001338:	2200      	movs	r2, #0
 800133a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800133c:	4b12      	ldr	r3, [pc, #72]	@ (8001388 <MX_I2C1_Init+0x74>)
 800133e:	2200      	movs	r2, #0
 8001340:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001342:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <MX_I2C1_Init+0x74>)
 8001344:	2200      	movs	r2, #0
 8001346:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001348:	4b0f      	ldr	r3, [pc, #60]	@ (8001388 <MX_I2C1_Init+0x74>)
 800134a:	2200      	movs	r2, #0
 800134c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800134e:	480e      	ldr	r0, [pc, #56]	@ (8001388 <MX_I2C1_Init+0x74>)
 8001350:	f003 f8e4 	bl	800451c <HAL_I2C_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800135a:	f000 fb49 	bl	80019f0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800135e:	2100      	movs	r1, #0
 8001360:	4809      	ldr	r0, [pc, #36]	@ (8001388 <MX_I2C1_Init+0x74>)
 8001362:	f003 f976 	bl	8004652 <HAL_I2CEx_ConfigAnalogFilter>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800136c:	f000 fb40 	bl	80019f0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001370:	2100      	movs	r1, #0
 8001372:	4805      	ldr	r0, [pc, #20]	@ (8001388 <MX_I2C1_Init+0x74>)
 8001374:	f003 f9b8 	bl	80046e8 <HAL_I2CEx_ConfigDigitalFilter>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800137e:	f000 fb37 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	200002a4 	.word	0x200002a4
 800138c:	40005400 	.word	0x40005400
 8001390:	40b285c2 	.word	0x40b285c2

08001394 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001398:	4b21      	ldr	r3, [pc, #132]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 800139a:	4a22      	ldr	r2, [pc, #136]	@ (8001424 <MX_LPUART1_UART_Init+0x90>)
 800139c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800139e:	4b20      	ldr	r3, [pc, #128]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013a4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80013ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80013b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80013b8:	4b19      	ldr	r3, [pc, #100]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013ba:	220c      	movs	r2, #12
 80013bc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013be:	4b18      	ldr	r3, [pc, #96]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013c4:	4b16      	ldr	r3, [pc, #88]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013ca:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013d0:	4b13      	ldr	r3, [pc, #76]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80013d6:	4812      	ldr	r0, [pc, #72]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013d8:	f005 ff20 	bl	800721c <HAL_UART_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80013e2:	f000 fb05 	bl	80019f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013e6:	2100      	movs	r1, #0
 80013e8:	480d      	ldr	r0, [pc, #52]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013ea:	f006 fcbb 	bl	8007d64 <HAL_UARTEx_SetTxFifoThreshold>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80013f4:	f000 fafc 	bl	80019f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013f8:	2100      	movs	r1, #0
 80013fa:	4809      	ldr	r0, [pc, #36]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 80013fc:	f006 fcf0 	bl	8007de0 <HAL_UARTEx_SetRxFifoThreshold>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001406:	f000 faf3 	bl	80019f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800140a:	4805      	ldr	r0, [pc, #20]	@ (8001420 <MX_LPUART1_UART_Init+0x8c>)
 800140c:	f006 fc71 	bl	8007cf2 <HAL_UARTEx_DisableFifoMode>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001416:	f000 faeb 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	200002f8 	.word	0x200002f8
 8001424:	40008000 	.word	0x40008000

08001428 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800142c:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <MX_RTC_Init+0x50>)
 800142e:	4a13      	ldr	r2, [pc, #76]	@ (800147c <MX_RTC_Init+0x54>)
 8001430:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001432:	4b11      	ldr	r3, [pc, #68]	@ (8001478 <MX_RTC_Init+0x50>)
 8001434:	2200      	movs	r2, #0
 8001436:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001438:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <MX_RTC_Init+0x50>)
 800143a:	227f      	movs	r2, #127	@ 0x7f
 800143c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800143e:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <MX_RTC_Init+0x50>)
 8001440:	22ff      	movs	r2, #255	@ 0xff
 8001442:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001444:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <MX_RTC_Init+0x50>)
 8001446:	2200      	movs	r2, #0
 8001448:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800144a:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <MX_RTC_Init+0x50>)
 800144c:	2200      	movs	r2, #0
 800144e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001450:	4b09      	ldr	r3, [pc, #36]	@ (8001478 <MX_RTC_Init+0x50>)
 8001452:	2200      	movs	r2, #0
 8001454:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001456:	4b08      	ldr	r3, [pc, #32]	@ (8001478 <MX_RTC_Init+0x50>)
 8001458:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800145c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800145e:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <MX_RTC_Init+0x50>)
 8001460:	2200      	movs	r2, #0
 8001462:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001464:	4804      	ldr	r0, [pc, #16]	@ (8001478 <MX_RTC_Init+0x50>)
 8001466:	f004 f9bb 	bl	80057e0 <HAL_RTC_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8001470:	f000 fabe 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	2000038c 	.word	0x2000038c
 800147c:	40002800 	.word	0x40002800

08001480 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001484:	4b1b      	ldr	r3, [pc, #108]	@ (80014f4 <MX_SPI2_Init+0x74>)
 8001486:	4a1c      	ldr	r2, [pc, #112]	@ (80014f8 <MX_SPI2_Init+0x78>)
 8001488:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800148a:	4b1a      	ldr	r3, [pc, #104]	@ (80014f4 <MX_SPI2_Init+0x74>)
 800148c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001490:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001492:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <MX_SPI2_Init+0x74>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001498:	4b16      	ldr	r3, [pc, #88]	@ (80014f4 <MX_SPI2_Init+0x74>)
 800149a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800149e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014a0:	4b14      	ldr	r3, [pc, #80]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014a6:	4b13      	ldr	r3, [pc, #76]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80014ac:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014ae:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80014b2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80014b4:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014b6:	2230      	movs	r2, #48	@ 0x30
 80014b8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80014ba:	4b0e      	ldr	r3, [pc, #56]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014bc:	2280      	movs	r2, #128	@ 0x80
 80014be:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014c0:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014c6:	4b0b      	ldr	r3, [pc, #44]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80014cc:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014ce:	2207      	movs	r2, #7
 80014d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014d2:	4b08      	ldr	r3, [pc, #32]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014d8:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014da:	2208      	movs	r2, #8
 80014dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014de:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <MX_SPI2_Init+0x74>)
 80014e0:	f004 fa9b 	bl	8005a1a <HAL_SPI_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80014ea:	f000 fa81 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200003b4 	.word	0x200003b4
 80014f8:	40003800 	.word	0x40003800

080014fc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001500:	4b1b      	ldr	r3, [pc, #108]	@ (8001570 <MX_SPI3_Init+0x74>)
 8001502:	4a1c      	ldr	r2, [pc, #112]	@ (8001574 <MX_SPI3_Init+0x78>)
 8001504:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001506:	4b1a      	ldr	r3, [pc, #104]	@ (8001570 <MX_SPI3_Init+0x74>)
 8001508:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800150c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800150e:	4b18      	ldr	r3, [pc, #96]	@ (8001570 <MX_SPI3_Init+0x74>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001514:	4b16      	ldr	r3, [pc, #88]	@ (8001570 <MX_SPI3_Init+0x74>)
 8001516:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800151a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800151c:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <MX_SPI3_Init+0x74>)
 800151e:	2200      	movs	r2, #0
 8001520:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001522:	4b13      	ldr	r3, [pc, #76]	@ (8001570 <MX_SPI3_Init+0x74>)
 8001524:	2200      	movs	r2, #0
 8001526:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001528:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <MX_SPI3_Init+0x74>)
 800152a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800152e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001530:	4b0f      	ldr	r3, [pc, #60]	@ (8001570 <MX_SPI3_Init+0x74>)
 8001532:	2230      	movs	r2, #48	@ 0x30
 8001534:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001536:	4b0e      	ldr	r3, [pc, #56]	@ (8001570 <MX_SPI3_Init+0x74>)
 8001538:	2200      	movs	r2, #0
 800153a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800153c:	4b0c      	ldr	r3, [pc, #48]	@ (8001570 <MX_SPI3_Init+0x74>)
 800153e:	2200      	movs	r2, #0
 8001540:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001542:	4b0b      	ldr	r3, [pc, #44]	@ (8001570 <MX_SPI3_Init+0x74>)
 8001544:	2200      	movs	r2, #0
 8001546:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001548:	4b09      	ldr	r3, [pc, #36]	@ (8001570 <MX_SPI3_Init+0x74>)
 800154a:	2207      	movs	r2, #7
 800154c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800154e:	4b08      	ldr	r3, [pc, #32]	@ (8001570 <MX_SPI3_Init+0x74>)
 8001550:	2200      	movs	r2, #0
 8001552:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <MX_SPI3_Init+0x74>)
 8001556:	2208      	movs	r2, #8
 8001558:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800155a:	4805      	ldr	r0, [pc, #20]	@ (8001570 <MX_SPI3_Init+0x74>)
 800155c:	f004 fa5d 	bl	8005a1a <HAL_SPI_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001566:	f000 fa43 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000418 	.word	0x20000418
 8001574:	40003c00 	.word	0x40003c00

08001578 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b098      	sub	sp, #96	@ 0x60
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800157e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800158a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	611a      	str	r2, [r3, #16]
 800159a:	615a      	str	r2, [r3, #20]
 800159c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	2234      	movs	r2, #52	@ 0x34
 80015a2:	2100      	movs	r1, #0
 80015a4:	4618      	mov	r0, r3
 80015a6:	f007 fd91 	bl	80090cc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001698 <MX_TIM1_Init+0x120>)
 80015ac:	4a3b      	ldr	r2, [pc, #236]	@ (800169c <MX_TIM1_Init+0x124>)
 80015ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80015b0:	4b39      	ldr	r3, [pc, #228]	@ (8001698 <MX_TIM1_Init+0x120>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b6:	4b38      	ldr	r3, [pc, #224]	@ (8001698 <MX_TIM1_Init+0x120>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7000;
 80015bc:	4b36      	ldr	r3, [pc, #216]	@ (8001698 <MX_TIM1_Init+0x120>)
 80015be:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80015c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c4:	4b34      	ldr	r3, [pc, #208]	@ (8001698 <MX_TIM1_Init+0x120>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015ca:	4b33      	ldr	r3, [pc, #204]	@ (8001698 <MX_TIM1_Init+0x120>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d0:	4b31      	ldr	r3, [pc, #196]	@ (8001698 <MX_TIM1_Init+0x120>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015d6:	4830      	ldr	r0, [pc, #192]	@ (8001698 <MX_TIM1_Init+0x120>)
 80015d8:	f004 fdfb 	bl	80061d2 <HAL_TIM_PWM_Init>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80015e2:	f000 fa05 	bl	80019f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e6:	2300      	movs	r3, #0
 80015e8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015ea:	2300      	movs	r3, #0
 80015ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ee:	2300      	movs	r3, #0
 80015f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015f2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80015f6:	4619      	mov	r1, r3
 80015f8:	4827      	ldr	r0, [pc, #156]	@ (8001698 <MX_TIM1_Init+0x120>)
 80015fa:	f005 fce5 	bl	8006fc8 <HAL_TIMEx_MasterConfigSynchronization>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001604:	f000 f9f4 	bl	80019f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001608:	2360      	movs	r3, #96	@ 0x60
 800160a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001610:	2300      	movs	r3, #0
 8001612:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001614:	2300      	movs	r3, #0
 8001616:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001618:	2300      	movs	r3, #0
 800161a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800161c:	2300      	movs	r3, #0
 800161e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001620:	2300      	movs	r3, #0
 8001622:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001624:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001628:	2200      	movs	r2, #0
 800162a:	4619      	mov	r1, r3
 800162c:	481a      	ldr	r0, [pc, #104]	@ (8001698 <MX_TIM1_Init+0x120>)
 800162e:	f004 fe27 	bl	8006280 <HAL_TIM_PWM_ConfigChannel>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001638:	f000 f9da 	bl	80019f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800163c:	2300      	movs	r3, #0
 800163e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001644:	2300      	movs	r3, #0
 8001646:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001650:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001654:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800165a:	2300      	movs	r3, #0
 800165c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800165e:	2300      	movs	r3, #0
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001662:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001666:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800166c:	2300      	movs	r3, #0
 800166e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001670:	2300      	movs	r3, #0
 8001672:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001674:	1d3b      	adds	r3, r7, #4
 8001676:	4619      	mov	r1, r3
 8001678:	4807      	ldr	r0, [pc, #28]	@ (8001698 <MX_TIM1_Init+0x120>)
 800167a:	f005 fd3b 	bl	80070f4 <HAL_TIMEx_ConfigBreakDeadTime>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001684:	f000 f9b4 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001688:	4803      	ldr	r0, [pc, #12]	@ (8001698 <MX_TIM1_Init+0x120>)
 800168a:	f000 fc9b 	bl	8001fc4 <HAL_TIM_MspPostInit>

}
 800168e:	bf00      	nop
 8001690:	3760      	adds	r7, #96	@ 0x60
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	2000047c 	.word	0x2000047c
 800169c:	40012c00 	.word	0x40012c00

080016a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b088      	sub	sp, #32
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016a6:	f107 0310 	add.w	r3, r7, #16
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	609a      	str	r2, [r3, #8]
 80016b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016be:	4b1e      	ldr	r3, [pc, #120]	@ (8001738 <MX_TIM2_Init+0x98>)
 80016c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80016c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001738 <MX_TIM2_Init+0x98>)
 80016c8:	22a9      	movs	r2, #169	@ 0xa9
 80016ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001738 <MX_TIM2_Init+0x98>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80016d2:	4b19      	ldr	r3, [pc, #100]	@ (8001738 <MX_TIM2_Init+0x98>)
 80016d4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016da:	4b17      	ldr	r3, [pc, #92]	@ (8001738 <MX_TIM2_Init+0x98>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e0:	4b15      	ldr	r3, [pc, #84]	@ (8001738 <MX_TIM2_Init+0x98>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016e6:	4814      	ldr	r0, [pc, #80]	@ (8001738 <MX_TIM2_Init+0x98>)
 80016e8:	f004 fd1c 	bl	8006124 <HAL_TIM_Base_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80016f2:	f000 f97d 	bl	80019f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016fc:	f107 0310 	add.w	r3, r7, #16
 8001700:	4619      	mov	r1, r3
 8001702:	480d      	ldr	r0, [pc, #52]	@ (8001738 <MX_TIM2_Init+0x98>)
 8001704:	f004 fed0 	bl	80064a8 <HAL_TIM_ConfigClockSource>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800170e:	f000 f96f 	bl	80019f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001712:	2300      	movs	r3, #0
 8001714:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001716:	2300      	movs	r3, #0
 8001718:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	4619      	mov	r1, r3
 800171e:	4806      	ldr	r0, [pc, #24]	@ (8001738 <MX_TIM2_Init+0x98>)
 8001720:	f005 fc52 	bl	8006fc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800172a:	f000 f961 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800172e:	bf00      	nop
 8001730:	3720      	adds	r7, #32
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200004c8 	.word	0x200004c8

0800173c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08a      	sub	sp, #40	@ 0x28
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001742:	f107 031c 	add.w	r3, r7, #28
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800174e:	463b      	mov	r3, r7
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
 800175c:	615a      	str	r2, [r3, #20]
 800175e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001760:	4b21      	ldr	r3, [pc, #132]	@ (80017e8 <MX_TIM3_Init+0xac>)
 8001762:	4a22      	ldr	r2, [pc, #136]	@ (80017ec <MX_TIM3_Init+0xb0>)
 8001764:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001766:	4b20      	ldr	r3, [pc, #128]	@ (80017e8 <MX_TIM3_Init+0xac>)
 8001768:	2200      	movs	r2, #0
 800176a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176c:	4b1e      	ldr	r3, [pc, #120]	@ (80017e8 <MX_TIM3_Init+0xac>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 6554;
 8001772:	4b1d      	ldr	r3, [pc, #116]	@ (80017e8 <MX_TIM3_Init+0xac>)
 8001774:	f641 129a 	movw	r2, #6554	@ 0x199a
 8001778:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177a:	4b1b      	ldr	r3, [pc, #108]	@ (80017e8 <MX_TIM3_Init+0xac>)
 800177c:	2200      	movs	r2, #0
 800177e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001780:	4b19      	ldr	r3, [pc, #100]	@ (80017e8 <MX_TIM3_Init+0xac>)
 8001782:	2200      	movs	r2, #0
 8001784:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001786:	4818      	ldr	r0, [pc, #96]	@ (80017e8 <MX_TIM3_Init+0xac>)
 8001788:	f004 fd23 	bl	80061d2 <HAL_TIM_PWM_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001792:	f000 f92d 	bl	80019f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001796:	2300      	movs	r3, #0
 8001798:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179a:	2300      	movs	r3, #0
 800179c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800179e:	f107 031c 	add.w	r3, r7, #28
 80017a2:	4619      	mov	r1, r3
 80017a4:	4810      	ldr	r0, [pc, #64]	@ (80017e8 <MX_TIM3_Init+0xac>)
 80017a6:	f005 fc0f 	bl	8006fc8 <HAL_TIMEx_MasterConfigSynchronization>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80017b0:	f000 f91e 	bl	80019f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b4:	2360      	movs	r3, #96	@ 0x60
 80017b6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017bc:	2300      	movs	r3, #0
 80017be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017c4:	463b      	mov	r3, r7
 80017c6:	220c      	movs	r2, #12
 80017c8:	4619      	mov	r1, r3
 80017ca:	4807      	ldr	r0, [pc, #28]	@ (80017e8 <MX_TIM3_Init+0xac>)
 80017cc:	f004 fd58 	bl	8006280 <HAL_TIM_PWM_ConfigChannel>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80017d6:	f000 f90b 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80017da:	4803      	ldr	r0, [pc, #12]	@ (80017e8 <MX_TIM3_Init+0xac>)
 80017dc:	f000 fbf2 	bl	8001fc4 <HAL_TIM_MspPostInit>

}
 80017e0:	bf00      	nop
 80017e2:	3728      	adds	r7, #40	@ 0x28
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000514 	.word	0x20000514
 80017ec:	40000400 	.word	0x40000400

080017f0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017f6:	f107 0310 	add.w	r3, r7, #16
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800180e:	4b20      	ldr	r3, [pc, #128]	@ (8001890 <MX_TIM8_Init+0xa0>)
 8001810:	4a20      	ldr	r2, [pc, #128]	@ (8001894 <MX_TIM8_Init+0xa4>)
 8001812:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001814:	4b1e      	ldr	r3, [pc, #120]	@ (8001890 <MX_TIM8_Init+0xa0>)
 8001816:	2200      	movs	r2, #0
 8001818:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800181a:	4b1d      	ldr	r3, [pc, #116]	@ (8001890 <MX_TIM8_Init+0xa0>)
 800181c:	2200      	movs	r2, #0
 800181e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001820:	4b1b      	ldr	r3, [pc, #108]	@ (8001890 <MX_TIM8_Init+0xa0>)
 8001822:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001826:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001828:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <MX_TIM8_Init+0xa0>)
 800182a:	2200      	movs	r2, #0
 800182c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800182e:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <MX_TIM8_Init+0xa0>)
 8001830:	2200      	movs	r2, #0
 8001832:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001834:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <MX_TIM8_Init+0xa0>)
 8001836:	2200      	movs	r2, #0
 8001838:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800183a:	4815      	ldr	r0, [pc, #84]	@ (8001890 <MX_TIM8_Init+0xa0>)
 800183c:	f004 fc72 	bl	8006124 <HAL_TIM_Base_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001846:	f000 f8d3 	bl	80019f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800184a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800184e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001850:	f107 0310 	add.w	r3, r7, #16
 8001854:	4619      	mov	r1, r3
 8001856:	480e      	ldr	r0, [pc, #56]	@ (8001890 <MX_TIM8_Init+0xa0>)
 8001858:	f004 fe26 	bl	80064a8 <HAL_TIM_ConfigClockSource>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001862:	f000 f8c5 	bl	80019f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800186a:	2300      	movs	r3, #0
 800186c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	4619      	mov	r1, r3
 8001876:	4806      	ldr	r0, [pc, #24]	@ (8001890 <MX_TIM8_Init+0xa0>)
 8001878:	f005 fba6 	bl	8006fc8 <HAL_TIMEx_MasterConfigSynchronization>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001882:	f000 f8b5 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001886:	bf00      	nop
 8001888:	3720      	adds	r7, #32
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000560 	.word	0x20000560
 8001894:	40013400 	.word	0x40013400

08001898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08a      	sub	sp, #40	@ 0x28
 800189c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
 80018ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ae:	4b4d      	ldr	r3, [pc, #308]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b2:	4a4c      	ldr	r2, [pc, #304]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018b4:	f043 0304 	orr.w	r3, r3, #4
 80018b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ba:	4b4a      	ldr	r3, [pc, #296]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018be:	f003 0304 	and.w	r3, r3, #4
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018c6:	4b47      	ldr	r3, [pc, #284]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ca:	4a46      	ldr	r2, [pc, #280]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018cc:	f043 0320 	orr.w	r3, r3, #32
 80018d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018d2:	4b44      	ldr	r3, [pc, #272]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d6:	f003 0320 	and.w	r3, r3, #32
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	4b41      	ldr	r3, [pc, #260]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e2:	4a40      	ldr	r2, [pc, #256]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ea:	4b3e      	ldr	r3, [pc, #248]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	60bb      	str	r3, [r7, #8]
 80018f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f6:	4b3b      	ldr	r3, [pc, #236]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fa:	4a3a      	ldr	r2, [pc, #232]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 80018fc:	f043 0302 	orr.w	r3, r3, #2
 8001900:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001902:	4b38      	ldr	r3, [pc, #224]	@ (80019e4 <MX_GPIO_Init+0x14c>)
 8001904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	607b      	str	r3, [r7, #4]
 800190c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin, GPIO_PIN_RESET);
 800190e:	2200      	movs	r2, #0
 8001910:	211c      	movs	r1, #28
 8001912:	4835      	ldr	r0, [pc, #212]	@ (80019e8 <MX_GPIO_Init+0x150>)
 8001914:	f002 fdea 	bl	80044ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|CSB1_Pin, GPIO_PIN_RESET);
 8001918:	2200      	movs	r2, #0
 800191a:	f640 0146 	movw	r1, #2118	@ 0x846
 800191e:	4833      	ldr	r0, [pc, #204]	@ (80019ec <MX_GPIO_Init+0x154>)
 8001920:	f002 fde4 	bl	80044ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSB_2_GPIO_Port, CSB_2_Pin, GPIO_PIN_SET);
 8001924:	2201      	movs	r2, #1
 8001926:	2180      	movs	r1, #128	@ 0x80
 8001928:	482f      	ldr	r0, [pc, #188]	@ (80019e8 <MX_GPIO_Init+0x150>)
 800192a:	f002 fddf 	bl	80044ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W2_GPIO_Port, W2_Pin, GPIO_PIN_SET);
 800192e:	2201      	movs	r2, #1
 8001930:	2120      	movs	r1, #32
 8001932:	482e      	ldr	r0, [pc, #184]	@ (80019ec <MX_GPIO_Init+0x154>)
 8001934:	f002 fdda 	bl	80044ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDC_IN_Pin */
  GPIO_InitStruct.Pin = SDC_IN_Pin;
 8001938:	2302      	movs	r3, #2
 800193a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800193c:	2300      	movs	r3, #0
 800193e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001940:	2301      	movs	r3, #1
 8001942:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDC_IN_GPIO_Port, &GPIO_InitStruct);
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	4619      	mov	r1, r3
 800194a:	4827      	ldr	r0, [pc, #156]	@ (80019e8 <MX_GPIO_Init+0x150>)
 800194c:	f002 fc4c 	bl	80041e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Enable_Pin Discharge_Enable_Pin POS_AIR_GND_Pin CSB_2_Pin */
  GPIO_InitStruct.Pin = Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin|CSB_2_Pin;
 8001950:	239c      	movs	r3, #156	@ 0x9c
 8001952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001954:	2301      	movs	r3, #1
 8001956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	2300      	movs	r3, #0
 800195a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195c:	2300      	movs	r3, #0
 800195e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001960:	f107 0314 	add.w	r3, r7, #20
 8001964:	4619      	mov	r1, r3
 8001966:	4820      	ldr	r0, [pc, #128]	@ (80019e8 <MX_GPIO_Init+0x150>)
 8001968:	f002 fc3e 	bl	80041e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Power_Pin Ready_Power_Pin Always_On_Power_Pin */
  GPIO_InitStruct.Pin = Charge_Power_Pin|Ready_Power_Pin|Always_On_Power_Pin;
 800196c:	f44f 73b0 	mov.w	r3, #352	@ 0x160
 8001970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001972:	2300      	movs	r3, #0
 8001974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800197a:	f107 0314 	add.w	r3, r7, #20
 800197e:	4619      	mov	r1, r3
 8001980:	4819      	ldr	r0, [pc, #100]	@ (80019e8 <MX_GPIO_Init+0x150>)
 8001982:	f002 fc31 	bl	80041e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Temp_Fault_Pin Precharge_Enable_Pin NEG_AIR_GND_Pin W2_Pin
                           CSB1_Pin */
  GPIO_InitStruct.Pin = Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|W2_Pin
 8001986:	f640 0366 	movw	r3, #2150	@ 0x866
 800198a:	617b      	str	r3, [r7, #20]
                          |CSB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198c:	2301      	movs	r3, #1
 800198e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001994:	2300      	movs	r3, #0
 8001996:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	4619      	mov	r1, r3
 800199e:	4813      	ldr	r0, [pc, #76]	@ (80019ec <MX_GPIO_Init+0x154>)
 80019a0:	f002 fc22 	bl	80041e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : W1_Pin I2_Pin M1_Pin */
  GPIO_InitStruct.Pin = W1_Pin|I2_Pin|M1_Pin;
 80019a4:	f44f 6383 	mov.w	r3, #1048	@ 0x418
 80019a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019aa:	2300      	movs	r3, #0
 80019ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	4619      	mov	r1, r3
 80019b8:	480c      	ldr	r0, [pc, #48]	@ (80019ec <MX_GPIO_Init+0x154>)
 80019ba:	f002 fc15 	bl	80041e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_Pin */
  GPIO_InitStruct.Pin = M2_Pin;
 80019be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019c4:	2300      	movs	r3, #0
 80019c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M2_GPIO_Port, &GPIO_InitStruct);
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	4619      	mov	r1, r3
 80019d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019d6:	f002 fc07 	bl	80041e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	@ 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000
 80019e8:	48000800 	.word	0x48000800
 80019ec:	48000400 	.word	0x48000400

080019f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f4:	b672      	cpsid	i
}
 80019f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  /* FSAE SAFETY: Force AIRs open if the code crashes */
  HAL_GPIO_WritePin(GPIOC, POS_AIR_GND_Pin, GPIO_PIN_RESET);
 80019f8:	2200      	movs	r2, #0
 80019fa:	2110      	movs	r1, #16
 80019fc:	4805      	ldr	r0, [pc, #20]	@ (8001a14 <Error_Handler+0x24>)
 80019fe:	f002 fd75 	bl	80044ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, NEG_AIR_GND_Pin, GPIO_PIN_RESET);
 8001a02:	2200      	movs	r2, #0
 8001a04:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a08:	4803      	ldr	r0, [pc, #12]	@ (8001a18 <Error_Handler+0x28>)
 8001a0a:	f002 fd6f 	bl	80044ec <HAL_GPIO_WritePin>

  while (1)
 8001a0e:	bf00      	nop
 8001a10:	e7fd      	b.n	8001a0e <Error_Handler+0x1e>
 8001a12:	bf00      	nop
 8001a14:	48000800 	.word	0x48000800
 8001a18:	48000400 	.word	0x48000400

08001a1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	4b0f      	ldr	r3, [pc, #60]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a26:	4a0e      	ldr	r2, [pc, #56]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a28:	f043 0301 	orr.w	r3, r3, #1
 8001a2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	607b      	str	r3, [r7, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3a:	4b09      	ldr	r3, [pc, #36]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a3e:	4a08      	ldr	r2, [pc, #32]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a46:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <HAL_MspInit+0x44>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a4e:	603b      	str	r3, [r7, #0]
 8001a50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a52:	f002 ff39 	bl	80048c8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40021000 	.word	0x40021000

08001a64 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b09e      	sub	sp, #120	@ 0x78
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a7c:	f107 0310 	add.w	r3, r7, #16
 8001a80:	2254      	movs	r2, #84	@ 0x54
 8001a82:	2100      	movs	r1, #0
 8001a84:	4618      	mov	r0, r3
 8001a86:	f007 fb21 	bl	80090cc <memset>
  if(hadc->Instance==ADC1)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a92:	d134      	bne.n	8001afe <HAL_ADC_MspInit+0x9a>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001a94:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a98:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001a9a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001a9e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aa0:	f107 0310 	add.w	r3, r7, #16
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f003 fc4d 	bl	8005344 <HAL_RCCEx_PeriphCLKConfig>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001ab0:	f7ff ff9e 	bl	80019f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001ab4:	4b14      	ldr	r3, [pc, #80]	@ (8001b08 <HAL_ADC_MspInit+0xa4>)
 8001ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab8:	4a13      	ldr	r2, [pc, #76]	@ (8001b08 <HAL_ADC_MspInit+0xa4>)
 8001aba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001abe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ac0:	4b11      	ldr	r3, [pc, #68]	@ (8001b08 <HAL_ADC_MspInit+0xa4>)
 8001ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001acc:	4b0e      	ldr	r3, [pc, #56]	@ (8001b08 <HAL_ADC_MspInit+0xa4>)
 8001ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8001b08 <HAL_ADC_MspInit+0xa4>)
 8001ad2:	f043 0301 	orr.w	r3, r3, #1
 8001ad6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8001b08 <HAL_ADC_MspInit+0xa4>)
 8001ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	60bb      	str	r3, [r7, #8]
 8001ae2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_Sensor_Low_Pin;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(Current_Sensor_Low_GPIO_Port, &GPIO_InitStruct);
 8001af0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001af4:	4619      	mov	r1, r3
 8001af6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001afa:	f002 fb75 	bl	80041e8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001afe:	bf00      	nop
 8001b00:	3778      	adds	r7, #120	@ 0x78
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40021000 	.word	0x40021000

08001b0c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b09e      	sub	sp, #120	@ 0x78
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b24:	f107 0310 	add.w	r3, r7, #16
 8001b28:	2254      	movs	r2, #84	@ 0x54
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f007 facd 	bl	80090cc <memset>
  if(hfdcan->Instance==FDCAN1)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a24      	ldr	r2, [pc, #144]	@ (8001bc8 <HAL_FDCAN_MspInit+0xbc>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d141      	bne.n	8001bc0 <HAL_FDCAN_MspInit+0xb4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001b3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b40:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001b42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b46:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b48:	f107 0310 	add.w	r3, r7, #16
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f003 fbf9 	bl	8005344 <HAL_RCCEx_PeriphCLKConfig>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001b58:	f7ff ff4a 	bl	80019f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bcc <HAL_FDCAN_MspInit+0xc0>)
 8001b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b60:	4a1a      	ldr	r2, [pc, #104]	@ (8001bcc <HAL_FDCAN_MspInit+0xc0>)
 8001b62:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b66:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b68:	4b18      	ldr	r3, [pc, #96]	@ (8001bcc <HAL_FDCAN_MspInit+0xc0>)
 8001b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b74:	4b15      	ldr	r3, [pc, #84]	@ (8001bcc <HAL_FDCAN_MspInit+0xc0>)
 8001b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b78:	4a14      	ldr	r2, [pc, #80]	@ (8001bcc <HAL_FDCAN_MspInit+0xc0>)
 8001b7a:	f043 0301 	orr.w	r3, r3, #1
 8001b7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b80:	4b12      	ldr	r3, [pc, #72]	@ (8001bcc <HAL_FDCAN_MspInit+0xc0>)
 8001b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	60bb      	str	r3, [r7, #8]
 8001b8a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b8c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b90:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b92:	2302      	movs	r3, #2
 8001b94:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	2300      	movs	r3, #0
 8001b98:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001b9e:	2309      	movs	r3, #9
 8001ba0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bac:	f002 fb1c 	bl	80041e8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	2015      	movs	r0, #21
 8001bb6:	f001 fe0c 	bl	80037d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001bba:	2015      	movs	r0, #21
 8001bbc:	f001 fe23 	bl	8003806 <HAL_NVIC_EnableIRQ>
    /* NVIC setup now generated by CubeMX above */
    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001bc0:	bf00      	nop
 8001bc2:	3778      	adds	r7, #120	@ 0x78
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40006400 	.word	0x40006400
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b09e      	sub	sp, #120	@ 0x78
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	2254      	movs	r2, #84	@ 0x54
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f007 fa6b 	bl	80090cc <memset>
  if(hi2c->Instance==I2C1)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8001c78 <HAL_I2C_MspInit+0xa8>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d136      	bne.n	8001c6e <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c00:	2340      	movs	r3, #64	@ 0x40
 8001c02:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c08:	f107 0310 	add.w	r3, r7, #16
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f003 fb99 	bl	8005344 <HAL_RCCEx_PeriphCLKConfig>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c18:	f7ff feea 	bl	80019f0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1c:	4b17      	ldr	r3, [pc, #92]	@ (8001c7c <HAL_I2C_MspInit+0xac>)
 8001c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c20:	4a16      	ldr	r2, [pc, #88]	@ (8001c7c <HAL_I2C_MspInit+0xac>)
 8001c22:	f043 0302 	orr.w	r3, r3, #2
 8001c26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c28:	4b14      	ldr	r3, [pc, #80]	@ (8001c7c <HAL_I2C_MspInit+0xac>)
 8001c2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c34:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c38:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c3a:	2312      	movs	r3, #18
 8001c3c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c42:	2300      	movs	r3, #0
 8001c44:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c46:	2304      	movs	r3, #4
 8001c48:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c4e:	4619      	mov	r1, r3
 8001c50:	480b      	ldr	r0, [pc, #44]	@ (8001c80 <HAL_I2C_MspInit+0xb0>)
 8001c52:	f002 fac9 	bl	80041e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c56:	4b09      	ldr	r3, [pc, #36]	@ (8001c7c <HAL_I2C_MspInit+0xac>)
 8001c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c5a:	4a08      	ldr	r2, [pc, #32]	@ (8001c7c <HAL_I2C_MspInit+0xac>)
 8001c5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c60:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c62:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <HAL_I2C_MspInit+0xac>)
 8001c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001c6e:	bf00      	nop
 8001c70:	3778      	adds	r7, #120	@ 0x78
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40005400 	.word	0x40005400
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	48000400 	.word	0x48000400

08001c84 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b09e      	sub	sp, #120	@ 0x78
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	60da      	str	r2, [r3, #12]
 8001c9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c9c:	f107 0310 	add.w	r3, r7, #16
 8001ca0:	2254      	movs	r2, #84	@ 0x54
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f007 fa11 	bl	80090cc <memset>
  if(huart->Instance==LPUART1)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a1f      	ldr	r2, [pc, #124]	@ (8001d2c <HAL_UART_MspInit+0xa8>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d136      	bne.n	8001d22 <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001cb4:	2320      	movs	r3, #32
 8001cb6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cbc:	f107 0310 	add.w	r3, r7, #16
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f003 fb3f 	bl	8005344 <HAL_RCCEx_PeriphCLKConfig>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ccc:	f7ff fe90 	bl	80019f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001cd0:	4b17      	ldr	r3, [pc, #92]	@ (8001d30 <HAL_UART_MspInit+0xac>)
 8001cd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cd4:	4a16      	ldr	r2, [pc, #88]	@ (8001d30 <HAL_UART_MspInit+0xac>)
 8001cd6:	f043 0301 	orr.w	r3, r3, #1
 8001cda:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001cdc:	4b14      	ldr	r3, [pc, #80]	@ (8001d30 <HAL_UART_MspInit+0xac>)
 8001cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce0:	f003 0301 	and.w	r3, r3, #1
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce8:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <HAL_UART_MspInit+0xac>)
 8001cea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cec:	4a10      	ldr	r2, [pc, #64]	@ (8001d30 <HAL_UART_MspInit+0xac>)
 8001cee:	f043 0301 	orr.w	r3, r3, #1
 8001cf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <HAL_UART_MspInit+0xac>)
 8001cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	60bb      	str	r3, [r7, #8]
 8001cfe:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001d00:	230c      	movs	r3, #12
 8001d02:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d04:	2302      	movs	r3, #2
 8001d06:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001d10:	230c      	movs	r3, #12
 8001d12:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d14:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d18:	4619      	mov	r1, r3
 8001d1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d1e:	f002 fa63 	bl	80041e8 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001d22:	bf00      	nop
 8001d24:	3778      	adds	r7, #120	@ 0x78
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40008000 	.word	0x40008000
 8001d30:	40021000 	.word	0x40021000

08001d34 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b098      	sub	sp, #96	@ 0x60
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d3c:	f107 030c 	add.w	r3, r7, #12
 8001d40:	2254      	movs	r2, #84	@ 0x54
 8001d42:	2100      	movs	r1, #0
 8001d44:	4618      	mov	r0, r3
 8001d46:	f007 f9c1 	bl	80090cc <memset>
  if(hrtc->Instance==RTC)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a15      	ldr	r2, [pc, #84]	@ (8001da4 <HAL_RTC_MspInit+0x70>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d123      	bne.n	8001d9c <HAL_RTC_MspInit+0x68>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001d54:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001d58:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001d5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d60:	f107 030c 	add.w	r3, r7, #12
 8001d64:	4618      	mov	r0, r3
 8001d66:	f003 faed 	bl	8005344 <HAL_RCCEx_PeriphCLKConfig>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001d70:	f7ff fe3e 	bl	80019f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001d74:	4b0c      	ldr	r3, [pc, #48]	@ (8001da8 <HAL_RTC_MspInit+0x74>)
 8001d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8001da8 <HAL_RTC_MspInit+0x74>)
 8001d7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001d84:	4b08      	ldr	r3, [pc, #32]	@ (8001da8 <HAL_RTC_MspInit+0x74>)
 8001d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d88:	4a07      	ldr	r2, [pc, #28]	@ (8001da8 <HAL_RTC_MspInit+0x74>)
 8001d8a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d90:	4b05      	ldr	r3, [pc, #20]	@ (8001da8 <HAL_RTC_MspInit+0x74>)
 8001d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001d9c:	bf00      	nop
 8001d9e:	3760      	adds	r7, #96	@ 0x60
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40002800 	.word	0x40002800
 8001da8:	40021000 	.word	0x40021000

08001dac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08c      	sub	sp, #48	@ 0x30
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db4:	f107 031c 	add.w	r3, r7, #28
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	605a      	str	r2, [r3, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
 8001dc0:	60da      	str	r2, [r3, #12]
 8001dc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a46      	ldr	r2, [pc, #280]	@ (8001ee4 <HAL_SPI_MspInit+0x138>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d13a      	bne.n	8001e44 <HAL_SPI_MspInit+0x98>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001dce:	4b46      	ldr	r3, [pc, #280]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd2:	4a45      	ldr	r2, [pc, #276]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001dd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dda:	4b43      	ldr	r3, [pc, #268]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001de2:	61bb      	str	r3, [r7, #24]
 8001de4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001de6:	4b40      	ldr	r3, [pc, #256]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dea:	4a3f      	ldr	r2, [pc, #252]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001dec:	f043 0302 	orr.w	r3, r3, #2
 8001df0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001df2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	617b      	str	r3, [r7, #20]
 8001dfc:	697b      	ldr	r3, [r7, #20]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001dfe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e04:	2302      	movs	r3, #2
 8001e06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e10:	2305      	movs	r3, #5
 8001e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e14:	f107 031c 	add.w	r3, r7, #28
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4834      	ldr	r0, [pc, #208]	@ (8001eec <HAL_SPI_MspInit+0x140>)
 8001e1c:	f002 f9e4 	bl	80041e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001e20:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001e24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e26:	2302      	movs	r3, #2
 8001e28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e32:	2305      	movs	r3, #5
 8001e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e36:	f107 031c 	add.w	r3, r7, #28
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	482b      	ldr	r0, [pc, #172]	@ (8001eec <HAL_SPI_MspInit+0x140>)
 8001e3e:	f002 f9d3 	bl	80041e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e42:	e04a      	b.n	8001eda <HAL_SPI_MspInit+0x12e>
  else if(hspi->Instance==SPI3)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a29      	ldr	r2, [pc, #164]	@ (8001ef0 <HAL_SPI_MspInit+0x144>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d145      	bne.n	8001eda <HAL_SPI_MspInit+0x12e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001e4e:	4b26      	ldr	r3, [pc, #152]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e52:	4a25      	ldr	r2, [pc, #148]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001e54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e58:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e5a:	4b23      	ldr	r3, [pc, #140]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e66:	4b20      	ldr	r3, [pc, #128]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e72:	4b1d      	ldr	r3, [pc, #116]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e82:	4a19      	ldr	r2, [pc, #100]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001e84:	f043 0304 	orr.w	r3, r3, #4
 8001e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ee8 <HAL_SPI_MspInit+0x13c>)
 8001e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8e:	f003 0304 	and.w	r3, r3, #4
 8001e92:	60bb      	str	r3, [r7, #8]
 8001e94:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e96:	2310      	movs	r3, #16
 8001e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ea6:	2306      	movs	r3, #6
 8001ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eb4:	f002 f998 	bl	80041e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001eb8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001eca:	2306      	movs	r3, #6
 8001ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ece:	f107 031c 	add.w	r3, r7, #28
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4807      	ldr	r0, [pc, #28]	@ (8001ef4 <HAL_SPI_MspInit+0x148>)
 8001ed6:	f002 f987 	bl	80041e8 <HAL_GPIO_Init>
}
 8001eda:	bf00      	nop
 8001edc:	3730      	adds	r7, #48	@ 0x30
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40003800 	.word	0x40003800
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	48000400 	.word	0x48000400
 8001ef0:	40003c00 	.word	0x40003c00
 8001ef4:	48000800 	.word	0x48000800

08001ef8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a13      	ldr	r2, [pc, #76]	@ (8001f54 <HAL_TIM_PWM_MspInit+0x5c>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d10c      	bne.n	8001f24 <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f0a:	4b13      	ldr	r3, [pc, #76]	@ (8001f58 <HAL_TIM_PWM_MspInit+0x60>)
 8001f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f0e:	4a12      	ldr	r2, [pc, #72]	@ (8001f58 <HAL_TIM_PWM_MspInit+0x60>)
 8001f10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f14:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f16:	4b10      	ldr	r3, [pc, #64]	@ (8001f58 <HAL_TIM_PWM_MspInit+0x60>)
 8001f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f22:	e010      	b.n	8001f46 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a0c      	ldr	r2, [pc, #48]	@ (8001f5c <HAL_TIM_PWM_MspInit+0x64>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d10b      	bne.n	8001f46 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f58 <HAL_TIM_PWM_MspInit+0x60>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f32:	4a09      	ldr	r2, [pc, #36]	@ (8001f58 <HAL_TIM_PWM_MspInit+0x60>)
 8001f34:	f043 0302 	orr.w	r3, r3, #2
 8001f38:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f3a:	4b07      	ldr	r3, [pc, #28]	@ (8001f58 <HAL_TIM_PWM_MspInit+0x60>)
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	60bb      	str	r3, [r7, #8]
 8001f44:	68bb      	ldr	r3, [r7, #8]
}
 8001f46:	bf00      	nop
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	40012c00 	.word	0x40012c00
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40000400 	.word	0x40000400

08001f60 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f70:	d10c      	bne.n	8001f8c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f72:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <HAL_TIM_Base_MspInit+0x5c>)
 8001f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f76:	4a11      	ldr	r2, [pc, #68]	@ (8001fbc <HAL_TIM_Base_MspInit+0x5c>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fbc <HAL_TIM_Base_MspInit+0x5c>)
 8001f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001f8a:	e010      	b.n	8001fae <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM8)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a0b      	ldr	r2, [pc, #44]	@ (8001fc0 <HAL_TIM_Base_MspInit+0x60>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d10b      	bne.n	8001fae <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001f96:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <HAL_TIM_Base_MspInit+0x5c>)
 8001f98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f9a:	4a08      	ldr	r2, [pc, #32]	@ (8001fbc <HAL_TIM_Base_MspInit+0x5c>)
 8001f9c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001fa0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fa2:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <HAL_TIM_Base_MspInit+0x5c>)
 8001fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fa6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	68bb      	ldr	r3, [r7, #8]
}
 8001fae:	bf00      	nop
 8001fb0:	3714      	adds	r7, #20
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40013400 	.word	0x40013400

08001fc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	@ 0x28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a22      	ldr	r2, [pc, #136]	@ (800206c <HAL_TIM_MspPostInit+0xa8>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d11d      	bne.n	8002022 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fe6:	4b22      	ldr	r3, [pc, #136]	@ (8002070 <HAL_TIM_MspPostInit+0xac>)
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fea:	4a21      	ldr	r2, [pc, #132]	@ (8002070 <HAL_TIM_MspPostInit+0xac>)
 8001fec:	f043 0304 	orr.w	r3, r3, #4
 8001ff0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8002070 <HAL_TIM_MspPostInit+0xac>)
 8001ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001ffe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002004:	2302      	movs	r3, #2
 8002006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200c:	2300      	movs	r3, #0
 800200e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002010:	2304      	movs	r3, #4
 8002012:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4619      	mov	r1, r3
 800201a:	4816      	ldr	r0, [pc, #88]	@ (8002074 <HAL_TIM_MspPostInit+0xb0>)
 800201c:	f002 f8e4 	bl	80041e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002020:	e020      	b.n	8002064 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a14      	ldr	r2, [pc, #80]	@ (8002078 <HAL_TIM_MspPostInit+0xb4>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d11b      	bne.n	8002064 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800202c:	4b10      	ldr	r3, [pc, #64]	@ (8002070 <HAL_TIM_MspPostInit+0xac>)
 800202e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002030:	4a0f      	ldr	r2, [pc, #60]	@ (8002070 <HAL_TIM_MspPostInit+0xac>)
 8002032:	f043 0302 	orr.w	r3, r3, #2
 8002036:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002038:	4b0d      	ldr	r3, [pc, #52]	@ (8002070 <HAL_TIM_MspPostInit+0xac>)
 800203a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002044:	2380      	movs	r3, #128	@ 0x80
 8002046:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002050:	2300      	movs	r3, #0
 8002052:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 8002054:	230a      	movs	r3, #10
 8002056:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	4619      	mov	r1, r3
 800205e:	4807      	ldr	r0, [pc, #28]	@ (800207c <HAL_TIM_MspPostInit+0xb8>)
 8002060:	f002 f8c2 	bl	80041e8 <HAL_GPIO_Init>
}
 8002064:	bf00      	nop
 8002066:	3728      	adds	r7, #40	@ 0x28
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40012c00 	.word	0x40012c00
 8002070:	40021000 	.word	0x40021000
 8002074:	48000800 	.word	0x48000800
 8002078:	40000400 	.word	0x40000400
 800207c:	48000400 	.word	0x48000400

08002080 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002084:	bf00      	nop
 8002086:	e7fd      	b.n	8002084 <NMI_Handler+0x4>

08002088 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800208c:	bf00      	nop
 800208e:	e7fd      	b.n	800208c <HardFault_Handler+0x4>

08002090 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002094:	bf00      	nop
 8002096:	e7fd      	b.n	8002094 <MemManage_Handler+0x4>

08002098 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800209c:	bf00      	nop
 800209e:	e7fd      	b.n	800209c <BusFault_Handler+0x4>

080020a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020a4:	bf00      	nop
 80020a6:	e7fd      	b.n	80020a4 <UsageFault_Handler+0x4>

080020a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020b6:	b480      	push	{r7}
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020d6:	f000 f961 	bl	800239c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
	...

080020e0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80020e4:	4802      	ldr	r0, [pc, #8]	@ (80020f0 <FDCAN1_IT0_IRQHandler+0x10>)
 80020e6:	f001 fe6b 	bl	8003dc0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000240 	.word	0x20000240

080020f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  return 1;
 80020f8:	2301      	movs	r3, #1
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <_kill>:

int _kill(int pid, int sig)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800210e:	f007 f83f 	bl	8009190 <__errno>
 8002112:	4603      	mov	r3, r0
 8002114:	2216      	movs	r2, #22
 8002116:	601a      	str	r2, [r3, #0]
  return -1;
 8002118:	f04f 33ff 	mov.w	r3, #4294967295
}
 800211c:	4618      	mov	r0, r3
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <_exit>:

void _exit (int status)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800212c:	f04f 31ff 	mov.w	r1, #4294967295
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f7ff ffe7 	bl	8002104 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002136:	bf00      	nop
 8002138:	e7fd      	b.n	8002136 <_exit+0x12>

0800213a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b086      	sub	sp, #24
 800213e:	af00      	add	r7, sp, #0
 8002140:	60f8      	str	r0, [r7, #12]
 8002142:	60b9      	str	r1, [r7, #8]
 8002144:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	e00a      	b.n	8002162 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800214c:	f3af 8000 	nop.w
 8002150:	4601      	mov	r1, r0
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	1c5a      	adds	r2, r3, #1
 8002156:	60ba      	str	r2, [r7, #8]
 8002158:	b2ca      	uxtb	r2, r1
 800215a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	3301      	adds	r3, #1
 8002160:	617b      	str	r3, [r7, #20]
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	429a      	cmp	r2, r3
 8002168:	dbf0      	blt.n	800214c <_read+0x12>
  }

  return len;
 800216a:	687b      	ldr	r3, [r7, #4]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]
 8002184:	e009      	b.n	800219a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	1c5a      	adds	r2, r3, #1
 800218a:	60ba      	str	r2, [r7, #8]
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	3301      	adds	r3, #1
 8002198:	617b      	str	r3, [r7, #20]
 800219a:	697a      	ldr	r2, [r7, #20]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	429a      	cmp	r2, r3
 80021a0:	dbf1      	blt.n	8002186 <_write+0x12>
  }
  return len;
 80021a2:	687b      	ldr	r3, [r7, #4]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <_close>:

int _close(int file)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021d4:	605a      	str	r2, [r3, #4]
  return 0;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <_isatty>:

int _isatty(int file)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021ec:	2301      	movs	r3, #1
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021fa:	b480      	push	{r7}
 80021fc:	b085      	sub	sp, #20
 80021fe:	af00      	add	r7, sp, #0
 8002200:	60f8      	str	r0, [r7, #12]
 8002202:	60b9      	str	r1, [r7, #8]
 8002204:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002206:	2300      	movs	r3, #0
}
 8002208:	4618      	mov	r0, r3
 800220a:	3714      	adds	r7, #20
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800221c:	4a14      	ldr	r2, [pc, #80]	@ (8002270 <_sbrk+0x5c>)
 800221e:	4b15      	ldr	r3, [pc, #84]	@ (8002274 <_sbrk+0x60>)
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002228:	4b13      	ldr	r3, [pc, #76]	@ (8002278 <_sbrk+0x64>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d102      	bne.n	8002236 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002230:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <_sbrk+0x64>)
 8002232:	4a12      	ldr	r2, [pc, #72]	@ (800227c <_sbrk+0x68>)
 8002234:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002236:	4b10      	ldr	r3, [pc, #64]	@ (8002278 <_sbrk+0x64>)
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4413      	add	r3, r2
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	429a      	cmp	r2, r3
 8002242:	d207      	bcs.n	8002254 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002244:	f006 ffa4 	bl	8009190 <__errno>
 8002248:	4603      	mov	r3, r0
 800224a:	220c      	movs	r2, #12
 800224c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800224e:	f04f 33ff 	mov.w	r3, #4294967295
 8002252:	e009      	b.n	8002268 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002254:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <_sbrk+0x64>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800225a:	4b07      	ldr	r3, [pc, #28]	@ (8002278 <_sbrk+0x64>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4413      	add	r3, r2
 8002262:	4a05      	ldr	r2, [pc, #20]	@ (8002278 <_sbrk+0x64>)
 8002264:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002266:	68fb      	ldr	r3, [r7, #12]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	20020000 	.word	0x20020000
 8002274:	00000400 	.word	0x00000400
 8002278:	200005d0 	.word	0x200005d0
 800227c:	20000728 	.word	0x20000728

08002280 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <SystemInit+0x20>)
 8002286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800228a:	4a05      	ldr	r2, [pc, #20]	@ (80022a0 <SystemInit+0x20>)
 800228c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002290:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	e000ed00 	.word	0xe000ed00

080022a4 <Reset_Handler>:
 80022a4:	480d      	ldr	r0, [pc, #52]	@ (80022dc <LoopForever+0x2>)
 80022a6:	4685      	mov	sp, r0
 80022a8:	f7ff ffea 	bl	8002280 <SystemInit>
 80022ac:	480c      	ldr	r0, [pc, #48]	@ (80022e0 <LoopForever+0x6>)
 80022ae:	490d      	ldr	r1, [pc, #52]	@ (80022e4 <LoopForever+0xa>)
 80022b0:	4a0d      	ldr	r2, [pc, #52]	@ (80022e8 <LoopForever+0xe>)
 80022b2:	2300      	movs	r3, #0
 80022b4:	e002      	b.n	80022bc <LoopCopyDataInit>

080022b6 <CopyDataInit>:
 80022b6:	58d4      	ldr	r4, [r2, r3]
 80022b8:	50c4      	str	r4, [r0, r3]
 80022ba:	3304      	adds	r3, #4

080022bc <LoopCopyDataInit>:
 80022bc:	18c4      	adds	r4, r0, r3
 80022be:	428c      	cmp	r4, r1
 80022c0:	d3f9      	bcc.n	80022b6 <CopyDataInit>
 80022c2:	4a0a      	ldr	r2, [pc, #40]	@ (80022ec <LoopForever+0x12>)
 80022c4:	4c0a      	ldr	r4, [pc, #40]	@ (80022f0 <LoopForever+0x16>)
 80022c6:	2300      	movs	r3, #0
 80022c8:	e001      	b.n	80022ce <LoopFillZerobss>

080022ca <FillZerobss>:
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	3204      	adds	r2, #4

080022ce <LoopFillZerobss>:
 80022ce:	42a2      	cmp	r2, r4
 80022d0:	d3fb      	bcc.n	80022ca <FillZerobss>
 80022d2:	f006 ff63 	bl	800919c <__libc_init_array>
 80022d6:	f7fe feab 	bl	8001030 <main>

080022da <LoopForever>:
 80022da:	e7fe      	b.n	80022da <LoopForever>
 80022dc:	20020000 	.word	0x20020000
 80022e0:	20000000 	.word	0x20000000
 80022e4:	200001d4 	.word	0x200001d4
 80022e8:	0800ca5c 	.word	0x0800ca5c
 80022ec:	200001d4 	.word	0x200001d4
 80022f0:	20000724 	.word	0x20000724

080022f4 <ADC1_2_IRQHandler>:
 80022f4:	e7fe      	b.n	80022f4 <ADC1_2_IRQHandler>

080022f6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b082      	sub	sp, #8
 80022fa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022fc:	2300      	movs	r3, #0
 80022fe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002300:	2003      	movs	r0, #3
 8002302:	f001 fa5b 	bl	80037bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002306:	2000      	movs	r0, #0
 8002308:	f000 f80e 	bl	8002328 <HAL_InitTick>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d002      	beq.n	8002318 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	71fb      	strb	r3, [r7, #7]
 8002316:	e001      	b.n	800231c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002318:	f7ff fb80 	bl	8001a1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800231c:	79fb      	ldrb	r3, [r7, #7]

}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002330:	2300      	movs	r3, #0
 8002332:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002334:	4b16      	ldr	r3, [pc, #88]	@ (8002390 <HAL_InitTick+0x68>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d022      	beq.n	8002382 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800233c:	4b15      	ldr	r3, [pc, #84]	@ (8002394 <HAL_InitTick+0x6c>)
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	4b13      	ldr	r3, [pc, #76]	@ (8002390 <HAL_InitTick+0x68>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002348:	fbb1 f3f3 	udiv	r3, r1, r3
 800234c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002350:	4618      	mov	r0, r3
 8002352:	f001 fa66 	bl	8003822 <HAL_SYSTICK_Config>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d10f      	bne.n	800237c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2b0f      	cmp	r3, #15
 8002360:	d809      	bhi.n	8002376 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002362:	2200      	movs	r2, #0
 8002364:	6879      	ldr	r1, [r7, #4]
 8002366:	f04f 30ff 	mov.w	r0, #4294967295
 800236a:	f001 fa32 	bl	80037d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800236e:	4a0a      	ldr	r2, [pc, #40]	@ (8002398 <HAL_InitTick+0x70>)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6013      	str	r3, [r2, #0]
 8002374:	e007      	b.n	8002386 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	73fb      	strb	r3, [r7, #15]
 800237a:	e004      	b.n	8002386 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	73fb      	strb	r3, [r7, #15]
 8002380:	e001      	b.n	8002386 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002386:	7bfb      	ldrb	r3, [r7, #15]
}
 8002388:	4618      	mov	r0, r3
 800238a:	3710      	adds	r7, #16
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000008 	.word	0x20000008
 8002394:	20000000 	.word	0x20000000
 8002398:	20000004 	.word	0x20000004

0800239c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <HAL_IncTick+0x1c>)
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4b05      	ldr	r3, [pc, #20]	@ (80023bc <HAL_IncTick+0x20>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4413      	add	r3, r2
 80023aa:	4a03      	ldr	r2, [pc, #12]	@ (80023b8 <HAL_IncTick+0x1c>)
 80023ac:	6013      	str	r3, [r2, #0]
}
 80023ae:	bf00      	nop
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	200005d4 	.word	0x200005d4
 80023bc:	20000008 	.word	0x20000008

080023c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  return uwTick;
 80023c4:	4b03      	ldr	r3, [pc, #12]	@ (80023d4 <HAL_GetTick+0x14>)
 80023c6:	681b      	ldr	r3, [r3, #0]
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	200005d4 	.word	0x200005d4

080023d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023e0:	f7ff ffee 	bl	80023c0 <HAL_GetTick>
 80023e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f0:	d004      	beq.n	80023fc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80023f2:	4b09      	ldr	r3, [pc, #36]	@ (8002418 <HAL_Delay+0x40>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	4413      	add	r3, r2
 80023fa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023fc:	bf00      	nop
 80023fe:	f7ff ffdf 	bl	80023c0 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	429a      	cmp	r2, r3
 800240c:	d8f7      	bhi.n	80023fe <HAL_Delay+0x26>
  {
  }
}
 800240e:	bf00      	nop
 8002410:	bf00      	nop
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20000008 	.word	0x20000008

0800241c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	431a      	orrs	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	609a      	str	r2, [r3, #8]
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
 800244a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	431a      	orrs	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	609a      	str	r2, [r3, #8]
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002478:	4618      	mov	r0, r3
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002484:	b480      	push	{r7}
 8002486:	b087      	sub	sp, #28
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
 8002490:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	3360      	adds	r3, #96	@ 0x60
 8002496:	461a      	mov	r2, r3
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	4413      	add	r3, r2
 800249e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	4b08      	ldr	r3, [pc, #32]	@ (80024c8 <LL_ADC_SetOffset+0x44>)
 80024a6:	4013      	ands	r3, r2
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80024ae:	683a      	ldr	r2, [r7, #0]
 80024b0:	430a      	orrs	r2, r1
 80024b2:	4313      	orrs	r3, r2
 80024b4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80024bc:	bf00      	nop
 80024be:	371c      	adds	r7, #28
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	03fff000 	.word	0x03fff000

080024cc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	3360      	adds	r3, #96	@ 0x60
 80024da:	461a      	mov	r2, r3
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	4413      	add	r3, r2
 80024e2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b087      	sub	sp, #28
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	3360      	adds	r3, #96	@ 0x60
 8002508:	461a      	mov	r2, r3
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	4413      	add	r3, r2
 8002510:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	431a      	orrs	r2, r3
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002522:	bf00      	nop
 8002524:	371c      	adds	r7, #28
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800252e:	b480      	push	{r7}
 8002530:	b087      	sub	sp, #28
 8002532:	af00      	add	r7, sp, #0
 8002534:	60f8      	str	r0, [r7, #12]
 8002536:	60b9      	str	r1, [r7, #8]
 8002538:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	3360      	adds	r3, #96	@ 0x60
 800253e:	461a      	mov	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	431a      	orrs	r2, r3
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002558:	bf00      	nop
 800255a:	371c      	adds	r7, #28
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002564:	b480      	push	{r7}
 8002566:	b087      	sub	sp, #28
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	3360      	adds	r3, #96	@ 0x60
 8002574:	461a      	mov	r2, r3
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	4413      	add	r3, r2
 800257c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	431a      	orrs	r2, r3
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800258e:	bf00      	nop
 8002590:	371c      	adds	r7, #28
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
 80025a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	695b      	ldr	r3, [r3, #20]
 80025a8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	431a      	orrs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	615a      	str	r2, [r3, #20]
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b087      	sub	sp, #28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	3330      	adds	r3, #48	@ 0x30
 80025d0:	461a      	mov	r2, r3
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	0a1b      	lsrs	r3, r3, #8
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	f003 030c 	and.w	r3, r3, #12
 80025dc:	4413      	add	r3, r2
 80025de:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	f003 031f 	and.w	r3, r3, #31
 80025ea:	211f      	movs	r1, #31
 80025ec:	fa01 f303 	lsl.w	r3, r1, r3
 80025f0:	43db      	mvns	r3, r3
 80025f2:	401a      	ands	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	0e9b      	lsrs	r3, r3, #26
 80025f8:	f003 011f 	and.w	r1, r3, #31
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	f003 031f 	and.w	r3, r3, #31
 8002602:	fa01 f303 	lsl.w	r3, r1, r3
 8002606:	431a      	orrs	r2, r3
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800260c:	bf00      	nop
 800260e:	371c      	adds	r7, #28
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002618:	b480      	push	{r7}
 800261a:	b087      	sub	sp, #28
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	3314      	adds	r3, #20
 8002628:	461a      	mov	r2, r3
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	0e5b      	lsrs	r3, r3, #25
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	4413      	add	r3, r2
 8002636:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	0d1b      	lsrs	r3, r3, #20
 8002640:	f003 031f 	and.w	r3, r3, #31
 8002644:	2107      	movs	r1, #7
 8002646:	fa01 f303 	lsl.w	r3, r1, r3
 800264a:	43db      	mvns	r3, r3
 800264c:	401a      	ands	r2, r3
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	0d1b      	lsrs	r3, r3, #20
 8002652:	f003 031f 	and.w	r3, r3, #31
 8002656:	6879      	ldr	r1, [r7, #4]
 8002658:	fa01 f303 	lsl.w	r3, r1, r3
 800265c:	431a      	orrs	r2, r3
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002662:	bf00      	nop
 8002664:	371c      	adds	r7, #28
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
	...

08002670 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002688:	43db      	mvns	r3, r3
 800268a:	401a      	ands	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f003 0318 	and.w	r3, r3, #24
 8002692:	4908      	ldr	r1, [pc, #32]	@ (80026b4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002694:	40d9      	lsrs	r1, r3
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	400b      	ands	r3, r1
 800269a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800269e:	431a      	orrs	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80026a6:	bf00      	nop
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	0007ffff 	.word	0x0007ffff

080026b8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80026c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6093      	str	r3, [r2, #8]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80026f0:	d101      	bne.n	80026f6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80026f2:	2301      	movs	r3, #1
 80026f4:	e000      	b.n	80026f8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002714:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002718:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800273c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002740:	d101      	bne.n	8002746 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002742:	2301      	movs	r3, #1
 8002744:	e000      	b.n	8002748 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b01      	cmp	r3, #1
 8002766:	d101      	bne.n	800276c <LL_ADC_IsEnabled+0x18>
 8002768:	2301      	movs	r3, #1
 800276a:	e000      	b.n	800276e <LL_ADC_IsEnabled+0x1a>
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 0304 	and.w	r3, r3, #4
 800278a:	2b04      	cmp	r3, #4
 800278c:	d101      	bne.n	8002792 <LL_ADC_REG_IsConversionOngoing+0x18>
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 0308 	and.w	r3, r3, #8
 80027b0:	2b08      	cmp	r3, #8
 80027b2:	d101      	bne.n	80027b8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80027b4:	2301      	movs	r3, #1
 80027b6:	e000      	b.n	80027ba <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
	...

080027c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027c8:	b590      	push	{r4, r7, lr}
 80027ca:	b089      	sub	sp, #36	@ 0x24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027d0:	2300      	movs	r3, #0
 80027d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80027d4:	2300      	movs	r3, #0
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e1a9      	b.n	8002b36 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d109      	bne.n	8002804 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff f937 	bl	8001a64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff67 	bl	80026dc <LL_ADC_IsDeepPowerDownEnabled>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d004      	beq.n	800281e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff ff4d 	bl	80026b8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4618      	mov	r0, r3
 8002824:	f7ff ff82 	bl	800272c <LL_ADC_IsInternalRegulatorEnabled>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d115      	bne.n	800285a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4618      	mov	r0, r3
 8002834:	f7ff ff66 	bl	8002704 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002838:	4b9c      	ldr	r3, [pc, #624]	@ (8002aac <HAL_ADC_Init+0x2e4>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	099b      	lsrs	r3, r3, #6
 800283e:	4a9c      	ldr	r2, [pc, #624]	@ (8002ab0 <HAL_ADC_Init+0x2e8>)
 8002840:	fba2 2303 	umull	r2, r3, r2, r3
 8002844:	099b      	lsrs	r3, r3, #6
 8002846:	3301      	adds	r3, #1
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800284c:	e002      	b.n	8002854 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	3b01      	subs	r3, #1
 8002852:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1f9      	bne.n	800284e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff ff64 	bl	800272c <LL_ADC_IsInternalRegulatorEnabled>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10d      	bne.n	8002886 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286e:	f043 0210 	orr.w	r2, r3, #16
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800287a:	f043 0201 	orr.w	r2, r3, #1
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff ff75 	bl	800277a <LL_ADC_REG_IsConversionOngoing>
 8002890:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002896:	f003 0310 	and.w	r3, r3, #16
 800289a:	2b00      	cmp	r3, #0
 800289c:	f040 8142 	bne.w	8002b24 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f040 813e 	bne.w	8002b24 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ac:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80028b0:	f043 0202 	orr.w	r2, r3, #2
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff ff49 	bl	8002754 <LL_ADC_IsEnabled>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d141      	bne.n	800294c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028d0:	d004      	beq.n	80028dc <HAL_ADC_Init+0x114>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a77      	ldr	r2, [pc, #476]	@ (8002ab4 <HAL_ADC_Init+0x2ec>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d10f      	bne.n	80028fc <HAL_ADC_Init+0x134>
 80028dc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80028e0:	f7ff ff38 	bl	8002754 <LL_ADC_IsEnabled>
 80028e4:	4604      	mov	r4, r0
 80028e6:	4873      	ldr	r0, [pc, #460]	@ (8002ab4 <HAL_ADC_Init+0x2ec>)
 80028e8:	f7ff ff34 	bl	8002754 <LL_ADC_IsEnabled>
 80028ec:	4603      	mov	r3, r0
 80028ee:	4323      	orrs	r3, r4
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	bf0c      	ite	eq
 80028f4:	2301      	moveq	r3, #1
 80028f6:	2300      	movne	r3, #0
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	e012      	b.n	8002922 <HAL_ADC_Init+0x15a>
 80028fc:	486e      	ldr	r0, [pc, #440]	@ (8002ab8 <HAL_ADC_Init+0x2f0>)
 80028fe:	f7ff ff29 	bl	8002754 <LL_ADC_IsEnabled>
 8002902:	4604      	mov	r4, r0
 8002904:	486d      	ldr	r0, [pc, #436]	@ (8002abc <HAL_ADC_Init+0x2f4>)
 8002906:	f7ff ff25 	bl	8002754 <LL_ADC_IsEnabled>
 800290a:	4603      	mov	r3, r0
 800290c:	431c      	orrs	r4, r3
 800290e:	486c      	ldr	r0, [pc, #432]	@ (8002ac0 <HAL_ADC_Init+0x2f8>)
 8002910:	f7ff ff20 	bl	8002754 <LL_ADC_IsEnabled>
 8002914:	4603      	mov	r3, r0
 8002916:	4323      	orrs	r3, r4
 8002918:	2b00      	cmp	r3, #0
 800291a:	bf0c      	ite	eq
 800291c:	2301      	moveq	r3, #1
 800291e:	2300      	movne	r3, #0
 8002920:	b2db      	uxtb	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	d012      	beq.n	800294c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800292e:	d004      	beq.n	800293a <HAL_ADC_Init+0x172>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a5f      	ldr	r2, [pc, #380]	@ (8002ab4 <HAL_ADC_Init+0x2ec>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d101      	bne.n	800293e <HAL_ADC_Init+0x176>
 800293a:	4a62      	ldr	r2, [pc, #392]	@ (8002ac4 <HAL_ADC_Init+0x2fc>)
 800293c:	e000      	b.n	8002940 <HAL_ADC_Init+0x178>
 800293e:	4a62      	ldr	r2, [pc, #392]	@ (8002ac8 <HAL_ADC_Init+0x300>)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	4619      	mov	r1, r3
 8002946:	4610      	mov	r0, r2
 8002948:	f7ff fd68 	bl	800241c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	7f5b      	ldrb	r3, [r3, #29]
 8002950:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002956:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800295c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002962:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800296a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800296c:	4313      	orrs	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002976:	2b01      	cmp	r3, #1
 8002978:	d106      	bne.n	8002988 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297e:	3b01      	subs	r3, #1
 8002980:	045b      	lsls	r3, r3, #17
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800298c:	2b00      	cmp	r3, #0
 800298e:	d009      	beq.n	80029a4 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002994:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	68da      	ldr	r2, [r3, #12]
 80029aa:	4b48      	ldr	r3, [pc, #288]	@ (8002acc <HAL_ADC_Init+0x304>)
 80029ac:	4013      	ands	r3, r2
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	6812      	ldr	r2, [r2, #0]
 80029b2:	69b9      	ldr	r1, [r7, #24]
 80029b4:	430b      	orrs	r3, r1
 80029b6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	691b      	ldr	r3, [r3, #16]
 80029be:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	430a      	orrs	r2, r1
 80029cc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff fee4 	bl	80027a0 <LL_ADC_INJ_IsConversionOngoing>
 80029d8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d17f      	bne.n	8002ae0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d17c      	bne.n	8002ae0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80029ea:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80029f2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80029f4:	4313      	orrs	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a02:	f023 0302 	bic.w	r3, r3, #2
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6812      	ldr	r2, [r2, #0]
 8002a0a:	69b9      	ldr	r1, [r7, #24]
 8002a0c:	430b      	orrs	r3, r1
 8002a0e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	691b      	ldr	r3, [r3, #16]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d017      	beq.n	8002a48 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	691a      	ldr	r2, [r3, #16]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002a26:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002a30:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002a34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6911      	ldr	r1, [r2, #16]
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	6812      	ldr	r2, [r2, #0]
 8002a40:	430b      	orrs	r3, r1
 8002a42:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002a46:	e013      	b.n	8002a70 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	691a      	ldr	r2, [r3, #16]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002a56:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	6812      	ldr	r2, [r2, #0]
 8002a64:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002a68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a6c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d12a      	bne.n	8002ad0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002a84:	f023 0304 	bic.w	r3, r3, #4
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a90:	4311      	orrs	r1, r2
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002a96:	4311      	orrs	r1, r2
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f042 0201 	orr.w	r2, r2, #1
 8002aa8:	611a      	str	r2, [r3, #16]
 8002aaa:	e019      	b.n	8002ae0 <HAL_ADC_Init+0x318>
 8002aac:	20000000 	.word	0x20000000
 8002ab0:	053e2d63 	.word	0x053e2d63
 8002ab4:	50000100 	.word	0x50000100
 8002ab8:	50000400 	.word	0x50000400
 8002abc:	50000500 	.word	0x50000500
 8002ac0:	50000600 	.word	0x50000600
 8002ac4:	50000300 	.word	0x50000300
 8002ac8:	50000700 	.word	0x50000700
 8002acc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	691a      	ldr	r2, [r3, #16]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0201 	bic.w	r2, r2, #1
 8002ade:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d10c      	bne.n	8002b02 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aee:	f023 010f 	bic.w	r1, r3, #15
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a1b      	ldr	r3, [r3, #32]
 8002af6:	1e5a      	subs	r2, r3, #1
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	430a      	orrs	r2, r1
 8002afe:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b00:	e007      	b.n	8002b12 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 020f 	bic.w	r2, r2, #15
 8002b10:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b16:	f023 0303 	bic.w	r3, r3, #3
 8002b1a:	f043 0201 	orr.w	r2, r3, #1
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b22:	e007      	b.n	8002b34 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b28:	f043 0210 	orr.w	r2, r3, #16
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b34:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3724      	adds	r7, #36	@ 0x24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd90      	pop	{r4, r7, pc}
 8002b3e:	bf00      	nop

08002b40 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b0b6      	sub	sp, #216	@ 0xd8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d102      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x24>
 8002b5e:	2302      	movs	r3, #2
 8002b60:	f000 bc13 	b.w	800338a <HAL_ADC_ConfigChannel+0x84a>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7ff fe02 	bl	800277a <LL_ADC_REG_IsConversionOngoing>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f040 83f3 	bne.w	8003364 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6818      	ldr	r0, [r3, #0]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	6859      	ldr	r1, [r3, #4]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	f7ff fd18 	bl	80025c0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fdf0 	bl	800277a <LL_ADC_REG_IsConversionOngoing>
 8002b9a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7ff fdfc 	bl	80027a0 <LL_ADC_INJ_IsConversionOngoing>
 8002ba8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bac:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f040 81d9 	bne.w	8002f68 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bb6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f040 81d4 	bne.w	8002f68 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002bc8:	d10f      	bne.n	8002bea <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6818      	ldr	r0, [r3, #0]
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	f7ff fd1f 	bl	8002618 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7ff fcd9 	bl	800259a <LL_ADC_SetSamplingTimeCommonConfig>
 8002be8:	e00e      	b.n	8002c08 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6818      	ldr	r0, [r3, #0]
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	6819      	ldr	r1, [r3, #0]
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	f7ff fd0e 	bl	8002618 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2100      	movs	r1, #0
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff fcc9 	bl	800259a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	695a      	ldr	r2, [r3, #20]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	08db      	lsrs	r3, r3, #3
 8002c14:	f003 0303 	and.w	r3, r3, #3
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	d022      	beq.n	8002c70 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	6919      	ldr	r1, [r3, #16]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002c3a:	f7ff fc23 	bl	8002484 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6818      	ldr	r0, [r3, #0]
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	6919      	ldr	r1, [r3, #16]
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	f7ff fc6f 	bl	800252e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6818      	ldr	r0, [r3, #0]
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d102      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x126>
 8002c60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c64:	e000      	b.n	8002c68 <HAL_ADC_ConfigChannel+0x128>
 8002c66:	2300      	movs	r3, #0
 8002c68:	461a      	mov	r2, r3
 8002c6a:	f7ff fc7b 	bl	8002564 <LL_ADC_SetOffsetSaturation>
 8002c6e:	e17b      	b.n	8002f68 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2100      	movs	r1, #0
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff fc28 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d10a      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x15c>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff fc1d 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002c92:	4603      	mov	r3, r0
 8002c94:	0e9b      	lsrs	r3, r3, #26
 8002c96:	f003 021f 	and.w	r2, r3, #31
 8002c9a:	e01e      	b.n	8002cda <HAL_ADC_ConfigChannel+0x19a>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff fc12 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002cb2:	fa93 f3a3 	rbit	r3, r3
 8002cb6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002cba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cbe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002cc2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002cca:	2320      	movs	r3, #32
 8002ccc:	e004      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002cce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002cd2:	fab3 f383 	clz	r3, r3
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d105      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x1b2>
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	0e9b      	lsrs	r3, r3, #26
 8002cec:	f003 031f 	and.w	r3, r3, #31
 8002cf0:	e018      	b.n	8002d24 <HAL_ADC_ConfigChannel+0x1e4>
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002cfe:	fa93 f3a3 	rbit	r3, r3
 8002d02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002d06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002d0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d101      	bne.n	8002d1a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002d16:	2320      	movs	r3, #32
 8002d18:	e004      	b.n	8002d24 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002d1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d1e:	fab3 f383 	clz	r3, r3
 8002d22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d106      	bne.n	8002d36 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	2100      	movs	r1, #0
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff fbe1 	bl	80024f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7ff fbc5 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002d42:	4603      	mov	r3, r0
 8002d44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10a      	bne.n	8002d62 <HAL_ADC_ConfigChannel+0x222>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2101      	movs	r1, #1
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff fbba 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	0e9b      	lsrs	r3, r3, #26
 8002d5c:	f003 021f 	and.w	r2, r3, #31
 8002d60:	e01e      	b.n	8002da0 <HAL_ADC_ConfigChannel+0x260>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2101      	movs	r1, #1
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff fbaf 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d78:	fa93 f3a3 	rbit	r3, r3
 8002d7c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002d80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002d88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002d90:	2320      	movs	r3, #32
 8002d92:	e004      	b.n	8002d9e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002d94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d98:	fab3 f383 	clz	r3, r3
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d105      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x278>
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	0e9b      	lsrs	r3, r3, #26
 8002db2:	f003 031f 	and.w	r3, r3, #31
 8002db6:	e018      	b.n	8002dea <HAL_ADC_ConfigChannel+0x2aa>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002dc4:	fa93 f3a3 	rbit	r3, r3
 8002dc8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002dcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002dd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d101      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002ddc:	2320      	movs	r3, #32
 8002dde:	e004      	b.n	8002dea <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002de0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002de4:	fab3 f383 	clz	r3, r3
 8002de8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d106      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2200      	movs	r2, #0
 8002df4:	2101      	movs	r1, #1
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff fb7e 	bl	80024f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2102      	movs	r1, #2
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff fb62 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10a      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x2e8>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2102      	movs	r1, #2
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff fb57 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	0e9b      	lsrs	r3, r3, #26
 8002e22:	f003 021f 	and.w	r2, r3, #31
 8002e26:	e01e      	b.n	8002e66 <HAL_ADC_ConfigChannel+0x326>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2102      	movs	r1, #2
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fb4c 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002e34:	4603      	mov	r3, r0
 8002e36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e3e:	fa93 f3a3 	rbit	r3, r3
 8002e42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002e46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002e4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002e56:	2320      	movs	r3, #32
 8002e58:	e004      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002e5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e5e:	fab3 f383 	clz	r3, r3
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d105      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x33e>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	0e9b      	lsrs	r3, r3, #26
 8002e78:	f003 031f 	and.w	r3, r3, #31
 8002e7c:	e016      	b.n	8002eac <HAL_ADC_ConfigChannel+0x36c>
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e86:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e8a:	fa93 f3a3 	rbit	r3, r3
 8002e8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002e90:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002e96:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d101      	bne.n	8002ea2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002e9e:	2320      	movs	r3, #32
 8002ea0:	e004      	b.n	8002eac <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002ea2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ea6:	fab3 f383 	clz	r3, r3
 8002eaa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d106      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2102      	movs	r1, #2
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff fb1d 	bl	80024f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2103      	movs	r1, #3
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff fb01 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10a      	bne.n	8002eea <HAL_ADC_ConfigChannel+0x3aa>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2103      	movs	r1, #3
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff faf6 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	0e9b      	lsrs	r3, r3, #26
 8002ee4:	f003 021f 	and.w	r2, r3, #31
 8002ee8:	e017      	b.n	8002f1a <HAL_ADC_ConfigChannel+0x3da>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2103      	movs	r1, #3
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff faeb 	bl	80024cc <LL_ADC_GetOffsetChannel>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002efc:	fa93 f3a3 	rbit	r3, r3
 8002f00:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002f02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f04:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002f06:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002f0c:	2320      	movs	r3, #32
 8002f0e:	e003      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002f10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f12:	fab3 f383 	clz	r3, r3
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d105      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x3f2>
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	0e9b      	lsrs	r3, r3, #26
 8002f2c:	f003 031f 	and.w	r3, r3, #31
 8002f30:	e011      	b.n	8002f56 <HAL_ADC_ConfigChannel+0x416>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f3a:	fa93 f3a3 	rbit	r3, r3
 8002f3e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002f40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f42:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002f44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002f4a:	2320      	movs	r3, #32
 8002f4c:	e003      	b.n	8002f56 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002f4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f50:	fab3 f383 	clz	r3, r3
 8002f54:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d106      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2103      	movs	r1, #3
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff fac8 	bl	80024f8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff fbf1 	bl	8002754 <LL_ADC_IsEnabled>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	f040 813d 	bne.w	80031f4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6818      	ldr	r0, [r3, #0]
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	6819      	ldr	r1, [r3, #0]
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	461a      	mov	r2, r3
 8002f88:	f7ff fb72 	bl	8002670 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	4aa2      	ldr	r2, [pc, #648]	@ (800321c <HAL_ADC_ConfigChannel+0x6dc>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	f040 812e 	bne.w	80031f4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10b      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x480>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	0e9b      	lsrs	r3, r3, #26
 8002fae:	3301      	adds	r3, #1
 8002fb0:	f003 031f 	and.w	r3, r3, #31
 8002fb4:	2b09      	cmp	r3, #9
 8002fb6:	bf94      	ite	ls
 8002fb8:	2301      	movls	r3, #1
 8002fba:	2300      	movhi	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	e019      	b.n	8002ff4 <HAL_ADC_ConfigChannel+0x4b4>
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fc8:	fa93 f3a3 	rbit	r3, r3
 8002fcc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002fce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fd0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002fd2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d101      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002fd8:	2320      	movs	r3, #32
 8002fda:	e003      	b.n	8002fe4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002fdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fde:	fab3 f383 	clz	r3, r3
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	f003 031f 	and.w	r3, r3, #31
 8002fea:	2b09      	cmp	r3, #9
 8002fec:	bf94      	ite	ls
 8002fee:	2301      	movls	r3, #1
 8002ff0:	2300      	movhi	r3, #0
 8002ff2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d079      	beq.n	80030ec <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003000:	2b00      	cmp	r3, #0
 8003002:	d107      	bne.n	8003014 <HAL_ADC_ConfigChannel+0x4d4>
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	0e9b      	lsrs	r3, r3, #26
 800300a:	3301      	adds	r3, #1
 800300c:	069b      	lsls	r3, r3, #26
 800300e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003012:	e015      	b.n	8003040 <HAL_ADC_ConfigChannel+0x500>
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800301c:	fa93 f3a3 	rbit	r3, r3
 8003020:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003022:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003024:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800302c:	2320      	movs	r3, #32
 800302e:	e003      	b.n	8003038 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003030:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003032:	fab3 f383 	clz	r3, r3
 8003036:	b2db      	uxtb	r3, r3
 8003038:	3301      	adds	r3, #1
 800303a:	069b      	lsls	r3, r3, #26
 800303c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003048:	2b00      	cmp	r3, #0
 800304a:	d109      	bne.n	8003060 <HAL_ADC_ConfigChannel+0x520>
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	0e9b      	lsrs	r3, r3, #26
 8003052:	3301      	adds	r3, #1
 8003054:	f003 031f 	and.w	r3, r3, #31
 8003058:	2101      	movs	r1, #1
 800305a:	fa01 f303 	lsl.w	r3, r1, r3
 800305e:	e017      	b.n	8003090 <HAL_ADC_ConfigChannel+0x550>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003066:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003068:	fa93 f3a3 	rbit	r3, r3
 800306c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800306e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003070:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003072:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003078:	2320      	movs	r3, #32
 800307a:	e003      	b.n	8003084 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800307c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800307e:	fab3 f383 	clz	r3, r3
 8003082:	b2db      	uxtb	r3, r3
 8003084:	3301      	adds	r3, #1
 8003086:	f003 031f 	and.w	r3, r3, #31
 800308a:	2101      	movs	r1, #1
 800308c:	fa01 f303 	lsl.w	r3, r1, r3
 8003090:	ea42 0103 	orr.w	r1, r2, r3
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10a      	bne.n	80030b6 <HAL_ADC_ConfigChannel+0x576>
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	0e9b      	lsrs	r3, r3, #26
 80030a6:	3301      	adds	r3, #1
 80030a8:	f003 021f 	and.w	r2, r3, #31
 80030ac:	4613      	mov	r3, r2
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	4413      	add	r3, r2
 80030b2:	051b      	lsls	r3, r3, #20
 80030b4:	e018      	b.n	80030e8 <HAL_ADC_ConfigChannel+0x5a8>
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030be:	fa93 f3a3 	rbit	r3, r3
 80030c2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80030c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80030c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80030ce:	2320      	movs	r3, #32
 80030d0:	e003      	b.n	80030da <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80030d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030d4:	fab3 f383 	clz	r3, r3
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	3301      	adds	r3, #1
 80030dc:	f003 021f 	and.w	r2, r3, #31
 80030e0:	4613      	mov	r3, r2
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	4413      	add	r3, r2
 80030e6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030e8:	430b      	orrs	r3, r1
 80030ea:	e07e      	b.n	80031ea <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d107      	bne.n	8003108 <HAL_ADC_ConfigChannel+0x5c8>
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	0e9b      	lsrs	r3, r3, #26
 80030fe:	3301      	adds	r3, #1
 8003100:	069b      	lsls	r3, r3, #26
 8003102:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003106:	e015      	b.n	8003134 <HAL_ADC_ConfigChannel+0x5f4>
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003110:	fa93 f3a3 	rbit	r3, r3
 8003114:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003118:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800311a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003120:	2320      	movs	r3, #32
 8003122:	e003      	b.n	800312c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003126:	fab3 f383 	clz	r3, r3
 800312a:	b2db      	uxtb	r3, r3
 800312c:	3301      	adds	r3, #1
 800312e:	069b      	lsls	r3, r3, #26
 8003130:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800313c:	2b00      	cmp	r3, #0
 800313e:	d109      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x614>
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	0e9b      	lsrs	r3, r3, #26
 8003146:	3301      	adds	r3, #1
 8003148:	f003 031f 	and.w	r3, r3, #31
 800314c:	2101      	movs	r1, #1
 800314e:	fa01 f303 	lsl.w	r3, r1, r3
 8003152:	e017      	b.n	8003184 <HAL_ADC_ConfigChannel+0x644>
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315a:	6a3b      	ldr	r3, [r7, #32]
 800315c:	fa93 f3a3 	rbit	r3, r3
 8003160:	61fb      	str	r3, [r7, #28]
  return result;
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800316c:	2320      	movs	r3, #32
 800316e:	e003      	b.n	8003178 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003172:	fab3 f383 	clz	r3, r3
 8003176:	b2db      	uxtb	r3, r3
 8003178:	3301      	adds	r3, #1
 800317a:	f003 031f 	and.w	r3, r3, #31
 800317e:	2101      	movs	r1, #1
 8003180:	fa01 f303 	lsl.w	r3, r1, r3
 8003184:	ea42 0103 	orr.w	r1, r2, r3
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003190:	2b00      	cmp	r3, #0
 8003192:	d10d      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x670>
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	0e9b      	lsrs	r3, r3, #26
 800319a:	3301      	adds	r3, #1
 800319c:	f003 021f 	and.w	r2, r3, #31
 80031a0:	4613      	mov	r3, r2
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	4413      	add	r3, r2
 80031a6:	3b1e      	subs	r3, #30
 80031a8:	051b      	lsls	r3, r3, #20
 80031aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031ae:	e01b      	b.n	80031e8 <HAL_ADC_ConfigChannel+0x6a8>
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	fa93 f3a3 	rbit	r3, r3
 80031bc:	613b      	str	r3, [r7, #16]
  return result;
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d101      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80031c8:	2320      	movs	r3, #32
 80031ca:	e003      	b.n	80031d4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	fab3 f383 	clz	r3, r3
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	3301      	adds	r3, #1
 80031d6:	f003 021f 	and.w	r2, r3, #31
 80031da:	4613      	mov	r3, r2
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	4413      	add	r3, r2
 80031e0:	3b1e      	subs	r3, #30
 80031e2:	051b      	lsls	r3, r3, #20
 80031e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031e8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80031ea:	683a      	ldr	r2, [r7, #0]
 80031ec:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031ee:	4619      	mov	r1, r3
 80031f0:	f7ff fa12 	bl	8002618 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	4b09      	ldr	r3, [pc, #36]	@ (8003220 <HAL_ADC_ConfigChannel+0x6e0>)
 80031fa:	4013      	ands	r3, r2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 80be 	beq.w	800337e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800320a:	d004      	beq.n	8003216 <HAL_ADC_ConfigChannel+0x6d6>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a04      	ldr	r2, [pc, #16]	@ (8003224 <HAL_ADC_ConfigChannel+0x6e4>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d10a      	bne.n	800322c <HAL_ADC_ConfigChannel+0x6ec>
 8003216:	4b04      	ldr	r3, [pc, #16]	@ (8003228 <HAL_ADC_ConfigChannel+0x6e8>)
 8003218:	e009      	b.n	800322e <HAL_ADC_ConfigChannel+0x6ee>
 800321a:	bf00      	nop
 800321c:	407f0000 	.word	0x407f0000
 8003220:	80080000 	.word	0x80080000
 8003224:	50000100 	.word	0x50000100
 8003228:	50000300 	.word	0x50000300
 800322c:	4b59      	ldr	r3, [pc, #356]	@ (8003394 <HAL_ADC_ConfigChannel+0x854>)
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff f91a 	bl	8002468 <LL_ADC_GetCommonPathInternalCh>
 8003234:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a56      	ldr	r2, [pc, #344]	@ (8003398 <HAL_ADC_ConfigChannel+0x858>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d004      	beq.n	800324c <HAL_ADC_ConfigChannel+0x70c>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a55      	ldr	r2, [pc, #340]	@ (800339c <HAL_ADC_ConfigChannel+0x85c>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d13a      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800324c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003250:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d134      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003260:	d005      	beq.n	800326e <HAL_ADC_ConfigChannel+0x72e>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a4e      	ldr	r2, [pc, #312]	@ (80033a0 <HAL_ADC_ConfigChannel+0x860>)
 8003268:	4293      	cmp	r3, r2
 800326a:	f040 8085 	bne.w	8003378 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003276:	d004      	beq.n	8003282 <HAL_ADC_ConfigChannel+0x742>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a49      	ldr	r2, [pc, #292]	@ (80033a4 <HAL_ADC_ConfigChannel+0x864>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d101      	bne.n	8003286 <HAL_ADC_ConfigChannel+0x746>
 8003282:	4a49      	ldr	r2, [pc, #292]	@ (80033a8 <HAL_ADC_ConfigChannel+0x868>)
 8003284:	e000      	b.n	8003288 <HAL_ADC_ConfigChannel+0x748>
 8003286:	4a43      	ldr	r2, [pc, #268]	@ (8003394 <HAL_ADC_ConfigChannel+0x854>)
 8003288:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800328c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003290:	4619      	mov	r1, r3
 8003292:	4610      	mov	r0, r2
 8003294:	f7ff f8d5 	bl	8002442 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003298:	4b44      	ldr	r3, [pc, #272]	@ (80033ac <HAL_ADC_ConfigChannel+0x86c>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	099b      	lsrs	r3, r3, #6
 800329e:	4a44      	ldr	r2, [pc, #272]	@ (80033b0 <HAL_ADC_ConfigChannel+0x870>)
 80032a0:	fba2 2303 	umull	r2, r3, r2, r3
 80032a4:	099b      	lsrs	r3, r3, #6
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	4613      	mov	r3, r2
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	4413      	add	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80032b2:	e002      	b.n	80032ba <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	3b01      	subs	r3, #1
 80032b8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1f9      	bne.n	80032b4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032c0:	e05a      	b.n	8003378 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a3b      	ldr	r2, [pc, #236]	@ (80033b4 <HAL_ADC_ConfigChannel+0x874>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d125      	bne.n	8003318 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d11f      	bne.n	8003318 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a31      	ldr	r2, [pc, #196]	@ (80033a4 <HAL_ADC_ConfigChannel+0x864>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d104      	bne.n	80032ec <HAL_ADC_ConfigChannel+0x7ac>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a34      	ldr	r2, [pc, #208]	@ (80033b8 <HAL_ADC_ConfigChannel+0x878>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d047      	beq.n	800337c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032f4:	d004      	beq.n	8003300 <HAL_ADC_ConfigChannel+0x7c0>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a2a      	ldr	r2, [pc, #168]	@ (80033a4 <HAL_ADC_ConfigChannel+0x864>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d101      	bne.n	8003304 <HAL_ADC_ConfigChannel+0x7c4>
 8003300:	4a29      	ldr	r2, [pc, #164]	@ (80033a8 <HAL_ADC_ConfigChannel+0x868>)
 8003302:	e000      	b.n	8003306 <HAL_ADC_ConfigChannel+0x7c6>
 8003304:	4a23      	ldr	r2, [pc, #140]	@ (8003394 <HAL_ADC_ConfigChannel+0x854>)
 8003306:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800330a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800330e:	4619      	mov	r1, r3
 8003310:	4610      	mov	r0, r2
 8003312:	f7ff f896 	bl	8002442 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003316:	e031      	b.n	800337c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a27      	ldr	r2, [pc, #156]	@ (80033bc <HAL_ADC_ConfigChannel+0x87c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d12d      	bne.n	800337e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003322:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003326:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d127      	bne.n	800337e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a1c      	ldr	r2, [pc, #112]	@ (80033a4 <HAL_ADC_ConfigChannel+0x864>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d022      	beq.n	800337e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003340:	d004      	beq.n	800334c <HAL_ADC_ConfigChannel+0x80c>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a17      	ldr	r2, [pc, #92]	@ (80033a4 <HAL_ADC_ConfigChannel+0x864>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d101      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x810>
 800334c:	4a16      	ldr	r2, [pc, #88]	@ (80033a8 <HAL_ADC_ConfigChannel+0x868>)
 800334e:	e000      	b.n	8003352 <HAL_ADC_ConfigChannel+0x812>
 8003350:	4a10      	ldr	r2, [pc, #64]	@ (8003394 <HAL_ADC_ConfigChannel+0x854>)
 8003352:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003356:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800335a:	4619      	mov	r1, r3
 800335c:	4610      	mov	r0, r2
 800335e:	f7ff f870 	bl	8002442 <LL_ADC_SetCommonPathInternalCh>
 8003362:	e00c      	b.n	800337e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003368:	f043 0220 	orr.w	r2, r3, #32
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003376:	e002      	b.n	800337e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003378:	bf00      	nop
 800337a:	e000      	b.n	800337e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800337c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003386:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800338a:	4618      	mov	r0, r3
 800338c:	37d8      	adds	r7, #216	@ 0xd8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	50000700 	.word	0x50000700
 8003398:	c3210000 	.word	0xc3210000
 800339c:	90c00010 	.word	0x90c00010
 80033a0:	50000600 	.word	0x50000600
 80033a4:	50000100 	.word	0x50000100
 80033a8:	50000300 	.word	0x50000300
 80033ac:	20000000 	.word	0x20000000
 80033b0:	053e2d63 	.word	0x053e2d63
 80033b4:	c7520000 	.word	0xc7520000
 80033b8:	50000500 	.word	0x50000500
 80033bc:	cb840000 	.word	0xcb840000

080033c0 <LL_ADC_IsEnabled>:
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d101      	bne.n	80033d8 <LL_ADC_IsEnabled+0x18>
 80033d4:	2301      	movs	r3, #1
 80033d6:	e000      	b.n	80033da <LL_ADC_IsEnabled+0x1a>
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr

080033e6 <LL_ADC_REG_IsConversionOngoing>:
{
 80033e6:	b480      	push	{r7}
 80033e8:	b083      	sub	sp, #12
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f003 0304 	and.w	r3, r3, #4
 80033f6:	2b04      	cmp	r3, #4
 80033f8:	d101      	bne.n	80033fe <LL_ADC_REG_IsConversionOngoing+0x18>
 80033fa:	2301      	movs	r3, #1
 80033fc:	e000      	b.n	8003400 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033fe:	2300      	movs	r3, #0
}
 8003400:	4618      	mov	r0, r3
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800340c:	b590      	push	{r4, r7, lr}
 800340e:	b0a1      	sub	sp, #132	@ 0x84
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003422:	2b01      	cmp	r3, #1
 8003424:	d101      	bne.n	800342a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003426:	2302      	movs	r3, #2
 8003428:	e0e7      	b.n	80035fa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2201      	movs	r2, #1
 800342e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003432:	2300      	movs	r3, #0
 8003434:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003436:	2300      	movs	r3, #0
 8003438:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003442:	d102      	bne.n	800344a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003444:	4b6f      	ldr	r3, [pc, #444]	@ (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003446:	60bb      	str	r3, [r7, #8]
 8003448:	e009      	b.n	800345e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a6e      	ldr	r2, [pc, #440]	@ (8003608 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d102      	bne.n	800345a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003454:	4b6d      	ldr	r3, [pc, #436]	@ (800360c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003456:	60bb      	str	r3, [r7, #8]
 8003458:	e001      	b.n	800345e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800345a:	2300      	movs	r3, #0
 800345c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d10b      	bne.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003468:	f043 0220 	orr.w	r2, r3, #32
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e0be      	b.n	80035fa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	4618      	mov	r0, r3
 8003480:	f7ff ffb1 	bl	80033e6 <LL_ADC_REG_IsConversionOngoing>
 8003484:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff ffab 	bl	80033e6 <LL_ADC_REG_IsConversionOngoing>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	f040 80a0 	bne.w	80035d8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003498:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800349a:	2b00      	cmp	r3, #0
 800349c:	f040 809c 	bne.w	80035d8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034a8:	d004      	beq.n	80034b4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a55      	ldr	r2, [pc, #340]	@ (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d101      	bne.n	80034b8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80034b4:	4b56      	ldr	r3, [pc, #344]	@ (8003610 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80034b6:	e000      	b.n	80034ba <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80034b8:	4b56      	ldr	r3, [pc, #344]	@ (8003614 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80034ba:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d04b      	beq.n	800355c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80034c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	6859      	ldr	r1, [r3, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034d6:	035b      	lsls	r3, r3, #13
 80034d8:	430b      	orrs	r3, r1
 80034da:	431a      	orrs	r2, r3
 80034dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034de:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034e8:	d004      	beq.n	80034f4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a45      	ldr	r2, [pc, #276]	@ (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d10f      	bne.n	8003514 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80034f4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80034f8:	f7ff ff62 	bl	80033c0 <LL_ADC_IsEnabled>
 80034fc:	4604      	mov	r4, r0
 80034fe:	4841      	ldr	r0, [pc, #260]	@ (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003500:	f7ff ff5e 	bl	80033c0 <LL_ADC_IsEnabled>
 8003504:	4603      	mov	r3, r0
 8003506:	4323      	orrs	r3, r4
 8003508:	2b00      	cmp	r3, #0
 800350a:	bf0c      	ite	eq
 800350c:	2301      	moveq	r3, #1
 800350e:	2300      	movne	r3, #0
 8003510:	b2db      	uxtb	r3, r3
 8003512:	e012      	b.n	800353a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003514:	483c      	ldr	r0, [pc, #240]	@ (8003608 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003516:	f7ff ff53 	bl	80033c0 <LL_ADC_IsEnabled>
 800351a:	4604      	mov	r4, r0
 800351c:	483b      	ldr	r0, [pc, #236]	@ (800360c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800351e:	f7ff ff4f 	bl	80033c0 <LL_ADC_IsEnabled>
 8003522:	4603      	mov	r3, r0
 8003524:	431c      	orrs	r4, r3
 8003526:	483c      	ldr	r0, [pc, #240]	@ (8003618 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003528:	f7ff ff4a 	bl	80033c0 <LL_ADC_IsEnabled>
 800352c:	4603      	mov	r3, r0
 800352e:	4323      	orrs	r3, r4
 8003530:	2b00      	cmp	r3, #0
 8003532:	bf0c      	ite	eq
 8003534:	2301      	moveq	r3, #1
 8003536:	2300      	movne	r3, #0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b00      	cmp	r3, #0
 800353c:	d056      	beq.n	80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800353e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003546:	f023 030f 	bic.w	r3, r3, #15
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	6811      	ldr	r1, [r2, #0]
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	6892      	ldr	r2, [r2, #8]
 8003552:	430a      	orrs	r2, r1
 8003554:	431a      	orrs	r2, r3
 8003556:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003558:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800355a:	e047      	b.n	80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800355c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003564:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003566:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003570:	d004      	beq.n	800357c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a23      	ldr	r2, [pc, #140]	@ (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d10f      	bne.n	800359c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800357c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003580:	f7ff ff1e 	bl	80033c0 <LL_ADC_IsEnabled>
 8003584:	4604      	mov	r4, r0
 8003586:	481f      	ldr	r0, [pc, #124]	@ (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003588:	f7ff ff1a 	bl	80033c0 <LL_ADC_IsEnabled>
 800358c:	4603      	mov	r3, r0
 800358e:	4323      	orrs	r3, r4
 8003590:	2b00      	cmp	r3, #0
 8003592:	bf0c      	ite	eq
 8003594:	2301      	moveq	r3, #1
 8003596:	2300      	movne	r3, #0
 8003598:	b2db      	uxtb	r3, r3
 800359a:	e012      	b.n	80035c2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800359c:	481a      	ldr	r0, [pc, #104]	@ (8003608 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800359e:	f7ff ff0f 	bl	80033c0 <LL_ADC_IsEnabled>
 80035a2:	4604      	mov	r4, r0
 80035a4:	4819      	ldr	r0, [pc, #100]	@ (800360c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80035a6:	f7ff ff0b 	bl	80033c0 <LL_ADC_IsEnabled>
 80035aa:	4603      	mov	r3, r0
 80035ac:	431c      	orrs	r4, r3
 80035ae:	481a      	ldr	r0, [pc, #104]	@ (8003618 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80035b0:	f7ff ff06 	bl	80033c0 <LL_ADC_IsEnabled>
 80035b4:	4603      	mov	r3, r0
 80035b6:	4323      	orrs	r3, r4
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	bf0c      	ite	eq
 80035bc:	2301      	moveq	r3, #1
 80035be:	2300      	movne	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d012      	beq.n	80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80035c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80035ce:	f023 030f 	bic.w	r3, r3, #15
 80035d2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80035d4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035d6:	e009      	b.n	80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035dc:	f043 0220 	orr.w	r2, r3, #32
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80035ea:	e000      	b.n	80035ee <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035ec:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80035f6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3784      	adds	r7, #132	@ 0x84
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd90      	pop	{r4, r7, pc}
 8003602:	bf00      	nop
 8003604:	50000100 	.word	0x50000100
 8003608:	50000400 	.word	0x50000400
 800360c:	50000500 	.word	0x50000500
 8003610:	50000300 	.word	0x50000300
 8003614:	50000700 	.word	0x50000700
 8003618:	50000600 	.word	0x50000600

0800361c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	f003 0307 	and.w	r3, r3, #7
 800362a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800362c:	4b0c      	ldr	r3, [pc, #48]	@ (8003660 <__NVIC_SetPriorityGrouping+0x44>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003632:	68ba      	ldr	r2, [r7, #8]
 8003634:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003638:	4013      	ands	r3, r2
 800363a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003644:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003648:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800364c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800364e:	4a04      	ldr	r2, [pc, #16]	@ (8003660 <__NVIC_SetPriorityGrouping+0x44>)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	60d3      	str	r3, [r2, #12]
}
 8003654:	bf00      	nop
 8003656:	3714      	adds	r7, #20
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	e000ed00 	.word	0xe000ed00

08003664 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003668:	4b04      	ldr	r3, [pc, #16]	@ (800367c <__NVIC_GetPriorityGrouping+0x18>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	0a1b      	lsrs	r3, r3, #8
 800366e:	f003 0307 	and.w	r3, r3, #7
}
 8003672:	4618      	mov	r0, r3
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	e000ed00 	.word	0xe000ed00

08003680 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	4603      	mov	r3, r0
 8003688:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800368a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368e:	2b00      	cmp	r3, #0
 8003690:	db0b      	blt.n	80036aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	f003 021f 	and.w	r2, r3, #31
 8003698:	4907      	ldr	r1, [pc, #28]	@ (80036b8 <__NVIC_EnableIRQ+0x38>)
 800369a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369e:	095b      	lsrs	r3, r3, #5
 80036a0:	2001      	movs	r0, #1
 80036a2:	fa00 f202 	lsl.w	r2, r0, r2
 80036a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	e000e100 	.word	0xe000e100

080036bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	4603      	mov	r3, r0
 80036c4:	6039      	str	r1, [r7, #0]
 80036c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	db0a      	blt.n	80036e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	490c      	ldr	r1, [pc, #48]	@ (8003708 <__NVIC_SetPriority+0x4c>)
 80036d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036da:	0112      	lsls	r2, r2, #4
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	440b      	add	r3, r1
 80036e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036e4:	e00a      	b.n	80036fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	b2da      	uxtb	r2, r3
 80036ea:	4908      	ldr	r1, [pc, #32]	@ (800370c <__NVIC_SetPriority+0x50>)
 80036ec:	79fb      	ldrb	r3, [r7, #7]
 80036ee:	f003 030f 	and.w	r3, r3, #15
 80036f2:	3b04      	subs	r3, #4
 80036f4:	0112      	lsls	r2, r2, #4
 80036f6:	b2d2      	uxtb	r2, r2
 80036f8:	440b      	add	r3, r1
 80036fa:	761a      	strb	r2, [r3, #24]
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	e000e100 	.word	0xe000e100
 800370c:	e000ed00 	.word	0xe000ed00

08003710 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003710:	b480      	push	{r7}
 8003712:	b089      	sub	sp, #36	@ 0x24
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f003 0307 	and.w	r3, r3, #7
 8003722:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f1c3 0307 	rsb	r3, r3, #7
 800372a:	2b04      	cmp	r3, #4
 800372c:	bf28      	it	cs
 800372e:	2304      	movcs	r3, #4
 8003730:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	3304      	adds	r3, #4
 8003736:	2b06      	cmp	r3, #6
 8003738:	d902      	bls.n	8003740 <NVIC_EncodePriority+0x30>
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	3b03      	subs	r3, #3
 800373e:	e000      	b.n	8003742 <NVIC_EncodePriority+0x32>
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003744:	f04f 32ff 	mov.w	r2, #4294967295
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43da      	mvns	r2, r3
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	401a      	ands	r2, r3
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003758:	f04f 31ff 	mov.w	r1, #4294967295
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	fa01 f303 	lsl.w	r3, r1, r3
 8003762:	43d9      	mvns	r1, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003768:	4313      	orrs	r3, r2
         );
}
 800376a:	4618      	mov	r0, r3
 800376c:	3724      	adds	r7, #36	@ 0x24
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
	...

08003778 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3b01      	subs	r3, #1
 8003784:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003788:	d301      	bcc.n	800378e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800378a:	2301      	movs	r3, #1
 800378c:	e00f      	b.n	80037ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800378e:	4a0a      	ldr	r2, [pc, #40]	@ (80037b8 <SysTick_Config+0x40>)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	3b01      	subs	r3, #1
 8003794:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003796:	210f      	movs	r1, #15
 8003798:	f04f 30ff 	mov.w	r0, #4294967295
 800379c:	f7ff ff8e 	bl	80036bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037a0:	4b05      	ldr	r3, [pc, #20]	@ (80037b8 <SysTick_Config+0x40>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037a6:	4b04      	ldr	r3, [pc, #16]	@ (80037b8 <SysTick_Config+0x40>)
 80037a8:	2207      	movs	r2, #7
 80037aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	e000e010 	.word	0xe000e010

080037bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f7ff ff29 	bl	800361c <__NVIC_SetPriorityGrouping>
}
 80037ca:	bf00      	nop
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b086      	sub	sp, #24
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	4603      	mov	r3, r0
 80037da:	60b9      	str	r1, [r7, #8]
 80037dc:	607a      	str	r2, [r7, #4]
 80037de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037e0:	f7ff ff40 	bl	8003664 <__NVIC_GetPriorityGrouping>
 80037e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	68b9      	ldr	r1, [r7, #8]
 80037ea:	6978      	ldr	r0, [r7, #20]
 80037ec:	f7ff ff90 	bl	8003710 <NVIC_EncodePriority>
 80037f0:	4602      	mov	r2, r0
 80037f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037f6:	4611      	mov	r1, r2
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff ff5f 	bl	80036bc <__NVIC_SetPriority>
}
 80037fe:	bf00      	nop
 8003800:	3718      	adds	r7, #24
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b082      	sub	sp, #8
 800380a:	af00      	add	r7, sp, #0
 800380c:	4603      	mov	r3, r0
 800380e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003814:	4618      	mov	r0, r3
 8003816:	f7ff ff33 	bl	8003680 <__NVIC_EnableIRQ>
}
 800381a:	bf00      	nop
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003822:	b580      	push	{r7, lr}
 8003824:	b082      	sub	sp, #8
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f7ff ffa4 	bl	8003778 <SysTick_Config>
 8003830:	4603      	mov	r3, r0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
	...

0800383c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e147      	b.n	8003ade <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d106      	bne.n	8003868 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7fe f952 	bl	8001b0c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	699a      	ldr	r2, [r3, #24]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f022 0210 	bic.w	r2, r2, #16
 8003876:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003878:	f7fe fda2 	bl	80023c0 <HAL_GetTick>
 800387c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800387e:	e012      	b.n	80038a6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003880:	f7fe fd9e 	bl	80023c0 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b0a      	cmp	r3, #10
 800388c:	d90b      	bls.n	80038a6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003892:	f043 0201 	orr.w	r2, r3, #1
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2203      	movs	r2, #3
 800389e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e11b      	b.n	8003ade <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	f003 0308 	and.w	r3, r3, #8
 80038b0:	2b08      	cmp	r3, #8
 80038b2:	d0e5      	beq.n	8003880 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	699a      	ldr	r2, [r3, #24]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f042 0201 	orr.w	r2, r2, #1
 80038c2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038c4:	f7fe fd7c 	bl	80023c0 <HAL_GetTick>
 80038c8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80038ca:	e012      	b.n	80038f2 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80038cc:	f7fe fd78 	bl	80023c0 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	2b0a      	cmp	r3, #10
 80038d8:	d90b      	bls.n	80038f2 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038de:	f043 0201 	orr.w	r2, r3, #1
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2203      	movs	r2, #3
 80038ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e0f5      	b.n	8003ade <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d0e5      	beq.n	80038cc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	699a      	ldr	r2, [r3, #24]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0202 	orr.w	r2, r2, #2
 800390e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a74      	ldr	r2, [pc, #464]	@ (8003ae8 <HAL_FDCAN_Init+0x2ac>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d103      	bne.n	8003922 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800391a:	4a74      	ldr	r2, [pc, #464]	@ (8003aec <HAL_FDCAN_Init+0x2b0>)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	7c1b      	ldrb	r3, [r3, #16]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d108      	bne.n	800393c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	699a      	ldr	r2, [r3, #24]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003938:	619a      	str	r2, [r3, #24]
 800393a:	e007      	b.n	800394c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	699a      	ldr	r2, [r3, #24]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800394a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	7c5b      	ldrb	r3, [r3, #17]
 8003950:	2b01      	cmp	r3, #1
 8003952:	d108      	bne.n	8003966 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	699a      	ldr	r2, [r3, #24]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003962:	619a      	str	r2, [r3, #24]
 8003964:	e007      	b.n	8003976 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	699a      	ldr	r2, [r3, #24]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003974:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	7c9b      	ldrb	r3, [r3, #18]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d108      	bne.n	8003990 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	699a      	ldr	r2, [r3, #24]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800398c:	619a      	str	r2, [r3, #24]
 800398e:	e007      	b.n	80039a0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699a      	ldr	r2, [r3, #24]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800399e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	699a      	ldr	r2, [r3, #24]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80039c4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	691a      	ldr	r2, [r3, #16]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 0210 	bic.w	r2, r2, #16
 80039d4:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d108      	bne.n	80039f0 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	699a      	ldr	r2, [r3, #24]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f042 0204 	orr.w	r2, r2, #4
 80039ec:	619a      	str	r2, [r3, #24]
 80039ee:	e02c      	b.n	8003a4a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d028      	beq.n	8003a4a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d01c      	beq.n	8003a3a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699a      	ldr	r2, [r3, #24]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003a0e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	691a      	ldr	r2, [r3, #16]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f042 0210 	orr.w	r2, r2, #16
 8003a1e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	2b03      	cmp	r3, #3
 8003a26:	d110      	bne.n	8003a4a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699a      	ldr	r2, [r3, #24]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0220 	orr.w	r2, r2, #32
 8003a36:	619a      	str	r2, [r3, #24]
 8003a38:	e007      	b.n	8003a4a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	699a      	ldr	r2, [r3, #24]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f042 0220 	orr.w	r2, r2, #32
 8003a48:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	699b      	ldr	r3, [r3, #24]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	3b01      	subs	r3, #1
 8003a58:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003a5a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003a62:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003a72:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003a74:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a7e:	d115      	bne.n	8003aac <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a84:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003a8e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a94:	3b01      	subs	r3, #1
 8003a96:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003a98:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa0:	3b01      	subs	r3, #1
 8003aa2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003aa8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003aaa:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 fb24 	bl	8004110 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40006400 	.word	0x40006400
 8003aec:	40006500 	.word	0x40006500

08003af0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b087      	sub	sp, #28
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b00:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003b02:	7dfb      	ldrb	r3, [r7, #23]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d002      	beq.n	8003b0e <HAL_FDCAN_ConfigFilter+0x1e>
 8003b08:	7dfb      	ldrb	r3, [r7, #23]
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d13d      	bne.n	8003b8a <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d119      	bne.n	8003b4a <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003b22:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8003b2a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003b30:	4313      	orrs	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	4413      	add	r3, r2
 8003b40:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	601a      	str	r2, [r3, #0]
 8003b48:	e01d      	b.n	8003b86 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	075a      	lsls	r2, r3, #29
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	079a      	lsls	r2, r3, #30
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	00db      	lsls	r3, r3, #3
 8003b70:	4413      	add	r3, r2
 8003b72:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	3304      	adds	r3, #4
 8003b7e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8003b86:	2300      	movs	r3, #0
 8003b88:	e006      	b.n	8003b98 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b8e:	f043 0202 	orr.w	r2, r3, #2
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
  }
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	371c      	adds	r7, #28
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d110      	bne.n	8003bda <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	699a      	ldr	r2, [r3, #24]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 0201 	bic.w	r2, r2, #1
 8003bce:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e006      	b.n	8003be8 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bde:	f043 0204 	orr.w	r2, r3, #4
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
  }
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003c06:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003c08:	7dfb      	ldrb	r3, [r7, #23]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d003      	beq.n	8003c16 <HAL_FDCAN_ActivateNotification+0x22>
 8003c0e:	7dfb      	ldrb	r3, [r7, #23]
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	f040 80c8 	bne.w	8003da6 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c1c:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d004      	beq.n	8003c32 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d03b      	beq.n	8003caa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d004      	beq.n	8003c46 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d031      	beq.n	8003caa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d004      	beq.n	8003c5a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	f003 0304 	and.w	r3, r3, #4
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d027      	beq.n	8003caa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d004      	beq.n	8003c6e <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d01d      	beq.n	8003caa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d004      	beq.n	8003c82 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	f003 0310 	and.w	r3, r3, #16
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d013      	beq.n	8003caa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d004      	beq.n	8003c96 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	f003 0320 	and.w	r3, r3, #32
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d009      	beq.n	8003caa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00c      	beq.n	8003cba <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d107      	bne.n	8003cba <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f042 0201 	orr.w	r2, r2, #1
 8003cb8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	f003 0307 	and.w	r3, r3, #7
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d004      	beq.n	8003cce <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d13b      	bne.n	8003d46 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d004      	beq.n	8003ce2 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d131      	bne.n	8003d46 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d004      	beq.n	8003cf6 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	f003 0304 	and.w	r3, r3, #4
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d127      	bne.n	8003d46 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d004      	beq.n	8003d0a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	f003 0308 	and.w	r3, r3, #8
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d11d      	bne.n	8003d46 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d004      	beq.n	8003d1e <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	f003 0310 	and.w	r3, r3, #16
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d113      	bne.n	8003d46 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d004      	beq.n	8003d32 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	f003 0320 	and.w	r3, r3, #32
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d109      	bne.n	8003d46 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00c      	beq.n	8003d56 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d007      	beq.n	8003d56 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f042 0202 	orr.w	r2, r2, #2
 8003d54:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d009      	beq.n	8003d74 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d009      	beq.n	8003d92 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	68ba      	ldr	r2, [r7, #8]
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	e006      	b.n	8003db4 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003daa:	f043 0202 	orr.w	r2, r3, #2
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
  }
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	371c      	adds	r7, #28
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b08c      	sub	sp, #48	@ 0x30
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dce:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8003dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ddc:	4013      	ands	r3, r2
 8003dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003de6:	f003 0307 	and.w	r3, r3, #7
 8003dea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003df4:	4013      	ands	r3, r2
 8003df6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dfe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e02:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e16:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8003e1a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e22:	6a3a      	ldr	r2, [r7, #32]
 8003e24:	4013      	ands	r3, r2
 8003e26:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e2e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003e32:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e3a:	69fa      	ldr	r2, [r7, #28]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e46:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e4e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	099b      	lsrs	r3, r3, #6
 8003e54:	f003 0301 	and.w	r3, r3, #1
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00c      	beq.n	8003e76 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	099b      	lsrs	r3, r3, #6
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d006      	beq.n	8003e76 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2240      	movs	r2, #64	@ 0x40
 8003e6e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f000 f92d 	bl	80040d0 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	0a1b      	lsrs	r3, r3, #8
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d01a      	beq.n	8003eb8 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	0a1b      	lsrs	r3, r3, #8
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d014      	beq.n	8003eb8 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003e96:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003eae:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8003eb0:	6939      	ldr	r1, [r7, #16]
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f000 f8ed 	bl	8004092 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8003eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d007      	beq.n	8003ece <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ec4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8003ec6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f000 f8ac 	bl	8004026 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8003ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d007      	beq.n	8003ee4 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003eda:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003edc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 f8ac 	bl	800403c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d007      	beq.n	8003efa <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ef0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8003ef2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f8ac 	bl	8004052 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	0a5b      	lsrs	r3, r3, #9
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00d      	beq.n	8003f22 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	0a5b      	lsrs	r3, r3, #9
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d007      	beq.n	8003f22 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f1a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 f8a3 	bl	8004068 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	09db      	lsrs	r3, r3, #7
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d019      	beq.n	8003f62 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	09db      	lsrs	r3, r3, #7
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d013      	beq.n	8003f62 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003f42:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2280      	movs	r2, #128	@ 0x80
 8003f58:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8003f5a:	68f9      	ldr	r1, [r7, #12]
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f000 f88d 	bl	800407c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	0b5b      	lsrs	r3, r3, #13
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00d      	beq.n	8003f8a <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	0b5b      	lsrs	r3, r3, #13
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d007      	beq.n	8003f8a <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f82:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 f88f 	bl	80040a8 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	0bdb      	lsrs	r3, r3, #15
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00d      	beq.n	8003fb2 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	0bdb      	lsrs	r3, r3, #15
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d007      	beq.n	8003fb2 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003faa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f000 f885 	bl	80040bc <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	0b9b      	lsrs	r3, r3, #14
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d010      	beq.n	8003fe0 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	0b9b      	lsrs	r3, r3, #14
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00a      	beq.n	8003fe0 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003fd2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fd8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d007      	beq.n	8003ff6 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	69fa      	ldr	r2, [r7, #28]
 8003fec:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8003fee:	69f9      	ldr	r1, [r7, #28]
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 f881 	bl	80040f8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8003ff6:	6a3b      	ldr	r3, [r7, #32]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d009      	beq.n	8004010 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	6a3a      	ldr	r2, [r7, #32]
 8004002:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004008:	6a3b      	ldr	r3, [r7, #32]
 800400a:	431a      	orrs	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004014:	2b00      	cmp	r3, #0
 8004016:	d002      	beq.n	800401e <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f863 	bl	80040e4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800401e:	bf00      	nop
 8004020:	3730      	adds	r7, #48	@ 0x30
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}

08004026 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8004026:	b480      	push	{r7}
 8004028:	b083      	sub	sp, #12
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
 800402e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8004052:	b480      	push	{r7}
 8004054:	b083      	sub	sp, #12
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
 800405a:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8004086:	bf00      	nop
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr

08004092 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004092:	b480      	push	{r7}
 8004094:	b083      	sub	sp, #12
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
 800409a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr

080040bc <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8004102:	bf00      	nop
 8004104:	370c      	adds	r7, #12
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
	...

08004110 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004118:	4b30      	ldr	r3, [pc, #192]	@ (80041dc <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800411a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a2f      	ldr	r2, [pc, #188]	@ (80041e0 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d103      	bne.n	800412e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800412c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a2c      	ldr	r2, [pc, #176]	@ (80041e4 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d103      	bne.n	8004140 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800413e:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	68ba      	ldr	r2, [r7, #8]
 8004144:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800414e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004156:	041a      	lsls	r2, r3, #16
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004174:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800417c:	061a      	lsls	r2, r3, #24
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	430a      	orrs	r2, r1
 8004184:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	60fb      	str	r3, [r7, #12]
 80041b4:	e005      	b.n	80041c2 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	3304      	adds	r3, #4
 80041c0:	60fb      	str	r3, [r7, #12]
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d3f3      	bcc.n	80041b6 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80041ce:	bf00      	nop
 80041d0:	bf00      	nop
 80041d2:	3714      	adds	r7, #20
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr
 80041dc:	4000a400 	.word	0x4000a400
 80041e0:	40006800 	.word	0x40006800
 80041e4:	40006c00 	.word	0x40006c00

080041e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b087      	sub	sp, #28
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80041f2:	2300      	movs	r3, #0
 80041f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80041f6:	e15a      	b.n	80044ae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	2101      	movs	r1, #1
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	fa01 f303 	lsl.w	r3, r1, r3
 8004204:	4013      	ands	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	f000 814c 	beq.w	80044a8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f003 0303 	and.w	r3, r3, #3
 8004218:	2b01      	cmp	r3, #1
 800421a:	d005      	beq.n	8004228 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004224:	2b02      	cmp	r3, #2
 8004226:	d130      	bne.n	800428a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	2203      	movs	r2, #3
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	43db      	mvns	r3, r3
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	4013      	ands	r3, r2
 800423e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	68da      	ldr	r2, [r3, #12]
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	4313      	orrs	r3, r2
 8004250:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800425e:	2201      	movs	r2, #1
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	fa02 f303 	lsl.w	r3, r2, r3
 8004266:	43db      	mvns	r3, r3
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	4013      	ands	r3, r2
 800426c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	091b      	lsrs	r3, r3, #4
 8004274:	f003 0201 	and.w	r2, r3, #1
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	fa02 f303 	lsl.w	r3, r2, r3
 800427e:	693a      	ldr	r2, [r7, #16]
 8004280:	4313      	orrs	r3, r2
 8004282:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f003 0303 	and.w	r3, r3, #3
 8004292:	2b03      	cmp	r3, #3
 8004294:	d017      	beq.n	80042c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	2203      	movs	r2, #3
 80042a2:	fa02 f303 	lsl.w	r3, r2, r3
 80042a6:	43db      	mvns	r3, r3
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	4013      	ands	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	689a      	ldr	r2, [r3, #8]
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	4313      	orrs	r3, r2
 80042be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f003 0303 	and.w	r3, r3, #3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d123      	bne.n	800431a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	08da      	lsrs	r2, r3, #3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	3208      	adds	r2, #8
 80042da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f003 0307 	and.w	r3, r3, #7
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	220f      	movs	r2, #15
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	43db      	mvns	r3, r3
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4013      	ands	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	691a      	ldr	r2, [r3, #16]
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	f003 0307 	and.w	r3, r3, #7
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	fa02 f303 	lsl.w	r3, r2, r3
 8004306:	693a      	ldr	r2, [r7, #16]
 8004308:	4313      	orrs	r3, r2
 800430a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	08da      	lsrs	r2, r3, #3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	3208      	adds	r2, #8
 8004314:	6939      	ldr	r1, [r7, #16]
 8004316:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	2203      	movs	r2, #3
 8004326:	fa02 f303 	lsl.w	r3, r2, r3
 800432a:	43db      	mvns	r3, r3
 800432c:	693a      	ldr	r2, [r7, #16]
 800432e:	4013      	ands	r3, r2
 8004330:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f003 0203 	and.w	r2, r3, #3
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	fa02 f303 	lsl.w	r3, r2, r3
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	4313      	orrs	r3, r2
 8004346:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	693a      	ldr	r2, [r7, #16]
 800434c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004356:	2b00      	cmp	r3, #0
 8004358:	f000 80a6 	beq.w	80044a8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800435c:	4b5b      	ldr	r3, [pc, #364]	@ (80044cc <HAL_GPIO_Init+0x2e4>)
 800435e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004360:	4a5a      	ldr	r2, [pc, #360]	@ (80044cc <HAL_GPIO_Init+0x2e4>)
 8004362:	f043 0301 	orr.w	r3, r3, #1
 8004366:	6613      	str	r3, [r2, #96]	@ 0x60
 8004368:	4b58      	ldr	r3, [pc, #352]	@ (80044cc <HAL_GPIO_Init+0x2e4>)
 800436a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800436c:	f003 0301 	and.w	r3, r3, #1
 8004370:	60bb      	str	r3, [r7, #8]
 8004372:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004374:	4a56      	ldr	r2, [pc, #344]	@ (80044d0 <HAL_GPIO_Init+0x2e8>)
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	089b      	lsrs	r3, r3, #2
 800437a:	3302      	adds	r3, #2
 800437c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004380:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f003 0303 	and.w	r3, r3, #3
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	220f      	movs	r2, #15
 800438c:	fa02 f303 	lsl.w	r3, r2, r3
 8004390:	43db      	mvns	r3, r3
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	4013      	ands	r3, r2
 8004396:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800439e:	d01f      	beq.n	80043e0 <HAL_GPIO_Init+0x1f8>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a4c      	ldr	r2, [pc, #304]	@ (80044d4 <HAL_GPIO_Init+0x2ec>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d019      	beq.n	80043dc <HAL_GPIO_Init+0x1f4>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4a4b      	ldr	r2, [pc, #300]	@ (80044d8 <HAL_GPIO_Init+0x2f0>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d013      	beq.n	80043d8 <HAL_GPIO_Init+0x1f0>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a4a      	ldr	r2, [pc, #296]	@ (80044dc <HAL_GPIO_Init+0x2f4>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d00d      	beq.n	80043d4 <HAL_GPIO_Init+0x1ec>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	4a49      	ldr	r2, [pc, #292]	@ (80044e0 <HAL_GPIO_Init+0x2f8>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d007      	beq.n	80043d0 <HAL_GPIO_Init+0x1e8>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4a48      	ldr	r2, [pc, #288]	@ (80044e4 <HAL_GPIO_Init+0x2fc>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d101      	bne.n	80043cc <HAL_GPIO_Init+0x1e4>
 80043c8:	2305      	movs	r3, #5
 80043ca:	e00a      	b.n	80043e2 <HAL_GPIO_Init+0x1fa>
 80043cc:	2306      	movs	r3, #6
 80043ce:	e008      	b.n	80043e2 <HAL_GPIO_Init+0x1fa>
 80043d0:	2304      	movs	r3, #4
 80043d2:	e006      	b.n	80043e2 <HAL_GPIO_Init+0x1fa>
 80043d4:	2303      	movs	r3, #3
 80043d6:	e004      	b.n	80043e2 <HAL_GPIO_Init+0x1fa>
 80043d8:	2302      	movs	r3, #2
 80043da:	e002      	b.n	80043e2 <HAL_GPIO_Init+0x1fa>
 80043dc:	2301      	movs	r3, #1
 80043de:	e000      	b.n	80043e2 <HAL_GPIO_Init+0x1fa>
 80043e0:	2300      	movs	r3, #0
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	f002 0203 	and.w	r2, r2, #3
 80043e8:	0092      	lsls	r2, r2, #2
 80043ea:	4093      	lsls	r3, r2
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043f2:	4937      	ldr	r1, [pc, #220]	@ (80044d0 <HAL_GPIO_Init+0x2e8>)
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	089b      	lsrs	r3, r3, #2
 80043f8:	3302      	adds	r3, #2
 80043fa:	693a      	ldr	r2, [r7, #16]
 80043fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004400:	4b39      	ldr	r3, [pc, #228]	@ (80044e8 <HAL_GPIO_Init+0x300>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	43db      	mvns	r3, r3
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	4013      	ands	r3, r2
 800440e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	4313      	orrs	r3, r2
 8004422:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004424:	4a30      	ldr	r2, [pc, #192]	@ (80044e8 <HAL_GPIO_Init+0x300>)
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800442a:	4b2f      	ldr	r3, [pc, #188]	@ (80044e8 <HAL_GPIO_Init+0x300>)
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	43db      	mvns	r3, r3
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	4013      	ands	r3, r2
 8004438:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d003      	beq.n	800444e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	4313      	orrs	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800444e:	4a26      	ldr	r2, [pc, #152]	@ (80044e8 <HAL_GPIO_Init+0x300>)
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004454:	4b24      	ldr	r3, [pc, #144]	@ (80044e8 <HAL_GPIO_Init+0x300>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	43db      	mvns	r3, r3
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	4013      	ands	r3, r2
 8004462:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	4313      	orrs	r3, r2
 8004476:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004478:	4a1b      	ldr	r2, [pc, #108]	@ (80044e8 <HAL_GPIO_Init+0x300>)
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800447e:	4b1a      	ldr	r3, [pc, #104]	@ (80044e8 <HAL_GPIO_Init+0x300>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	43db      	mvns	r3, r3
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	4013      	ands	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	4313      	orrs	r3, r2
 80044a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044a2:	4a11      	ldr	r2, [pc, #68]	@ (80044e8 <HAL_GPIO_Init+0x300>)
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	3301      	adds	r3, #1
 80044ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	fa22 f303 	lsr.w	r3, r2, r3
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	f47f ae9d 	bne.w	80041f8 <HAL_GPIO_Init+0x10>
  }
}
 80044be:	bf00      	nop
 80044c0:	bf00      	nop
 80044c2:	371c      	adds	r7, #28
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	40021000 	.word	0x40021000
 80044d0:	40010000 	.word	0x40010000
 80044d4:	48000400 	.word	0x48000400
 80044d8:	48000800 	.word	0x48000800
 80044dc:	48000c00 	.word	0x48000c00
 80044e0:	48001000 	.word	0x48001000
 80044e4:	48001400 	.word	0x48001400
 80044e8:	40010400 	.word	0x40010400

080044ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
 80044f4:	460b      	mov	r3, r1
 80044f6:	807b      	strh	r3, [r7, #2]
 80044f8:	4613      	mov	r3, r2
 80044fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80044fc:	787b      	ldrb	r3, [r7, #1]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d003      	beq.n	800450a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004502:	887a      	ldrh	r2, [r7, #2]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004508:	e002      	b.n	8004510 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800450a:	887a      	ldrh	r2, [r7, #2]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004510:	bf00      	nop
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e08d      	b.n	800464a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d106      	bne.n	8004548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f7fd fb44 	bl	8001bd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2224      	movs	r2, #36	@ 0x24
 800454c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 0201 	bic.w	r2, r2, #1
 800455e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685a      	ldr	r2, [r3, #4]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800456c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	689a      	ldr	r2, [r3, #8]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800457c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d107      	bne.n	8004596 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004592:	609a      	str	r2, [r3, #8]
 8004594:	e006      	b.n	80045a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80045a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d108      	bne.n	80045be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045ba:	605a      	str	r2, [r3, #4]
 80045bc:	e007      	b.n	80045ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	6812      	ldr	r2, [r2, #0]
 80045d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80045dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68da      	ldr	r2, [r3, #12]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	691a      	ldr	r2, [r3, #16]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	695b      	ldr	r3, [r3, #20]
 80045fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	430a      	orrs	r2, r1
 800460a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	69d9      	ldr	r1, [r3, #28]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a1a      	ldr	r2, [r3, #32]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	430a      	orrs	r2, r1
 800461a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 0201 	orr.w	r2, r2, #1
 800462a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2220      	movs	r2, #32
 8004636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3708      	adds	r7, #8
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004652:	b480      	push	{r7}
 8004654:	b083      	sub	sp, #12
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b20      	cmp	r3, #32
 8004666:	d138      	bne.n	80046da <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800466e:	2b01      	cmp	r3, #1
 8004670:	d101      	bne.n	8004676 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004672:	2302      	movs	r3, #2
 8004674:	e032      	b.n	80046dc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2224      	movs	r2, #36	@ 0x24
 8004682:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f022 0201 	bic.w	r2, r2, #1
 8004694:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046a4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	6819      	ldr	r1, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f042 0201 	orr.w	r2, r2, #1
 80046c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2220      	movs	r2, #32
 80046ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80046d6:	2300      	movs	r3, #0
 80046d8:	e000      	b.n	80046dc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80046da:	2302      	movs	r3, #2
  }
}
 80046dc:	4618      	mov	r0, r3
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b20      	cmp	r3, #32
 80046fc:	d139      	bne.n	8004772 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004704:	2b01      	cmp	r3, #1
 8004706:	d101      	bne.n	800470c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004708:	2302      	movs	r3, #2
 800470a:	e033      	b.n	8004774 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2224      	movs	r2, #36	@ 0x24
 8004718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f022 0201 	bic.w	r2, r2, #1
 800472a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800473a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	021b      	lsls	r3, r3, #8
 8004740:	68fa      	ldr	r2, [r7, #12]
 8004742:	4313      	orrs	r3, r2
 8004744:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f042 0201 	orr.w	r2, r2, #1
 800475c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2220      	movs	r2, #32
 8004762:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800476e:	2300      	movs	r3, #0
 8004770:	e000      	b.n	8004774 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004772:	2302      	movs	r3, #2
  }
}
 8004774:	4618      	mov	r0, r3
 8004776:	3714      	adds	r7, #20
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004780:	b480      	push	{r7}
 8004782:	b085      	sub	sp, #20
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d141      	bne.n	8004812 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800478e:	4b4b      	ldr	r3, [pc, #300]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004796:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800479a:	d131      	bne.n	8004800 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800479c:	4b47      	ldr	r3, [pc, #284]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800479e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047a2:	4a46      	ldr	r2, [pc, #280]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047ac:	4b43      	ldr	r3, [pc, #268]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80047b4:	4a41      	ldr	r2, [pc, #260]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80047bc:	4b40      	ldr	r3, [pc, #256]	@ (80048c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2232      	movs	r2, #50	@ 0x32
 80047c2:	fb02 f303 	mul.w	r3, r2, r3
 80047c6:	4a3f      	ldr	r2, [pc, #252]	@ (80048c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80047c8:	fba2 2303 	umull	r2, r3, r2, r3
 80047cc:	0c9b      	lsrs	r3, r3, #18
 80047ce:	3301      	adds	r3, #1
 80047d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047d2:	e002      	b.n	80047da <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	3b01      	subs	r3, #1
 80047d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047da:	4b38      	ldr	r3, [pc, #224]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047e6:	d102      	bne.n	80047ee <HAL_PWREx_ControlVoltageScaling+0x6e>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1f2      	bne.n	80047d4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80047ee:	4b33      	ldr	r3, [pc, #204]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047fa:	d158      	bne.n	80048ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e057      	b.n	80048b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004800:	4b2e      	ldr	r3, [pc, #184]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004806:	4a2d      	ldr	r2, [pc, #180]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004808:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800480c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004810:	e04d      	b.n	80048ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004818:	d141      	bne.n	800489e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800481a:	4b28      	ldr	r3, [pc, #160]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004826:	d131      	bne.n	800488c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004828:	4b24      	ldr	r3, [pc, #144]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800482a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800482e:	4a23      	ldr	r2, [pc, #140]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004834:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004838:	4b20      	ldr	r3, [pc, #128]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004840:	4a1e      	ldr	r2, [pc, #120]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004842:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004846:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004848:	4b1d      	ldr	r3, [pc, #116]	@ (80048c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2232      	movs	r2, #50	@ 0x32
 800484e:	fb02 f303 	mul.w	r3, r2, r3
 8004852:	4a1c      	ldr	r2, [pc, #112]	@ (80048c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004854:	fba2 2303 	umull	r2, r3, r2, r3
 8004858:	0c9b      	lsrs	r3, r3, #18
 800485a:	3301      	adds	r3, #1
 800485c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800485e:	e002      	b.n	8004866 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	3b01      	subs	r3, #1
 8004864:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004866:	4b15      	ldr	r3, [pc, #84]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800486e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004872:	d102      	bne.n	800487a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1f2      	bne.n	8004860 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800487a:	4b10      	ldr	r3, [pc, #64]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004886:	d112      	bne.n	80048ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e011      	b.n	80048b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800488c:	4b0b      	ldr	r3, [pc, #44]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800488e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004892:	4a0a      	ldr	r2, [pc, #40]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004894:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004898:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800489c:	e007      	b.n	80048ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800489e:	4b07      	ldr	r3, [pc, #28]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80048a6:	4a05      	ldr	r2, [pc, #20]	@ (80048bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048ac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80048ae:	2300      	movs	r3, #0
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3714      	adds	r7, #20
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr
 80048bc:	40007000 	.word	0x40007000
 80048c0:	20000000 	.word	0x20000000
 80048c4:	431bde83 	.word	0x431bde83

080048c8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80048c8:	b480      	push	{r7}
 80048ca:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80048cc:	4b05      	ldr	r3, [pc, #20]	@ (80048e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	4a04      	ldr	r2, [pc, #16]	@ (80048e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80048d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048d6:	6093      	str	r3, [r2, #8]
}
 80048d8:	bf00      	nop
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	40007000 	.word	0x40007000

080048e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b088      	sub	sp, #32
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e2fe      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 0301 	and.w	r3, r3, #1
 8004902:	2b00      	cmp	r3, #0
 8004904:	d075      	beq.n	80049f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004906:	4b97      	ldr	r3, [pc, #604]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f003 030c 	and.w	r3, r3, #12
 800490e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004910:	4b94      	ldr	r3, [pc, #592]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	f003 0303 	and.w	r3, r3, #3
 8004918:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	2b0c      	cmp	r3, #12
 800491e:	d102      	bne.n	8004926 <HAL_RCC_OscConfig+0x3e>
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	2b03      	cmp	r3, #3
 8004924:	d002      	beq.n	800492c <HAL_RCC_OscConfig+0x44>
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	2b08      	cmp	r3, #8
 800492a:	d10b      	bne.n	8004944 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800492c:	4b8d      	ldr	r3, [pc, #564]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d05b      	beq.n	80049f0 <HAL_RCC_OscConfig+0x108>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d157      	bne.n	80049f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e2d9      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800494c:	d106      	bne.n	800495c <HAL_RCC_OscConfig+0x74>
 800494e:	4b85      	ldr	r3, [pc, #532]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a84      	ldr	r2, [pc, #528]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004954:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004958:	6013      	str	r3, [r2, #0]
 800495a:	e01d      	b.n	8004998 <HAL_RCC_OscConfig+0xb0>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004964:	d10c      	bne.n	8004980 <HAL_RCC_OscConfig+0x98>
 8004966:	4b7f      	ldr	r3, [pc, #508]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a7e      	ldr	r2, [pc, #504]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 800496c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004970:	6013      	str	r3, [r2, #0]
 8004972:	4b7c      	ldr	r3, [pc, #496]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a7b      	ldr	r2, [pc, #492]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004978:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800497c:	6013      	str	r3, [r2, #0]
 800497e:	e00b      	b.n	8004998 <HAL_RCC_OscConfig+0xb0>
 8004980:	4b78      	ldr	r3, [pc, #480]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a77      	ldr	r2, [pc, #476]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004986:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800498a:	6013      	str	r3, [r2, #0]
 800498c:	4b75      	ldr	r3, [pc, #468]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a74      	ldr	r2, [pc, #464]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004992:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004996:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d013      	beq.n	80049c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a0:	f7fd fd0e 	bl	80023c0 <HAL_GetTick>
 80049a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049a6:	e008      	b.n	80049ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049a8:	f7fd fd0a 	bl	80023c0 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b64      	cmp	r3, #100	@ 0x64
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e29e      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049ba:	4b6a      	ldr	r3, [pc, #424]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d0f0      	beq.n	80049a8 <HAL_RCC_OscConfig+0xc0>
 80049c6:	e014      	b.n	80049f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c8:	f7fd fcfa 	bl	80023c0 <HAL_GetTick>
 80049cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049ce:	e008      	b.n	80049e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049d0:	f7fd fcf6 	bl	80023c0 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b64      	cmp	r3, #100	@ 0x64
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e28a      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049e2:	4b60      	ldr	r3, [pc, #384]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d1f0      	bne.n	80049d0 <HAL_RCC_OscConfig+0xe8>
 80049ee:	e000      	b.n	80049f2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d075      	beq.n	8004aea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049fe:	4b59      	ldr	r3, [pc, #356]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f003 030c 	and.w	r3, r3, #12
 8004a06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a08:	4b56      	ldr	r3, [pc, #344]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	f003 0303 	and.w	r3, r3, #3
 8004a10:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	2b0c      	cmp	r3, #12
 8004a16:	d102      	bne.n	8004a1e <HAL_RCC_OscConfig+0x136>
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d002      	beq.n	8004a24 <HAL_RCC_OscConfig+0x13c>
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	2b04      	cmp	r3, #4
 8004a22:	d11f      	bne.n	8004a64 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a24:	4b4f      	ldr	r3, [pc, #316]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d005      	beq.n	8004a3c <HAL_RCC_OscConfig+0x154>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d101      	bne.n	8004a3c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e25d      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a3c:	4b49      	ldr	r3, [pc, #292]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	061b      	lsls	r3, r3, #24
 8004a4a:	4946      	ldr	r1, [pc, #280]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004a50:	4b45      	ldr	r3, [pc, #276]	@ (8004b68 <HAL_RCC_OscConfig+0x280>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7fd fc67 	bl	8002328 <HAL_InitTick>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d043      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e249      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d023      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a6c:	4b3d      	ldr	r3, [pc, #244]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a3c      	ldr	r2, [pc, #240]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a78:	f7fd fca2 	bl	80023c0 <HAL_GetTick>
 8004a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a7e:	e008      	b.n	8004a92 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a80:	f7fd fc9e 	bl	80023c0 <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e232      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a92:	4b34      	ldr	r3, [pc, #208]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d0f0      	beq.n	8004a80 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a9e:	4b31      	ldr	r3, [pc, #196]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	061b      	lsls	r3, r3, #24
 8004aac:	492d      	ldr	r1, [pc, #180]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	604b      	str	r3, [r1, #4]
 8004ab2:	e01a      	b.n	8004aea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ab4:	4b2b      	ldr	r3, [pc, #172]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a2a      	ldr	r2, [pc, #168]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004aba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004abe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac0:	f7fd fc7e 	bl	80023c0 <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ac8:	f7fd fc7a 	bl	80023c0 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e20e      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ada:	4b22      	ldr	r3, [pc, #136]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1f0      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x1e0>
 8004ae6:	e000      	b.n	8004aea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ae8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0308 	and.w	r3, r3, #8
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d041      	beq.n	8004b7a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d01c      	beq.n	8004b38 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004afe:	4b19      	ldr	r3, [pc, #100]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004b00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b04:	4a17      	ldr	r2, [pc, #92]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004b06:	f043 0301 	orr.w	r3, r3, #1
 8004b0a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b0e:	f7fd fc57 	bl	80023c0 <HAL_GetTick>
 8004b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b14:	e008      	b.n	8004b28 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b16:	f7fd fc53 	bl	80023c0 <HAL_GetTick>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d901      	bls.n	8004b28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e1e7      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b28:	4b0e      	ldr	r3, [pc, #56]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d0ef      	beq.n	8004b16 <HAL_RCC_OscConfig+0x22e>
 8004b36:	e020      	b.n	8004b7a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b38:	4b0a      	ldr	r3, [pc, #40]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b3e:	4a09      	ldr	r2, [pc, #36]	@ (8004b64 <HAL_RCC_OscConfig+0x27c>)
 8004b40:	f023 0301 	bic.w	r3, r3, #1
 8004b44:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b48:	f7fd fc3a 	bl	80023c0 <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b4e:	e00d      	b.n	8004b6c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b50:	f7fd fc36 	bl	80023c0 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d906      	bls.n	8004b6c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e1ca      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
 8004b62:	bf00      	nop
 8004b64:	40021000 	.word	0x40021000
 8004b68:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b6c:	4b8c      	ldr	r3, [pc, #560]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004b6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b72:	f003 0302 	and.w	r3, r3, #2
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1ea      	bne.n	8004b50 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0304 	and.w	r3, r3, #4
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 80a6 	beq.w	8004cd4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b8c:	4b84      	ldr	r3, [pc, #528]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d101      	bne.n	8004b9c <HAL_RCC_OscConfig+0x2b4>
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e000      	b.n	8004b9e <HAL_RCC_OscConfig+0x2b6>
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00d      	beq.n	8004bbe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ba2:	4b7f      	ldr	r3, [pc, #508]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba6:	4a7e      	ldr	r2, [pc, #504]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bac:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bae:	4b7c      	ldr	r3, [pc, #496]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bb6:	60fb      	str	r3, [r7, #12]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bbe:	4b79      	ldr	r3, [pc, #484]	@ (8004da4 <HAL_RCC_OscConfig+0x4bc>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d118      	bne.n	8004bfc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bca:	4b76      	ldr	r3, [pc, #472]	@ (8004da4 <HAL_RCC_OscConfig+0x4bc>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a75      	ldr	r2, [pc, #468]	@ (8004da4 <HAL_RCC_OscConfig+0x4bc>)
 8004bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bd6:	f7fd fbf3 	bl	80023c0 <HAL_GetTick>
 8004bda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bde:	f7fd fbef 	bl	80023c0 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d901      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e183      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bf0:	4b6c      	ldr	r3, [pc, #432]	@ (8004da4 <HAL_RCC_OscConfig+0x4bc>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d0f0      	beq.n	8004bde <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d108      	bne.n	8004c16 <HAL_RCC_OscConfig+0x32e>
 8004c04:	4b66      	ldr	r3, [pc, #408]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c0a:	4a65      	ldr	r2, [pc, #404]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c0c:	f043 0301 	orr.w	r3, r3, #1
 8004c10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c14:	e024      	b.n	8004c60 <HAL_RCC_OscConfig+0x378>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	2b05      	cmp	r3, #5
 8004c1c:	d110      	bne.n	8004c40 <HAL_RCC_OscConfig+0x358>
 8004c1e:	4b60      	ldr	r3, [pc, #384]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c24:	4a5e      	ldr	r2, [pc, #376]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c26:	f043 0304 	orr.w	r3, r3, #4
 8004c2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c2e:	4b5c      	ldr	r3, [pc, #368]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c34:	4a5a      	ldr	r2, [pc, #360]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c36:	f043 0301 	orr.w	r3, r3, #1
 8004c3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c3e:	e00f      	b.n	8004c60 <HAL_RCC_OscConfig+0x378>
 8004c40:	4b57      	ldr	r3, [pc, #348]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c46:	4a56      	ldr	r2, [pc, #344]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c48:	f023 0301 	bic.w	r3, r3, #1
 8004c4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c50:	4b53      	ldr	r3, [pc, #332]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c56:	4a52      	ldr	r2, [pc, #328]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c58:	f023 0304 	bic.w	r3, r3, #4
 8004c5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d016      	beq.n	8004c96 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c68:	f7fd fbaa 	bl	80023c0 <HAL_GetTick>
 8004c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c6e:	e00a      	b.n	8004c86 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c70:	f7fd fba6 	bl	80023c0 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e138      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c86:	4b46      	ldr	r3, [pc, #280]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c8c:	f003 0302 	and.w	r3, r3, #2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0ed      	beq.n	8004c70 <HAL_RCC_OscConfig+0x388>
 8004c94:	e015      	b.n	8004cc2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c96:	f7fd fb93 	bl	80023c0 <HAL_GetTick>
 8004c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c9c:	e00a      	b.n	8004cb4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c9e:	f7fd fb8f 	bl	80023c0 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d901      	bls.n	8004cb4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e121      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cb4:	4b3a      	ldr	r3, [pc, #232]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1ed      	bne.n	8004c9e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004cc2:	7ffb      	ldrb	r3, [r7, #31]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d105      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cc8:	4b35      	ldr	r3, [pc, #212]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ccc:	4a34      	ldr	r2, [pc, #208]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004cce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cd2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0320 	and.w	r3, r3, #32
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d03c      	beq.n	8004d5a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d01c      	beq.n	8004d22 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ce8:	4b2d      	ldr	r3, [pc, #180]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004cea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cee:	4a2c      	ldr	r2, [pc, #176]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004cf0:	f043 0301 	orr.w	r3, r3, #1
 8004cf4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf8:	f7fd fb62 	bl	80023c0 <HAL_GetTick>
 8004cfc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004cfe:	e008      	b.n	8004d12 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d00:	f7fd fb5e 	bl	80023c0 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d901      	bls.n	8004d12 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e0f2      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d12:	4b23      	ldr	r3, [pc, #140]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004d14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d0ef      	beq.n	8004d00 <HAL_RCC_OscConfig+0x418>
 8004d20:	e01b      	b.n	8004d5a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d22:	4b1f      	ldr	r3, [pc, #124]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004d24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d28:	4a1d      	ldr	r2, [pc, #116]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004d2a:	f023 0301 	bic.w	r3, r3, #1
 8004d2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d32:	f7fd fb45 	bl	80023c0 <HAL_GetTick>
 8004d36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d38:	e008      	b.n	8004d4c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d3a:	f7fd fb41 	bl	80023c0 <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d901      	bls.n	8004d4c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	e0d5      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004d4c:	4b14      	ldr	r3, [pc, #80]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004d4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1ef      	bne.n	8004d3a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	69db      	ldr	r3, [r3, #28]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 80c9 	beq.w	8004ef6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d64:	4b0e      	ldr	r3, [pc, #56]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f003 030c 	and.w	r3, r3, #12
 8004d6c:	2b0c      	cmp	r3, #12
 8004d6e:	f000 8083 	beq.w	8004e78 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69db      	ldr	r3, [r3, #28]
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d15e      	bne.n	8004e38 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d7a:	4b09      	ldr	r3, [pc, #36]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a08      	ldr	r2, [pc, #32]	@ (8004da0 <HAL_RCC_OscConfig+0x4b8>)
 8004d80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d86:	f7fd fb1b 	bl	80023c0 <HAL_GetTick>
 8004d8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d8c:	e00c      	b.n	8004da8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d8e:	f7fd fb17 	bl	80023c0 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d905      	bls.n	8004da8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e0ab      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
 8004da0:	40021000 	.word	0x40021000
 8004da4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004da8:	4b55      	ldr	r3, [pc, #340]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1ec      	bne.n	8004d8e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004db4:	4b52      	ldr	r3, [pc, #328]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004db6:	68da      	ldr	r2, [r3, #12]
 8004db8:	4b52      	ldr	r3, [pc, #328]	@ (8004f04 <HAL_RCC_OscConfig+0x61c>)
 8004dba:	4013      	ands	r3, r2
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	6a11      	ldr	r1, [r2, #32]
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004dc4:	3a01      	subs	r2, #1
 8004dc6:	0112      	lsls	r2, r2, #4
 8004dc8:	4311      	orrs	r1, r2
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004dce:	0212      	lsls	r2, r2, #8
 8004dd0:	4311      	orrs	r1, r2
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004dd6:	0852      	lsrs	r2, r2, #1
 8004dd8:	3a01      	subs	r2, #1
 8004dda:	0552      	lsls	r2, r2, #21
 8004ddc:	4311      	orrs	r1, r2
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004de2:	0852      	lsrs	r2, r2, #1
 8004de4:	3a01      	subs	r2, #1
 8004de6:	0652      	lsls	r2, r2, #25
 8004de8:	4311      	orrs	r1, r2
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004dee:	06d2      	lsls	r2, r2, #27
 8004df0:	430a      	orrs	r2, r1
 8004df2:	4943      	ldr	r1, [pc, #268]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004df8:	4b41      	ldr	r3, [pc, #260]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a40      	ldr	r2, [pc, #256]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004dfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e02:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e04:	4b3e      	ldr	r3, [pc, #248]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	4a3d      	ldr	r2, [pc, #244]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004e0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e0e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e10:	f7fd fad6 	bl	80023c0 <HAL_GetTick>
 8004e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e16:	e008      	b.n	8004e2a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e18:	f7fd fad2 	bl	80023c0 <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d901      	bls.n	8004e2a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e066      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e2a:	4b35      	ldr	r3, [pc, #212]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d0f0      	beq.n	8004e18 <HAL_RCC_OscConfig+0x530>
 8004e36:	e05e      	b.n	8004ef6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e38:	4b31      	ldr	r3, [pc, #196]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a30      	ldr	r2, [pc, #192]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004e3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e44:	f7fd fabc 	bl	80023c0 <HAL_GetTick>
 8004e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e4a:	e008      	b.n	8004e5e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e4c:	f7fd fab8 	bl	80023c0 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d901      	bls.n	8004e5e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e04c      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e5e:	4b28      	ldr	r3, [pc, #160]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1f0      	bne.n	8004e4c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004e6a:	4b25      	ldr	r3, [pc, #148]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004e6c:	68da      	ldr	r2, [r3, #12]
 8004e6e:	4924      	ldr	r1, [pc, #144]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004e70:	4b25      	ldr	r3, [pc, #148]	@ (8004f08 <HAL_RCC_OscConfig+0x620>)
 8004e72:	4013      	ands	r3, r2
 8004e74:	60cb      	str	r3, [r1, #12]
 8004e76:	e03e      	b.n	8004ef6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	69db      	ldr	r3, [r3, #28]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d101      	bne.n	8004e84 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e039      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004e84:	4b1e      	ldr	r3, [pc, #120]	@ (8004f00 <HAL_RCC_OscConfig+0x618>)
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	f003 0203 	and.w	r2, r3, #3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a1b      	ldr	r3, [r3, #32]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d12c      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d123      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d11b      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d113      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed4:	085b      	lsrs	r3, r3, #1
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d109      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee8:	085b      	lsrs	r3, r3, #1
 8004eea:	3b01      	subs	r3, #1
 8004eec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d001      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e000      	b.n	8004ef8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3720      	adds	r7, #32
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	40021000 	.word	0x40021000
 8004f04:	019f800c 	.word	0x019f800c
 8004f08:	feeefffc 	.word	0xfeeefffc

08004f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b086      	sub	sp, #24
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004f16:	2300      	movs	r3, #0
 8004f18:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d101      	bne.n	8004f24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e11e      	b.n	8005162 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f24:	4b91      	ldr	r3, [pc, #580]	@ (800516c <HAL_RCC_ClockConfig+0x260>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 030f 	and.w	r3, r3, #15
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d910      	bls.n	8004f54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f32:	4b8e      	ldr	r3, [pc, #568]	@ (800516c <HAL_RCC_ClockConfig+0x260>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f023 020f 	bic.w	r2, r3, #15
 8004f3a:	498c      	ldr	r1, [pc, #560]	@ (800516c <HAL_RCC_ClockConfig+0x260>)
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f42:	4b8a      	ldr	r3, [pc, #552]	@ (800516c <HAL_RCC_ClockConfig+0x260>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 030f 	and.w	r3, r3, #15
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d001      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e106      	b.n	8005162 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0301 	and.w	r3, r3, #1
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d073      	beq.n	8005048 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	2b03      	cmp	r3, #3
 8004f66:	d129      	bne.n	8004fbc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f68:	4b81      	ldr	r3, [pc, #516]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d101      	bne.n	8004f78 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e0f4      	b.n	8005162 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004f78:	f000 f99e 	bl	80052b8 <RCC_GetSysClockFreqFromPLLSource>
 8004f7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	4a7c      	ldr	r2, [pc, #496]	@ (8005174 <HAL_RCC_ClockConfig+0x268>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d93f      	bls.n	8005006 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004f86:	4b7a      	ldr	r3, [pc, #488]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d009      	beq.n	8004fa6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d033      	beq.n	8005006 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d12f      	bne.n	8005006 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004fa6:	4b72      	ldr	r3, [pc, #456]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fae:	4a70      	ldr	r2, [pc, #448]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8004fb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fb4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004fb6:	2380      	movs	r3, #128	@ 0x80
 8004fb8:	617b      	str	r3, [r7, #20]
 8004fba:	e024      	b.n	8005006 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d107      	bne.n	8004fd4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fc4:	4b6a      	ldr	r3, [pc, #424]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d109      	bne.n	8004fe4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e0c6      	b.n	8005162 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fd4:	4b66      	ldr	r3, [pc, #408]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d101      	bne.n	8004fe4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e0be      	b.n	8005162 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004fe4:	f000 f8ce 	bl	8005184 <HAL_RCC_GetSysClockFreq>
 8004fe8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	4a61      	ldr	r2, [pc, #388]	@ (8005174 <HAL_RCC_ClockConfig+0x268>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d909      	bls.n	8005006 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ff2:	4b5f      	ldr	r3, [pc, #380]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ffa:	4a5d      	ldr	r2, [pc, #372]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8004ffc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005000:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005002:	2380      	movs	r3, #128	@ 0x80
 8005004:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005006:	4b5a      	ldr	r3, [pc, #360]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f023 0203 	bic.w	r2, r3, #3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	4957      	ldr	r1, [pc, #348]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005014:	4313      	orrs	r3, r2
 8005016:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005018:	f7fd f9d2 	bl	80023c0 <HAL_GetTick>
 800501c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800501e:	e00a      	b.n	8005036 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005020:	f7fd f9ce 	bl	80023c0 <HAL_GetTick>
 8005024:	4602      	mov	r2, r0
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800502e:	4293      	cmp	r3, r2
 8005030:	d901      	bls.n	8005036 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e095      	b.n	8005162 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005036:	4b4e      	ldr	r3, [pc, #312]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f003 020c 	and.w	r2, r3, #12
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	429a      	cmp	r2, r3
 8005046:	d1eb      	bne.n	8005020 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0302 	and.w	r3, r3, #2
 8005050:	2b00      	cmp	r3, #0
 8005052:	d023      	beq.n	800509c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0304 	and.w	r3, r3, #4
 800505c:	2b00      	cmp	r3, #0
 800505e:	d005      	beq.n	800506c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005060:	4b43      	ldr	r3, [pc, #268]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	4a42      	ldr	r2, [pc, #264]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005066:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800506a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0308 	and.w	r3, r3, #8
 8005074:	2b00      	cmp	r3, #0
 8005076:	d007      	beq.n	8005088 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005078:	4b3d      	ldr	r3, [pc, #244]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005080:	4a3b      	ldr	r2, [pc, #236]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005082:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005086:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005088:	4b39      	ldr	r3, [pc, #228]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	4936      	ldr	r1, [pc, #216]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005096:	4313      	orrs	r3, r2
 8005098:	608b      	str	r3, [r1, #8]
 800509a:	e008      	b.n	80050ae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	2b80      	cmp	r3, #128	@ 0x80
 80050a0:	d105      	bne.n	80050ae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80050a2:	4b33      	ldr	r3, [pc, #204]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	4a32      	ldr	r2, [pc, #200]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 80050a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050ac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050ae:	4b2f      	ldr	r3, [pc, #188]	@ (800516c <HAL_RCC_ClockConfig+0x260>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 030f 	and.w	r3, r3, #15
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d21d      	bcs.n	80050f8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050bc:	4b2b      	ldr	r3, [pc, #172]	@ (800516c <HAL_RCC_ClockConfig+0x260>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f023 020f 	bic.w	r2, r3, #15
 80050c4:	4929      	ldr	r1, [pc, #164]	@ (800516c <HAL_RCC_ClockConfig+0x260>)
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80050cc:	f7fd f978 	bl	80023c0 <HAL_GetTick>
 80050d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050d2:	e00a      	b.n	80050ea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050d4:	f7fd f974 	bl	80023c0 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e03b      	b.n	8005162 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ea:	4b20      	ldr	r3, [pc, #128]	@ (800516c <HAL_RCC_ClockConfig+0x260>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 030f 	and.w	r3, r3, #15
 80050f2:	683a      	ldr	r2, [r7, #0]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d1ed      	bne.n	80050d4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0304 	and.w	r3, r3, #4
 8005100:	2b00      	cmp	r3, #0
 8005102:	d008      	beq.n	8005116 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005104:	4b1a      	ldr	r3, [pc, #104]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	4917      	ldr	r1, [pc, #92]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005112:	4313      	orrs	r3, r2
 8005114:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0308 	and.w	r3, r3, #8
 800511e:	2b00      	cmp	r3, #0
 8005120:	d009      	beq.n	8005136 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005122:	4b13      	ldr	r3, [pc, #76]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	00db      	lsls	r3, r3, #3
 8005130:	490f      	ldr	r1, [pc, #60]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 8005132:	4313      	orrs	r3, r2
 8005134:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005136:	f000 f825 	bl	8005184 <HAL_RCC_GetSysClockFreq>
 800513a:	4602      	mov	r2, r0
 800513c:	4b0c      	ldr	r3, [pc, #48]	@ (8005170 <HAL_RCC_ClockConfig+0x264>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	091b      	lsrs	r3, r3, #4
 8005142:	f003 030f 	and.w	r3, r3, #15
 8005146:	490c      	ldr	r1, [pc, #48]	@ (8005178 <HAL_RCC_ClockConfig+0x26c>)
 8005148:	5ccb      	ldrb	r3, [r1, r3]
 800514a:	f003 031f 	and.w	r3, r3, #31
 800514e:	fa22 f303 	lsr.w	r3, r2, r3
 8005152:	4a0a      	ldr	r2, [pc, #40]	@ (800517c <HAL_RCC_ClockConfig+0x270>)
 8005154:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005156:	4b0a      	ldr	r3, [pc, #40]	@ (8005180 <HAL_RCC_ClockConfig+0x274>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4618      	mov	r0, r3
 800515c:	f7fd f8e4 	bl	8002328 <HAL_InitTick>
 8005160:	4603      	mov	r3, r0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3718      	adds	r7, #24
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	40022000 	.word	0x40022000
 8005170:	40021000 	.word	0x40021000
 8005174:	04c4b400 	.word	0x04c4b400
 8005178:	0800c5e8 	.word	0x0800c5e8
 800517c:	20000000 	.word	0x20000000
 8005180:	20000004 	.word	0x20000004

08005184 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005184:	b480      	push	{r7}
 8005186:	b087      	sub	sp, #28
 8005188:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800518a:	4b2c      	ldr	r3, [pc, #176]	@ (800523c <HAL_RCC_GetSysClockFreq+0xb8>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 030c 	and.w	r3, r3, #12
 8005192:	2b04      	cmp	r3, #4
 8005194:	d102      	bne.n	800519c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005196:	4b2a      	ldr	r3, [pc, #168]	@ (8005240 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005198:	613b      	str	r3, [r7, #16]
 800519a:	e047      	b.n	800522c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800519c:	4b27      	ldr	r3, [pc, #156]	@ (800523c <HAL_RCC_GetSysClockFreq+0xb8>)
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f003 030c 	and.w	r3, r3, #12
 80051a4:	2b08      	cmp	r3, #8
 80051a6:	d102      	bne.n	80051ae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80051a8:	4b26      	ldr	r3, [pc, #152]	@ (8005244 <HAL_RCC_GetSysClockFreq+0xc0>)
 80051aa:	613b      	str	r3, [r7, #16]
 80051ac:	e03e      	b.n	800522c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80051ae:	4b23      	ldr	r3, [pc, #140]	@ (800523c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 030c 	and.w	r3, r3, #12
 80051b6:	2b0c      	cmp	r3, #12
 80051b8:	d136      	bne.n	8005228 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80051ba:	4b20      	ldr	r3, [pc, #128]	@ (800523c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	f003 0303 	and.w	r3, r3, #3
 80051c2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051c4:	4b1d      	ldr	r3, [pc, #116]	@ (800523c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	091b      	lsrs	r3, r3, #4
 80051ca:	f003 030f 	and.w	r3, r3, #15
 80051ce:	3301      	adds	r3, #1
 80051d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2b03      	cmp	r3, #3
 80051d6:	d10c      	bne.n	80051f2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005244 <HAL_RCC_GetSysClockFreq+0xc0>)
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e0:	4a16      	ldr	r2, [pc, #88]	@ (800523c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051e2:	68d2      	ldr	r2, [r2, #12]
 80051e4:	0a12      	lsrs	r2, r2, #8
 80051e6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051ea:	fb02 f303 	mul.w	r3, r2, r3
 80051ee:	617b      	str	r3, [r7, #20]
      break;
 80051f0:	e00c      	b.n	800520c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051f2:	4a13      	ldr	r2, [pc, #76]	@ (8005240 <HAL_RCC_GetSysClockFreq+0xbc>)
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051fa:	4a10      	ldr	r2, [pc, #64]	@ (800523c <HAL_RCC_GetSysClockFreq+0xb8>)
 80051fc:	68d2      	ldr	r2, [r2, #12]
 80051fe:	0a12      	lsrs	r2, r2, #8
 8005200:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005204:	fb02 f303 	mul.w	r3, r2, r3
 8005208:	617b      	str	r3, [r7, #20]
      break;
 800520a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800520c:	4b0b      	ldr	r3, [pc, #44]	@ (800523c <HAL_RCC_GetSysClockFreq+0xb8>)
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	0e5b      	lsrs	r3, r3, #25
 8005212:	f003 0303 	and.w	r3, r3, #3
 8005216:	3301      	adds	r3, #1
 8005218:	005b      	lsls	r3, r3, #1
 800521a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	fbb2 f3f3 	udiv	r3, r2, r3
 8005224:	613b      	str	r3, [r7, #16]
 8005226:	e001      	b.n	800522c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800522c:	693b      	ldr	r3, [r7, #16]
}
 800522e:	4618      	mov	r0, r3
 8005230:	371c      	adds	r7, #28
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	40021000 	.word	0x40021000
 8005240:	00f42400 	.word	0x00f42400
 8005244:	016e3600 	.word	0x016e3600

08005248 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005248:	b480      	push	{r7}
 800524a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800524c:	4b03      	ldr	r3, [pc, #12]	@ (800525c <HAL_RCC_GetHCLKFreq+0x14>)
 800524e:	681b      	ldr	r3, [r3, #0]
}
 8005250:	4618      	mov	r0, r3
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
 800525a:	bf00      	nop
 800525c:	20000000 	.word	0x20000000

08005260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005264:	f7ff fff0 	bl	8005248 <HAL_RCC_GetHCLKFreq>
 8005268:	4602      	mov	r2, r0
 800526a:	4b06      	ldr	r3, [pc, #24]	@ (8005284 <HAL_RCC_GetPCLK1Freq+0x24>)
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	0a1b      	lsrs	r3, r3, #8
 8005270:	f003 0307 	and.w	r3, r3, #7
 8005274:	4904      	ldr	r1, [pc, #16]	@ (8005288 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005276:	5ccb      	ldrb	r3, [r1, r3]
 8005278:	f003 031f 	and.w	r3, r3, #31
 800527c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005280:	4618      	mov	r0, r3
 8005282:	bd80      	pop	{r7, pc}
 8005284:	40021000 	.word	0x40021000
 8005288:	0800c5f8 	.word	0x0800c5f8

0800528c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005290:	f7ff ffda 	bl	8005248 <HAL_RCC_GetHCLKFreq>
 8005294:	4602      	mov	r2, r0
 8005296:	4b06      	ldr	r3, [pc, #24]	@ (80052b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	0adb      	lsrs	r3, r3, #11
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	4904      	ldr	r1, [pc, #16]	@ (80052b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80052a2:	5ccb      	ldrb	r3, [r1, r3]
 80052a4:	f003 031f 	and.w	r3, r3, #31
 80052a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40021000 	.word	0x40021000
 80052b4:	0800c5f8 	.word	0x0800c5f8

080052b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b087      	sub	sp, #28
 80052bc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80052be:	4b1e      	ldr	r3, [pc, #120]	@ (8005338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f003 0303 	and.w	r3, r3, #3
 80052c6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052c8:	4b1b      	ldr	r3, [pc, #108]	@ (8005338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	091b      	lsrs	r3, r3, #4
 80052ce:	f003 030f 	and.w	r3, r3, #15
 80052d2:	3301      	adds	r3, #1
 80052d4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	2b03      	cmp	r3, #3
 80052da:	d10c      	bne.n	80052f6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052dc:	4a17      	ldr	r2, [pc, #92]	@ (800533c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e4:	4a14      	ldr	r2, [pc, #80]	@ (8005338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052e6:	68d2      	ldr	r2, [r2, #12]
 80052e8:	0a12      	lsrs	r2, r2, #8
 80052ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80052ee:	fb02 f303 	mul.w	r3, r2, r3
 80052f2:	617b      	str	r3, [r7, #20]
    break;
 80052f4:	e00c      	b.n	8005310 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052f6:	4a12      	ldr	r2, [pc, #72]	@ (8005340 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80052fe:	4a0e      	ldr	r2, [pc, #56]	@ (8005338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005300:	68d2      	ldr	r2, [r2, #12]
 8005302:	0a12      	lsrs	r2, r2, #8
 8005304:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005308:	fb02 f303 	mul.w	r3, r2, r3
 800530c:	617b      	str	r3, [r7, #20]
    break;
 800530e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005310:	4b09      	ldr	r3, [pc, #36]	@ (8005338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	0e5b      	lsrs	r3, r3, #25
 8005316:	f003 0303 	and.w	r3, r3, #3
 800531a:	3301      	adds	r3, #1
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005320:	697a      	ldr	r2, [r7, #20]
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	fbb2 f3f3 	udiv	r3, r2, r3
 8005328:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800532a:	687b      	ldr	r3, [r7, #4]
}
 800532c:	4618      	mov	r0, r3
 800532e:	371c      	adds	r7, #28
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr
 8005338:	40021000 	.word	0x40021000
 800533c:	016e3600 	.word	0x016e3600
 8005340:	00f42400 	.word	0x00f42400

08005344 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b086      	sub	sp, #24
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800534c:	2300      	movs	r3, #0
 800534e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005350:	2300      	movs	r3, #0
 8005352:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 8098 	beq.w	8005492 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005362:	2300      	movs	r3, #0
 8005364:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005366:	4b43      	ldr	r3, [pc, #268]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800536a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d10d      	bne.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005372:	4b40      	ldr	r3, [pc, #256]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005376:	4a3f      	ldr	r2, [pc, #252]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005378:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800537c:	6593      	str	r3, [r2, #88]	@ 0x58
 800537e:	4b3d      	ldr	r3, [pc, #244]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005386:	60bb      	str	r3, [r7, #8]
 8005388:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800538a:	2301      	movs	r3, #1
 800538c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800538e:	4b3a      	ldr	r3, [pc, #232]	@ (8005478 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a39      	ldr	r2, [pc, #228]	@ (8005478 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005398:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800539a:	f7fd f811 	bl	80023c0 <HAL_GetTick>
 800539e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053a0:	e009      	b.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053a2:	f7fd f80d 	bl	80023c0 <HAL_GetTick>
 80053a6:	4602      	mov	r2, r0
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	2b02      	cmp	r3, #2
 80053ae:	d902      	bls.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	74fb      	strb	r3, [r7, #19]
        break;
 80053b4:	e005      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053b6:	4b30      	ldr	r3, [pc, #192]	@ (8005478 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d0ef      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80053c2:	7cfb      	ldrb	r3, [r7, #19]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d159      	bne.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80053c8:	4b2a      	ldr	r3, [pc, #168]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053d2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d01e      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053de:	697a      	ldr	r2, [r7, #20]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d019      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053e4:	4b23      	ldr	r3, [pc, #140]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053f0:	4b20      	ldr	r3, [pc, #128]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005400:	4b1c      	ldr	r3, [pc, #112]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005406:	4a1b      	ldr	r2, [pc, #108]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800540c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005410:	4a18      	ldr	r2, [pc, #96]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	d016      	beq.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005422:	f7fc ffcd 	bl	80023c0 <HAL_GetTick>
 8005426:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005428:	e00b      	b.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800542a:	f7fc ffc9 	bl	80023c0 <HAL_GetTick>
 800542e:	4602      	mov	r2, r0
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005438:	4293      	cmp	r3, r2
 800543a:	d902      	bls.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800543c:	2303      	movs	r3, #3
 800543e:	74fb      	strb	r3, [r7, #19]
            break;
 8005440:	e006      	b.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005442:	4b0c      	ldr	r3, [pc, #48]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005444:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005448:	f003 0302 	and.w	r3, r3, #2
 800544c:	2b00      	cmp	r3, #0
 800544e:	d0ec      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005450:	7cfb      	ldrb	r3, [r7, #19]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d10b      	bne.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005456:	4b07      	ldr	r3, [pc, #28]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800545c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005464:	4903      	ldr	r1, [pc, #12]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005466:	4313      	orrs	r3, r2
 8005468:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800546c:	e008      	b.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800546e:	7cfb      	ldrb	r3, [r7, #19]
 8005470:	74bb      	strb	r3, [r7, #18]
 8005472:	e005      	b.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005474:	40021000 	.word	0x40021000
 8005478:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800547c:	7cfb      	ldrb	r3, [r7, #19]
 800547e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005480:	7c7b      	ldrb	r3, [r7, #17]
 8005482:	2b01      	cmp	r3, #1
 8005484:	d105      	bne.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005486:	4ba7      	ldr	r3, [pc, #668]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800548a:	4aa6      	ldr	r2, [pc, #664]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800548c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005490:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 0301 	and.w	r3, r3, #1
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00a      	beq.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800549e:	4ba1      	ldr	r3, [pc, #644]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a4:	f023 0203 	bic.w	r2, r3, #3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	499d      	ldr	r1, [pc, #628]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0302 	and.w	r3, r3, #2
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00a      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054c0:	4b98      	ldr	r3, [pc, #608]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c6:	f023 020c 	bic.w	r2, r3, #12
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	4995      	ldr	r1, [pc, #596]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0304 	and.w	r3, r3, #4
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00a      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054e2:	4b90      	ldr	r3, [pc, #576]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	498c      	ldr	r1, [pc, #560]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0308 	and.w	r3, r3, #8
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00a      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005504:	4b87      	ldr	r3, [pc, #540]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800550a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	691b      	ldr	r3, [r3, #16]
 8005512:	4984      	ldr	r1, [pc, #528]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005514:	4313      	orrs	r3, r2
 8005516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0310 	and.w	r3, r3, #16
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00a      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005526:	4b7f      	ldr	r3, [pc, #508]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	695b      	ldr	r3, [r3, #20]
 8005534:	497b      	ldr	r1, [pc, #492]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005536:	4313      	orrs	r3, r2
 8005538:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0320 	and.w	r3, r3, #32
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00a      	beq.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005548:	4b76      	ldr	r3, [pc, #472]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800554a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800554e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	699b      	ldr	r3, [r3, #24]
 8005556:	4973      	ldr	r1, [pc, #460]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005558:	4313      	orrs	r3, r2
 800555a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00a      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800556a:	4b6e      	ldr	r3, [pc, #440]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800556c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005570:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	69db      	ldr	r3, [r3, #28]
 8005578:	496a      	ldr	r1, [pc, #424]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800557a:	4313      	orrs	r3, r2
 800557c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005588:	2b00      	cmp	r3, #0
 800558a:	d00a      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800558c:	4b65      	ldr	r3, [pc, #404]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800558e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005592:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a1b      	ldr	r3, [r3, #32]
 800559a:	4962      	ldr	r1, [pc, #392]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800559c:	4313      	orrs	r3, r2
 800559e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00a      	beq.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055ae:	4b5d      	ldr	r3, [pc, #372]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055bc:	4959      	ldr	r1, [pc, #356]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055be:	4313      	orrs	r3, r2
 80055c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d00a      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80055d0:	4b54      	ldr	r3, [pc, #336]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055d6:	f023 0203 	bic.w	r2, r3, #3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055de:	4951      	ldr	r1, [pc, #324]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d00a      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055f2:	4b4c      	ldr	r3, [pc, #304]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005600:	4948      	ldr	r1, [pc, #288]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005602:	4313      	orrs	r3, r2
 8005604:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005610:	2b00      	cmp	r3, #0
 8005612:	d015      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005614:	4b43      	ldr	r3, [pc, #268]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800561a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005622:	4940      	ldr	r1, [pc, #256]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005624:	4313      	orrs	r3, r2
 8005626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800562e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005632:	d105      	bne.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005634:	4b3b      	ldr	r3, [pc, #236]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	4a3a      	ldr	r2, [pc, #232]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800563a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800563e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005648:	2b00      	cmp	r3, #0
 800564a:	d015      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800564c:	4b35      	ldr	r3, [pc, #212]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005652:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800565a:	4932      	ldr	r1, [pc, #200]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800565c:	4313      	orrs	r3, r2
 800565e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005666:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800566a:	d105      	bne.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800566c:	4b2d      	ldr	r3, [pc, #180]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	4a2c      	ldr	r2, [pc, #176]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005672:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005676:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d015      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005684:	4b27      	ldr	r3, [pc, #156]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800568a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005692:	4924      	ldr	r1, [pc, #144]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005694:	4313      	orrs	r3, r2
 8005696:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056a2:	d105      	bne.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056a4:	4b1f      	ldr	r3, [pc, #124]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	4a1e      	ldr	r2, [pc, #120]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056ae:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d015      	beq.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056bc:	4b19      	ldr	r3, [pc, #100]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ca:	4916      	ldr	r1, [pc, #88]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056da:	d105      	bne.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056dc:	4b11      	ldr	r3, [pc, #68]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	4a10      	ldr	r2, [pc, #64]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056e6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d019      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005702:	4908      	ldr	r1, [pc, #32]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005704:	4313      	orrs	r3, r2
 8005706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800570e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005712:	d109      	bne.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005714:	4b03      	ldr	r3, [pc, #12]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	4a02      	ldr	r2, [pc, #8]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800571a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800571e:	60d3      	str	r3, [r2, #12]
 8005720:	e002      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005722:	bf00      	nop
 8005724:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d015      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005734:	4b29      	ldr	r3, [pc, #164]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800573a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005742:	4926      	ldr	r1, [pc, #152]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005744:	4313      	orrs	r3, r2
 8005746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800574e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005752:	d105      	bne.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005754:	4b21      	ldr	r3, [pc, #132]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	4a20      	ldr	r2, [pc, #128]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800575a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800575e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005768:	2b00      	cmp	r3, #0
 800576a:	d015      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800576c:	4b1b      	ldr	r3, [pc, #108]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800576e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005772:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800577a:	4918      	ldr	r1, [pc, #96]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800577c:	4313      	orrs	r3, r2
 800577e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800578a:	d105      	bne.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800578c:	4b13      	ldr	r3, [pc, #76]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	4a12      	ldr	r2, [pc, #72]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005792:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005796:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d015      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80057a4:	4b0d      	ldr	r3, [pc, #52]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80057aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057b2:	490a      	ldr	r1, [pc, #40]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057c2:	d105      	bne.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057c4:	4b05      	ldr	r3, [pc, #20]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	4a04      	ldr	r2, [pc, #16]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80057ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057ce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80057d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3718      	adds	r7, #24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	40021000 	.word	0x40021000

080057e0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80057e8:	2301      	movs	r3, #1
 80057ea:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d070      	beq.n	80058d4 <HAL_RTC_Init+0xf4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d106      	bne.n	800580c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7fc fa94 	bl	8001d34 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2202      	movs	r2, #2
 8005810:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	f003 0310 	and.w	r3, r3, #16
 800581e:	2b10      	cmp	r3, #16
 8005820:	d04f      	beq.n	80058c2 <HAL_RTC_Init+0xe2>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	22ca      	movs	r2, #202	@ 0xca
 8005828:	625a      	str	r2, [r3, #36]	@ 0x24
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2253      	movs	r2, #83	@ 0x53
 8005830:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f878 	bl	8005928 <RTC_EnterInitMode>
 8005838:	4603      	mov	r3, r0
 800583a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800583c:	7bfb      	ldrb	r3, [r7, #15]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d126      	bne.n	8005890 <HAL_RTC_Init+0xb0>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	699b      	ldr	r3, [r3, #24]
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	6812      	ldr	r2, [r2, #0]
 800584c:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8005850:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005854:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6999      	ldr	r1, [r3, #24]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	431a      	orrs	r2, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	699b      	ldr	r3, [r3, #24]
 800586a:	431a      	orrs	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	430a      	orrs	r2, r1
 8005872:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	68d9      	ldr	r1, [r3, #12]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	041a      	lsls	r2, r3, #16
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	430a      	orrs	r2, r1
 8005884:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f884 	bl	8005994 <RTC_ExitInitMode>
 800588c:	4603      	mov	r3, r0
 800588e:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 8005890:	7bfb      	ldrb	r3, [r7, #15]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d110      	bne.n	80058b8 <HAL_RTC_Init+0xd8>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6a1a      	ldr	r2, [r3, #32]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	69db      	ldr	r3, [r3, #28]
 80058a8:	431a      	orrs	r2, r3
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	431a      	orrs	r2, r3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	430a      	orrs	r2, r1
 80058b6:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	22ff      	movs	r2, #255	@ 0xff
 80058be:	625a      	str	r2, [r3, #36]	@ 0x24
 80058c0:	e001      	b.n	80058c6 <HAL_RTC_Init+0xe6>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80058c2:	2300      	movs	r3, #0
 80058c4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80058c6:	7bfb      	ldrb	r3, [r7, #15]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d103      	bne.n	80058d4 <HAL_RTC_Init+0xf4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
	...

080058e0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b084      	sub	sp, #16
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a0d      	ldr	r2, [pc, #52]	@ (8005924 <HAL_RTC_WaitForSynchro+0x44>)
 80058ee:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80058f0:	f7fc fd66 	bl	80023c0 <HAL_GetTick>
 80058f4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 80058f6:	e009      	b.n	800590c <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80058f8:	f7fc fd62 	bl	80023c0 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005906:	d901      	bls.n	800590c <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8005908:	2303      	movs	r3, #3
 800590a:	e007      	b.n	800591c <HAL_RTC_WaitForSynchro+0x3c>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	f003 0320 	and.w	r3, r3, #32
 8005916:	2b00      	cmp	r3, #0
 8005918:	d0ee      	beq.n	80058f8 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	0001005f 	.word	0x0001005f

08005928 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005930:	2300      	movs	r3, #0
 8005932:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800593e:	2b00      	cmp	r3, #0
 8005940:	d123      	bne.n	800598a <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68da      	ldr	r2, [r3, #12]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005950:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005952:	f7fc fd35 	bl	80023c0 <HAL_GetTick>
 8005956:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005958:	e00d      	b.n	8005976 <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800595a:	f7fc fd31 	bl	80023c0 <HAL_GetTick>
 800595e:	4602      	mov	r2, r0
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005968:	d905      	bls.n	8005976 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2203      	movs	r2, #3
 8005972:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005980:	2b00      	cmp	r3, #0
 8005982:	d102      	bne.n	800598a <RTC_EnterInitMode+0x62>
 8005984:	7bfb      	ldrb	r3, [r7, #15]
 8005986:	2b03      	cmp	r3, #3
 8005988:	d1e7      	bne.n	800595a <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 800598a:	7bfb      	ldrb	r3, [r7, #15]
}
 800598c:	4618      	mov	r0, r3
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800599c:	2300      	movs	r3, #0
 800599e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68da      	ldr	r2, [r3, #12]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80059ae:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	699b      	ldr	r3, [r3, #24]
 80059b6:	f003 0320 	and.w	r3, r3, #32
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10c      	bne.n	80059d8 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f7ff ff8e 	bl	80058e0 <HAL_RTC_WaitForSynchro>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d022      	beq.n	8005a10 <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2203      	movs	r2, #3
 80059ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	73fb      	strb	r3, [r7, #15]
 80059d6:	e01b      	b.n	8005a10 <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	699a      	ldr	r2, [r3, #24]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f022 0220 	bic.w	r2, r2, #32
 80059e6:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f7ff ff79 	bl	80058e0 <HAL_RTC_WaitForSynchro>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d005      	beq.n	8005a00 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2203      	movs	r2, #3
 80059f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	699a      	ldr	r2, [r3, #24]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0220 	orr.w	r2, r2, #32
 8005a0e:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b084      	sub	sp, #16
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e09d      	b.n	8005b68 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d108      	bne.n	8005a46 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a3c:	d009      	beq.n	8005a52 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	61da      	str	r2, [r3, #28]
 8005a44:	e005      	b.n	8005a52 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d106      	bne.n	8005a72 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f7fc f99d 	bl	8001dac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2202      	movs	r2, #2
 8005a76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a88:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a92:	d902      	bls.n	8005a9a <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005a94:	2300      	movs	r3, #0
 8005a96:	60fb      	str	r3, [r7, #12]
 8005a98:	e002      	b.n	8005aa0 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005a9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a9e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005aa8:	d007      	beq.n	8005aba <HAL_SPI_Init+0xa0>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ab2:	d002      	beq.n	8005aba <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005aca:	431a      	orrs	r2, r3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	f003 0302 	and.w	r3, r3, #2
 8005ad4:	431a      	orrs	r2, r3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	69db      	ldr	r3, [r3, #28]
 8005aee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005af2:	431a      	orrs	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6a1b      	ldr	r3, [r3, #32]
 8005af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005afc:	ea42 0103 	orr.w	r1, r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b04:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	430a      	orrs	r2, r1
 8005b0e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	699b      	ldr	r3, [r3, #24]
 8005b14:	0c1b      	lsrs	r3, r3, #16
 8005b16:	f003 0204 	and.w	r2, r3, #4
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b1e:	f003 0310 	and.w	r3, r3, #16
 8005b22:	431a      	orrs	r2, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b28:	f003 0308 	and.w	r3, r3, #8
 8005b2c:	431a      	orrs	r2, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005b36:	ea42 0103 	orr.w	r1, r2, r3
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	69da      	ldr	r2, [r3, #28]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b56:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2201      	movs	r2, #1
 8005b62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3710      	adds	r7, #16
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b088      	sub	sp, #32
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	603b      	str	r3, [r7, #0]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b80:	f7fc fc1e 	bl	80023c0 <HAL_GetTick>
 8005b84:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005b86:	88fb      	ldrh	r3, [r7, #6]
 8005b88:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d001      	beq.n	8005b9a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005b96:	2302      	movs	r3, #2
 8005b98:	e15c      	b.n	8005e54 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d002      	beq.n	8005ba6 <HAL_SPI_Transmit+0x36>
 8005ba0:	88fb      	ldrh	r3, [r7, #6]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d101      	bne.n	8005baa <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e154      	b.n	8005e54 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d101      	bne.n	8005bb8 <HAL_SPI_Transmit+0x48>
 8005bb4:	2302      	movs	r3, #2
 8005bb6:	e14d      	b.n	8005e54 <HAL_SPI_Transmit+0x2e4>
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2203      	movs	r2, #3
 8005bc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	68ba      	ldr	r2, [r7, #8]
 8005bd2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	88fa      	ldrh	r2, [r7, #6]
 8005bd8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	88fa      	ldrh	r2, [r7, #6]
 8005bde:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c0a:	d10f      	bne.n	8005c2c <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c1a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c2a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c36:	2b40      	cmp	r3, #64	@ 0x40
 8005c38:	d007      	beq.n	8005c4a <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c52:	d952      	bls.n	8005cfa <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d002      	beq.n	8005c62 <HAL_SPI_Transmit+0xf2>
 8005c5c:	8b7b      	ldrh	r3, [r7, #26]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d145      	bne.n	8005cee <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c66:	881a      	ldrh	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c72:	1c9a      	adds	r2, r3, #2
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	3b01      	subs	r3, #1
 8005c80:	b29a      	uxth	r2, r3
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005c86:	e032      	b.n	8005cee <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f003 0302 	and.w	r3, r3, #2
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d112      	bne.n	8005cbc <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9a:	881a      	ldrh	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca6:	1c9a      	adds	r2, r3, #2
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005cba:	e018      	b.n	8005cee <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cbc:	f7fc fb80 	bl	80023c0 <HAL_GetTick>
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	1ad3      	subs	r3, r2, r3
 8005cc6:	683a      	ldr	r2, [r7, #0]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d803      	bhi.n	8005cd4 <HAL_SPI_Transmit+0x164>
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd2:	d102      	bne.n	8005cda <HAL_SPI_Transmit+0x16a>
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d109      	bne.n	8005cee <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005cea:	2303      	movs	r3, #3
 8005cec:	e0b2      	b.n	8005e54 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1c7      	bne.n	8005c88 <HAL_SPI_Transmit+0x118>
 8005cf8:	e083      	b.n	8005e02 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d002      	beq.n	8005d08 <HAL_SPI_Transmit+0x198>
 8005d02:	8b7b      	ldrh	r3, [r7, #26]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d177      	bne.n	8005df8 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d912      	bls.n	8005d38 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d16:	881a      	ldrh	r2, [r3, #0]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d22:	1c9a      	adds	r2, r3, #2
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	3b02      	subs	r3, #2
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d36:	e05f      	b.n	8005df8 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	330c      	adds	r3, #12
 8005d42:	7812      	ldrb	r2, [r2, #0]
 8005d44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d4a:	1c5a      	adds	r2, r3, #1
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005d5e:	e04b      	b.n	8005df8 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	f003 0302 	and.w	r3, r3, #2
 8005d6a:	2b02      	cmp	r3, #2
 8005d6c:	d12b      	bne.n	8005dc6 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d912      	bls.n	8005d9e <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d7c:	881a      	ldrh	r2, [r3, #0]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d88:	1c9a      	adds	r2, r3, #2
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	3b02      	subs	r3, #2
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d9c:	e02c      	b.n	8005df8 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	330c      	adds	r3, #12
 8005da8:	7812      	ldrb	r2, [r2, #0]
 8005daa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005db0:	1c5a      	adds	r2, r3, #1
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	b29a      	uxth	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005dc4:	e018      	b.n	8005df8 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dc6:	f7fc fafb 	bl	80023c0 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	683a      	ldr	r2, [r7, #0]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d803      	bhi.n	8005dde <HAL_SPI_Transmit+0x26e>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ddc:	d102      	bne.n	8005de4 <HAL_SPI_Transmit+0x274>
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d109      	bne.n	8005df8 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005df4:	2303      	movs	r3, #3
 8005df6:	e02d      	b.n	8005e54 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1ae      	bne.n	8005d60 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e02:	69fa      	ldr	r2, [r7, #28]
 8005e04:	6839      	ldr	r1, [r7, #0]
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f000 f946 	bl	8006098 <SPI_EndRxTxTransaction>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d002      	beq.n	8005e18 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2220      	movs	r2, #32
 8005e16:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d10a      	bne.n	8005e36 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e20:	2300      	movs	r3, #0
 8005e22:	617b      	str	r3, [r7, #20]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	617b      	str	r3, [r7, #20]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	617b      	str	r3, [r7, #20]
 8005e34:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d001      	beq.n	8005e52 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e000      	b.n	8005e54 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005e52:	2300      	movs	r3, #0
  }
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3720      	adds	r7, #32
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b088      	sub	sp, #32
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	603b      	str	r3, [r7, #0]
 8005e68:	4613      	mov	r3, r2
 8005e6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e6c:	f7fc faa8 	bl	80023c0 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e74:	1a9b      	subs	r3, r3, r2
 8005e76:	683a      	ldr	r2, [r7, #0]
 8005e78:	4413      	add	r3, r2
 8005e7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e7c:	f7fc faa0 	bl	80023c0 <HAL_GetTick>
 8005e80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e82:	4b39      	ldr	r3, [pc, #228]	@ (8005f68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	015b      	lsls	r3, r3, #5
 8005e88:	0d1b      	lsrs	r3, r3, #20
 8005e8a:	69fa      	ldr	r2, [r7, #28]
 8005e8c:	fb02 f303 	mul.w	r3, r2, r3
 8005e90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e92:	e054      	b.n	8005f3e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9a:	d050      	beq.n	8005f3e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e9c:	f7fc fa90 	bl	80023c0 <HAL_GetTick>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	69fa      	ldr	r2, [r7, #28]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d902      	bls.n	8005eb2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d13d      	bne.n	8005f2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	685a      	ldr	r2, [r3, #4]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ec0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005eca:	d111      	bne.n	8005ef0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ed4:	d004      	beq.n	8005ee0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ede:	d107      	bne.n	8005ef0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005eee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ef8:	d10f      	bne.n	8005f1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005f2a:	2303      	movs	r3, #3
 8005f2c:	e017      	b.n	8005f5e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d101      	bne.n	8005f38 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f34:	2300      	movs	r3, #0
 8005f36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	689a      	ldr	r2, [r3, #8]
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	4013      	ands	r3, r2
 8005f48:	68ba      	ldr	r2, [r7, #8]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	bf0c      	ite	eq
 8005f4e:	2301      	moveq	r3, #1
 8005f50:	2300      	movne	r3, #0
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	461a      	mov	r2, r3
 8005f56:	79fb      	ldrb	r3, [r7, #7]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d19b      	bne.n	8005e94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3720      	adds	r7, #32
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop
 8005f68:	20000000 	.word	0x20000000

08005f6c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b08a      	sub	sp, #40	@ 0x28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
 8005f78:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005f7e:	f7fc fa1f 	bl	80023c0 <HAL_GetTick>
 8005f82:	4602      	mov	r2, r0
 8005f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f86:	1a9b      	subs	r3, r3, r2
 8005f88:	683a      	ldr	r2, [r7, #0]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005f8e:	f7fc fa17 	bl	80023c0 <HAL_GetTick>
 8005f92:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	330c      	adds	r3, #12
 8005f9a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005f9c:	4b3d      	ldr	r3, [pc, #244]	@ (8006094 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	4413      	add	r3, r2
 8005fa6:	00da      	lsls	r2, r3, #3
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	0d1b      	lsrs	r3, r3, #20
 8005fac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fae:	fb02 f303 	mul.w	r3, r2, r3
 8005fb2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005fb4:	e060      	b.n	8006078 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005fbc:	d107      	bne.n	8005fce <SPI_WaitFifoStateUntilTimeout+0x62>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d104      	bne.n	8005fce <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005fcc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd4:	d050      	beq.n	8006078 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005fd6:	f7fc f9f3 	bl	80023c0 <HAL_GetTick>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	6a3b      	ldr	r3, [r7, #32]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d902      	bls.n	8005fec <SPI_WaitFifoStateUntilTimeout+0x80>
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d13d      	bne.n	8006068 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685a      	ldr	r2, [r3, #4]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ffa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006004:	d111      	bne.n	800602a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800600e:	d004      	beq.n	800601a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006018:	d107      	bne.n	800602a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006028:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006032:	d10f      	bne.n	8006054 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006042:	601a      	str	r2, [r3, #0]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006052:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006064:	2303      	movs	r3, #3
 8006066:	e010      	b.n	800608a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d101      	bne.n	8006072 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800606e:	2300      	movs	r3, #0
 8006070:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	3b01      	subs	r3, #1
 8006076:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	689a      	ldr	r2, [r3, #8]
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	4013      	ands	r3, r2
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	429a      	cmp	r2, r3
 8006086:	d196      	bne.n	8005fb6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3728      	adds	r7, #40	@ 0x28
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	20000000 	.word	0x20000000

08006098 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b086      	sub	sp, #24
 800609c:	af02      	add	r7, sp, #8
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	9300      	str	r3, [sp, #0]
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f7ff ff5b 	bl	8005f6c <SPI_WaitFifoStateUntilTimeout>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d007      	beq.n	80060cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060c0:	f043 0220 	orr.w	r2, r3, #32
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80060c8:	2303      	movs	r3, #3
 80060ca:	e027      	b.n	800611c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	9300      	str	r3, [sp, #0]
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	2200      	movs	r2, #0
 80060d4:	2180      	movs	r1, #128	@ 0x80
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f7ff fec0 	bl	8005e5c <SPI_WaitFlagStateUntilTimeout>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d007      	beq.n	80060f2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060e6:	f043 0220 	orr.w	r2, r3, #32
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e014      	b.n	800611c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	9300      	str	r3, [sp, #0]
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80060fe:	68f8      	ldr	r0, [r7, #12]
 8006100:	f7ff ff34 	bl	8005f6c <SPI_WaitFifoStateUntilTimeout>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d007      	beq.n	800611a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800610e:	f043 0220 	orr.w	r2, r3, #32
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006116:	2303      	movs	r3, #3
 8006118:	e000      	b.n	800611c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3710      	adds	r7, #16
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d101      	bne.n	8006136 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e049      	b.n	80061ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800613c:	b2db      	uxtb	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	d106      	bne.n	8006150 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f7fb ff08 	bl	8001f60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2202      	movs	r2, #2
 8006154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	3304      	adds	r3, #4
 8006160:	4619      	mov	r1, r3
 8006162:	4610      	mov	r0, r2
 8006164:	f000 fab6 	bl	80066d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3708      	adds	r7, #8
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b082      	sub	sp, #8
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d101      	bne.n	80061e4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e049      	b.n	8006278 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d106      	bne.n	80061fe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f7fb fe7d 	bl	8001ef8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2202      	movs	r2, #2
 8006202:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	3304      	adds	r3, #4
 800620e:	4619      	mov	r1, r3
 8006210:	4610      	mov	r0, r2
 8006212:	f000 fa5f 	bl	80066d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2201      	movs	r2, #1
 800623a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2201      	movs	r2, #1
 8006242:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2201      	movs	r2, #1
 8006252:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2201      	movs	r2, #1
 800625a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2201      	movs	r2, #1
 8006272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3708      	adds	r7, #8
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b086      	sub	sp, #24
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800628c:	2300      	movs	r3, #0
 800628e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006296:	2b01      	cmp	r3, #1
 8006298:	d101      	bne.n	800629e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800629a:	2302      	movs	r3, #2
 800629c:	e0ff      	b.n	800649e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2201      	movs	r2, #1
 80062a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b14      	cmp	r3, #20
 80062aa:	f200 80f0 	bhi.w	800648e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80062ae:	a201      	add	r2, pc, #4	@ (adr r2, 80062b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80062b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b4:	08006309 	.word	0x08006309
 80062b8:	0800648f 	.word	0x0800648f
 80062bc:	0800648f 	.word	0x0800648f
 80062c0:	0800648f 	.word	0x0800648f
 80062c4:	08006349 	.word	0x08006349
 80062c8:	0800648f 	.word	0x0800648f
 80062cc:	0800648f 	.word	0x0800648f
 80062d0:	0800648f 	.word	0x0800648f
 80062d4:	0800638b 	.word	0x0800638b
 80062d8:	0800648f 	.word	0x0800648f
 80062dc:	0800648f 	.word	0x0800648f
 80062e0:	0800648f 	.word	0x0800648f
 80062e4:	080063cb 	.word	0x080063cb
 80062e8:	0800648f 	.word	0x0800648f
 80062ec:	0800648f 	.word	0x0800648f
 80062f0:	0800648f 	.word	0x0800648f
 80062f4:	0800640d 	.word	0x0800640d
 80062f8:	0800648f 	.word	0x0800648f
 80062fc:	0800648f 	.word	0x0800648f
 8006300:	0800648f 	.word	0x0800648f
 8006304:	0800644d 	.word	0x0800644d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68b9      	ldr	r1, [r7, #8]
 800630e:	4618      	mov	r0, r3
 8006310:	f000 fa94 	bl	800683c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	699a      	ldr	r2, [r3, #24]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f042 0208 	orr.w	r2, r2, #8
 8006322:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	699a      	ldr	r2, [r3, #24]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0204 	bic.w	r2, r2, #4
 8006332:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6999      	ldr	r1, [r3, #24]
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	691a      	ldr	r2, [r3, #16]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	430a      	orrs	r2, r1
 8006344:	619a      	str	r2, [r3, #24]
      break;
 8006346:	e0a5      	b.n	8006494 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68b9      	ldr	r1, [r7, #8]
 800634e:	4618      	mov	r0, r3
 8006350:	f000 fb0e 	bl	8006970 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	699a      	ldr	r2, [r3, #24]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006362:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	699a      	ldr	r2, [r3, #24]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006372:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6999      	ldr	r1, [r3, #24]
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	021a      	lsls	r2, r3, #8
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	430a      	orrs	r2, r1
 8006386:	619a      	str	r2, [r3, #24]
      break;
 8006388:	e084      	b.n	8006494 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68b9      	ldr	r1, [r7, #8]
 8006390:	4618      	mov	r0, r3
 8006392:	f000 fb81 	bl	8006a98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	69da      	ldr	r2, [r3, #28]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f042 0208 	orr.w	r2, r2, #8
 80063a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	69da      	ldr	r2, [r3, #28]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 0204 	bic.w	r2, r2, #4
 80063b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	69d9      	ldr	r1, [r3, #28]
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	691a      	ldr	r2, [r3, #16]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	430a      	orrs	r2, r1
 80063c6:	61da      	str	r2, [r3, #28]
      break;
 80063c8:	e064      	b.n	8006494 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68b9      	ldr	r1, [r7, #8]
 80063d0:	4618      	mov	r0, r3
 80063d2:	f000 fbf3 	bl	8006bbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	69da      	ldr	r2, [r3, #28]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	69da      	ldr	r2, [r3, #28]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	69d9      	ldr	r1, [r3, #28]
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	691b      	ldr	r3, [r3, #16]
 8006400:	021a      	lsls	r2, r3, #8
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	430a      	orrs	r2, r1
 8006408:	61da      	str	r2, [r3, #28]
      break;
 800640a:	e043      	b.n	8006494 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68b9      	ldr	r1, [r7, #8]
 8006412:	4618      	mov	r0, r3
 8006414:	f000 fc66 	bl	8006ce4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f042 0208 	orr.w	r2, r2, #8
 8006426:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 0204 	bic.w	r2, r2, #4
 8006436:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	691a      	ldr	r2, [r3, #16]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	430a      	orrs	r2, r1
 8006448:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800644a:	e023      	b.n	8006494 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	68b9      	ldr	r1, [r7, #8]
 8006452:	4618      	mov	r0, r3
 8006454:	f000 fcb0 	bl	8006db8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006466:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006476:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	021a      	lsls	r2, r3, #8
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	430a      	orrs	r2, r1
 800648a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800648c:	e002      	b.n	8006494 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	75fb      	strb	r3, [r7, #23]
      break;
 8006492:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800649c:	7dfb      	ldrb	r3, [r7, #23]
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop

080064a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064b2:	2300      	movs	r3, #0
 80064b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d101      	bne.n	80064c4 <HAL_TIM_ConfigClockSource+0x1c>
 80064c0:	2302      	movs	r3, #2
 80064c2:	e0f6      	b.n	80066b2 <HAL_TIM_ConfigClockSource+0x20a>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2201      	movs	r2, #1
 80064c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2202      	movs	r2, #2
 80064d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80064e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80064e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80064ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68ba      	ldr	r2, [r7, #8]
 80064f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a6f      	ldr	r2, [pc, #444]	@ (80066bc <HAL_TIM_ConfigClockSource+0x214>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	f000 80c1 	beq.w	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 8006504:	4a6d      	ldr	r2, [pc, #436]	@ (80066bc <HAL_TIM_ConfigClockSource+0x214>)
 8006506:	4293      	cmp	r3, r2
 8006508:	f200 80c6 	bhi.w	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 800650c:	4a6c      	ldr	r2, [pc, #432]	@ (80066c0 <HAL_TIM_ConfigClockSource+0x218>)
 800650e:	4293      	cmp	r3, r2
 8006510:	f000 80b9 	beq.w	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 8006514:	4a6a      	ldr	r2, [pc, #424]	@ (80066c0 <HAL_TIM_ConfigClockSource+0x218>)
 8006516:	4293      	cmp	r3, r2
 8006518:	f200 80be 	bhi.w	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 800651c:	4a69      	ldr	r2, [pc, #420]	@ (80066c4 <HAL_TIM_ConfigClockSource+0x21c>)
 800651e:	4293      	cmp	r3, r2
 8006520:	f000 80b1 	beq.w	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 8006524:	4a67      	ldr	r2, [pc, #412]	@ (80066c4 <HAL_TIM_ConfigClockSource+0x21c>)
 8006526:	4293      	cmp	r3, r2
 8006528:	f200 80b6 	bhi.w	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 800652c:	4a66      	ldr	r2, [pc, #408]	@ (80066c8 <HAL_TIM_ConfigClockSource+0x220>)
 800652e:	4293      	cmp	r3, r2
 8006530:	f000 80a9 	beq.w	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 8006534:	4a64      	ldr	r2, [pc, #400]	@ (80066c8 <HAL_TIM_ConfigClockSource+0x220>)
 8006536:	4293      	cmp	r3, r2
 8006538:	f200 80ae 	bhi.w	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 800653c:	4a63      	ldr	r2, [pc, #396]	@ (80066cc <HAL_TIM_ConfigClockSource+0x224>)
 800653e:	4293      	cmp	r3, r2
 8006540:	f000 80a1 	beq.w	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 8006544:	4a61      	ldr	r2, [pc, #388]	@ (80066cc <HAL_TIM_ConfigClockSource+0x224>)
 8006546:	4293      	cmp	r3, r2
 8006548:	f200 80a6 	bhi.w	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 800654c:	4a60      	ldr	r2, [pc, #384]	@ (80066d0 <HAL_TIM_ConfigClockSource+0x228>)
 800654e:	4293      	cmp	r3, r2
 8006550:	f000 8099 	beq.w	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 8006554:	4a5e      	ldr	r2, [pc, #376]	@ (80066d0 <HAL_TIM_ConfigClockSource+0x228>)
 8006556:	4293      	cmp	r3, r2
 8006558:	f200 809e 	bhi.w	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 800655c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006560:	f000 8091 	beq.w	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 8006564:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006568:	f200 8096 	bhi.w	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 800656c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006570:	f000 8089 	beq.w	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 8006574:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006578:	f200 808e 	bhi.w	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 800657c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006580:	d03e      	beq.n	8006600 <HAL_TIM_ConfigClockSource+0x158>
 8006582:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006586:	f200 8087 	bhi.w	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 800658a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800658e:	f000 8086 	beq.w	800669e <HAL_TIM_ConfigClockSource+0x1f6>
 8006592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006596:	d87f      	bhi.n	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 8006598:	2b70      	cmp	r3, #112	@ 0x70
 800659a:	d01a      	beq.n	80065d2 <HAL_TIM_ConfigClockSource+0x12a>
 800659c:	2b70      	cmp	r3, #112	@ 0x70
 800659e:	d87b      	bhi.n	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 80065a0:	2b60      	cmp	r3, #96	@ 0x60
 80065a2:	d050      	beq.n	8006646 <HAL_TIM_ConfigClockSource+0x19e>
 80065a4:	2b60      	cmp	r3, #96	@ 0x60
 80065a6:	d877      	bhi.n	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 80065a8:	2b50      	cmp	r3, #80	@ 0x50
 80065aa:	d03c      	beq.n	8006626 <HAL_TIM_ConfigClockSource+0x17e>
 80065ac:	2b50      	cmp	r3, #80	@ 0x50
 80065ae:	d873      	bhi.n	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 80065b0:	2b40      	cmp	r3, #64	@ 0x40
 80065b2:	d058      	beq.n	8006666 <HAL_TIM_ConfigClockSource+0x1be>
 80065b4:	2b40      	cmp	r3, #64	@ 0x40
 80065b6:	d86f      	bhi.n	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 80065b8:	2b30      	cmp	r3, #48	@ 0x30
 80065ba:	d064      	beq.n	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 80065bc:	2b30      	cmp	r3, #48	@ 0x30
 80065be:	d86b      	bhi.n	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 80065c0:	2b20      	cmp	r3, #32
 80065c2:	d060      	beq.n	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 80065c4:	2b20      	cmp	r3, #32
 80065c6:	d867      	bhi.n	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d05c      	beq.n	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 80065cc:	2b10      	cmp	r3, #16
 80065ce:	d05a      	beq.n	8006686 <HAL_TIM_ConfigClockSource+0x1de>
 80065d0:	e062      	b.n	8006698 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80065e2:	f000 fcd1 	bl	8006f88 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80065f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68ba      	ldr	r2, [r7, #8]
 80065fc:	609a      	str	r2, [r3, #8]
      break;
 80065fe:	e04f      	b.n	80066a0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006610:	f000 fcba 	bl	8006f88 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	689a      	ldr	r2, [r3, #8]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006622:	609a      	str	r2, [r3, #8]
      break;
 8006624:	e03c      	b.n	80066a0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006632:	461a      	mov	r2, r3
 8006634:	f000 fc2c 	bl	8006e90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2150      	movs	r1, #80	@ 0x50
 800663e:	4618      	mov	r0, r3
 8006640:	f000 fc85 	bl	8006f4e <TIM_ITRx_SetConfig>
      break;
 8006644:	e02c      	b.n	80066a0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006652:	461a      	mov	r2, r3
 8006654:	f000 fc4b 	bl	8006eee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2160      	movs	r1, #96	@ 0x60
 800665e:	4618      	mov	r0, r3
 8006660:	f000 fc75 	bl	8006f4e <TIM_ITRx_SetConfig>
      break;
 8006664:	e01c      	b.n	80066a0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006672:	461a      	mov	r2, r3
 8006674:	f000 fc0c 	bl	8006e90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2140      	movs	r1, #64	@ 0x40
 800667e:	4618      	mov	r0, r3
 8006680:	f000 fc65 	bl	8006f4e <TIM_ITRx_SetConfig>
      break;
 8006684:	e00c      	b.n	80066a0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4619      	mov	r1, r3
 8006690:	4610      	mov	r0, r2
 8006692:	f000 fc5c 	bl	8006f4e <TIM_ITRx_SetConfig>
      break;
 8006696:	e003      	b.n	80066a0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	73fb      	strb	r3, [r7, #15]
      break;
 800669c:	e000      	b.n	80066a0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800669e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3710      	adds	r7, #16
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	00100070 	.word	0x00100070
 80066c0:	00100060 	.word	0x00100060
 80066c4:	00100050 	.word	0x00100050
 80066c8:	00100040 	.word	0x00100040
 80066cc:	00100030 	.word	0x00100030
 80066d0:	00100020 	.word	0x00100020

080066d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b085      	sub	sp, #20
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a4c      	ldr	r2, [pc, #304]	@ (8006818 <TIM_Base_SetConfig+0x144>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d017      	beq.n	800671c <TIM_Base_SetConfig+0x48>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066f2:	d013      	beq.n	800671c <TIM_Base_SetConfig+0x48>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a49      	ldr	r2, [pc, #292]	@ (800681c <TIM_Base_SetConfig+0x148>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d00f      	beq.n	800671c <TIM_Base_SetConfig+0x48>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a48      	ldr	r2, [pc, #288]	@ (8006820 <TIM_Base_SetConfig+0x14c>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d00b      	beq.n	800671c <TIM_Base_SetConfig+0x48>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a47      	ldr	r2, [pc, #284]	@ (8006824 <TIM_Base_SetConfig+0x150>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d007      	beq.n	800671c <TIM_Base_SetConfig+0x48>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a46      	ldr	r2, [pc, #280]	@ (8006828 <TIM_Base_SetConfig+0x154>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d003      	beq.n	800671c <TIM_Base_SetConfig+0x48>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a45      	ldr	r2, [pc, #276]	@ (800682c <TIM_Base_SetConfig+0x158>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d108      	bne.n	800672e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006722:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	4313      	orrs	r3, r2
 800672c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	4a39      	ldr	r2, [pc, #228]	@ (8006818 <TIM_Base_SetConfig+0x144>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d023      	beq.n	800677e <TIM_Base_SetConfig+0xaa>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800673c:	d01f      	beq.n	800677e <TIM_Base_SetConfig+0xaa>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	4a36      	ldr	r2, [pc, #216]	@ (800681c <TIM_Base_SetConfig+0x148>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d01b      	beq.n	800677e <TIM_Base_SetConfig+0xaa>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	4a35      	ldr	r2, [pc, #212]	@ (8006820 <TIM_Base_SetConfig+0x14c>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d017      	beq.n	800677e <TIM_Base_SetConfig+0xaa>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4a34      	ldr	r2, [pc, #208]	@ (8006824 <TIM_Base_SetConfig+0x150>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d013      	beq.n	800677e <TIM_Base_SetConfig+0xaa>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a33      	ldr	r2, [pc, #204]	@ (8006828 <TIM_Base_SetConfig+0x154>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d00f      	beq.n	800677e <TIM_Base_SetConfig+0xaa>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a33      	ldr	r2, [pc, #204]	@ (8006830 <TIM_Base_SetConfig+0x15c>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d00b      	beq.n	800677e <TIM_Base_SetConfig+0xaa>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a32      	ldr	r2, [pc, #200]	@ (8006834 <TIM_Base_SetConfig+0x160>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d007      	beq.n	800677e <TIM_Base_SetConfig+0xaa>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a31      	ldr	r2, [pc, #196]	@ (8006838 <TIM_Base_SetConfig+0x164>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d003      	beq.n	800677e <TIM_Base_SetConfig+0xaa>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a2c      	ldr	r2, [pc, #176]	@ (800682c <TIM_Base_SetConfig+0x158>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d108      	bne.n	8006790 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006784:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	68fa      	ldr	r2, [r7, #12]
 800678c:	4313      	orrs	r3, r2
 800678e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	4313      	orrs	r3, r2
 800679c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68fa      	ldr	r2, [r7, #12]
 80067a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	689a      	ldr	r2, [r3, #8]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a18      	ldr	r2, [pc, #96]	@ (8006818 <TIM_Base_SetConfig+0x144>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d013      	beq.n	80067e4 <TIM_Base_SetConfig+0x110>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a1a      	ldr	r2, [pc, #104]	@ (8006828 <TIM_Base_SetConfig+0x154>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d00f      	beq.n	80067e4 <TIM_Base_SetConfig+0x110>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4a1a      	ldr	r2, [pc, #104]	@ (8006830 <TIM_Base_SetConfig+0x15c>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d00b      	beq.n	80067e4 <TIM_Base_SetConfig+0x110>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4a19      	ldr	r2, [pc, #100]	@ (8006834 <TIM_Base_SetConfig+0x160>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d007      	beq.n	80067e4 <TIM_Base_SetConfig+0x110>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a18      	ldr	r2, [pc, #96]	@ (8006838 <TIM_Base_SetConfig+0x164>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d003      	beq.n	80067e4 <TIM_Base_SetConfig+0x110>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4a13      	ldr	r2, [pc, #76]	@ (800682c <TIM_Base_SetConfig+0x158>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d103      	bne.n	80067ec <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	691a      	ldr	r2, [r3, #16]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d105      	bne.n	800680a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	f023 0201 	bic.w	r2, r3, #1
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	611a      	str	r2, [r3, #16]
  }
}
 800680a:	bf00      	nop
 800680c:	3714      	adds	r7, #20
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	40012c00 	.word	0x40012c00
 800681c:	40000400 	.word	0x40000400
 8006820:	40000800 	.word	0x40000800
 8006824:	40000c00 	.word	0x40000c00
 8006828:	40013400 	.word	0x40013400
 800682c:	40015000 	.word	0x40015000
 8006830:	40014000 	.word	0x40014000
 8006834:	40014400 	.word	0x40014400
 8006838:	40014800 	.word	0x40014800

0800683c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800683c:	b480      	push	{r7}
 800683e:	b087      	sub	sp, #28
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a1b      	ldr	r3, [r3, #32]
 8006850:	f023 0201 	bic.w	r2, r3, #1
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800686a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800686e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f023 0303 	bic.w	r3, r3, #3
 8006876:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68fa      	ldr	r2, [r7, #12]
 800687e:	4313      	orrs	r3, r2
 8006880:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	f023 0302 	bic.w	r3, r3, #2
 8006888:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	4313      	orrs	r3, r2
 8006892:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a30      	ldr	r2, [pc, #192]	@ (8006958 <TIM_OC1_SetConfig+0x11c>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d013      	beq.n	80068c4 <TIM_OC1_SetConfig+0x88>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a2f      	ldr	r2, [pc, #188]	@ (800695c <TIM_OC1_SetConfig+0x120>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d00f      	beq.n	80068c4 <TIM_OC1_SetConfig+0x88>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a2e      	ldr	r2, [pc, #184]	@ (8006960 <TIM_OC1_SetConfig+0x124>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d00b      	beq.n	80068c4 <TIM_OC1_SetConfig+0x88>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a2d      	ldr	r2, [pc, #180]	@ (8006964 <TIM_OC1_SetConfig+0x128>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d007      	beq.n	80068c4 <TIM_OC1_SetConfig+0x88>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a2c      	ldr	r2, [pc, #176]	@ (8006968 <TIM_OC1_SetConfig+0x12c>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d003      	beq.n	80068c4 <TIM_OC1_SetConfig+0x88>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a2b      	ldr	r2, [pc, #172]	@ (800696c <TIM_OC1_SetConfig+0x130>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d10c      	bne.n	80068de <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	f023 0308 	bic.w	r3, r3, #8
 80068ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	697a      	ldr	r2, [r7, #20]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	f023 0304 	bic.w	r3, r3, #4
 80068dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006958 <TIM_OC1_SetConfig+0x11c>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d013      	beq.n	800690e <TIM_OC1_SetConfig+0xd2>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a1c      	ldr	r2, [pc, #112]	@ (800695c <TIM_OC1_SetConfig+0x120>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d00f      	beq.n	800690e <TIM_OC1_SetConfig+0xd2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006960 <TIM_OC1_SetConfig+0x124>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d00b      	beq.n	800690e <TIM_OC1_SetConfig+0xd2>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a1a      	ldr	r2, [pc, #104]	@ (8006964 <TIM_OC1_SetConfig+0x128>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d007      	beq.n	800690e <TIM_OC1_SetConfig+0xd2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a19      	ldr	r2, [pc, #100]	@ (8006968 <TIM_OC1_SetConfig+0x12c>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d003      	beq.n	800690e <TIM_OC1_SetConfig+0xd2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a18      	ldr	r2, [pc, #96]	@ (800696c <TIM_OC1_SetConfig+0x130>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d111      	bne.n	8006932 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800691c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	4313      	orrs	r3, r2
 8006926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	699b      	ldr	r3, [r3, #24]
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	4313      	orrs	r3, r2
 8006930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	685a      	ldr	r2, [r3, #4]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	697a      	ldr	r2, [r7, #20]
 800694a:	621a      	str	r2, [r3, #32]
}
 800694c:	bf00      	nop
 800694e:	371c      	adds	r7, #28
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr
 8006958:	40012c00 	.word	0x40012c00
 800695c:	40013400 	.word	0x40013400
 8006960:	40014000 	.word	0x40014000
 8006964:	40014400 	.word	0x40014400
 8006968:	40014800 	.word	0x40014800
 800696c:	40015000 	.word	0x40015000

08006970 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006970:	b480      	push	{r7}
 8006972:	b087      	sub	sp, #28
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6a1b      	ldr	r3, [r3, #32]
 800697e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	f023 0210 	bic.w	r2, r3, #16
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800699e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	021b      	lsls	r3, r3, #8
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	f023 0320 	bic.w	r3, r3, #32
 80069be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	011b      	lsls	r3, r3, #4
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a2c      	ldr	r2, [pc, #176]	@ (8006a80 <TIM_OC2_SetConfig+0x110>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d007      	beq.n	80069e4 <TIM_OC2_SetConfig+0x74>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a2b      	ldr	r2, [pc, #172]	@ (8006a84 <TIM_OC2_SetConfig+0x114>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d003      	beq.n	80069e4 <TIM_OC2_SetConfig+0x74>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a2a      	ldr	r2, [pc, #168]	@ (8006a88 <TIM_OC2_SetConfig+0x118>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d10d      	bne.n	8006a00 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	68db      	ldr	r3, [r3, #12]
 80069f0:	011b      	lsls	r3, r3, #4
 80069f2:	697a      	ldr	r2, [r7, #20]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4a1f      	ldr	r2, [pc, #124]	@ (8006a80 <TIM_OC2_SetConfig+0x110>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d013      	beq.n	8006a30 <TIM_OC2_SetConfig+0xc0>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	4a1e      	ldr	r2, [pc, #120]	@ (8006a84 <TIM_OC2_SetConfig+0x114>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d00f      	beq.n	8006a30 <TIM_OC2_SetConfig+0xc0>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4a1e      	ldr	r2, [pc, #120]	@ (8006a8c <TIM_OC2_SetConfig+0x11c>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d00b      	beq.n	8006a30 <TIM_OC2_SetConfig+0xc0>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a1d      	ldr	r2, [pc, #116]	@ (8006a90 <TIM_OC2_SetConfig+0x120>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d007      	beq.n	8006a30 <TIM_OC2_SetConfig+0xc0>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a1c      	ldr	r2, [pc, #112]	@ (8006a94 <TIM_OC2_SetConfig+0x124>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d003      	beq.n	8006a30 <TIM_OC2_SetConfig+0xc0>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a17      	ldr	r2, [pc, #92]	@ (8006a88 <TIM_OC2_SetConfig+0x118>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d113      	bne.n	8006a58 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	695b      	ldr	r3, [r3, #20]
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	693a      	ldr	r2, [r7, #16]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	697a      	ldr	r2, [r7, #20]
 8006a70:	621a      	str	r2, [r3, #32]
}
 8006a72:	bf00      	nop
 8006a74:	371c      	adds	r7, #28
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	40012c00 	.word	0x40012c00
 8006a84:	40013400 	.word	0x40013400
 8006a88:	40015000 	.word	0x40015000
 8006a8c:	40014000 	.word	0x40014000
 8006a90:	40014400 	.word	0x40014400
 8006a94:	40014800 	.word	0x40014800

08006a98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b087      	sub	sp, #28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a1b      	ldr	r3, [r3, #32]
 8006aac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	69db      	ldr	r3, [r3, #28]
 8006abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ac6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f023 0303 	bic.w	r3, r3, #3
 8006ad2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ae4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	021b      	lsls	r3, r3, #8
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a2b      	ldr	r2, [pc, #172]	@ (8006ba4 <TIM_OC3_SetConfig+0x10c>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d007      	beq.n	8006b0a <TIM_OC3_SetConfig+0x72>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a2a      	ldr	r2, [pc, #168]	@ (8006ba8 <TIM_OC3_SetConfig+0x110>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d003      	beq.n	8006b0a <TIM_OC3_SetConfig+0x72>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a29      	ldr	r2, [pc, #164]	@ (8006bac <TIM_OC3_SetConfig+0x114>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d10d      	bne.n	8006b26 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	021b      	lsls	r3, r3, #8
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a1e      	ldr	r2, [pc, #120]	@ (8006ba4 <TIM_OC3_SetConfig+0x10c>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d013      	beq.n	8006b56 <TIM_OC3_SetConfig+0xbe>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a1d      	ldr	r2, [pc, #116]	@ (8006ba8 <TIM_OC3_SetConfig+0x110>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d00f      	beq.n	8006b56 <TIM_OC3_SetConfig+0xbe>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a1d      	ldr	r2, [pc, #116]	@ (8006bb0 <TIM_OC3_SetConfig+0x118>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d00b      	beq.n	8006b56 <TIM_OC3_SetConfig+0xbe>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4a1c      	ldr	r2, [pc, #112]	@ (8006bb4 <TIM_OC3_SetConfig+0x11c>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d007      	beq.n	8006b56 <TIM_OC3_SetConfig+0xbe>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a1b      	ldr	r2, [pc, #108]	@ (8006bb8 <TIM_OC3_SetConfig+0x120>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d003      	beq.n	8006b56 <TIM_OC3_SetConfig+0xbe>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a16      	ldr	r2, [pc, #88]	@ (8006bac <TIM_OC3_SetConfig+0x114>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d113      	bne.n	8006b7e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	695b      	ldr	r3, [r3, #20]
 8006b6a:	011b      	lsls	r3, r3, #4
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	011b      	lsls	r3, r3, #4
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	693a      	ldr	r2, [r7, #16]
 8006b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	685a      	ldr	r2, [r3, #4]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	621a      	str	r2, [r3, #32]
}
 8006b98:	bf00      	nop
 8006b9a:	371c      	adds	r7, #28
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr
 8006ba4:	40012c00 	.word	0x40012c00
 8006ba8:	40013400 	.word	0x40013400
 8006bac:	40015000 	.word	0x40015000
 8006bb0:	40014000 	.word	0x40014000
 8006bb4:	40014400 	.word	0x40014400
 8006bb8:	40014800 	.word	0x40014800

08006bbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b087      	sub	sp, #28
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a1b      	ldr	r3, [r3, #32]
 8006bd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	69db      	ldr	r3, [r3, #28]
 8006be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006bea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	021b      	lsls	r3, r3, #8
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	031b      	lsls	r3, r3, #12
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a2c      	ldr	r2, [pc, #176]	@ (8006ccc <TIM_OC4_SetConfig+0x110>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d007      	beq.n	8006c30 <TIM_OC4_SetConfig+0x74>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a2b      	ldr	r2, [pc, #172]	@ (8006cd0 <TIM_OC4_SetConfig+0x114>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d003      	beq.n	8006c30 <TIM_OC4_SetConfig+0x74>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a2a      	ldr	r2, [pc, #168]	@ (8006cd4 <TIM_OC4_SetConfig+0x118>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d10d      	bne.n	8006c4c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	031b      	lsls	r3, r3, #12
 8006c3e:	697a      	ldr	r2, [r7, #20]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c4a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	4a1f      	ldr	r2, [pc, #124]	@ (8006ccc <TIM_OC4_SetConfig+0x110>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d013      	beq.n	8006c7c <TIM_OC4_SetConfig+0xc0>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a1e      	ldr	r2, [pc, #120]	@ (8006cd0 <TIM_OC4_SetConfig+0x114>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d00f      	beq.n	8006c7c <TIM_OC4_SetConfig+0xc0>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	4a1e      	ldr	r2, [pc, #120]	@ (8006cd8 <TIM_OC4_SetConfig+0x11c>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d00b      	beq.n	8006c7c <TIM_OC4_SetConfig+0xc0>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a1d      	ldr	r2, [pc, #116]	@ (8006cdc <TIM_OC4_SetConfig+0x120>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d007      	beq.n	8006c7c <TIM_OC4_SetConfig+0xc0>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a1c      	ldr	r2, [pc, #112]	@ (8006ce0 <TIM_OC4_SetConfig+0x124>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d003      	beq.n	8006c7c <TIM_OC4_SetConfig+0xc0>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a17      	ldr	r2, [pc, #92]	@ (8006cd4 <TIM_OC4_SetConfig+0x118>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d113      	bne.n	8006ca4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c82:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c8a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	695b      	ldr	r3, [r3, #20]
 8006c90:	019b      	lsls	r3, r3, #6
 8006c92:	693a      	ldr	r2, [r7, #16]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	019b      	lsls	r3, r3, #6
 8006c9e:	693a      	ldr	r2, [r7, #16]
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	693a      	ldr	r2, [r7, #16]
 8006ca8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	685a      	ldr	r2, [r3, #4]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	697a      	ldr	r2, [r7, #20]
 8006cbc:	621a      	str	r2, [r3, #32]
}
 8006cbe:	bf00      	nop
 8006cc0:	371c      	adds	r7, #28
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	40012c00 	.word	0x40012c00
 8006cd0:	40013400 	.word	0x40013400
 8006cd4:	40015000 	.word	0x40015000
 8006cd8:	40014000 	.word	0x40014000
 8006cdc:	40014400 	.word	0x40014400
 8006ce0:	40014800 	.word	0x40014800

08006ce4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6a1b      	ldr	r3, [r3, #32]
 8006cf8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006d28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	041b      	lsls	r3, r3, #16
 8006d30:	693a      	ldr	r2, [r7, #16]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a19      	ldr	r2, [pc, #100]	@ (8006da0 <TIM_OC5_SetConfig+0xbc>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d013      	beq.n	8006d66 <TIM_OC5_SetConfig+0x82>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a18      	ldr	r2, [pc, #96]	@ (8006da4 <TIM_OC5_SetConfig+0xc0>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d00f      	beq.n	8006d66 <TIM_OC5_SetConfig+0x82>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a17      	ldr	r2, [pc, #92]	@ (8006da8 <TIM_OC5_SetConfig+0xc4>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d00b      	beq.n	8006d66 <TIM_OC5_SetConfig+0x82>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a16      	ldr	r2, [pc, #88]	@ (8006dac <TIM_OC5_SetConfig+0xc8>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d007      	beq.n	8006d66 <TIM_OC5_SetConfig+0x82>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a15      	ldr	r2, [pc, #84]	@ (8006db0 <TIM_OC5_SetConfig+0xcc>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d003      	beq.n	8006d66 <TIM_OC5_SetConfig+0x82>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a14      	ldr	r2, [pc, #80]	@ (8006db4 <TIM_OC5_SetConfig+0xd0>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d109      	bne.n	8006d7a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	695b      	ldr	r3, [r3, #20]
 8006d72:	021b      	lsls	r3, r3, #8
 8006d74:	697a      	ldr	r2, [r7, #20]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	697a      	ldr	r2, [r7, #20]
 8006d7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	621a      	str	r2, [r3, #32]
}
 8006d94:	bf00      	nop
 8006d96:	371c      	adds	r7, #28
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr
 8006da0:	40012c00 	.word	0x40012c00
 8006da4:	40013400 	.word	0x40013400
 8006da8:	40014000 	.word	0x40014000
 8006dac:	40014400 	.word	0x40014400
 8006db0:	40014800 	.word	0x40014800
 8006db4:	40015000 	.word	0x40015000

08006db8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a1b      	ldr	r3, [r3, #32]
 8006dcc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006de6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	021b      	lsls	r3, r3, #8
 8006df2:	68fa      	ldr	r2, [r7, #12]
 8006df4:	4313      	orrs	r3, r2
 8006df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006dfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	051b      	lsls	r3, r3, #20
 8006e06:	693a      	ldr	r2, [r7, #16]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	4a1a      	ldr	r2, [pc, #104]	@ (8006e78 <TIM_OC6_SetConfig+0xc0>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d013      	beq.n	8006e3c <TIM_OC6_SetConfig+0x84>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	4a19      	ldr	r2, [pc, #100]	@ (8006e7c <TIM_OC6_SetConfig+0xc4>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d00f      	beq.n	8006e3c <TIM_OC6_SetConfig+0x84>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4a18      	ldr	r2, [pc, #96]	@ (8006e80 <TIM_OC6_SetConfig+0xc8>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d00b      	beq.n	8006e3c <TIM_OC6_SetConfig+0x84>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a17      	ldr	r2, [pc, #92]	@ (8006e84 <TIM_OC6_SetConfig+0xcc>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d007      	beq.n	8006e3c <TIM_OC6_SetConfig+0x84>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	4a16      	ldr	r2, [pc, #88]	@ (8006e88 <TIM_OC6_SetConfig+0xd0>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d003      	beq.n	8006e3c <TIM_OC6_SetConfig+0x84>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	4a15      	ldr	r2, [pc, #84]	@ (8006e8c <TIM_OC6_SetConfig+0xd4>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d109      	bne.n	8006e50 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	695b      	ldr	r3, [r3, #20]
 8006e48:	029b      	lsls	r3, r3, #10
 8006e4a:	697a      	ldr	r2, [r7, #20]
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	697a      	ldr	r2, [r7, #20]
 8006e54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	685a      	ldr	r2, [r3, #4]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	693a      	ldr	r2, [r7, #16]
 8006e68:	621a      	str	r2, [r3, #32]
}
 8006e6a:	bf00      	nop
 8006e6c:	371c      	adds	r7, #28
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr
 8006e76:	bf00      	nop
 8006e78:	40012c00 	.word	0x40012c00
 8006e7c:	40013400 	.word	0x40013400
 8006e80:	40014000 	.word	0x40014000
 8006e84:	40014400 	.word	0x40014400
 8006e88:	40014800 	.word	0x40014800
 8006e8c:	40015000 	.word	0x40015000

08006e90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b087      	sub	sp, #28
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6a1b      	ldr	r3, [r3, #32]
 8006ea0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
 8006ea6:	f023 0201 	bic.w	r2, r3, #1
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006eba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	011b      	lsls	r3, r3, #4
 8006ec0:	693a      	ldr	r2, [r7, #16]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	f023 030a 	bic.w	r3, r3, #10
 8006ecc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ece:	697a      	ldr	r2, [r7, #20]
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	697a      	ldr	r2, [r7, #20]
 8006ee0:	621a      	str	r2, [r3, #32]
}
 8006ee2:	bf00      	nop
 8006ee4:	371c      	adds	r7, #28
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr

08006eee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eee:	b480      	push	{r7}
 8006ef0:	b087      	sub	sp, #28
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	60f8      	str	r0, [r7, #12]
 8006ef6:	60b9      	str	r1, [r7, #8]
 8006ef8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6a1b      	ldr	r3, [r3, #32]
 8006efe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	f023 0210 	bic.w	r2, r3, #16
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	031b      	lsls	r3, r3, #12
 8006f1e:	693a      	ldr	r2, [r7, #16]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f2a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	011b      	lsls	r3, r3, #4
 8006f30:	697a      	ldr	r2, [r7, #20]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	693a      	ldr	r2, [r7, #16]
 8006f3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	697a      	ldr	r2, [r7, #20]
 8006f40:	621a      	str	r2, [r3, #32]
}
 8006f42:	bf00      	nop
 8006f44:	371c      	adds	r7, #28
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr

08006f4e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f4e:	b480      	push	{r7}
 8006f50:	b085      	sub	sp, #20
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
 8006f56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006f64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f6a:	683a      	ldr	r2, [r7, #0]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	f043 0307 	orr.w	r3, r3, #7
 8006f74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	68fa      	ldr	r2, [r7, #12]
 8006f7a:	609a      	str	r2, [r3, #8]
}
 8006f7c:	bf00      	nop
 8006f7e:	3714      	adds	r7, #20
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b087      	sub	sp, #28
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	60b9      	str	r1, [r7, #8]
 8006f92:	607a      	str	r2, [r7, #4]
 8006f94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006fa2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	021a      	lsls	r2, r3, #8
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	431a      	orrs	r2, r3
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	697a      	ldr	r2, [r7, #20]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	697a      	ldr	r2, [r7, #20]
 8006fba:	609a      	str	r2, [r3, #8]
}
 8006fbc:	bf00      	nop
 8006fbe:	371c      	adds	r7, #28
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d101      	bne.n	8006fe0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006fdc:	2302      	movs	r3, #2
 8006fde:	e074      	b.n	80070ca <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2202      	movs	r2, #2
 8006fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a34      	ldr	r2, [pc, #208]	@ (80070d8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d009      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a33      	ldr	r2, [pc, #204]	@ (80070dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d004      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a31      	ldr	r2, [pc, #196]	@ (80070e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d108      	bne.n	8007030 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007024:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	68fa      	ldr	r2, [r7, #12]
 800702c:	4313      	orrs	r3, r2
 800702e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800703a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	4313      	orrs	r3, r2
 8007044:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	68fa      	ldr	r2, [r7, #12]
 800704c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a21      	ldr	r2, [pc, #132]	@ (80070d8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d022      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007060:	d01d      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a1f      	ldr	r2, [pc, #124]	@ (80070e4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d018      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a1d      	ldr	r2, [pc, #116]	@ (80070e8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d013      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a1c      	ldr	r2, [pc, #112]	@ (80070ec <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d00e      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a15      	ldr	r2, [pc, #84]	@ (80070dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d009      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a18      	ldr	r2, [pc, #96]	@ (80070f0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d004      	beq.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a11      	ldr	r2, [pc, #68]	@ (80070e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d10c      	bne.n	80070b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	68ba      	ldr	r2, [r7, #8]
 80070ac:	4313      	orrs	r3, r2
 80070ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68ba      	ldr	r2, [r7, #8]
 80070b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3714      	adds	r7, #20
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
 80070d6:	bf00      	nop
 80070d8:	40012c00 	.word	0x40012c00
 80070dc:	40013400 	.word	0x40013400
 80070e0:	40015000 	.word	0x40015000
 80070e4:	40000400 	.word	0x40000400
 80070e8:	40000800 	.word	0x40000800
 80070ec:	40000c00 	.word	0x40000c00
 80070f0:	40014000 	.word	0x40014000

080070f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b085      	sub	sp, #20
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80070fe:	2300      	movs	r3, #0
 8007100:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007108:	2b01      	cmp	r3, #1
 800710a:	d101      	bne.n	8007110 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800710c:	2302      	movs	r3, #2
 800710e:	e078      	b.n	8007202 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	4313      	orrs	r3, r2
 8007124:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	4313      	orrs	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	4313      	orrs	r3, r2
 8007140:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4313      	orrs	r3, r2
 800714e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	691b      	ldr	r3, [r3, #16]
 800715a:	4313      	orrs	r3, r2
 800715c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	695b      	ldr	r3, [r3, #20]
 8007168:	4313      	orrs	r3, r2
 800716a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007176:	4313      	orrs	r3, r2
 8007178:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	699b      	ldr	r3, [r3, #24]
 8007184:	041b      	lsls	r3, r3, #16
 8007186:	4313      	orrs	r3, r2
 8007188:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	69db      	ldr	r3, [r3, #28]
 8007194:	4313      	orrs	r3, r2
 8007196:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a1c      	ldr	r2, [pc, #112]	@ (8007210 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d009      	beq.n	80071b6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a1b      	ldr	r2, [pc, #108]	@ (8007214 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d004      	beq.n	80071b6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a19      	ldr	r2, [pc, #100]	@ (8007218 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d11c      	bne.n	80071f0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071c0:	051b      	lsls	r3, r3, #20
 80071c2:	4313      	orrs	r3, r2
 80071c4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	6a1b      	ldr	r3, [r3, #32]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071de:	4313      	orrs	r3, r2
 80071e0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ec:	4313      	orrs	r3, r2
 80071ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68fa      	ldr	r2, [r7, #12]
 80071f6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007200:	2300      	movs	r3, #0
}
 8007202:	4618      	mov	r0, r3
 8007204:	3714      	adds	r7, #20
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	40012c00 	.word	0x40012c00
 8007214:	40013400 	.word	0x40013400
 8007218:	40015000 	.word	0x40015000

0800721c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d101      	bne.n	800722e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	e042      	b.n	80072b4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007234:	2b00      	cmp	r3, #0
 8007236:	d106      	bne.n	8007246 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2200      	movs	r2, #0
 800723c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f7fa fd1f 	bl	8001c84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2224      	movs	r2, #36	@ 0x24
 800724a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f022 0201 	bic.w	r2, r2, #1
 800725c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007262:	2b00      	cmp	r3, #0
 8007264:	d002      	beq.n	800726c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 fb24 	bl	80078b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 f825 	bl	80072bc <UART_SetConfig>
 8007272:	4603      	mov	r3, r0
 8007274:	2b01      	cmp	r3, #1
 8007276:	d101      	bne.n	800727c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007278:	2301      	movs	r3, #1
 800727a:	e01b      	b.n	80072b4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	685a      	ldr	r2, [r3, #4]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800728a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	689a      	ldr	r2, [r3, #8]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800729a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f042 0201 	orr.w	r2, r2, #1
 80072aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 fba3 	bl	80079f8 <UART_CheckIdleState>
 80072b2:	4603      	mov	r3, r0
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3708      	adds	r7, #8
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072c0:	b08c      	sub	sp, #48	@ 0x30
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072c6:	2300      	movs	r3, #0
 80072c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	689a      	ldr	r2, [r3, #8]
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	691b      	ldr	r3, [r3, #16]
 80072d4:	431a      	orrs	r2, r3
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	695b      	ldr	r3, [r3, #20]
 80072da:	431a      	orrs	r2, r3
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	69db      	ldr	r3, [r3, #28]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	4baa      	ldr	r3, [pc, #680]	@ (8007594 <UART_SetConfig+0x2d8>)
 80072ec:	4013      	ands	r3, r2
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	6812      	ldr	r2, [r2, #0]
 80072f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072f4:	430b      	orrs	r3, r1
 80072f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	68da      	ldr	r2, [r3, #12]
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	430a      	orrs	r2, r1
 800730c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	699b      	ldr	r3, [r3, #24]
 8007312:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a9f      	ldr	r2, [pc, #636]	@ (8007598 <UART_SetConfig+0x2dc>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d004      	beq.n	8007328 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	6a1b      	ldr	r3, [r3, #32]
 8007322:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007324:	4313      	orrs	r3, r2
 8007326:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007332:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007336:	697a      	ldr	r2, [r7, #20]
 8007338:	6812      	ldr	r2, [r2, #0]
 800733a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800733c:	430b      	orrs	r3, r1
 800733e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007346:	f023 010f 	bic.w	r1, r3, #15
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	430a      	orrs	r2, r1
 8007354:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a90      	ldr	r2, [pc, #576]	@ (800759c <UART_SetConfig+0x2e0>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d125      	bne.n	80073ac <UART_SetConfig+0xf0>
 8007360:	4b8f      	ldr	r3, [pc, #572]	@ (80075a0 <UART_SetConfig+0x2e4>)
 8007362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007366:	f003 0303 	and.w	r3, r3, #3
 800736a:	2b03      	cmp	r3, #3
 800736c:	d81a      	bhi.n	80073a4 <UART_SetConfig+0xe8>
 800736e:	a201      	add	r2, pc, #4	@ (adr r2, 8007374 <UART_SetConfig+0xb8>)
 8007370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007374:	08007385 	.word	0x08007385
 8007378:	08007395 	.word	0x08007395
 800737c:	0800738d 	.word	0x0800738d
 8007380:	0800739d 	.word	0x0800739d
 8007384:	2301      	movs	r3, #1
 8007386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800738a:	e116      	b.n	80075ba <UART_SetConfig+0x2fe>
 800738c:	2302      	movs	r3, #2
 800738e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007392:	e112      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007394:	2304      	movs	r3, #4
 8007396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800739a:	e10e      	b.n	80075ba <UART_SetConfig+0x2fe>
 800739c:	2308      	movs	r3, #8
 800739e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073a2:	e10a      	b.n	80075ba <UART_SetConfig+0x2fe>
 80073a4:	2310      	movs	r3, #16
 80073a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073aa:	e106      	b.n	80075ba <UART_SetConfig+0x2fe>
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a7c      	ldr	r2, [pc, #496]	@ (80075a4 <UART_SetConfig+0x2e8>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d138      	bne.n	8007428 <UART_SetConfig+0x16c>
 80073b6:	4b7a      	ldr	r3, [pc, #488]	@ (80075a0 <UART_SetConfig+0x2e4>)
 80073b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073bc:	f003 030c 	and.w	r3, r3, #12
 80073c0:	2b0c      	cmp	r3, #12
 80073c2:	d82d      	bhi.n	8007420 <UART_SetConfig+0x164>
 80073c4:	a201      	add	r2, pc, #4	@ (adr r2, 80073cc <UART_SetConfig+0x110>)
 80073c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ca:	bf00      	nop
 80073cc:	08007401 	.word	0x08007401
 80073d0:	08007421 	.word	0x08007421
 80073d4:	08007421 	.word	0x08007421
 80073d8:	08007421 	.word	0x08007421
 80073dc:	08007411 	.word	0x08007411
 80073e0:	08007421 	.word	0x08007421
 80073e4:	08007421 	.word	0x08007421
 80073e8:	08007421 	.word	0x08007421
 80073ec:	08007409 	.word	0x08007409
 80073f0:	08007421 	.word	0x08007421
 80073f4:	08007421 	.word	0x08007421
 80073f8:	08007421 	.word	0x08007421
 80073fc:	08007419 	.word	0x08007419
 8007400:	2300      	movs	r3, #0
 8007402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007406:	e0d8      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007408:	2302      	movs	r3, #2
 800740a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800740e:	e0d4      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007410:	2304      	movs	r3, #4
 8007412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007416:	e0d0      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007418:	2308      	movs	r3, #8
 800741a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800741e:	e0cc      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007420:	2310      	movs	r3, #16
 8007422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007426:	e0c8      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a5e      	ldr	r2, [pc, #376]	@ (80075a8 <UART_SetConfig+0x2ec>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d125      	bne.n	800747e <UART_SetConfig+0x1c2>
 8007432:	4b5b      	ldr	r3, [pc, #364]	@ (80075a0 <UART_SetConfig+0x2e4>)
 8007434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007438:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800743c:	2b30      	cmp	r3, #48	@ 0x30
 800743e:	d016      	beq.n	800746e <UART_SetConfig+0x1b2>
 8007440:	2b30      	cmp	r3, #48	@ 0x30
 8007442:	d818      	bhi.n	8007476 <UART_SetConfig+0x1ba>
 8007444:	2b20      	cmp	r3, #32
 8007446:	d00a      	beq.n	800745e <UART_SetConfig+0x1a2>
 8007448:	2b20      	cmp	r3, #32
 800744a:	d814      	bhi.n	8007476 <UART_SetConfig+0x1ba>
 800744c:	2b00      	cmp	r3, #0
 800744e:	d002      	beq.n	8007456 <UART_SetConfig+0x19a>
 8007450:	2b10      	cmp	r3, #16
 8007452:	d008      	beq.n	8007466 <UART_SetConfig+0x1aa>
 8007454:	e00f      	b.n	8007476 <UART_SetConfig+0x1ba>
 8007456:	2300      	movs	r3, #0
 8007458:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800745c:	e0ad      	b.n	80075ba <UART_SetConfig+0x2fe>
 800745e:	2302      	movs	r3, #2
 8007460:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007464:	e0a9      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007466:	2304      	movs	r3, #4
 8007468:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800746c:	e0a5      	b.n	80075ba <UART_SetConfig+0x2fe>
 800746e:	2308      	movs	r3, #8
 8007470:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007474:	e0a1      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007476:	2310      	movs	r3, #16
 8007478:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800747c:	e09d      	b.n	80075ba <UART_SetConfig+0x2fe>
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a4a      	ldr	r2, [pc, #296]	@ (80075ac <UART_SetConfig+0x2f0>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d125      	bne.n	80074d4 <UART_SetConfig+0x218>
 8007488:	4b45      	ldr	r3, [pc, #276]	@ (80075a0 <UART_SetConfig+0x2e4>)
 800748a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800748e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007492:	2bc0      	cmp	r3, #192	@ 0xc0
 8007494:	d016      	beq.n	80074c4 <UART_SetConfig+0x208>
 8007496:	2bc0      	cmp	r3, #192	@ 0xc0
 8007498:	d818      	bhi.n	80074cc <UART_SetConfig+0x210>
 800749a:	2b80      	cmp	r3, #128	@ 0x80
 800749c:	d00a      	beq.n	80074b4 <UART_SetConfig+0x1f8>
 800749e:	2b80      	cmp	r3, #128	@ 0x80
 80074a0:	d814      	bhi.n	80074cc <UART_SetConfig+0x210>
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d002      	beq.n	80074ac <UART_SetConfig+0x1f0>
 80074a6:	2b40      	cmp	r3, #64	@ 0x40
 80074a8:	d008      	beq.n	80074bc <UART_SetConfig+0x200>
 80074aa:	e00f      	b.n	80074cc <UART_SetConfig+0x210>
 80074ac:	2300      	movs	r3, #0
 80074ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074b2:	e082      	b.n	80075ba <UART_SetConfig+0x2fe>
 80074b4:	2302      	movs	r3, #2
 80074b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ba:	e07e      	b.n	80075ba <UART_SetConfig+0x2fe>
 80074bc:	2304      	movs	r3, #4
 80074be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074c2:	e07a      	b.n	80075ba <UART_SetConfig+0x2fe>
 80074c4:	2308      	movs	r3, #8
 80074c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ca:	e076      	b.n	80075ba <UART_SetConfig+0x2fe>
 80074cc:	2310      	movs	r3, #16
 80074ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074d2:	e072      	b.n	80075ba <UART_SetConfig+0x2fe>
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a35      	ldr	r2, [pc, #212]	@ (80075b0 <UART_SetConfig+0x2f4>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d12a      	bne.n	8007534 <UART_SetConfig+0x278>
 80074de:	4b30      	ldr	r3, [pc, #192]	@ (80075a0 <UART_SetConfig+0x2e4>)
 80074e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074ec:	d01a      	beq.n	8007524 <UART_SetConfig+0x268>
 80074ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074f2:	d81b      	bhi.n	800752c <UART_SetConfig+0x270>
 80074f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074f8:	d00c      	beq.n	8007514 <UART_SetConfig+0x258>
 80074fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074fe:	d815      	bhi.n	800752c <UART_SetConfig+0x270>
 8007500:	2b00      	cmp	r3, #0
 8007502:	d003      	beq.n	800750c <UART_SetConfig+0x250>
 8007504:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007508:	d008      	beq.n	800751c <UART_SetConfig+0x260>
 800750a:	e00f      	b.n	800752c <UART_SetConfig+0x270>
 800750c:	2300      	movs	r3, #0
 800750e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007512:	e052      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007514:	2302      	movs	r3, #2
 8007516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800751a:	e04e      	b.n	80075ba <UART_SetConfig+0x2fe>
 800751c:	2304      	movs	r3, #4
 800751e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007522:	e04a      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007524:	2308      	movs	r3, #8
 8007526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800752a:	e046      	b.n	80075ba <UART_SetConfig+0x2fe>
 800752c:	2310      	movs	r3, #16
 800752e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007532:	e042      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a17      	ldr	r2, [pc, #92]	@ (8007598 <UART_SetConfig+0x2dc>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d13a      	bne.n	80075b4 <UART_SetConfig+0x2f8>
 800753e:	4b18      	ldr	r3, [pc, #96]	@ (80075a0 <UART_SetConfig+0x2e4>)
 8007540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007544:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007548:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800754c:	d01a      	beq.n	8007584 <UART_SetConfig+0x2c8>
 800754e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007552:	d81b      	bhi.n	800758c <UART_SetConfig+0x2d0>
 8007554:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007558:	d00c      	beq.n	8007574 <UART_SetConfig+0x2b8>
 800755a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800755e:	d815      	bhi.n	800758c <UART_SetConfig+0x2d0>
 8007560:	2b00      	cmp	r3, #0
 8007562:	d003      	beq.n	800756c <UART_SetConfig+0x2b0>
 8007564:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007568:	d008      	beq.n	800757c <UART_SetConfig+0x2c0>
 800756a:	e00f      	b.n	800758c <UART_SetConfig+0x2d0>
 800756c:	2300      	movs	r3, #0
 800756e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007572:	e022      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007574:	2302      	movs	r3, #2
 8007576:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800757a:	e01e      	b.n	80075ba <UART_SetConfig+0x2fe>
 800757c:	2304      	movs	r3, #4
 800757e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007582:	e01a      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007584:	2308      	movs	r3, #8
 8007586:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800758a:	e016      	b.n	80075ba <UART_SetConfig+0x2fe>
 800758c:	2310      	movs	r3, #16
 800758e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007592:	e012      	b.n	80075ba <UART_SetConfig+0x2fe>
 8007594:	cfff69f3 	.word	0xcfff69f3
 8007598:	40008000 	.word	0x40008000
 800759c:	40013800 	.word	0x40013800
 80075a0:	40021000 	.word	0x40021000
 80075a4:	40004400 	.word	0x40004400
 80075a8:	40004800 	.word	0x40004800
 80075ac:	40004c00 	.word	0x40004c00
 80075b0:	40005000 	.word	0x40005000
 80075b4:	2310      	movs	r3, #16
 80075b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4aae      	ldr	r2, [pc, #696]	@ (8007878 <UART_SetConfig+0x5bc>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	f040 8097 	bne.w	80076f4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80075c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80075ca:	2b08      	cmp	r3, #8
 80075cc:	d823      	bhi.n	8007616 <UART_SetConfig+0x35a>
 80075ce:	a201      	add	r2, pc, #4	@ (adr r2, 80075d4 <UART_SetConfig+0x318>)
 80075d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d4:	080075f9 	.word	0x080075f9
 80075d8:	08007617 	.word	0x08007617
 80075dc:	08007601 	.word	0x08007601
 80075e0:	08007617 	.word	0x08007617
 80075e4:	08007607 	.word	0x08007607
 80075e8:	08007617 	.word	0x08007617
 80075ec:	08007617 	.word	0x08007617
 80075f0:	08007617 	.word	0x08007617
 80075f4:	0800760f 	.word	0x0800760f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075f8:	f7fd fe32 	bl	8005260 <HAL_RCC_GetPCLK1Freq>
 80075fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075fe:	e010      	b.n	8007622 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007600:	4b9e      	ldr	r3, [pc, #632]	@ (800787c <UART_SetConfig+0x5c0>)
 8007602:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007604:	e00d      	b.n	8007622 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007606:	f7fd fdbd 	bl	8005184 <HAL_RCC_GetSysClockFreq>
 800760a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800760c:	e009      	b.n	8007622 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800760e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007612:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007614:	e005      	b.n	8007622 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007616:	2300      	movs	r3, #0
 8007618:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007620:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007624:	2b00      	cmp	r3, #0
 8007626:	f000 8130 	beq.w	800788a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800762e:	4a94      	ldr	r2, [pc, #592]	@ (8007880 <UART_SetConfig+0x5c4>)
 8007630:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007634:	461a      	mov	r2, r3
 8007636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007638:	fbb3 f3f2 	udiv	r3, r3, r2
 800763c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	4613      	mov	r3, r2
 8007644:	005b      	lsls	r3, r3, #1
 8007646:	4413      	add	r3, r2
 8007648:	69ba      	ldr	r2, [r7, #24]
 800764a:	429a      	cmp	r2, r3
 800764c:	d305      	bcc.n	800765a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007654:	69ba      	ldr	r2, [r7, #24]
 8007656:	429a      	cmp	r2, r3
 8007658:	d903      	bls.n	8007662 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007660:	e113      	b.n	800788a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007664:	2200      	movs	r2, #0
 8007666:	60bb      	str	r3, [r7, #8]
 8007668:	60fa      	str	r2, [r7, #12]
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766e:	4a84      	ldr	r2, [pc, #528]	@ (8007880 <UART_SetConfig+0x5c4>)
 8007670:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007674:	b29b      	uxth	r3, r3
 8007676:	2200      	movs	r2, #0
 8007678:	603b      	str	r3, [r7, #0]
 800767a:	607a      	str	r2, [r7, #4]
 800767c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007680:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007684:	f7f9 fb08 	bl	8000c98 <__aeabi_uldivmod>
 8007688:	4602      	mov	r2, r0
 800768a:	460b      	mov	r3, r1
 800768c:	4610      	mov	r0, r2
 800768e:	4619      	mov	r1, r3
 8007690:	f04f 0200 	mov.w	r2, #0
 8007694:	f04f 0300 	mov.w	r3, #0
 8007698:	020b      	lsls	r3, r1, #8
 800769a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800769e:	0202      	lsls	r2, r0, #8
 80076a0:	6979      	ldr	r1, [r7, #20]
 80076a2:	6849      	ldr	r1, [r1, #4]
 80076a4:	0849      	lsrs	r1, r1, #1
 80076a6:	2000      	movs	r0, #0
 80076a8:	460c      	mov	r4, r1
 80076aa:	4605      	mov	r5, r0
 80076ac:	eb12 0804 	adds.w	r8, r2, r4
 80076b0:	eb43 0905 	adc.w	r9, r3, r5
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	469a      	mov	sl, r3
 80076bc:	4693      	mov	fp, r2
 80076be:	4652      	mov	r2, sl
 80076c0:	465b      	mov	r3, fp
 80076c2:	4640      	mov	r0, r8
 80076c4:	4649      	mov	r1, r9
 80076c6:	f7f9 fae7 	bl	8000c98 <__aeabi_uldivmod>
 80076ca:	4602      	mov	r2, r0
 80076cc:	460b      	mov	r3, r1
 80076ce:	4613      	mov	r3, r2
 80076d0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076d2:	6a3b      	ldr	r3, [r7, #32]
 80076d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076d8:	d308      	bcc.n	80076ec <UART_SetConfig+0x430>
 80076da:	6a3b      	ldr	r3, [r7, #32]
 80076dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076e0:	d204      	bcs.n	80076ec <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	6a3a      	ldr	r2, [r7, #32]
 80076e8:	60da      	str	r2, [r3, #12]
 80076ea:	e0ce      	b.n	800788a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80076f2:	e0ca      	b.n	800788a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	69db      	ldr	r3, [r3, #28]
 80076f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076fc:	d166      	bne.n	80077cc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80076fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007702:	2b08      	cmp	r3, #8
 8007704:	d827      	bhi.n	8007756 <UART_SetConfig+0x49a>
 8007706:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <UART_SetConfig+0x450>)
 8007708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770c:	08007731 	.word	0x08007731
 8007710:	08007739 	.word	0x08007739
 8007714:	08007741 	.word	0x08007741
 8007718:	08007757 	.word	0x08007757
 800771c:	08007747 	.word	0x08007747
 8007720:	08007757 	.word	0x08007757
 8007724:	08007757 	.word	0x08007757
 8007728:	08007757 	.word	0x08007757
 800772c:	0800774f 	.word	0x0800774f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007730:	f7fd fd96 	bl	8005260 <HAL_RCC_GetPCLK1Freq>
 8007734:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007736:	e014      	b.n	8007762 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007738:	f7fd fda8 	bl	800528c <HAL_RCC_GetPCLK2Freq>
 800773c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800773e:	e010      	b.n	8007762 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007740:	4b4e      	ldr	r3, [pc, #312]	@ (800787c <UART_SetConfig+0x5c0>)
 8007742:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007744:	e00d      	b.n	8007762 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007746:	f7fd fd1d 	bl	8005184 <HAL_RCC_GetSysClockFreq>
 800774a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800774c:	e009      	b.n	8007762 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800774e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007752:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007754:	e005      	b.n	8007762 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007756:	2300      	movs	r3, #0
 8007758:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007760:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007764:	2b00      	cmp	r3, #0
 8007766:	f000 8090 	beq.w	800788a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800776e:	4a44      	ldr	r2, [pc, #272]	@ (8007880 <UART_SetConfig+0x5c4>)
 8007770:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007774:	461a      	mov	r2, r3
 8007776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007778:	fbb3 f3f2 	udiv	r3, r3, r2
 800777c:	005a      	lsls	r2, r3, #1
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	085b      	lsrs	r3, r3, #1
 8007784:	441a      	add	r2, r3
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	fbb2 f3f3 	udiv	r3, r2, r3
 800778e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007790:	6a3b      	ldr	r3, [r7, #32]
 8007792:	2b0f      	cmp	r3, #15
 8007794:	d916      	bls.n	80077c4 <UART_SetConfig+0x508>
 8007796:	6a3b      	ldr	r3, [r7, #32]
 8007798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800779c:	d212      	bcs.n	80077c4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800779e:	6a3b      	ldr	r3, [r7, #32]
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	f023 030f 	bic.w	r3, r3, #15
 80077a6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80077a8:	6a3b      	ldr	r3, [r7, #32]
 80077aa:	085b      	lsrs	r3, r3, #1
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	f003 0307 	and.w	r3, r3, #7
 80077b2:	b29a      	uxth	r2, r3
 80077b4:	8bfb      	ldrh	r3, [r7, #30]
 80077b6:	4313      	orrs	r3, r2
 80077b8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	8bfa      	ldrh	r2, [r7, #30]
 80077c0:	60da      	str	r2, [r3, #12]
 80077c2:	e062      	b.n	800788a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80077ca:	e05e      	b.n	800788a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077cc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80077d0:	2b08      	cmp	r3, #8
 80077d2:	d828      	bhi.n	8007826 <UART_SetConfig+0x56a>
 80077d4:	a201      	add	r2, pc, #4	@ (adr r2, 80077dc <UART_SetConfig+0x520>)
 80077d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077da:	bf00      	nop
 80077dc:	08007801 	.word	0x08007801
 80077e0:	08007809 	.word	0x08007809
 80077e4:	08007811 	.word	0x08007811
 80077e8:	08007827 	.word	0x08007827
 80077ec:	08007817 	.word	0x08007817
 80077f0:	08007827 	.word	0x08007827
 80077f4:	08007827 	.word	0x08007827
 80077f8:	08007827 	.word	0x08007827
 80077fc:	0800781f 	.word	0x0800781f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007800:	f7fd fd2e 	bl	8005260 <HAL_RCC_GetPCLK1Freq>
 8007804:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007806:	e014      	b.n	8007832 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007808:	f7fd fd40 	bl	800528c <HAL_RCC_GetPCLK2Freq>
 800780c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800780e:	e010      	b.n	8007832 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007810:	4b1a      	ldr	r3, [pc, #104]	@ (800787c <UART_SetConfig+0x5c0>)
 8007812:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007814:	e00d      	b.n	8007832 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007816:	f7fd fcb5 	bl	8005184 <HAL_RCC_GetSysClockFreq>
 800781a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800781c:	e009      	b.n	8007832 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800781e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007822:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007824:	e005      	b.n	8007832 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007826:	2300      	movs	r3, #0
 8007828:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007830:	bf00      	nop
    }

    if (pclk != 0U)
 8007832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007834:	2b00      	cmp	r3, #0
 8007836:	d028      	beq.n	800788a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800783c:	4a10      	ldr	r2, [pc, #64]	@ (8007880 <UART_SetConfig+0x5c4>)
 800783e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007842:	461a      	mov	r2, r3
 8007844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007846:	fbb3 f2f2 	udiv	r2, r3, r2
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	085b      	lsrs	r3, r3, #1
 8007850:	441a      	add	r2, r3
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	fbb2 f3f3 	udiv	r3, r2, r3
 800785a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800785c:	6a3b      	ldr	r3, [r7, #32]
 800785e:	2b0f      	cmp	r3, #15
 8007860:	d910      	bls.n	8007884 <UART_SetConfig+0x5c8>
 8007862:	6a3b      	ldr	r3, [r7, #32]
 8007864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007868:	d20c      	bcs.n	8007884 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800786a:	6a3b      	ldr	r3, [r7, #32]
 800786c:	b29a      	uxth	r2, r3
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	60da      	str	r2, [r3, #12]
 8007874:	e009      	b.n	800788a <UART_SetConfig+0x5ce>
 8007876:	bf00      	nop
 8007878:	40008000 	.word	0x40008000
 800787c:	00f42400 	.word	0x00f42400
 8007880:	0800c600 	.word	0x0800c600
      }
      else
      {
        ret = HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	2201      	movs	r2, #1
 800788e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	2201      	movs	r2, #1
 8007896:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	2200      	movs	r2, #0
 800789e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	2200      	movs	r2, #0
 80078a4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80078a6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3730      	adds	r7, #48	@ 0x30
 80078ae:	46bd      	mov	sp, r7
 80078b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080078b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b083      	sub	sp, #12
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c0:	f003 0308 	and.w	r3, r3, #8
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d00a      	beq.n	80078de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	430a      	orrs	r2, r1
 80078dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e2:	f003 0301 	and.w	r3, r3, #1
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d00a      	beq.n	8007900 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	430a      	orrs	r2, r1
 80078fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007904:	f003 0302 	and.w	r3, r3, #2
 8007908:	2b00      	cmp	r3, #0
 800790a:	d00a      	beq.n	8007922 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	430a      	orrs	r2, r1
 8007920:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007926:	f003 0304 	and.w	r3, r3, #4
 800792a:	2b00      	cmp	r3, #0
 800792c:	d00a      	beq.n	8007944 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	430a      	orrs	r2, r1
 8007942:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007948:	f003 0310 	and.w	r3, r3, #16
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00a      	beq.n	8007966 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	430a      	orrs	r2, r1
 8007964:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800796a:	f003 0320 	and.w	r3, r3, #32
 800796e:	2b00      	cmp	r3, #0
 8007970:	d00a      	beq.n	8007988 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	430a      	orrs	r2, r1
 8007986:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800798c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007990:	2b00      	cmp	r3, #0
 8007992:	d01a      	beq.n	80079ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	430a      	orrs	r2, r1
 80079a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079b2:	d10a      	bne.n	80079ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	430a      	orrs	r2, r1
 80079c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00a      	beq.n	80079ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	430a      	orrs	r2, r1
 80079ea:	605a      	str	r2, [r3, #4]
  }
}
 80079ec:	bf00      	nop
 80079ee:	370c      	adds	r7, #12
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr

080079f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b098      	sub	sp, #96	@ 0x60
 80079fc:	af02      	add	r7, sp, #8
 80079fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2200      	movs	r2, #0
 8007a04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a08:	f7fa fcda 	bl	80023c0 <HAL_GetTick>
 8007a0c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f003 0308 	and.w	r3, r3, #8
 8007a18:	2b08      	cmp	r3, #8
 8007a1a:	d12f      	bne.n	8007a7c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a20:	9300      	str	r3, [sp, #0]
 8007a22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a24:	2200      	movs	r2, #0
 8007a26:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 f88e 	bl	8007b4c <UART_WaitOnFlagUntilTimeout>
 8007a30:	4603      	mov	r3, r0
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d022      	beq.n	8007a7c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a3e:	e853 3f00 	ldrex	r3, [r3]
 8007a42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	461a      	mov	r2, r3
 8007a52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a54:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a56:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a5c:	e841 2300 	strex	r3, r2, [r1]
 8007a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d1e6      	bne.n	8007a36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2220      	movs	r2, #32
 8007a6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a78:	2303      	movs	r3, #3
 8007a7a:	e063      	b.n	8007b44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0304 	and.w	r3, r3, #4
 8007a86:	2b04      	cmp	r3, #4
 8007a88:	d149      	bne.n	8007b1e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a8a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a8e:	9300      	str	r3, [sp, #0]
 8007a90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a92:	2200      	movs	r2, #0
 8007a94:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f000 f857 	bl	8007b4c <UART_WaitOnFlagUntilTimeout>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d03c      	beq.n	8007b1e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aac:	e853 3f00 	ldrex	r3, [r3]
 8007ab0:	623b      	str	r3, [r7, #32]
   return(result);
 8007ab2:	6a3b      	ldr	r3, [r7, #32]
 8007ab4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	461a      	mov	r2, r3
 8007ac0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ac2:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ac4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ac8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aca:	e841 2300 	strex	r3, r2, [r1]
 8007ace:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1e6      	bne.n	8007aa4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	3308      	adds	r3, #8
 8007adc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	e853 3f00 	ldrex	r3, [r3]
 8007ae4:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f023 0301 	bic.w	r3, r3, #1
 8007aec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	3308      	adds	r3, #8
 8007af4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007af6:	61fa      	str	r2, [r7, #28]
 8007af8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007afa:	69b9      	ldr	r1, [r7, #24]
 8007afc:	69fa      	ldr	r2, [r7, #28]
 8007afe:	e841 2300 	strex	r3, r2, [r1]
 8007b02:	617b      	str	r3, [r7, #20]
   return(result);
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d1e5      	bne.n	8007ad6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2220      	movs	r2, #32
 8007b0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	e012      	b.n	8007b44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2220      	movs	r2, #32
 8007b22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2220      	movs	r2, #32
 8007b2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2200      	movs	r2, #0
 8007b38:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b42:	2300      	movs	r3, #0
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3758      	adds	r7, #88	@ 0x58
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	603b      	str	r3, [r7, #0]
 8007b58:	4613      	mov	r3, r2
 8007b5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b5c:	e04f      	b.n	8007bfe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b5e:	69bb      	ldr	r3, [r7, #24]
 8007b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b64:	d04b      	beq.n	8007bfe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b66:	f7fa fc2b 	bl	80023c0 <HAL_GetTick>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	1ad3      	subs	r3, r2, r3
 8007b70:	69ba      	ldr	r2, [r7, #24]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d302      	bcc.n	8007b7c <UART_WaitOnFlagUntilTimeout+0x30>
 8007b76:	69bb      	ldr	r3, [r7, #24]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d101      	bne.n	8007b80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b7c:	2303      	movs	r3, #3
 8007b7e:	e04e      	b.n	8007c1e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f003 0304 	and.w	r3, r3, #4
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d037      	beq.n	8007bfe <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	2b80      	cmp	r3, #128	@ 0x80
 8007b92:	d034      	beq.n	8007bfe <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	2b40      	cmp	r3, #64	@ 0x40
 8007b98:	d031      	beq.n	8007bfe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	69db      	ldr	r3, [r3, #28]
 8007ba0:	f003 0308 	and.w	r3, r3, #8
 8007ba4:	2b08      	cmp	r3, #8
 8007ba6:	d110      	bne.n	8007bca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2208      	movs	r2, #8
 8007bae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bb0:	68f8      	ldr	r0, [r7, #12]
 8007bb2:	f000 f838 	bl	8007c26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2208      	movs	r2, #8
 8007bba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e029      	b.n	8007c1e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	69db      	ldr	r3, [r3, #28]
 8007bd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bd8:	d111      	bne.n	8007bfe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007be2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	f000 f81e 	bl	8007c26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2220      	movs	r2, #32
 8007bee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e00f      	b.n	8007c1e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	69da      	ldr	r2, [r3, #28]
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	4013      	ands	r3, r2
 8007c08:	68ba      	ldr	r2, [r7, #8]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	bf0c      	ite	eq
 8007c0e:	2301      	moveq	r3, #1
 8007c10:	2300      	movne	r3, #0
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	461a      	mov	r2, r3
 8007c16:	79fb      	ldrb	r3, [r7, #7]
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d0a0      	beq.n	8007b5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c1c:	2300      	movs	r3, #0
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3710      	adds	r7, #16
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c26:	b480      	push	{r7}
 8007c28:	b095      	sub	sp, #84	@ 0x54
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c36:	e853 3f00 	ldrex	r3, [r3]
 8007c3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	461a      	mov	r2, r3
 8007c4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c4e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c54:	e841 2300 	strex	r3, r2, [r1]
 8007c58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d1e6      	bne.n	8007c2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	3308      	adds	r3, #8
 8007c66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c68:	6a3b      	ldr	r3, [r7, #32]
 8007c6a:	e853 3f00 	ldrex	r3, [r3]
 8007c6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c70:	69fb      	ldr	r3, [r7, #28]
 8007c72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c76:	f023 0301 	bic.w	r3, r3, #1
 8007c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	3308      	adds	r3, #8
 8007c82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c8c:	e841 2300 	strex	r3, r2, [r1]
 8007c90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d1e3      	bne.n	8007c60 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d118      	bne.n	8007cd2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	e853 3f00 	ldrex	r3, [r3]
 8007cac:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	f023 0310 	bic.w	r3, r3, #16
 8007cb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	461a      	mov	r2, r3
 8007cbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cbe:	61bb      	str	r3, [r7, #24]
 8007cc0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc2:	6979      	ldr	r1, [r7, #20]
 8007cc4:	69ba      	ldr	r2, [r7, #24]
 8007cc6:	e841 2300 	strex	r3, r2, [r1]
 8007cca:	613b      	str	r3, [r7, #16]
   return(result);
 8007ccc:	693b      	ldr	r3, [r7, #16]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d1e6      	bne.n	8007ca0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2220      	movs	r2, #32
 8007cd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007ce6:	bf00      	nop
 8007ce8:	3754      	adds	r7, #84	@ 0x54
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr

08007cf2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007cf2:	b480      	push	{r7}
 8007cf4:	b085      	sub	sp, #20
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d00:	2b01      	cmp	r3, #1
 8007d02:	d101      	bne.n	8007d08 <HAL_UARTEx_DisableFifoMode+0x16>
 8007d04:	2302      	movs	r3, #2
 8007d06:	e027      	b.n	8007d58 <HAL_UARTEx_DisableFifoMode+0x66>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2224      	movs	r2, #36	@ 0x24
 8007d14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f022 0201 	bic.w	r2, r2, #1
 8007d2e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d36:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2220      	movs	r2, #32
 8007d4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3714      	adds	r7, #20
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b084      	sub	sp, #16
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d101      	bne.n	8007d7c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d78:	2302      	movs	r3, #2
 8007d7a:	e02d      	b.n	8007dd8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2224      	movs	r2, #36	@ 0x24
 8007d88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	681a      	ldr	r2, [r3, #0]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f022 0201 	bic.w	r2, r2, #1
 8007da2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	689b      	ldr	r3, [r3, #8]
 8007daa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	683a      	ldr	r2, [r7, #0]
 8007db4:	430a      	orrs	r2, r1
 8007db6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 f84f 	bl	8007e5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2220      	movs	r2, #32
 8007dca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007dd6:	2300      	movs	r3, #0
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3710      	adds	r7, #16
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b084      	sub	sp, #16
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d101      	bne.n	8007df8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007df4:	2302      	movs	r3, #2
 8007df6:	e02d      	b.n	8007e54 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2224      	movs	r2, #36	@ 0x24
 8007e04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f022 0201 	bic.w	r2, r2, #1
 8007e1e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	430a      	orrs	r2, r1
 8007e32:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 f811 	bl	8007e5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2220      	movs	r2, #32
 8007e46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3710      	adds	r7, #16
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b085      	sub	sp, #20
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d108      	bne.n	8007e7e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e7c:	e031      	b.n	8007ee2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e7e:	2308      	movs	r3, #8
 8007e80:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e82:	2308      	movs	r3, #8
 8007e84:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	0e5b      	lsrs	r3, r3, #25
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	f003 0307 	and.w	r3, r3, #7
 8007e94:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	0f5b      	lsrs	r3, r3, #29
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	f003 0307 	and.w	r3, r3, #7
 8007ea4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007ea6:	7bbb      	ldrb	r3, [r7, #14]
 8007ea8:	7b3a      	ldrb	r2, [r7, #12]
 8007eaa:	4911      	ldr	r1, [pc, #68]	@ (8007ef0 <UARTEx_SetNbDataToProcess+0x94>)
 8007eac:	5c8a      	ldrb	r2, [r1, r2]
 8007eae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007eb2:	7b3a      	ldrb	r2, [r7, #12]
 8007eb4:	490f      	ldr	r1, [pc, #60]	@ (8007ef4 <UARTEx_SetNbDataToProcess+0x98>)
 8007eb6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007eb8:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ebc:	b29a      	uxth	r2, r3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ec4:	7bfb      	ldrb	r3, [r7, #15]
 8007ec6:	7b7a      	ldrb	r2, [r7, #13]
 8007ec8:	4909      	ldr	r1, [pc, #36]	@ (8007ef0 <UARTEx_SetNbDataToProcess+0x94>)
 8007eca:	5c8a      	ldrb	r2, [r1, r2]
 8007ecc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ed0:	7b7a      	ldrb	r2, [r7, #13]
 8007ed2:	4908      	ldr	r1, [pc, #32]	@ (8007ef4 <UARTEx_SetNbDataToProcess+0x98>)
 8007ed4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ed6:	fb93 f3f2 	sdiv	r3, r3, r2
 8007eda:	b29a      	uxth	r2, r3
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007ee2:	bf00      	nop
 8007ee4:	3714      	adds	r7, #20
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr
 8007eee:	bf00      	nop
 8007ef0:	0800c618 	.word	0x0800c618
 8007ef4:	0800c620 	.word	0x0800c620

08007ef8 <_calloc_r>:
 8007ef8:	b570      	push	{r4, r5, r6, lr}
 8007efa:	fba1 5402 	umull	r5, r4, r1, r2
 8007efe:	b934      	cbnz	r4, 8007f0e <_calloc_r+0x16>
 8007f00:	4629      	mov	r1, r5
 8007f02:	f000 f837 	bl	8007f74 <_malloc_r>
 8007f06:	4606      	mov	r6, r0
 8007f08:	b928      	cbnz	r0, 8007f16 <_calloc_r+0x1e>
 8007f0a:	4630      	mov	r0, r6
 8007f0c:	bd70      	pop	{r4, r5, r6, pc}
 8007f0e:	220c      	movs	r2, #12
 8007f10:	6002      	str	r2, [r0, #0]
 8007f12:	2600      	movs	r6, #0
 8007f14:	e7f9      	b.n	8007f0a <_calloc_r+0x12>
 8007f16:	462a      	mov	r2, r5
 8007f18:	4621      	mov	r1, r4
 8007f1a:	f001 f8d7 	bl	80090cc <memset>
 8007f1e:	e7f4      	b.n	8007f0a <_calloc_r+0x12>

08007f20 <malloc>:
 8007f20:	4b02      	ldr	r3, [pc, #8]	@ (8007f2c <malloc+0xc>)
 8007f22:	4601      	mov	r1, r0
 8007f24:	6818      	ldr	r0, [r3, #0]
 8007f26:	f000 b825 	b.w	8007f74 <_malloc_r>
 8007f2a:	bf00      	nop
 8007f2c:	20000018 	.word	0x20000018

08007f30 <sbrk_aligned>:
 8007f30:	b570      	push	{r4, r5, r6, lr}
 8007f32:	4e0f      	ldr	r6, [pc, #60]	@ (8007f70 <sbrk_aligned+0x40>)
 8007f34:	460c      	mov	r4, r1
 8007f36:	6831      	ldr	r1, [r6, #0]
 8007f38:	4605      	mov	r5, r0
 8007f3a:	b911      	cbnz	r1, 8007f42 <sbrk_aligned+0x12>
 8007f3c:	f001 f906 	bl	800914c <_sbrk_r>
 8007f40:	6030      	str	r0, [r6, #0]
 8007f42:	4621      	mov	r1, r4
 8007f44:	4628      	mov	r0, r5
 8007f46:	f001 f901 	bl	800914c <_sbrk_r>
 8007f4a:	1c43      	adds	r3, r0, #1
 8007f4c:	d103      	bne.n	8007f56 <sbrk_aligned+0x26>
 8007f4e:	f04f 34ff 	mov.w	r4, #4294967295
 8007f52:	4620      	mov	r0, r4
 8007f54:	bd70      	pop	{r4, r5, r6, pc}
 8007f56:	1cc4      	adds	r4, r0, #3
 8007f58:	f024 0403 	bic.w	r4, r4, #3
 8007f5c:	42a0      	cmp	r0, r4
 8007f5e:	d0f8      	beq.n	8007f52 <sbrk_aligned+0x22>
 8007f60:	1a21      	subs	r1, r4, r0
 8007f62:	4628      	mov	r0, r5
 8007f64:	f001 f8f2 	bl	800914c <_sbrk_r>
 8007f68:	3001      	adds	r0, #1
 8007f6a:	d1f2      	bne.n	8007f52 <sbrk_aligned+0x22>
 8007f6c:	e7ef      	b.n	8007f4e <sbrk_aligned+0x1e>
 8007f6e:	bf00      	nop
 8007f70:	200005d8 	.word	0x200005d8

08007f74 <_malloc_r>:
 8007f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f78:	1ccd      	adds	r5, r1, #3
 8007f7a:	f025 0503 	bic.w	r5, r5, #3
 8007f7e:	3508      	adds	r5, #8
 8007f80:	2d0c      	cmp	r5, #12
 8007f82:	bf38      	it	cc
 8007f84:	250c      	movcc	r5, #12
 8007f86:	2d00      	cmp	r5, #0
 8007f88:	4606      	mov	r6, r0
 8007f8a:	db01      	blt.n	8007f90 <_malloc_r+0x1c>
 8007f8c:	42a9      	cmp	r1, r5
 8007f8e:	d904      	bls.n	8007f9a <_malloc_r+0x26>
 8007f90:	230c      	movs	r3, #12
 8007f92:	6033      	str	r3, [r6, #0]
 8007f94:	2000      	movs	r0, #0
 8007f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008070 <_malloc_r+0xfc>
 8007f9e:	f000 f869 	bl	8008074 <__malloc_lock>
 8007fa2:	f8d8 3000 	ldr.w	r3, [r8]
 8007fa6:	461c      	mov	r4, r3
 8007fa8:	bb44      	cbnz	r4, 8007ffc <_malloc_r+0x88>
 8007faa:	4629      	mov	r1, r5
 8007fac:	4630      	mov	r0, r6
 8007fae:	f7ff ffbf 	bl	8007f30 <sbrk_aligned>
 8007fb2:	1c43      	adds	r3, r0, #1
 8007fb4:	4604      	mov	r4, r0
 8007fb6:	d158      	bne.n	800806a <_malloc_r+0xf6>
 8007fb8:	f8d8 4000 	ldr.w	r4, [r8]
 8007fbc:	4627      	mov	r7, r4
 8007fbe:	2f00      	cmp	r7, #0
 8007fc0:	d143      	bne.n	800804a <_malloc_r+0xd6>
 8007fc2:	2c00      	cmp	r4, #0
 8007fc4:	d04b      	beq.n	800805e <_malloc_r+0xea>
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	4639      	mov	r1, r7
 8007fca:	4630      	mov	r0, r6
 8007fcc:	eb04 0903 	add.w	r9, r4, r3
 8007fd0:	f001 f8bc 	bl	800914c <_sbrk_r>
 8007fd4:	4581      	cmp	r9, r0
 8007fd6:	d142      	bne.n	800805e <_malloc_r+0xea>
 8007fd8:	6821      	ldr	r1, [r4, #0]
 8007fda:	1a6d      	subs	r5, r5, r1
 8007fdc:	4629      	mov	r1, r5
 8007fde:	4630      	mov	r0, r6
 8007fe0:	f7ff ffa6 	bl	8007f30 <sbrk_aligned>
 8007fe4:	3001      	adds	r0, #1
 8007fe6:	d03a      	beq.n	800805e <_malloc_r+0xea>
 8007fe8:	6823      	ldr	r3, [r4, #0]
 8007fea:	442b      	add	r3, r5
 8007fec:	6023      	str	r3, [r4, #0]
 8007fee:	f8d8 3000 	ldr.w	r3, [r8]
 8007ff2:	685a      	ldr	r2, [r3, #4]
 8007ff4:	bb62      	cbnz	r2, 8008050 <_malloc_r+0xdc>
 8007ff6:	f8c8 7000 	str.w	r7, [r8]
 8007ffa:	e00f      	b.n	800801c <_malloc_r+0xa8>
 8007ffc:	6822      	ldr	r2, [r4, #0]
 8007ffe:	1b52      	subs	r2, r2, r5
 8008000:	d420      	bmi.n	8008044 <_malloc_r+0xd0>
 8008002:	2a0b      	cmp	r2, #11
 8008004:	d917      	bls.n	8008036 <_malloc_r+0xc2>
 8008006:	1961      	adds	r1, r4, r5
 8008008:	42a3      	cmp	r3, r4
 800800a:	6025      	str	r5, [r4, #0]
 800800c:	bf18      	it	ne
 800800e:	6059      	strne	r1, [r3, #4]
 8008010:	6863      	ldr	r3, [r4, #4]
 8008012:	bf08      	it	eq
 8008014:	f8c8 1000 	streq.w	r1, [r8]
 8008018:	5162      	str	r2, [r4, r5]
 800801a:	604b      	str	r3, [r1, #4]
 800801c:	4630      	mov	r0, r6
 800801e:	f000 f82f 	bl	8008080 <__malloc_unlock>
 8008022:	f104 000b 	add.w	r0, r4, #11
 8008026:	1d23      	adds	r3, r4, #4
 8008028:	f020 0007 	bic.w	r0, r0, #7
 800802c:	1ac2      	subs	r2, r0, r3
 800802e:	bf1c      	itt	ne
 8008030:	1a1b      	subne	r3, r3, r0
 8008032:	50a3      	strne	r3, [r4, r2]
 8008034:	e7af      	b.n	8007f96 <_malloc_r+0x22>
 8008036:	6862      	ldr	r2, [r4, #4]
 8008038:	42a3      	cmp	r3, r4
 800803a:	bf0c      	ite	eq
 800803c:	f8c8 2000 	streq.w	r2, [r8]
 8008040:	605a      	strne	r2, [r3, #4]
 8008042:	e7eb      	b.n	800801c <_malloc_r+0xa8>
 8008044:	4623      	mov	r3, r4
 8008046:	6864      	ldr	r4, [r4, #4]
 8008048:	e7ae      	b.n	8007fa8 <_malloc_r+0x34>
 800804a:	463c      	mov	r4, r7
 800804c:	687f      	ldr	r7, [r7, #4]
 800804e:	e7b6      	b.n	8007fbe <_malloc_r+0x4a>
 8008050:	461a      	mov	r2, r3
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	42a3      	cmp	r3, r4
 8008056:	d1fb      	bne.n	8008050 <_malloc_r+0xdc>
 8008058:	2300      	movs	r3, #0
 800805a:	6053      	str	r3, [r2, #4]
 800805c:	e7de      	b.n	800801c <_malloc_r+0xa8>
 800805e:	230c      	movs	r3, #12
 8008060:	6033      	str	r3, [r6, #0]
 8008062:	4630      	mov	r0, r6
 8008064:	f000 f80c 	bl	8008080 <__malloc_unlock>
 8008068:	e794      	b.n	8007f94 <_malloc_r+0x20>
 800806a:	6005      	str	r5, [r0, #0]
 800806c:	e7d6      	b.n	800801c <_malloc_r+0xa8>
 800806e:	bf00      	nop
 8008070:	200005dc 	.word	0x200005dc

08008074 <__malloc_lock>:
 8008074:	4801      	ldr	r0, [pc, #4]	@ (800807c <__malloc_lock+0x8>)
 8008076:	f001 b8b6 	b.w	80091e6 <__retarget_lock_acquire_recursive>
 800807a:	bf00      	nop
 800807c:	20000720 	.word	0x20000720

08008080 <__malloc_unlock>:
 8008080:	4801      	ldr	r0, [pc, #4]	@ (8008088 <__malloc_unlock+0x8>)
 8008082:	f001 b8b1 	b.w	80091e8 <__retarget_lock_release_recursive>
 8008086:	bf00      	nop
 8008088:	20000720 	.word	0x20000720

0800808c <__cvt>:
 800808c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008090:	ec57 6b10 	vmov	r6, r7, d0
 8008094:	2f00      	cmp	r7, #0
 8008096:	460c      	mov	r4, r1
 8008098:	4619      	mov	r1, r3
 800809a:	463b      	mov	r3, r7
 800809c:	bfbb      	ittet	lt
 800809e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80080a2:	461f      	movlt	r7, r3
 80080a4:	2300      	movge	r3, #0
 80080a6:	232d      	movlt	r3, #45	@ 0x2d
 80080a8:	700b      	strb	r3, [r1, #0]
 80080aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080ac:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80080b0:	4691      	mov	r9, r2
 80080b2:	f023 0820 	bic.w	r8, r3, #32
 80080b6:	bfbc      	itt	lt
 80080b8:	4632      	movlt	r2, r6
 80080ba:	4616      	movlt	r6, r2
 80080bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80080c0:	d005      	beq.n	80080ce <__cvt+0x42>
 80080c2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80080c6:	d100      	bne.n	80080ca <__cvt+0x3e>
 80080c8:	3401      	adds	r4, #1
 80080ca:	2102      	movs	r1, #2
 80080cc:	e000      	b.n	80080d0 <__cvt+0x44>
 80080ce:	2103      	movs	r1, #3
 80080d0:	ab03      	add	r3, sp, #12
 80080d2:	9301      	str	r3, [sp, #4]
 80080d4:	ab02      	add	r3, sp, #8
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	ec47 6b10 	vmov	d0, r6, r7
 80080dc:	4653      	mov	r3, sl
 80080de:	4622      	mov	r2, r4
 80080e0:	f001 f922 	bl	8009328 <_dtoa_r>
 80080e4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80080e8:	4605      	mov	r5, r0
 80080ea:	d119      	bne.n	8008120 <__cvt+0x94>
 80080ec:	f019 0f01 	tst.w	r9, #1
 80080f0:	d00e      	beq.n	8008110 <__cvt+0x84>
 80080f2:	eb00 0904 	add.w	r9, r0, r4
 80080f6:	2200      	movs	r2, #0
 80080f8:	2300      	movs	r3, #0
 80080fa:	4630      	mov	r0, r6
 80080fc:	4639      	mov	r1, r7
 80080fe:	f7f8 fceb 	bl	8000ad8 <__aeabi_dcmpeq>
 8008102:	b108      	cbz	r0, 8008108 <__cvt+0x7c>
 8008104:	f8cd 900c 	str.w	r9, [sp, #12]
 8008108:	2230      	movs	r2, #48	@ 0x30
 800810a:	9b03      	ldr	r3, [sp, #12]
 800810c:	454b      	cmp	r3, r9
 800810e:	d31e      	bcc.n	800814e <__cvt+0xc2>
 8008110:	9b03      	ldr	r3, [sp, #12]
 8008112:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008114:	1b5b      	subs	r3, r3, r5
 8008116:	4628      	mov	r0, r5
 8008118:	6013      	str	r3, [r2, #0]
 800811a:	b004      	add	sp, #16
 800811c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008120:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008124:	eb00 0904 	add.w	r9, r0, r4
 8008128:	d1e5      	bne.n	80080f6 <__cvt+0x6a>
 800812a:	7803      	ldrb	r3, [r0, #0]
 800812c:	2b30      	cmp	r3, #48	@ 0x30
 800812e:	d10a      	bne.n	8008146 <__cvt+0xba>
 8008130:	2200      	movs	r2, #0
 8008132:	2300      	movs	r3, #0
 8008134:	4630      	mov	r0, r6
 8008136:	4639      	mov	r1, r7
 8008138:	f7f8 fcce 	bl	8000ad8 <__aeabi_dcmpeq>
 800813c:	b918      	cbnz	r0, 8008146 <__cvt+0xba>
 800813e:	f1c4 0401 	rsb	r4, r4, #1
 8008142:	f8ca 4000 	str.w	r4, [sl]
 8008146:	f8da 3000 	ldr.w	r3, [sl]
 800814a:	4499      	add	r9, r3
 800814c:	e7d3      	b.n	80080f6 <__cvt+0x6a>
 800814e:	1c59      	adds	r1, r3, #1
 8008150:	9103      	str	r1, [sp, #12]
 8008152:	701a      	strb	r2, [r3, #0]
 8008154:	e7d9      	b.n	800810a <__cvt+0x7e>

08008156 <__exponent>:
 8008156:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008158:	2900      	cmp	r1, #0
 800815a:	bfba      	itte	lt
 800815c:	4249      	neglt	r1, r1
 800815e:	232d      	movlt	r3, #45	@ 0x2d
 8008160:	232b      	movge	r3, #43	@ 0x2b
 8008162:	2909      	cmp	r1, #9
 8008164:	7002      	strb	r2, [r0, #0]
 8008166:	7043      	strb	r3, [r0, #1]
 8008168:	dd29      	ble.n	80081be <__exponent+0x68>
 800816a:	f10d 0307 	add.w	r3, sp, #7
 800816e:	461d      	mov	r5, r3
 8008170:	270a      	movs	r7, #10
 8008172:	461a      	mov	r2, r3
 8008174:	fbb1 f6f7 	udiv	r6, r1, r7
 8008178:	fb07 1416 	mls	r4, r7, r6, r1
 800817c:	3430      	adds	r4, #48	@ 0x30
 800817e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008182:	460c      	mov	r4, r1
 8008184:	2c63      	cmp	r4, #99	@ 0x63
 8008186:	f103 33ff 	add.w	r3, r3, #4294967295
 800818a:	4631      	mov	r1, r6
 800818c:	dcf1      	bgt.n	8008172 <__exponent+0x1c>
 800818e:	3130      	adds	r1, #48	@ 0x30
 8008190:	1e94      	subs	r4, r2, #2
 8008192:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008196:	1c41      	adds	r1, r0, #1
 8008198:	4623      	mov	r3, r4
 800819a:	42ab      	cmp	r3, r5
 800819c:	d30a      	bcc.n	80081b4 <__exponent+0x5e>
 800819e:	f10d 0309 	add.w	r3, sp, #9
 80081a2:	1a9b      	subs	r3, r3, r2
 80081a4:	42ac      	cmp	r4, r5
 80081a6:	bf88      	it	hi
 80081a8:	2300      	movhi	r3, #0
 80081aa:	3302      	adds	r3, #2
 80081ac:	4403      	add	r3, r0
 80081ae:	1a18      	subs	r0, r3, r0
 80081b0:	b003      	add	sp, #12
 80081b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081b4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80081b8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80081bc:	e7ed      	b.n	800819a <__exponent+0x44>
 80081be:	2330      	movs	r3, #48	@ 0x30
 80081c0:	3130      	adds	r1, #48	@ 0x30
 80081c2:	7083      	strb	r3, [r0, #2]
 80081c4:	70c1      	strb	r1, [r0, #3]
 80081c6:	1d03      	adds	r3, r0, #4
 80081c8:	e7f1      	b.n	80081ae <__exponent+0x58>
	...

080081cc <_printf_float>:
 80081cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d0:	b08d      	sub	sp, #52	@ 0x34
 80081d2:	460c      	mov	r4, r1
 80081d4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80081d8:	4616      	mov	r6, r2
 80081da:	461f      	mov	r7, r3
 80081dc:	4605      	mov	r5, r0
 80081de:	f000 ff7d 	bl	80090dc <_localeconv_r>
 80081e2:	6803      	ldr	r3, [r0, #0]
 80081e4:	9304      	str	r3, [sp, #16]
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7f8 f84a 	bl	8000280 <strlen>
 80081ec:	2300      	movs	r3, #0
 80081ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80081f0:	f8d8 3000 	ldr.w	r3, [r8]
 80081f4:	9005      	str	r0, [sp, #20]
 80081f6:	3307      	adds	r3, #7
 80081f8:	f023 0307 	bic.w	r3, r3, #7
 80081fc:	f103 0208 	add.w	r2, r3, #8
 8008200:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008204:	f8d4 b000 	ldr.w	fp, [r4]
 8008208:	f8c8 2000 	str.w	r2, [r8]
 800820c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008210:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008214:	9307      	str	r3, [sp, #28]
 8008216:	f8cd 8018 	str.w	r8, [sp, #24]
 800821a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800821e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008222:	4b9c      	ldr	r3, [pc, #624]	@ (8008494 <_printf_float+0x2c8>)
 8008224:	f04f 32ff 	mov.w	r2, #4294967295
 8008228:	f7f8 fc88 	bl	8000b3c <__aeabi_dcmpun>
 800822c:	bb70      	cbnz	r0, 800828c <_printf_float+0xc0>
 800822e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008232:	4b98      	ldr	r3, [pc, #608]	@ (8008494 <_printf_float+0x2c8>)
 8008234:	f04f 32ff 	mov.w	r2, #4294967295
 8008238:	f7f8 fc62 	bl	8000b00 <__aeabi_dcmple>
 800823c:	bb30      	cbnz	r0, 800828c <_printf_float+0xc0>
 800823e:	2200      	movs	r2, #0
 8008240:	2300      	movs	r3, #0
 8008242:	4640      	mov	r0, r8
 8008244:	4649      	mov	r1, r9
 8008246:	f7f8 fc51 	bl	8000aec <__aeabi_dcmplt>
 800824a:	b110      	cbz	r0, 8008252 <_printf_float+0x86>
 800824c:	232d      	movs	r3, #45	@ 0x2d
 800824e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008252:	4a91      	ldr	r2, [pc, #580]	@ (8008498 <_printf_float+0x2cc>)
 8008254:	4b91      	ldr	r3, [pc, #580]	@ (800849c <_printf_float+0x2d0>)
 8008256:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800825a:	bf8c      	ite	hi
 800825c:	4690      	movhi	r8, r2
 800825e:	4698      	movls	r8, r3
 8008260:	2303      	movs	r3, #3
 8008262:	6123      	str	r3, [r4, #16]
 8008264:	f02b 0304 	bic.w	r3, fp, #4
 8008268:	6023      	str	r3, [r4, #0]
 800826a:	f04f 0900 	mov.w	r9, #0
 800826e:	9700      	str	r7, [sp, #0]
 8008270:	4633      	mov	r3, r6
 8008272:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008274:	4621      	mov	r1, r4
 8008276:	4628      	mov	r0, r5
 8008278:	f000 f9d2 	bl	8008620 <_printf_common>
 800827c:	3001      	adds	r0, #1
 800827e:	f040 808d 	bne.w	800839c <_printf_float+0x1d0>
 8008282:	f04f 30ff 	mov.w	r0, #4294967295
 8008286:	b00d      	add	sp, #52	@ 0x34
 8008288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800828c:	4642      	mov	r2, r8
 800828e:	464b      	mov	r3, r9
 8008290:	4640      	mov	r0, r8
 8008292:	4649      	mov	r1, r9
 8008294:	f7f8 fc52 	bl	8000b3c <__aeabi_dcmpun>
 8008298:	b140      	cbz	r0, 80082ac <_printf_float+0xe0>
 800829a:	464b      	mov	r3, r9
 800829c:	2b00      	cmp	r3, #0
 800829e:	bfbc      	itt	lt
 80082a0:	232d      	movlt	r3, #45	@ 0x2d
 80082a2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80082a6:	4a7e      	ldr	r2, [pc, #504]	@ (80084a0 <_printf_float+0x2d4>)
 80082a8:	4b7e      	ldr	r3, [pc, #504]	@ (80084a4 <_printf_float+0x2d8>)
 80082aa:	e7d4      	b.n	8008256 <_printf_float+0x8a>
 80082ac:	6863      	ldr	r3, [r4, #4]
 80082ae:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80082b2:	9206      	str	r2, [sp, #24]
 80082b4:	1c5a      	adds	r2, r3, #1
 80082b6:	d13b      	bne.n	8008330 <_printf_float+0x164>
 80082b8:	2306      	movs	r3, #6
 80082ba:	6063      	str	r3, [r4, #4]
 80082bc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80082c0:	2300      	movs	r3, #0
 80082c2:	6022      	str	r2, [r4, #0]
 80082c4:	9303      	str	r3, [sp, #12]
 80082c6:	ab0a      	add	r3, sp, #40	@ 0x28
 80082c8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80082cc:	ab09      	add	r3, sp, #36	@ 0x24
 80082ce:	9300      	str	r3, [sp, #0]
 80082d0:	6861      	ldr	r1, [r4, #4]
 80082d2:	ec49 8b10 	vmov	d0, r8, r9
 80082d6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80082da:	4628      	mov	r0, r5
 80082dc:	f7ff fed6 	bl	800808c <__cvt>
 80082e0:	9b06      	ldr	r3, [sp, #24]
 80082e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80082e4:	2b47      	cmp	r3, #71	@ 0x47
 80082e6:	4680      	mov	r8, r0
 80082e8:	d129      	bne.n	800833e <_printf_float+0x172>
 80082ea:	1cc8      	adds	r0, r1, #3
 80082ec:	db02      	blt.n	80082f4 <_printf_float+0x128>
 80082ee:	6863      	ldr	r3, [r4, #4]
 80082f0:	4299      	cmp	r1, r3
 80082f2:	dd41      	ble.n	8008378 <_printf_float+0x1ac>
 80082f4:	f1aa 0a02 	sub.w	sl, sl, #2
 80082f8:	fa5f fa8a 	uxtb.w	sl, sl
 80082fc:	3901      	subs	r1, #1
 80082fe:	4652      	mov	r2, sl
 8008300:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008304:	9109      	str	r1, [sp, #36]	@ 0x24
 8008306:	f7ff ff26 	bl	8008156 <__exponent>
 800830a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800830c:	1813      	adds	r3, r2, r0
 800830e:	2a01      	cmp	r2, #1
 8008310:	4681      	mov	r9, r0
 8008312:	6123      	str	r3, [r4, #16]
 8008314:	dc02      	bgt.n	800831c <_printf_float+0x150>
 8008316:	6822      	ldr	r2, [r4, #0]
 8008318:	07d2      	lsls	r2, r2, #31
 800831a:	d501      	bpl.n	8008320 <_printf_float+0x154>
 800831c:	3301      	adds	r3, #1
 800831e:	6123      	str	r3, [r4, #16]
 8008320:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008324:	2b00      	cmp	r3, #0
 8008326:	d0a2      	beq.n	800826e <_printf_float+0xa2>
 8008328:	232d      	movs	r3, #45	@ 0x2d
 800832a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800832e:	e79e      	b.n	800826e <_printf_float+0xa2>
 8008330:	9a06      	ldr	r2, [sp, #24]
 8008332:	2a47      	cmp	r2, #71	@ 0x47
 8008334:	d1c2      	bne.n	80082bc <_printf_float+0xf0>
 8008336:	2b00      	cmp	r3, #0
 8008338:	d1c0      	bne.n	80082bc <_printf_float+0xf0>
 800833a:	2301      	movs	r3, #1
 800833c:	e7bd      	b.n	80082ba <_printf_float+0xee>
 800833e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008342:	d9db      	bls.n	80082fc <_printf_float+0x130>
 8008344:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008348:	d118      	bne.n	800837c <_printf_float+0x1b0>
 800834a:	2900      	cmp	r1, #0
 800834c:	6863      	ldr	r3, [r4, #4]
 800834e:	dd0b      	ble.n	8008368 <_printf_float+0x19c>
 8008350:	6121      	str	r1, [r4, #16]
 8008352:	b913      	cbnz	r3, 800835a <_printf_float+0x18e>
 8008354:	6822      	ldr	r2, [r4, #0]
 8008356:	07d0      	lsls	r0, r2, #31
 8008358:	d502      	bpl.n	8008360 <_printf_float+0x194>
 800835a:	3301      	adds	r3, #1
 800835c:	440b      	add	r3, r1
 800835e:	6123      	str	r3, [r4, #16]
 8008360:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008362:	f04f 0900 	mov.w	r9, #0
 8008366:	e7db      	b.n	8008320 <_printf_float+0x154>
 8008368:	b913      	cbnz	r3, 8008370 <_printf_float+0x1a4>
 800836a:	6822      	ldr	r2, [r4, #0]
 800836c:	07d2      	lsls	r2, r2, #31
 800836e:	d501      	bpl.n	8008374 <_printf_float+0x1a8>
 8008370:	3302      	adds	r3, #2
 8008372:	e7f4      	b.n	800835e <_printf_float+0x192>
 8008374:	2301      	movs	r3, #1
 8008376:	e7f2      	b.n	800835e <_printf_float+0x192>
 8008378:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800837c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800837e:	4299      	cmp	r1, r3
 8008380:	db05      	blt.n	800838e <_printf_float+0x1c2>
 8008382:	6823      	ldr	r3, [r4, #0]
 8008384:	6121      	str	r1, [r4, #16]
 8008386:	07d8      	lsls	r0, r3, #31
 8008388:	d5ea      	bpl.n	8008360 <_printf_float+0x194>
 800838a:	1c4b      	adds	r3, r1, #1
 800838c:	e7e7      	b.n	800835e <_printf_float+0x192>
 800838e:	2900      	cmp	r1, #0
 8008390:	bfd4      	ite	le
 8008392:	f1c1 0202 	rsble	r2, r1, #2
 8008396:	2201      	movgt	r2, #1
 8008398:	4413      	add	r3, r2
 800839a:	e7e0      	b.n	800835e <_printf_float+0x192>
 800839c:	6823      	ldr	r3, [r4, #0]
 800839e:	055a      	lsls	r2, r3, #21
 80083a0:	d407      	bmi.n	80083b2 <_printf_float+0x1e6>
 80083a2:	6923      	ldr	r3, [r4, #16]
 80083a4:	4642      	mov	r2, r8
 80083a6:	4631      	mov	r1, r6
 80083a8:	4628      	mov	r0, r5
 80083aa:	47b8      	blx	r7
 80083ac:	3001      	adds	r0, #1
 80083ae:	d12b      	bne.n	8008408 <_printf_float+0x23c>
 80083b0:	e767      	b.n	8008282 <_printf_float+0xb6>
 80083b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80083b6:	f240 80dd 	bls.w	8008574 <_printf_float+0x3a8>
 80083ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80083be:	2200      	movs	r2, #0
 80083c0:	2300      	movs	r3, #0
 80083c2:	f7f8 fb89 	bl	8000ad8 <__aeabi_dcmpeq>
 80083c6:	2800      	cmp	r0, #0
 80083c8:	d033      	beq.n	8008432 <_printf_float+0x266>
 80083ca:	4a37      	ldr	r2, [pc, #220]	@ (80084a8 <_printf_float+0x2dc>)
 80083cc:	2301      	movs	r3, #1
 80083ce:	4631      	mov	r1, r6
 80083d0:	4628      	mov	r0, r5
 80083d2:	47b8      	blx	r7
 80083d4:	3001      	adds	r0, #1
 80083d6:	f43f af54 	beq.w	8008282 <_printf_float+0xb6>
 80083da:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80083de:	4543      	cmp	r3, r8
 80083e0:	db02      	blt.n	80083e8 <_printf_float+0x21c>
 80083e2:	6823      	ldr	r3, [r4, #0]
 80083e4:	07d8      	lsls	r0, r3, #31
 80083e6:	d50f      	bpl.n	8008408 <_printf_float+0x23c>
 80083e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083ec:	4631      	mov	r1, r6
 80083ee:	4628      	mov	r0, r5
 80083f0:	47b8      	blx	r7
 80083f2:	3001      	adds	r0, #1
 80083f4:	f43f af45 	beq.w	8008282 <_printf_float+0xb6>
 80083f8:	f04f 0900 	mov.w	r9, #0
 80083fc:	f108 38ff 	add.w	r8, r8, #4294967295
 8008400:	f104 0a1a 	add.w	sl, r4, #26
 8008404:	45c8      	cmp	r8, r9
 8008406:	dc09      	bgt.n	800841c <_printf_float+0x250>
 8008408:	6823      	ldr	r3, [r4, #0]
 800840a:	079b      	lsls	r3, r3, #30
 800840c:	f100 8103 	bmi.w	8008616 <_printf_float+0x44a>
 8008410:	68e0      	ldr	r0, [r4, #12]
 8008412:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008414:	4298      	cmp	r0, r3
 8008416:	bfb8      	it	lt
 8008418:	4618      	movlt	r0, r3
 800841a:	e734      	b.n	8008286 <_printf_float+0xba>
 800841c:	2301      	movs	r3, #1
 800841e:	4652      	mov	r2, sl
 8008420:	4631      	mov	r1, r6
 8008422:	4628      	mov	r0, r5
 8008424:	47b8      	blx	r7
 8008426:	3001      	adds	r0, #1
 8008428:	f43f af2b 	beq.w	8008282 <_printf_float+0xb6>
 800842c:	f109 0901 	add.w	r9, r9, #1
 8008430:	e7e8      	b.n	8008404 <_printf_float+0x238>
 8008432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008434:	2b00      	cmp	r3, #0
 8008436:	dc39      	bgt.n	80084ac <_printf_float+0x2e0>
 8008438:	4a1b      	ldr	r2, [pc, #108]	@ (80084a8 <_printf_float+0x2dc>)
 800843a:	2301      	movs	r3, #1
 800843c:	4631      	mov	r1, r6
 800843e:	4628      	mov	r0, r5
 8008440:	47b8      	blx	r7
 8008442:	3001      	adds	r0, #1
 8008444:	f43f af1d 	beq.w	8008282 <_printf_float+0xb6>
 8008448:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800844c:	ea59 0303 	orrs.w	r3, r9, r3
 8008450:	d102      	bne.n	8008458 <_printf_float+0x28c>
 8008452:	6823      	ldr	r3, [r4, #0]
 8008454:	07d9      	lsls	r1, r3, #31
 8008456:	d5d7      	bpl.n	8008408 <_printf_float+0x23c>
 8008458:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800845c:	4631      	mov	r1, r6
 800845e:	4628      	mov	r0, r5
 8008460:	47b8      	blx	r7
 8008462:	3001      	adds	r0, #1
 8008464:	f43f af0d 	beq.w	8008282 <_printf_float+0xb6>
 8008468:	f04f 0a00 	mov.w	sl, #0
 800846c:	f104 0b1a 	add.w	fp, r4, #26
 8008470:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008472:	425b      	negs	r3, r3
 8008474:	4553      	cmp	r3, sl
 8008476:	dc01      	bgt.n	800847c <_printf_float+0x2b0>
 8008478:	464b      	mov	r3, r9
 800847a:	e793      	b.n	80083a4 <_printf_float+0x1d8>
 800847c:	2301      	movs	r3, #1
 800847e:	465a      	mov	r2, fp
 8008480:	4631      	mov	r1, r6
 8008482:	4628      	mov	r0, r5
 8008484:	47b8      	blx	r7
 8008486:	3001      	adds	r0, #1
 8008488:	f43f aefb 	beq.w	8008282 <_printf_float+0xb6>
 800848c:	f10a 0a01 	add.w	sl, sl, #1
 8008490:	e7ee      	b.n	8008470 <_printf_float+0x2a4>
 8008492:	bf00      	nop
 8008494:	7fefffff 	.word	0x7fefffff
 8008498:	0800c62c 	.word	0x0800c62c
 800849c:	0800c628 	.word	0x0800c628
 80084a0:	0800c634 	.word	0x0800c634
 80084a4:	0800c630 	.word	0x0800c630
 80084a8:	0800c638 	.word	0x0800c638
 80084ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80084ae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80084b2:	4553      	cmp	r3, sl
 80084b4:	bfa8      	it	ge
 80084b6:	4653      	movge	r3, sl
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	4699      	mov	r9, r3
 80084bc:	dc36      	bgt.n	800852c <_printf_float+0x360>
 80084be:	f04f 0b00 	mov.w	fp, #0
 80084c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084c6:	f104 021a 	add.w	r2, r4, #26
 80084ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80084cc:	9306      	str	r3, [sp, #24]
 80084ce:	eba3 0309 	sub.w	r3, r3, r9
 80084d2:	455b      	cmp	r3, fp
 80084d4:	dc31      	bgt.n	800853a <_printf_float+0x36e>
 80084d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084d8:	459a      	cmp	sl, r3
 80084da:	dc3a      	bgt.n	8008552 <_printf_float+0x386>
 80084dc:	6823      	ldr	r3, [r4, #0]
 80084de:	07da      	lsls	r2, r3, #31
 80084e0:	d437      	bmi.n	8008552 <_printf_float+0x386>
 80084e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084e4:	ebaa 0903 	sub.w	r9, sl, r3
 80084e8:	9b06      	ldr	r3, [sp, #24]
 80084ea:	ebaa 0303 	sub.w	r3, sl, r3
 80084ee:	4599      	cmp	r9, r3
 80084f0:	bfa8      	it	ge
 80084f2:	4699      	movge	r9, r3
 80084f4:	f1b9 0f00 	cmp.w	r9, #0
 80084f8:	dc33      	bgt.n	8008562 <_printf_float+0x396>
 80084fa:	f04f 0800 	mov.w	r8, #0
 80084fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008502:	f104 0b1a 	add.w	fp, r4, #26
 8008506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008508:	ebaa 0303 	sub.w	r3, sl, r3
 800850c:	eba3 0309 	sub.w	r3, r3, r9
 8008510:	4543      	cmp	r3, r8
 8008512:	f77f af79 	ble.w	8008408 <_printf_float+0x23c>
 8008516:	2301      	movs	r3, #1
 8008518:	465a      	mov	r2, fp
 800851a:	4631      	mov	r1, r6
 800851c:	4628      	mov	r0, r5
 800851e:	47b8      	blx	r7
 8008520:	3001      	adds	r0, #1
 8008522:	f43f aeae 	beq.w	8008282 <_printf_float+0xb6>
 8008526:	f108 0801 	add.w	r8, r8, #1
 800852a:	e7ec      	b.n	8008506 <_printf_float+0x33a>
 800852c:	4642      	mov	r2, r8
 800852e:	4631      	mov	r1, r6
 8008530:	4628      	mov	r0, r5
 8008532:	47b8      	blx	r7
 8008534:	3001      	adds	r0, #1
 8008536:	d1c2      	bne.n	80084be <_printf_float+0x2f2>
 8008538:	e6a3      	b.n	8008282 <_printf_float+0xb6>
 800853a:	2301      	movs	r3, #1
 800853c:	4631      	mov	r1, r6
 800853e:	4628      	mov	r0, r5
 8008540:	9206      	str	r2, [sp, #24]
 8008542:	47b8      	blx	r7
 8008544:	3001      	adds	r0, #1
 8008546:	f43f ae9c 	beq.w	8008282 <_printf_float+0xb6>
 800854a:	9a06      	ldr	r2, [sp, #24]
 800854c:	f10b 0b01 	add.w	fp, fp, #1
 8008550:	e7bb      	b.n	80084ca <_printf_float+0x2fe>
 8008552:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008556:	4631      	mov	r1, r6
 8008558:	4628      	mov	r0, r5
 800855a:	47b8      	blx	r7
 800855c:	3001      	adds	r0, #1
 800855e:	d1c0      	bne.n	80084e2 <_printf_float+0x316>
 8008560:	e68f      	b.n	8008282 <_printf_float+0xb6>
 8008562:	9a06      	ldr	r2, [sp, #24]
 8008564:	464b      	mov	r3, r9
 8008566:	4442      	add	r2, r8
 8008568:	4631      	mov	r1, r6
 800856a:	4628      	mov	r0, r5
 800856c:	47b8      	blx	r7
 800856e:	3001      	adds	r0, #1
 8008570:	d1c3      	bne.n	80084fa <_printf_float+0x32e>
 8008572:	e686      	b.n	8008282 <_printf_float+0xb6>
 8008574:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008578:	f1ba 0f01 	cmp.w	sl, #1
 800857c:	dc01      	bgt.n	8008582 <_printf_float+0x3b6>
 800857e:	07db      	lsls	r3, r3, #31
 8008580:	d536      	bpl.n	80085f0 <_printf_float+0x424>
 8008582:	2301      	movs	r3, #1
 8008584:	4642      	mov	r2, r8
 8008586:	4631      	mov	r1, r6
 8008588:	4628      	mov	r0, r5
 800858a:	47b8      	blx	r7
 800858c:	3001      	adds	r0, #1
 800858e:	f43f ae78 	beq.w	8008282 <_printf_float+0xb6>
 8008592:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008596:	4631      	mov	r1, r6
 8008598:	4628      	mov	r0, r5
 800859a:	47b8      	blx	r7
 800859c:	3001      	adds	r0, #1
 800859e:	f43f ae70 	beq.w	8008282 <_printf_float+0xb6>
 80085a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80085a6:	2200      	movs	r2, #0
 80085a8:	2300      	movs	r3, #0
 80085aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085ae:	f7f8 fa93 	bl	8000ad8 <__aeabi_dcmpeq>
 80085b2:	b9c0      	cbnz	r0, 80085e6 <_printf_float+0x41a>
 80085b4:	4653      	mov	r3, sl
 80085b6:	f108 0201 	add.w	r2, r8, #1
 80085ba:	4631      	mov	r1, r6
 80085bc:	4628      	mov	r0, r5
 80085be:	47b8      	blx	r7
 80085c0:	3001      	adds	r0, #1
 80085c2:	d10c      	bne.n	80085de <_printf_float+0x412>
 80085c4:	e65d      	b.n	8008282 <_printf_float+0xb6>
 80085c6:	2301      	movs	r3, #1
 80085c8:	465a      	mov	r2, fp
 80085ca:	4631      	mov	r1, r6
 80085cc:	4628      	mov	r0, r5
 80085ce:	47b8      	blx	r7
 80085d0:	3001      	adds	r0, #1
 80085d2:	f43f ae56 	beq.w	8008282 <_printf_float+0xb6>
 80085d6:	f108 0801 	add.w	r8, r8, #1
 80085da:	45d0      	cmp	r8, sl
 80085dc:	dbf3      	blt.n	80085c6 <_printf_float+0x3fa>
 80085de:	464b      	mov	r3, r9
 80085e0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80085e4:	e6df      	b.n	80083a6 <_printf_float+0x1da>
 80085e6:	f04f 0800 	mov.w	r8, #0
 80085ea:	f104 0b1a 	add.w	fp, r4, #26
 80085ee:	e7f4      	b.n	80085da <_printf_float+0x40e>
 80085f0:	2301      	movs	r3, #1
 80085f2:	4642      	mov	r2, r8
 80085f4:	e7e1      	b.n	80085ba <_printf_float+0x3ee>
 80085f6:	2301      	movs	r3, #1
 80085f8:	464a      	mov	r2, r9
 80085fa:	4631      	mov	r1, r6
 80085fc:	4628      	mov	r0, r5
 80085fe:	47b8      	blx	r7
 8008600:	3001      	adds	r0, #1
 8008602:	f43f ae3e 	beq.w	8008282 <_printf_float+0xb6>
 8008606:	f108 0801 	add.w	r8, r8, #1
 800860a:	68e3      	ldr	r3, [r4, #12]
 800860c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800860e:	1a5b      	subs	r3, r3, r1
 8008610:	4543      	cmp	r3, r8
 8008612:	dcf0      	bgt.n	80085f6 <_printf_float+0x42a>
 8008614:	e6fc      	b.n	8008410 <_printf_float+0x244>
 8008616:	f04f 0800 	mov.w	r8, #0
 800861a:	f104 0919 	add.w	r9, r4, #25
 800861e:	e7f4      	b.n	800860a <_printf_float+0x43e>

08008620 <_printf_common>:
 8008620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008624:	4616      	mov	r6, r2
 8008626:	4698      	mov	r8, r3
 8008628:	688a      	ldr	r2, [r1, #8]
 800862a:	690b      	ldr	r3, [r1, #16]
 800862c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008630:	4293      	cmp	r3, r2
 8008632:	bfb8      	it	lt
 8008634:	4613      	movlt	r3, r2
 8008636:	6033      	str	r3, [r6, #0]
 8008638:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800863c:	4607      	mov	r7, r0
 800863e:	460c      	mov	r4, r1
 8008640:	b10a      	cbz	r2, 8008646 <_printf_common+0x26>
 8008642:	3301      	adds	r3, #1
 8008644:	6033      	str	r3, [r6, #0]
 8008646:	6823      	ldr	r3, [r4, #0]
 8008648:	0699      	lsls	r1, r3, #26
 800864a:	bf42      	ittt	mi
 800864c:	6833      	ldrmi	r3, [r6, #0]
 800864e:	3302      	addmi	r3, #2
 8008650:	6033      	strmi	r3, [r6, #0]
 8008652:	6825      	ldr	r5, [r4, #0]
 8008654:	f015 0506 	ands.w	r5, r5, #6
 8008658:	d106      	bne.n	8008668 <_printf_common+0x48>
 800865a:	f104 0a19 	add.w	sl, r4, #25
 800865e:	68e3      	ldr	r3, [r4, #12]
 8008660:	6832      	ldr	r2, [r6, #0]
 8008662:	1a9b      	subs	r3, r3, r2
 8008664:	42ab      	cmp	r3, r5
 8008666:	dc26      	bgt.n	80086b6 <_printf_common+0x96>
 8008668:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800866c:	6822      	ldr	r2, [r4, #0]
 800866e:	3b00      	subs	r3, #0
 8008670:	bf18      	it	ne
 8008672:	2301      	movne	r3, #1
 8008674:	0692      	lsls	r2, r2, #26
 8008676:	d42b      	bmi.n	80086d0 <_printf_common+0xb0>
 8008678:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800867c:	4641      	mov	r1, r8
 800867e:	4638      	mov	r0, r7
 8008680:	47c8      	blx	r9
 8008682:	3001      	adds	r0, #1
 8008684:	d01e      	beq.n	80086c4 <_printf_common+0xa4>
 8008686:	6823      	ldr	r3, [r4, #0]
 8008688:	6922      	ldr	r2, [r4, #16]
 800868a:	f003 0306 	and.w	r3, r3, #6
 800868e:	2b04      	cmp	r3, #4
 8008690:	bf02      	ittt	eq
 8008692:	68e5      	ldreq	r5, [r4, #12]
 8008694:	6833      	ldreq	r3, [r6, #0]
 8008696:	1aed      	subeq	r5, r5, r3
 8008698:	68a3      	ldr	r3, [r4, #8]
 800869a:	bf0c      	ite	eq
 800869c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086a0:	2500      	movne	r5, #0
 80086a2:	4293      	cmp	r3, r2
 80086a4:	bfc4      	itt	gt
 80086a6:	1a9b      	subgt	r3, r3, r2
 80086a8:	18ed      	addgt	r5, r5, r3
 80086aa:	2600      	movs	r6, #0
 80086ac:	341a      	adds	r4, #26
 80086ae:	42b5      	cmp	r5, r6
 80086b0:	d11a      	bne.n	80086e8 <_printf_common+0xc8>
 80086b2:	2000      	movs	r0, #0
 80086b4:	e008      	b.n	80086c8 <_printf_common+0xa8>
 80086b6:	2301      	movs	r3, #1
 80086b8:	4652      	mov	r2, sl
 80086ba:	4641      	mov	r1, r8
 80086bc:	4638      	mov	r0, r7
 80086be:	47c8      	blx	r9
 80086c0:	3001      	adds	r0, #1
 80086c2:	d103      	bne.n	80086cc <_printf_common+0xac>
 80086c4:	f04f 30ff 	mov.w	r0, #4294967295
 80086c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086cc:	3501      	adds	r5, #1
 80086ce:	e7c6      	b.n	800865e <_printf_common+0x3e>
 80086d0:	18e1      	adds	r1, r4, r3
 80086d2:	1c5a      	adds	r2, r3, #1
 80086d4:	2030      	movs	r0, #48	@ 0x30
 80086d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80086da:	4422      	add	r2, r4
 80086dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80086e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80086e4:	3302      	adds	r3, #2
 80086e6:	e7c7      	b.n	8008678 <_printf_common+0x58>
 80086e8:	2301      	movs	r3, #1
 80086ea:	4622      	mov	r2, r4
 80086ec:	4641      	mov	r1, r8
 80086ee:	4638      	mov	r0, r7
 80086f0:	47c8      	blx	r9
 80086f2:	3001      	adds	r0, #1
 80086f4:	d0e6      	beq.n	80086c4 <_printf_common+0xa4>
 80086f6:	3601      	adds	r6, #1
 80086f8:	e7d9      	b.n	80086ae <_printf_common+0x8e>
	...

080086fc <_printf_i>:
 80086fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008700:	7e0f      	ldrb	r7, [r1, #24]
 8008702:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008704:	2f78      	cmp	r7, #120	@ 0x78
 8008706:	4691      	mov	r9, r2
 8008708:	4680      	mov	r8, r0
 800870a:	460c      	mov	r4, r1
 800870c:	469a      	mov	sl, r3
 800870e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008712:	d807      	bhi.n	8008724 <_printf_i+0x28>
 8008714:	2f62      	cmp	r7, #98	@ 0x62
 8008716:	d80a      	bhi.n	800872e <_printf_i+0x32>
 8008718:	2f00      	cmp	r7, #0
 800871a:	f000 80d1 	beq.w	80088c0 <_printf_i+0x1c4>
 800871e:	2f58      	cmp	r7, #88	@ 0x58
 8008720:	f000 80b8 	beq.w	8008894 <_printf_i+0x198>
 8008724:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008728:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800872c:	e03a      	b.n	80087a4 <_printf_i+0xa8>
 800872e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008732:	2b15      	cmp	r3, #21
 8008734:	d8f6      	bhi.n	8008724 <_printf_i+0x28>
 8008736:	a101      	add	r1, pc, #4	@ (adr r1, 800873c <_printf_i+0x40>)
 8008738:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800873c:	08008795 	.word	0x08008795
 8008740:	080087a9 	.word	0x080087a9
 8008744:	08008725 	.word	0x08008725
 8008748:	08008725 	.word	0x08008725
 800874c:	08008725 	.word	0x08008725
 8008750:	08008725 	.word	0x08008725
 8008754:	080087a9 	.word	0x080087a9
 8008758:	08008725 	.word	0x08008725
 800875c:	08008725 	.word	0x08008725
 8008760:	08008725 	.word	0x08008725
 8008764:	08008725 	.word	0x08008725
 8008768:	080088a7 	.word	0x080088a7
 800876c:	080087d3 	.word	0x080087d3
 8008770:	08008861 	.word	0x08008861
 8008774:	08008725 	.word	0x08008725
 8008778:	08008725 	.word	0x08008725
 800877c:	080088c9 	.word	0x080088c9
 8008780:	08008725 	.word	0x08008725
 8008784:	080087d3 	.word	0x080087d3
 8008788:	08008725 	.word	0x08008725
 800878c:	08008725 	.word	0x08008725
 8008790:	08008869 	.word	0x08008869
 8008794:	6833      	ldr	r3, [r6, #0]
 8008796:	1d1a      	adds	r2, r3, #4
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	6032      	str	r2, [r6, #0]
 800879c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80087a4:	2301      	movs	r3, #1
 80087a6:	e09c      	b.n	80088e2 <_printf_i+0x1e6>
 80087a8:	6833      	ldr	r3, [r6, #0]
 80087aa:	6820      	ldr	r0, [r4, #0]
 80087ac:	1d19      	adds	r1, r3, #4
 80087ae:	6031      	str	r1, [r6, #0]
 80087b0:	0606      	lsls	r6, r0, #24
 80087b2:	d501      	bpl.n	80087b8 <_printf_i+0xbc>
 80087b4:	681d      	ldr	r5, [r3, #0]
 80087b6:	e003      	b.n	80087c0 <_printf_i+0xc4>
 80087b8:	0645      	lsls	r5, r0, #25
 80087ba:	d5fb      	bpl.n	80087b4 <_printf_i+0xb8>
 80087bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80087c0:	2d00      	cmp	r5, #0
 80087c2:	da03      	bge.n	80087cc <_printf_i+0xd0>
 80087c4:	232d      	movs	r3, #45	@ 0x2d
 80087c6:	426d      	negs	r5, r5
 80087c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087cc:	4858      	ldr	r0, [pc, #352]	@ (8008930 <_printf_i+0x234>)
 80087ce:	230a      	movs	r3, #10
 80087d0:	e011      	b.n	80087f6 <_printf_i+0xfa>
 80087d2:	6821      	ldr	r1, [r4, #0]
 80087d4:	6833      	ldr	r3, [r6, #0]
 80087d6:	0608      	lsls	r0, r1, #24
 80087d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80087dc:	d402      	bmi.n	80087e4 <_printf_i+0xe8>
 80087de:	0649      	lsls	r1, r1, #25
 80087e0:	bf48      	it	mi
 80087e2:	b2ad      	uxthmi	r5, r5
 80087e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80087e6:	4852      	ldr	r0, [pc, #328]	@ (8008930 <_printf_i+0x234>)
 80087e8:	6033      	str	r3, [r6, #0]
 80087ea:	bf14      	ite	ne
 80087ec:	230a      	movne	r3, #10
 80087ee:	2308      	moveq	r3, #8
 80087f0:	2100      	movs	r1, #0
 80087f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087f6:	6866      	ldr	r6, [r4, #4]
 80087f8:	60a6      	str	r6, [r4, #8]
 80087fa:	2e00      	cmp	r6, #0
 80087fc:	db05      	blt.n	800880a <_printf_i+0x10e>
 80087fe:	6821      	ldr	r1, [r4, #0]
 8008800:	432e      	orrs	r6, r5
 8008802:	f021 0104 	bic.w	r1, r1, #4
 8008806:	6021      	str	r1, [r4, #0]
 8008808:	d04b      	beq.n	80088a2 <_printf_i+0x1a6>
 800880a:	4616      	mov	r6, r2
 800880c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008810:	fb03 5711 	mls	r7, r3, r1, r5
 8008814:	5dc7      	ldrb	r7, [r0, r7]
 8008816:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800881a:	462f      	mov	r7, r5
 800881c:	42bb      	cmp	r3, r7
 800881e:	460d      	mov	r5, r1
 8008820:	d9f4      	bls.n	800880c <_printf_i+0x110>
 8008822:	2b08      	cmp	r3, #8
 8008824:	d10b      	bne.n	800883e <_printf_i+0x142>
 8008826:	6823      	ldr	r3, [r4, #0]
 8008828:	07df      	lsls	r7, r3, #31
 800882a:	d508      	bpl.n	800883e <_printf_i+0x142>
 800882c:	6923      	ldr	r3, [r4, #16]
 800882e:	6861      	ldr	r1, [r4, #4]
 8008830:	4299      	cmp	r1, r3
 8008832:	bfde      	ittt	le
 8008834:	2330      	movle	r3, #48	@ 0x30
 8008836:	f806 3c01 	strble.w	r3, [r6, #-1]
 800883a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800883e:	1b92      	subs	r2, r2, r6
 8008840:	6122      	str	r2, [r4, #16]
 8008842:	f8cd a000 	str.w	sl, [sp]
 8008846:	464b      	mov	r3, r9
 8008848:	aa03      	add	r2, sp, #12
 800884a:	4621      	mov	r1, r4
 800884c:	4640      	mov	r0, r8
 800884e:	f7ff fee7 	bl	8008620 <_printf_common>
 8008852:	3001      	adds	r0, #1
 8008854:	d14a      	bne.n	80088ec <_printf_i+0x1f0>
 8008856:	f04f 30ff 	mov.w	r0, #4294967295
 800885a:	b004      	add	sp, #16
 800885c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008860:	6823      	ldr	r3, [r4, #0]
 8008862:	f043 0320 	orr.w	r3, r3, #32
 8008866:	6023      	str	r3, [r4, #0]
 8008868:	4832      	ldr	r0, [pc, #200]	@ (8008934 <_printf_i+0x238>)
 800886a:	2778      	movs	r7, #120	@ 0x78
 800886c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008870:	6823      	ldr	r3, [r4, #0]
 8008872:	6831      	ldr	r1, [r6, #0]
 8008874:	061f      	lsls	r7, r3, #24
 8008876:	f851 5b04 	ldr.w	r5, [r1], #4
 800887a:	d402      	bmi.n	8008882 <_printf_i+0x186>
 800887c:	065f      	lsls	r7, r3, #25
 800887e:	bf48      	it	mi
 8008880:	b2ad      	uxthmi	r5, r5
 8008882:	6031      	str	r1, [r6, #0]
 8008884:	07d9      	lsls	r1, r3, #31
 8008886:	bf44      	itt	mi
 8008888:	f043 0320 	orrmi.w	r3, r3, #32
 800888c:	6023      	strmi	r3, [r4, #0]
 800888e:	b11d      	cbz	r5, 8008898 <_printf_i+0x19c>
 8008890:	2310      	movs	r3, #16
 8008892:	e7ad      	b.n	80087f0 <_printf_i+0xf4>
 8008894:	4826      	ldr	r0, [pc, #152]	@ (8008930 <_printf_i+0x234>)
 8008896:	e7e9      	b.n	800886c <_printf_i+0x170>
 8008898:	6823      	ldr	r3, [r4, #0]
 800889a:	f023 0320 	bic.w	r3, r3, #32
 800889e:	6023      	str	r3, [r4, #0]
 80088a0:	e7f6      	b.n	8008890 <_printf_i+0x194>
 80088a2:	4616      	mov	r6, r2
 80088a4:	e7bd      	b.n	8008822 <_printf_i+0x126>
 80088a6:	6833      	ldr	r3, [r6, #0]
 80088a8:	6825      	ldr	r5, [r4, #0]
 80088aa:	6961      	ldr	r1, [r4, #20]
 80088ac:	1d18      	adds	r0, r3, #4
 80088ae:	6030      	str	r0, [r6, #0]
 80088b0:	062e      	lsls	r6, r5, #24
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	d501      	bpl.n	80088ba <_printf_i+0x1be>
 80088b6:	6019      	str	r1, [r3, #0]
 80088b8:	e002      	b.n	80088c0 <_printf_i+0x1c4>
 80088ba:	0668      	lsls	r0, r5, #25
 80088bc:	d5fb      	bpl.n	80088b6 <_printf_i+0x1ba>
 80088be:	8019      	strh	r1, [r3, #0]
 80088c0:	2300      	movs	r3, #0
 80088c2:	6123      	str	r3, [r4, #16]
 80088c4:	4616      	mov	r6, r2
 80088c6:	e7bc      	b.n	8008842 <_printf_i+0x146>
 80088c8:	6833      	ldr	r3, [r6, #0]
 80088ca:	1d1a      	adds	r2, r3, #4
 80088cc:	6032      	str	r2, [r6, #0]
 80088ce:	681e      	ldr	r6, [r3, #0]
 80088d0:	6862      	ldr	r2, [r4, #4]
 80088d2:	2100      	movs	r1, #0
 80088d4:	4630      	mov	r0, r6
 80088d6:	f7f7 fc83 	bl	80001e0 <memchr>
 80088da:	b108      	cbz	r0, 80088e0 <_printf_i+0x1e4>
 80088dc:	1b80      	subs	r0, r0, r6
 80088de:	6060      	str	r0, [r4, #4]
 80088e0:	6863      	ldr	r3, [r4, #4]
 80088e2:	6123      	str	r3, [r4, #16]
 80088e4:	2300      	movs	r3, #0
 80088e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088ea:	e7aa      	b.n	8008842 <_printf_i+0x146>
 80088ec:	6923      	ldr	r3, [r4, #16]
 80088ee:	4632      	mov	r2, r6
 80088f0:	4649      	mov	r1, r9
 80088f2:	4640      	mov	r0, r8
 80088f4:	47d0      	blx	sl
 80088f6:	3001      	adds	r0, #1
 80088f8:	d0ad      	beq.n	8008856 <_printf_i+0x15a>
 80088fa:	6823      	ldr	r3, [r4, #0]
 80088fc:	079b      	lsls	r3, r3, #30
 80088fe:	d413      	bmi.n	8008928 <_printf_i+0x22c>
 8008900:	68e0      	ldr	r0, [r4, #12]
 8008902:	9b03      	ldr	r3, [sp, #12]
 8008904:	4298      	cmp	r0, r3
 8008906:	bfb8      	it	lt
 8008908:	4618      	movlt	r0, r3
 800890a:	e7a6      	b.n	800885a <_printf_i+0x15e>
 800890c:	2301      	movs	r3, #1
 800890e:	4632      	mov	r2, r6
 8008910:	4649      	mov	r1, r9
 8008912:	4640      	mov	r0, r8
 8008914:	47d0      	blx	sl
 8008916:	3001      	adds	r0, #1
 8008918:	d09d      	beq.n	8008856 <_printf_i+0x15a>
 800891a:	3501      	adds	r5, #1
 800891c:	68e3      	ldr	r3, [r4, #12]
 800891e:	9903      	ldr	r1, [sp, #12]
 8008920:	1a5b      	subs	r3, r3, r1
 8008922:	42ab      	cmp	r3, r5
 8008924:	dcf2      	bgt.n	800890c <_printf_i+0x210>
 8008926:	e7eb      	b.n	8008900 <_printf_i+0x204>
 8008928:	2500      	movs	r5, #0
 800892a:	f104 0619 	add.w	r6, r4, #25
 800892e:	e7f5      	b.n	800891c <_printf_i+0x220>
 8008930:	0800c63a 	.word	0x0800c63a
 8008934:	0800c64b 	.word	0x0800c64b

08008938 <_scanf_float>:
 8008938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800893c:	b087      	sub	sp, #28
 800893e:	4691      	mov	r9, r2
 8008940:	9303      	str	r3, [sp, #12]
 8008942:	688b      	ldr	r3, [r1, #8]
 8008944:	1e5a      	subs	r2, r3, #1
 8008946:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800894a:	bf81      	itttt	hi
 800894c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008950:	eb03 0b05 	addhi.w	fp, r3, r5
 8008954:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008958:	608b      	strhi	r3, [r1, #8]
 800895a:	680b      	ldr	r3, [r1, #0]
 800895c:	460a      	mov	r2, r1
 800895e:	f04f 0500 	mov.w	r5, #0
 8008962:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008966:	f842 3b1c 	str.w	r3, [r2], #28
 800896a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800896e:	4680      	mov	r8, r0
 8008970:	460c      	mov	r4, r1
 8008972:	bf98      	it	ls
 8008974:	f04f 0b00 	movls.w	fp, #0
 8008978:	9201      	str	r2, [sp, #4]
 800897a:	4616      	mov	r6, r2
 800897c:	46aa      	mov	sl, r5
 800897e:	462f      	mov	r7, r5
 8008980:	9502      	str	r5, [sp, #8]
 8008982:	68a2      	ldr	r2, [r4, #8]
 8008984:	b15a      	cbz	r2, 800899e <_scanf_float+0x66>
 8008986:	f8d9 3000 	ldr.w	r3, [r9]
 800898a:	781b      	ldrb	r3, [r3, #0]
 800898c:	2b4e      	cmp	r3, #78	@ 0x4e
 800898e:	d863      	bhi.n	8008a58 <_scanf_float+0x120>
 8008990:	2b40      	cmp	r3, #64	@ 0x40
 8008992:	d83b      	bhi.n	8008a0c <_scanf_float+0xd4>
 8008994:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008998:	b2c8      	uxtb	r0, r1
 800899a:	280e      	cmp	r0, #14
 800899c:	d939      	bls.n	8008a12 <_scanf_float+0xda>
 800899e:	b11f      	cbz	r7, 80089a8 <_scanf_float+0x70>
 80089a0:	6823      	ldr	r3, [r4, #0]
 80089a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089a6:	6023      	str	r3, [r4, #0]
 80089a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089ac:	f1ba 0f01 	cmp.w	sl, #1
 80089b0:	f200 8114 	bhi.w	8008bdc <_scanf_float+0x2a4>
 80089b4:	9b01      	ldr	r3, [sp, #4]
 80089b6:	429e      	cmp	r6, r3
 80089b8:	f200 8105 	bhi.w	8008bc6 <_scanf_float+0x28e>
 80089bc:	2001      	movs	r0, #1
 80089be:	b007      	add	sp, #28
 80089c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80089c8:	2a0d      	cmp	r2, #13
 80089ca:	d8e8      	bhi.n	800899e <_scanf_float+0x66>
 80089cc:	a101      	add	r1, pc, #4	@ (adr r1, 80089d4 <_scanf_float+0x9c>)
 80089ce:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80089d2:	bf00      	nop
 80089d4:	08008b1d 	.word	0x08008b1d
 80089d8:	0800899f 	.word	0x0800899f
 80089dc:	0800899f 	.word	0x0800899f
 80089e0:	0800899f 	.word	0x0800899f
 80089e4:	08008b79 	.word	0x08008b79
 80089e8:	08008b53 	.word	0x08008b53
 80089ec:	0800899f 	.word	0x0800899f
 80089f0:	0800899f 	.word	0x0800899f
 80089f4:	08008b2b 	.word	0x08008b2b
 80089f8:	0800899f 	.word	0x0800899f
 80089fc:	0800899f 	.word	0x0800899f
 8008a00:	0800899f 	.word	0x0800899f
 8008a04:	0800899f 	.word	0x0800899f
 8008a08:	08008ae7 	.word	0x08008ae7
 8008a0c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008a10:	e7da      	b.n	80089c8 <_scanf_float+0x90>
 8008a12:	290e      	cmp	r1, #14
 8008a14:	d8c3      	bhi.n	800899e <_scanf_float+0x66>
 8008a16:	a001      	add	r0, pc, #4	@ (adr r0, 8008a1c <_scanf_float+0xe4>)
 8008a18:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008a1c:	08008ad7 	.word	0x08008ad7
 8008a20:	0800899f 	.word	0x0800899f
 8008a24:	08008ad7 	.word	0x08008ad7
 8008a28:	08008b67 	.word	0x08008b67
 8008a2c:	0800899f 	.word	0x0800899f
 8008a30:	08008a79 	.word	0x08008a79
 8008a34:	08008abd 	.word	0x08008abd
 8008a38:	08008abd 	.word	0x08008abd
 8008a3c:	08008abd 	.word	0x08008abd
 8008a40:	08008abd 	.word	0x08008abd
 8008a44:	08008abd 	.word	0x08008abd
 8008a48:	08008abd 	.word	0x08008abd
 8008a4c:	08008abd 	.word	0x08008abd
 8008a50:	08008abd 	.word	0x08008abd
 8008a54:	08008abd 	.word	0x08008abd
 8008a58:	2b6e      	cmp	r3, #110	@ 0x6e
 8008a5a:	d809      	bhi.n	8008a70 <_scanf_float+0x138>
 8008a5c:	2b60      	cmp	r3, #96	@ 0x60
 8008a5e:	d8b1      	bhi.n	80089c4 <_scanf_float+0x8c>
 8008a60:	2b54      	cmp	r3, #84	@ 0x54
 8008a62:	d07b      	beq.n	8008b5c <_scanf_float+0x224>
 8008a64:	2b59      	cmp	r3, #89	@ 0x59
 8008a66:	d19a      	bne.n	800899e <_scanf_float+0x66>
 8008a68:	2d07      	cmp	r5, #7
 8008a6a:	d198      	bne.n	800899e <_scanf_float+0x66>
 8008a6c:	2508      	movs	r5, #8
 8008a6e:	e02f      	b.n	8008ad0 <_scanf_float+0x198>
 8008a70:	2b74      	cmp	r3, #116	@ 0x74
 8008a72:	d073      	beq.n	8008b5c <_scanf_float+0x224>
 8008a74:	2b79      	cmp	r3, #121	@ 0x79
 8008a76:	e7f6      	b.n	8008a66 <_scanf_float+0x12e>
 8008a78:	6821      	ldr	r1, [r4, #0]
 8008a7a:	05c8      	lsls	r0, r1, #23
 8008a7c:	d51e      	bpl.n	8008abc <_scanf_float+0x184>
 8008a7e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008a82:	6021      	str	r1, [r4, #0]
 8008a84:	3701      	adds	r7, #1
 8008a86:	f1bb 0f00 	cmp.w	fp, #0
 8008a8a:	d003      	beq.n	8008a94 <_scanf_float+0x15c>
 8008a8c:	3201      	adds	r2, #1
 8008a8e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008a92:	60a2      	str	r2, [r4, #8]
 8008a94:	68a3      	ldr	r3, [r4, #8]
 8008a96:	3b01      	subs	r3, #1
 8008a98:	60a3      	str	r3, [r4, #8]
 8008a9a:	6923      	ldr	r3, [r4, #16]
 8008a9c:	3301      	adds	r3, #1
 8008a9e:	6123      	str	r3, [r4, #16]
 8008aa0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f8c9 3004 	str.w	r3, [r9, #4]
 8008aac:	f340 8082 	ble.w	8008bb4 <_scanf_float+0x27c>
 8008ab0:	f8d9 3000 	ldr.w	r3, [r9]
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	f8c9 3000 	str.w	r3, [r9]
 8008aba:	e762      	b.n	8008982 <_scanf_float+0x4a>
 8008abc:	eb1a 0105 	adds.w	r1, sl, r5
 8008ac0:	f47f af6d 	bne.w	800899e <_scanf_float+0x66>
 8008ac4:	6822      	ldr	r2, [r4, #0]
 8008ac6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008aca:	6022      	str	r2, [r4, #0]
 8008acc:	460d      	mov	r5, r1
 8008ace:	468a      	mov	sl, r1
 8008ad0:	f806 3b01 	strb.w	r3, [r6], #1
 8008ad4:	e7de      	b.n	8008a94 <_scanf_float+0x15c>
 8008ad6:	6822      	ldr	r2, [r4, #0]
 8008ad8:	0610      	lsls	r0, r2, #24
 8008ada:	f57f af60 	bpl.w	800899e <_scanf_float+0x66>
 8008ade:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ae2:	6022      	str	r2, [r4, #0]
 8008ae4:	e7f4      	b.n	8008ad0 <_scanf_float+0x198>
 8008ae6:	f1ba 0f00 	cmp.w	sl, #0
 8008aea:	d10c      	bne.n	8008b06 <_scanf_float+0x1ce>
 8008aec:	b977      	cbnz	r7, 8008b0c <_scanf_float+0x1d4>
 8008aee:	6822      	ldr	r2, [r4, #0]
 8008af0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008af4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008af8:	d108      	bne.n	8008b0c <_scanf_float+0x1d4>
 8008afa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008afe:	6022      	str	r2, [r4, #0]
 8008b00:	f04f 0a01 	mov.w	sl, #1
 8008b04:	e7e4      	b.n	8008ad0 <_scanf_float+0x198>
 8008b06:	f1ba 0f02 	cmp.w	sl, #2
 8008b0a:	d050      	beq.n	8008bae <_scanf_float+0x276>
 8008b0c:	2d01      	cmp	r5, #1
 8008b0e:	d002      	beq.n	8008b16 <_scanf_float+0x1de>
 8008b10:	2d04      	cmp	r5, #4
 8008b12:	f47f af44 	bne.w	800899e <_scanf_float+0x66>
 8008b16:	3501      	adds	r5, #1
 8008b18:	b2ed      	uxtb	r5, r5
 8008b1a:	e7d9      	b.n	8008ad0 <_scanf_float+0x198>
 8008b1c:	f1ba 0f01 	cmp.w	sl, #1
 8008b20:	f47f af3d 	bne.w	800899e <_scanf_float+0x66>
 8008b24:	f04f 0a02 	mov.w	sl, #2
 8008b28:	e7d2      	b.n	8008ad0 <_scanf_float+0x198>
 8008b2a:	b975      	cbnz	r5, 8008b4a <_scanf_float+0x212>
 8008b2c:	2f00      	cmp	r7, #0
 8008b2e:	f47f af37 	bne.w	80089a0 <_scanf_float+0x68>
 8008b32:	6822      	ldr	r2, [r4, #0]
 8008b34:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008b38:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008b3c:	f040 8103 	bne.w	8008d46 <_scanf_float+0x40e>
 8008b40:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008b44:	6022      	str	r2, [r4, #0]
 8008b46:	2501      	movs	r5, #1
 8008b48:	e7c2      	b.n	8008ad0 <_scanf_float+0x198>
 8008b4a:	2d03      	cmp	r5, #3
 8008b4c:	d0e3      	beq.n	8008b16 <_scanf_float+0x1de>
 8008b4e:	2d05      	cmp	r5, #5
 8008b50:	e7df      	b.n	8008b12 <_scanf_float+0x1da>
 8008b52:	2d02      	cmp	r5, #2
 8008b54:	f47f af23 	bne.w	800899e <_scanf_float+0x66>
 8008b58:	2503      	movs	r5, #3
 8008b5a:	e7b9      	b.n	8008ad0 <_scanf_float+0x198>
 8008b5c:	2d06      	cmp	r5, #6
 8008b5e:	f47f af1e 	bne.w	800899e <_scanf_float+0x66>
 8008b62:	2507      	movs	r5, #7
 8008b64:	e7b4      	b.n	8008ad0 <_scanf_float+0x198>
 8008b66:	6822      	ldr	r2, [r4, #0]
 8008b68:	0591      	lsls	r1, r2, #22
 8008b6a:	f57f af18 	bpl.w	800899e <_scanf_float+0x66>
 8008b6e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008b72:	6022      	str	r2, [r4, #0]
 8008b74:	9702      	str	r7, [sp, #8]
 8008b76:	e7ab      	b.n	8008ad0 <_scanf_float+0x198>
 8008b78:	6822      	ldr	r2, [r4, #0]
 8008b7a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008b7e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008b82:	d005      	beq.n	8008b90 <_scanf_float+0x258>
 8008b84:	0550      	lsls	r0, r2, #21
 8008b86:	f57f af0a 	bpl.w	800899e <_scanf_float+0x66>
 8008b8a:	2f00      	cmp	r7, #0
 8008b8c:	f000 80db 	beq.w	8008d46 <_scanf_float+0x40e>
 8008b90:	0591      	lsls	r1, r2, #22
 8008b92:	bf58      	it	pl
 8008b94:	9902      	ldrpl	r1, [sp, #8]
 8008b96:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008b9a:	bf58      	it	pl
 8008b9c:	1a79      	subpl	r1, r7, r1
 8008b9e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008ba2:	bf58      	it	pl
 8008ba4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008ba8:	6022      	str	r2, [r4, #0]
 8008baa:	2700      	movs	r7, #0
 8008bac:	e790      	b.n	8008ad0 <_scanf_float+0x198>
 8008bae:	f04f 0a03 	mov.w	sl, #3
 8008bb2:	e78d      	b.n	8008ad0 <_scanf_float+0x198>
 8008bb4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008bb8:	4649      	mov	r1, r9
 8008bba:	4640      	mov	r0, r8
 8008bbc:	4798      	blx	r3
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	f43f aedf 	beq.w	8008982 <_scanf_float+0x4a>
 8008bc4:	e6eb      	b.n	800899e <_scanf_float+0x66>
 8008bc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008bca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008bce:	464a      	mov	r2, r9
 8008bd0:	4640      	mov	r0, r8
 8008bd2:	4798      	blx	r3
 8008bd4:	6923      	ldr	r3, [r4, #16]
 8008bd6:	3b01      	subs	r3, #1
 8008bd8:	6123      	str	r3, [r4, #16]
 8008bda:	e6eb      	b.n	80089b4 <_scanf_float+0x7c>
 8008bdc:	1e6b      	subs	r3, r5, #1
 8008bde:	2b06      	cmp	r3, #6
 8008be0:	d824      	bhi.n	8008c2c <_scanf_float+0x2f4>
 8008be2:	2d02      	cmp	r5, #2
 8008be4:	d836      	bhi.n	8008c54 <_scanf_float+0x31c>
 8008be6:	9b01      	ldr	r3, [sp, #4]
 8008be8:	429e      	cmp	r6, r3
 8008bea:	f67f aee7 	bls.w	80089bc <_scanf_float+0x84>
 8008bee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008bf2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008bf6:	464a      	mov	r2, r9
 8008bf8:	4640      	mov	r0, r8
 8008bfa:	4798      	blx	r3
 8008bfc:	6923      	ldr	r3, [r4, #16]
 8008bfe:	3b01      	subs	r3, #1
 8008c00:	6123      	str	r3, [r4, #16]
 8008c02:	e7f0      	b.n	8008be6 <_scanf_float+0x2ae>
 8008c04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c08:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008c0c:	464a      	mov	r2, r9
 8008c0e:	4640      	mov	r0, r8
 8008c10:	4798      	blx	r3
 8008c12:	6923      	ldr	r3, [r4, #16]
 8008c14:	3b01      	subs	r3, #1
 8008c16:	6123      	str	r3, [r4, #16]
 8008c18:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c1c:	fa5f fa8a 	uxtb.w	sl, sl
 8008c20:	f1ba 0f02 	cmp.w	sl, #2
 8008c24:	d1ee      	bne.n	8008c04 <_scanf_float+0x2cc>
 8008c26:	3d03      	subs	r5, #3
 8008c28:	b2ed      	uxtb	r5, r5
 8008c2a:	1b76      	subs	r6, r6, r5
 8008c2c:	6823      	ldr	r3, [r4, #0]
 8008c2e:	05da      	lsls	r2, r3, #23
 8008c30:	d530      	bpl.n	8008c94 <_scanf_float+0x35c>
 8008c32:	055b      	lsls	r3, r3, #21
 8008c34:	d511      	bpl.n	8008c5a <_scanf_float+0x322>
 8008c36:	9b01      	ldr	r3, [sp, #4]
 8008c38:	429e      	cmp	r6, r3
 8008c3a:	f67f aebf 	bls.w	80089bc <_scanf_float+0x84>
 8008c3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c46:	464a      	mov	r2, r9
 8008c48:	4640      	mov	r0, r8
 8008c4a:	4798      	blx	r3
 8008c4c:	6923      	ldr	r3, [r4, #16]
 8008c4e:	3b01      	subs	r3, #1
 8008c50:	6123      	str	r3, [r4, #16]
 8008c52:	e7f0      	b.n	8008c36 <_scanf_float+0x2fe>
 8008c54:	46aa      	mov	sl, r5
 8008c56:	46b3      	mov	fp, r6
 8008c58:	e7de      	b.n	8008c18 <_scanf_float+0x2e0>
 8008c5a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008c5e:	6923      	ldr	r3, [r4, #16]
 8008c60:	2965      	cmp	r1, #101	@ 0x65
 8008c62:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c66:	f106 35ff 	add.w	r5, r6, #4294967295
 8008c6a:	6123      	str	r3, [r4, #16]
 8008c6c:	d00c      	beq.n	8008c88 <_scanf_float+0x350>
 8008c6e:	2945      	cmp	r1, #69	@ 0x45
 8008c70:	d00a      	beq.n	8008c88 <_scanf_float+0x350>
 8008c72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c76:	464a      	mov	r2, r9
 8008c78:	4640      	mov	r0, r8
 8008c7a:	4798      	blx	r3
 8008c7c:	6923      	ldr	r3, [r4, #16]
 8008c7e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008c82:	3b01      	subs	r3, #1
 8008c84:	1eb5      	subs	r5, r6, #2
 8008c86:	6123      	str	r3, [r4, #16]
 8008c88:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c8c:	464a      	mov	r2, r9
 8008c8e:	4640      	mov	r0, r8
 8008c90:	4798      	blx	r3
 8008c92:	462e      	mov	r6, r5
 8008c94:	6822      	ldr	r2, [r4, #0]
 8008c96:	f012 0210 	ands.w	r2, r2, #16
 8008c9a:	d001      	beq.n	8008ca0 <_scanf_float+0x368>
 8008c9c:	2000      	movs	r0, #0
 8008c9e:	e68e      	b.n	80089be <_scanf_float+0x86>
 8008ca0:	7032      	strb	r2, [r6, #0]
 8008ca2:	6823      	ldr	r3, [r4, #0]
 8008ca4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cac:	d125      	bne.n	8008cfa <_scanf_float+0x3c2>
 8008cae:	9b02      	ldr	r3, [sp, #8]
 8008cb0:	429f      	cmp	r7, r3
 8008cb2:	d00a      	beq.n	8008cca <_scanf_float+0x392>
 8008cb4:	1bda      	subs	r2, r3, r7
 8008cb6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008cba:	429e      	cmp	r6, r3
 8008cbc:	bf28      	it	cs
 8008cbe:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008cc2:	4922      	ldr	r1, [pc, #136]	@ (8008d4c <_scanf_float+0x414>)
 8008cc4:	4630      	mov	r0, r6
 8008cc6:	f000 f907 	bl	8008ed8 <siprintf>
 8008cca:	9901      	ldr	r1, [sp, #4]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	4640      	mov	r0, r8
 8008cd0:	f002 fbf2 	bl	800b4b8 <_strtod_r>
 8008cd4:	9b03      	ldr	r3, [sp, #12]
 8008cd6:	6821      	ldr	r1, [r4, #0]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f011 0f02 	tst.w	r1, #2
 8008cde:	ec57 6b10 	vmov	r6, r7, d0
 8008ce2:	f103 0204 	add.w	r2, r3, #4
 8008ce6:	d015      	beq.n	8008d14 <_scanf_float+0x3dc>
 8008ce8:	9903      	ldr	r1, [sp, #12]
 8008cea:	600a      	str	r2, [r1, #0]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	e9c3 6700 	strd	r6, r7, [r3]
 8008cf2:	68e3      	ldr	r3, [r4, #12]
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	60e3      	str	r3, [r4, #12]
 8008cf8:	e7d0      	b.n	8008c9c <_scanf_float+0x364>
 8008cfa:	9b04      	ldr	r3, [sp, #16]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d0e4      	beq.n	8008cca <_scanf_float+0x392>
 8008d00:	9905      	ldr	r1, [sp, #20]
 8008d02:	230a      	movs	r3, #10
 8008d04:	3101      	adds	r1, #1
 8008d06:	4640      	mov	r0, r8
 8008d08:	f002 fc56 	bl	800b5b8 <_strtol_r>
 8008d0c:	9b04      	ldr	r3, [sp, #16]
 8008d0e:	9e05      	ldr	r6, [sp, #20]
 8008d10:	1ac2      	subs	r2, r0, r3
 8008d12:	e7d0      	b.n	8008cb6 <_scanf_float+0x37e>
 8008d14:	f011 0f04 	tst.w	r1, #4
 8008d18:	9903      	ldr	r1, [sp, #12]
 8008d1a:	600a      	str	r2, [r1, #0]
 8008d1c:	d1e6      	bne.n	8008cec <_scanf_float+0x3b4>
 8008d1e:	681d      	ldr	r5, [r3, #0]
 8008d20:	4632      	mov	r2, r6
 8008d22:	463b      	mov	r3, r7
 8008d24:	4630      	mov	r0, r6
 8008d26:	4639      	mov	r1, r7
 8008d28:	f7f7 ff08 	bl	8000b3c <__aeabi_dcmpun>
 8008d2c:	b128      	cbz	r0, 8008d3a <_scanf_float+0x402>
 8008d2e:	4808      	ldr	r0, [pc, #32]	@ (8008d50 <_scanf_float+0x418>)
 8008d30:	f000 fa6a 	bl	8009208 <nanf>
 8008d34:	ed85 0a00 	vstr	s0, [r5]
 8008d38:	e7db      	b.n	8008cf2 <_scanf_float+0x3ba>
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	4639      	mov	r1, r7
 8008d3e:	f7f7 ff5b 	bl	8000bf8 <__aeabi_d2f>
 8008d42:	6028      	str	r0, [r5, #0]
 8008d44:	e7d5      	b.n	8008cf2 <_scanf_float+0x3ba>
 8008d46:	2700      	movs	r7, #0
 8008d48:	e62e      	b.n	80089a8 <_scanf_float+0x70>
 8008d4a:	bf00      	nop
 8008d4c:	0800c65c 	.word	0x0800c65c
 8008d50:	0800c79d 	.word	0x0800c79d

08008d54 <std>:
 8008d54:	2300      	movs	r3, #0
 8008d56:	b510      	push	{r4, lr}
 8008d58:	4604      	mov	r4, r0
 8008d5a:	e9c0 3300 	strd	r3, r3, [r0]
 8008d5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d62:	6083      	str	r3, [r0, #8]
 8008d64:	8181      	strh	r1, [r0, #12]
 8008d66:	6643      	str	r3, [r0, #100]	@ 0x64
 8008d68:	81c2      	strh	r2, [r0, #14]
 8008d6a:	6183      	str	r3, [r0, #24]
 8008d6c:	4619      	mov	r1, r3
 8008d6e:	2208      	movs	r2, #8
 8008d70:	305c      	adds	r0, #92	@ 0x5c
 8008d72:	f000 f9ab 	bl	80090cc <memset>
 8008d76:	4b0d      	ldr	r3, [pc, #52]	@ (8008dac <std+0x58>)
 8008d78:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8008db0 <std+0x5c>)
 8008d7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8008db4 <std+0x60>)
 8008d80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008d82:	4b0d      	ldr	r3, [pc, #52]	@ (8008db8 <std+0x64>)
 8008d84:	6323      	str	r3, [r4, #48]	@ 0x30
 8008d86:	4b0d      	ldr	r3, [pc, #52]	@ (8008dbc <std+0x68>)
 8008d88:	6224      	str	r4, [r4, #32]
 8008d8a:	429c      	cmp	r4, r3
 8008d8c:	d006      	beq.n	8008d9c <std+0x48>
 8008d8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008d92:	4294      	cmp	r4, r2
 8008d94:	d002      	beq.n	8008d9c <std+0x48>
 8008d96:	33d0      	adds	r3, #208	@ 0xd0
 8008d98:	429c      	cmp	r4, r3
 8008d9a:	d105      	bne.n	8008da8 <std+0x54>
 8008d9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008da4:	f000 ba1e 	b.w	80091e4 <__retarget_lock_init_recursive>
 8008da8:	bd10      	pop	{r4, pc}
 8008daa:	bf00      	nop
 8008dac:	08008f1d 	.word	0x08008f1d
 8008db0:	08008f3f 	.word	0x08008f3f
 8008db4:	08008f77 	.word	0x08008f77
 8008db8:	08008f9b 	.word	0x08008f9b
 8008dbc:	200005e0 	.word	0x200005e0

08008dc0 <stdio_exit_handler>:
 8008dc0:	4a02      	ldr	r2, [pc, #8]	@ (8008dcc <stdio_exit_handler+0xc>)
 8008dc2:	4903      	ldr	r1, [pc, #12]	@ (8008dd0 <stdio_exit_handler+0x10>)
 8008dc4:	4803      	ldr	r0, [pc, #12]	@ (8008dd4 <stdio_exit_handler+0x14>)
 8008dc6:	f000 b869 	b.w	8008e9c <_fwalk_sglue>
 8008dca:	bf00      	nop
 8008dcc:	2000000c 	.word	0x2000000c
 8008dd0:	0800bbf9 	.word	0x0800bbf9
 8008dd4:	2000001c 	.word	0x2000001c

08008dd8 <cleanup_stdio>:
 8008dd8:	6841      	ldr	r1, [r0, #4]
 8008dda:	4b0c      	ldr	r3, [pc, #48]	@ (8008e0c <cleanup_stdio+0x34>)
 8008ddc:	4299      	cmp	r1, r3
 8008dde:	b510      	push	{r4, lr}
 8008de0:	4604      	mov	r4, r0
 8008de2:	d001      	beq.n	8008de8 <cleanup_stdio+0x10>
 8008de4:	f002 ff08 	bl	800bbf8 <_fflush_r>
 8008de8:	68a1      	ldr	r1, [r4, #8]
 8008dea:	4b09      	ldr	r3, [pc, #36]	@ (8008e10 <cleanup_stdio+0x38>)
 8008dec:	4299      	cmp	r1, r3
 8008dee:	d002      	beq.n	8008df6 <cleanup_stdio+0x1e>
 8008df0:	4620      	mov	r0, r4
 8008df2:	f002 ff01 	bl	800bbf8 <_fflush_r>
 8008df6:	68e1      	ldr	r1, [r4, #12]
 8008df8:	4b06      	ldr	r3, [pc, #24]	@ (8008e14 <cleanup_stdio+0x3c>)
 8008dfa:	4299      	cmp	r1, r3
 8008dfc:	d004      	beq.n	8008e08 <cleanup_stdio+0x30>
 8008dfe:	4620      	mov	r0, r4
 8008e00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e04:	f002 bef8 	b.w	800bbf8 <_fflush_r>
 8008e08:	bd10      	pop	{r4, pc}
 8008e0a:	bf00      	nop
 8008e0c:	200005e0 	.word	0x200005e0
 8008e10:	20000648 	.word	0x20000648
 8008e14:	200006b0 	.word	0x200006b0

08008e18 <global_stdio_init.part.0>:
 8008e18:	b510      	push	{r4, lr}
 8008e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8008e48 <global_stdio_init.part.0+0x30>)
 8008e1c:	4c0b      	ldr	r4, [pc, #44]	@ (8008e4c <global_stdio_init.part.0+0x34>)
 8008e1e:	4a0c      	ldr	r2, [pc, #48]	@ (8008e50 <global_stdio_init.part.0+0x38>)
 8008e20:	601a      	str	r2, [r3, #0]
 8008e22:	4620      	mov	r0, r4
 8008e24:	2200      	movs	r2, #0
 8008e26:	2104      	movs	r1, #4
 8008e28:	f7ff ff94 	bl	8008d54 <std>
 8008e2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008e30:	2201      	movs	r2, #1
 8008e32:	2109      	movs	r1, #9
 8008e34:	f7ff ff8e 	bl	8008d54 <std>
 8008e38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008e3c:	2202      	movs	r2, #2
 8008e3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e42:	2112      	movs	r1, #18
 8008e44:	f7ff bf86 	b.w	8008d54 <std>
 8008e48:	20000718 	.word	0x20000718
 8008e4c:	200005e0 	.word	0x200005e0
 8008e50:	08008dc1 	.word	0x08008dc1

08008e54 <__sfp_lock_acquire>:
 8008e54:	4801      	ldr	r0, [pc, #4]	@ (8008e5c <__sfp_lock_acquire+0x8>)
 8008e56:	f000 b9c6 	b.w	80091e6 <__retarget_lock_acquire_recursive>
 8008e5a:	bf00      	nop
 8008e5c:	20000721 	.word	0x20000721

08008e60 <__sfp_lock_release>:
 8008e60:	4801      	ldr	r0, [pc, #4]	@ (8008e68 <__sfp_lock_release+0x8>)
 8008e62:	f000 b9c1 	b.w	80091e8 <__retarget_lock_release_recursive>
 8008e66:	bf00      	nop
 8008e68:	20000721 	.word	0x20000721

08008e6c <__sinit>:
 8008e6c:	b510      	push	{r4, lr}
 8008e6e:	4604      	mov	r4, r0
 8008e70:	f7ff fff0 	bl	8008e54 <__sfp_lock_acquire>
 8008e74:	6a23      	ldr	r3, [r4, #32]
 8008e76:	b11b      	cbz	r3, 8008e80 <__sinit+0x14>
 8008e78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e7c:	f7ff bff0 	b.w	8008e60 <__sfp_lock_release>
 8008e80:	4b04      	ldr	r3, [pc, #16]	@ (8008e94 <__sinit+0x28>)
 8008e82:	6223      	str	r3, [r4, #32]
 8008e84:	4b04      	ldr	r3, [pc, #16]	@ (8008e98 <__sinit+0x2c>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d1f5      	bne.n	8008e78 <__sinit+0xc>
 8008e8c:	f7ff ffc4 	bl	8008e18 <global_stdio_init.part.0>
 8008e90:	e7f2      	b.n	8008e78 <__sinit+0xc>
 8008e92:	bf00      	nop
 8008e94:	08008dd9 	.word	0x08008dd9
 8008e98:	20000718 	.word	0x20000718

08008e9c <_fwalk_sglue>:
 8008e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ea0:	4607      	mov	r7, r0
 8008ea2:	4688      	mov	r8, r1
 8008ea4:	4614      	mov	r4, r2
 8008ea6:	2600      	movs	r6, #0
 8008ea8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008eac:	f1b9 0901 	subs.w	r9, r9, #1
 8008eb0:	d505      	bpl.n	8008ebe <_fwalk_sglue+0x22>
 8008eb2:	6824      	ldr	r4, [r4, #0]
 8008eb4:	2c00      	cmp	r4, #0
 8008eb6:	d1f7      	bne.n	8008ea8 <_fwalk_sglue+0xc>
 8008eb8:	4630      	mov	r0, r6
 8008eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ebe:	89ab      	ldrh	r3, [r5, #12]
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d907      	bls.n	8008ed4 <_fwalk_sglue+0x38>
 8008ec4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	d003      	beq.n	8008ed4 <_fwalk_sglue+0x38>
 8008ecc:	4629      	mov	r1, r5
 8008ece:	4638      	mov	r0, r7
 8008ed0:	47c0      	blx	r8
 8008ed2:	4306      	orrs	r6, r0
 8008ed4:	3568      	adds	r5, #104	@ 0x68
 8008ed6:	e7e9      	b.n	8008eac <_fwalk_sglue+0x10>

08008ed8 <siprintf>:
 8008ed8:	b40e      	push	{r1, r2, r3}
 8008eda:	b510      	push	{r4, lr}
 8008edc:	b09d      	sub	sp, #116	@ 0x74
 8008ede:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008ee0:	9002      	str	r0, [sp, #8]
 8008ee2:	9006      	str	r0, [sp, #24]
 8008ee4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008ee8:	480a      	ldr	r0, [pc, #40]	@ (8008f14 <siprintf+0x3c>)
 8008eea:	9107      	str	r1, [sp, #28]
 8008eec:	9104      	str	r1, [sp, #16]
 8008eee:	490a      	ldr	r1, [pc, #40]	@ (8008f18 <siprintf+0x40>)
 8008ef0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ef4:	9105      	str	r1, [sp, #20]
 8008ef6:	2400      	movs	r4, #0
 8008ef8:	a902      	add	r1, sp, #8
 8008efa:	6800      	ldr	r0, [r0, #0]
 8008efc:	9301      	str	r3, [sp, #4]
 8008efe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008f00:	f002 fbb8 	bl	800b674 <_svfiprintf_r>
 8008f04:	9b02      	ldr	r3, [sp, #8]
 8008f06:	701c      	strb	r4, [r3, #0]
 8008f08:	b01d      	add	sp, #116	@ 0x74
 8008f0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f0e:	b003      	add	sp, #12
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop
 8008f14:	20000018 	.word	0x20000018
 8008f18:	ffff0208 	.word	0xffff0208

08008f1c <__sread>:
 8008f1c:	b510      	push	{r4, lr}
 8008f1e:	460c      	mov	r4, r1
 8008f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f24:	f000 f900 	bl	8009128 <_read_r>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	bfab      	itete	ge
 8008f2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008f2e:	89a3      	ldrhlt	r3, [r4, #12]
 8008f30:	181b      	addge	r3, r3, r0
 8008f32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008f36:	bfac      	ite	ge
 8008f38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008f3a:	81a3      	strhlt	r3, [r4, #12]
 8008f3c:	bd10      	pop	{r4, pc}

08008f3e <__swrite>:
 8008f3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f42:	461f      	mov	r7, r3
 8008f44:	898b      	ldrh	r3, [r1, #12]
 8008f46:	05db      	lsls	r3, r3, #23
 8008f48:	4605      	mov	r5, r0
 8008f4a:	460c      	mov	r4, r1
 8008f4c:	4616      	mov	r6, r2
 8008f4e:	d505      	bpl.n	8008f5c <__swrite+0x1e>
 8008f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f54:	2302      	movs	r3, #2
 8008f56:	2200      	movs	r2, #0
 8008f58:	f000 f8d4 	bl	8009104 <_lseek_r>
 8008f5c:	89a3      	ldrh	r3, [r4, #12]
 8008f5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f66:	81a3      	strh	r3, [r4, #12]
 8008f68:	4632      	mov	r2, r6
 8008f6a:	463b      	mov	r3, r7
 8008f6c:	4628      	mov	r0, r5
 8008f6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f72:	f000 b8fb 	b.w	800916c <_write_r>

08008f76 <__sseek>:
 8008f76:	b510      	push	{r4, lr}
 8008f78:	460c      	mov	r4, r1
 8008f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f7e:	f000 f8c1 	bl	8009104 <_lseek_r>
 8008f82:	1c43      	adds	r3, r0, #1
 8008f84:	89a3      	ldrh	r3, [r4, #12]
 8008f86:	bf15      	itete	ne
 8008f88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008f8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008f8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f92:	81a3      	strheq	r3, [r4, #12]
 8008f94:	bf18      	it	ne
 8008f96:	81a3      	strhne	r3, [r4, #12]
 8008f98:	bd10      	pop	{r4, pc}

08008f9a <__sclose>:
 8008f9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f9e:	f000 b8a1 	b.w	80090e4 <_close_r>

08008fa2 <__swbuf_r>:
 8008fa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fa4:	460e      	mov	r6, r1
 8008fa6:	4614      	mov	r4, r2
 8008fa8:	4605      	mov	r5, r0
 8008faa:	b118      	cbz	r0, 8008fb4 <__swbuf_r+0x12>
 8008fac:	6a03      	ldr	r3, [r0, #32]
 8008fae:	b90b      	cbnz	r3, 8008fb4 <__swbuf_r+0x12>
 8008fb0:	f7ff ff5c 	bl	8008e6c <__sinit>
 8008fb4:	69a3      	ldr	r3, [r4, #24]
 8008fb6:	60a3      	str	r3, [r4, #8]
 8008fb8:	89a3      	ldrh	r3, [r4, #12]
 8008fba:	071a      	lsls	r2, r3, #28
 8008fbc:	d501      	bpl.n	8008fc2 <__swbuf_r+0x20>
 8008fbe:	6923      	ldr	r3, [r4, #16]
 8008fc0:	b943      	cbnz	r3, 8008fd4 <__swbuf_r+0x32>
 8008fc2:	4621      	mov	r1, r4
 8008fc4:	4628      	mov	r0, r5
 8008fc6:	f000 f82b 	bl	8009020 <__swsetup_r>
 8008fca:	b118      	cbz	r0, 8008fd4 <__swbuf_r+0x32>
 8008fcc:	f04f 37ff 	mov.w	r7, #4294967295
 8008fd0:	4638      	mov	r0, r7
 8008fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fd4:	6823      	ldr	r3, [r4, #0]
 8008fd6:	6922      	ldr	r2, [r4, #16]
 8008fd8:	1a98      	subs	r0, r3, r2
 8008fda:	6963      	ldr	r3, [r4, #20]
 8008fdc:	b2f6      	uxtb	r6, r6
 8008fde:	4283      	cmp	r3, r0
 8008fe0:	4637      	mov	r7, r6
 8008fe2:	dc05      	bgt.n	8008ff0 <__swbuf_r+0x4e>
 8008fe4:	4621      	mov	r1, r4
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	f002 fe06 	bl	800bbf8 <_fflush_r>
 8008fec:	2800      	cmp	r0, #0
 8008fee:	d1ed      	bne.n	8008fcc <__swbuf_r+0x2a>
 8008ff0:	68a3      	ldr	r3, [r4, #8]
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	60a3      	str	r3, [r4, #8]
 8008ff6:	6823      	ldr	r3, [r4, #0]
 8008ff8:	1c5a      	adds	r2, r3, #1
 8008ffa:	6022      	str	r2, [r4, #0]
 8008ffc:	701e      	strb	r6, [r3, #0]
 8008ffe:	6962      	ldr	r2, [r4, #20]
 8009000:	1c43      	adds	r3, r0, #1
 8009002:	429a      	cmp	r2, r3
 8009004:	d004      	beq.n	8009010 <__swbuf_r+0x6e>
 8009006:	89a3      	ldrh	r3, [r4, #12]
 8009008:	07db      	lsls	r3, r3, #31
 800900a:	d5e1      	bpl.n	8008fd0 <__swbuf_r+0x2e>
 800900c:	2e0a      	cmp	r6, #10
 800900e:	d1df      	bne.n	8008fd0 <__swbuf_r+0x2e>
 8009010:	4621      	mov	r1, r4
 8009012:	4628      	mov	r0, r5
 8009014:	f002 fdf0 	bl	800bbf8 <_fflush_r>
 8009018:	2800      	cmp	r0, #0
 800901a:	d0d9      	beq.n	8008fd0 <__swbuf_r+0x2e>
 800901c:	e7d6      	b.n	8008fcc <__swbuf_r+0x2a>
	...

08009020 <__swsetup_r>:
 8009020:	b538      	push	{r3, r4, r5, lr}
 8009022:	4b29      	ldr	r3, [pc, #164]	@ (80090c8 <__swsetup_r+0xa8>)
 8009024:	4605      	mov	r5, r0
 8009026:	6818      	ldr	r0, [r3, #0]
 8009028:	460c      	mov	r4, r1
 800902a:	b118      	cbz	r0, 8009034 <__swsetup_r+0x14>
 800902c:	6a03      	ldr	r3, [r0, #32]
 800902e:	b90b      	cbnz	r3, 8009034 <__swsetup_r+0x14>
 8009030:	f7ff ff1c 	bl	8008e6c <__sinit>
 8009034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009038:	0719      	lsls	r1, r3, #28
 800903a:	d422      	bmi.n	8009082 <__swsetup_r+0x62>
 800903c:	06da      	lsls	r2, r3, #27
 800903e:	d407      	bmi.n	8009050 <__swsetup_r+0x30>
 8009040:	2209      	movs	r2, #9
 8009042:	602a      	str	r2, [r5, #0]
 8009044:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009048:	81a3      	strh	r3, [r4, #12]
 800904a:	f04f 30ff 	mov.w	r0, #4294967295
 800904e:	e033      	b.n	80090b8 <__swsetup_r+0x98>
 8009050:	0758      	lsls	r0, r3, #29
 8009052:	d512      	bpl.n	800907a <__swsetup_r+0x5a>
 8009054:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009056:	b141      	cbz	r1, 800906a <__swsetup_r+0x4a>
 8009058:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800905c:	4299      	cmp	r1, r3
 800905e:	d002      	beq.n	8009066 <__swsetup_r+0x46>
 8009060:	4628      	mov	r0, r5
 8009062:	f000 ff31 	bl	8009ec8 <_free_r>
 8009066:	2300      	movs	r3, #0
 8009068:	6363      	str	r3, [r4, #52]	@ 0x34
 800906a:	89a3      	ldrh	r3, [r4, #12]
 800906c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009070:	81a3      	strh	r3, [r4, #12]
 8009072:	2300      	movs	r3, #0
 8009074:	6063      	str	r3, [r4, #4]
 8009076:	6923      	ldr	r3, [r4, #16]
 8009078:	6023      	str	r3, [r4, #0]
 800907a:	89a3      	ldrh	r3, [r4, #12]
 800907c:	f043 0308 	orr.w	r3, r3, #8
 8009080:	81a3      	strh	r3, [r4, #12]
 8009082:	6923      	ldr	r3, [r4, #16]
 8009084:	b94b      	cbnz	r3, 800909a <__swsetup_r+0x7a>
 8009086:	89a3      	ldrh	r3, [r4, #12]
 8009088:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800908c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009090:	d003      	beq.n	800909a <__swsetup_r+0x7a>
 8009092:	4621      	mov	r1, r4
 8009094:	4628      	mov	r0, r5
 8009096:	f002 fdfd 	bl	800bc94 <__smakebuf_r>
 800909a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800909e:	f013 0201 	ands.w	r2, r3, #1
 80090a2:	d00a      	beq.n	80090ba <__swsetup_r+0x9a>
 80090a4:	2200      	movs	r2, #0
 80090a6:	60a2      	str	r2, [r4, #8]
 80090a8:	6962      	ldr	r2, [r4, #20]
 80090aa:	4252      	negs	r2, r2
 80090ac:	61a2      	str	r2, [r4, #24]
 80090ae:	6922      	ldr	r2, [r4, #16]
 80090b0:	b942      	cbnz	r2, 80090c4 <__swsetup_r+0xa4>
 80090b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80090b6:	d1c5      	bne.n	8009044 <__swsetup_r+0x24>
 80090b8:	bd38      	pop	{r3, r4, r5, pc}
 80090ba:	0799      	lsls	r1, r3, #30
 80090bc:	bf58      	it	pl
 80090be:	6962      	ldrpl	r2, [r4, #20]
 80090c0:	60a2      	str	r2, [r4, #8]
 80090c2:	e7f4      	b.n	80090ae <__swsetup_r+0x8e>
 80090c4:	2000      	movs	r0, #0
 80090c6:	e7f7      	b.n	80090b8 <__swsetup_r+0x98>
 80090c8:	20000018 	.word	0x20000018

080090cc <memset>:
 80090cc:	4402      	add	r2, r0
 80090ce:	4603      	mov	r3, r0
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d100      	bne.n	80090d6 <memset+0xa>
 80090d4:	4770      	bx	lr
 80090d6:	f803 1b01 	strb.w	r1, [r3], #1
 80090da:	e7f9      	b.n	80090d0 <memset+0x4>

080090dc <_localeconv_r>:
 80090dc:	4800      	ldr	r0, [pc, #0]	@ (80090e0 <_localeconv_r+0x4>)
 80090de:	4770      	bx	lr
 80090e0:	20000158 	.word	0x20000158

080090e4 <_close_r>:
 80090e4:	b538      	push	{r3, r4, r5, lr}
 80090e6:	4d06      	ldr	r5, [pc, #24]	@ (8009100 <_close_r+0x1c>)
 80090e8:	2300      	movs	r3, #0
 80090ea:	4604      	mov	r4, r0
 80090ec:	4608      	mov	r0, r1
 80090ee:	602b      	str	r3, [r5, #0]
 80090f0:	f7f9 f85c 	bl	80021ac <_close>
 80090f4:	1c43      	adds	r3, r0, #1
 80090f6:	d102      	bne.n	80090fe <_close_r+0x1a>
 80090f8:	682b      	ldr	r3, [r5, #0]
 80090fa:	b103      	cbz	r3, 80090fe <_close_r+0x1a>
 80090fc:	6023      	str	r3, [r4, #0]
 80090fe:	bd38      	pop	{r3, r4, r5, pc}
 8009100:	2000071c 	.word	0x2000071c

08009104 <_lseek_r>:
 8009104:	b538      	push	{r3, r4, r5, lr}
 8009106:	4d07      	ldr	r5, [pc, #28]	@ (8009124 <_lseek_r+0x20>)
 8009108:	4604      	mov	r4, r0
 800910a:	4608      	mov	r0, r1
 800910c:	4611      	mov	r1, r2
 800910e:	2200      	movs	r2, #0
 8009110:	602a      	str	r2, [r5, #0]
 8009112:	461a      	mov	r2, r3
 8009114:	f7f9 f871 	bl	80021fa <_lseek>
 8009118:	1c43      	adds	r3, r0, #1
 800911a:	d102      	bne.n	8009122 <_lseek_r+0x1e>
 800911c:	682b      	ldr	r3, [r5, #0]
 800911e:	b103      	cbz	r3, 8009122 <_lseek_r+0x1e>
 8009120:	6023      	str	r3, [r4, #0]
 8009122:	bd38      	pop	{r3, r4, r5, pc}
 8009124:	2000071c 	.word	0x2000071c

08009128 <_read_r>:
 8009128:	b538      	push	{r3, r4, r5, lr}
 800912a:	4d07      	ldr	r5, [pc, #28]	@ (8009148 <_read_r+0x20>)
 800912c:	4604      	mov	r4, r0
 800912e:	4608      	mov	r0, r1
 8009130:	4611      	mov	r1, r2
 8009132:	2200      	movs	r2, #0
 8009134:	602a      	str	r2, [r5, #0]
 8009136:	461a      	mov	r2, r3
 8009138:	f7f8 ffff 	bl	800213a <_read>
 800913c:	1c43      	adds	r3, r0, #1
 800913e:	d102      	bne.n	8009146 <_read_r+0x1e>
 8009140:	682b      	ldr	r3, [r5, #0]
 8009142:	b103      	cbz	r3, 8009146 <_read_r+0x1e>
 8009144:	6023      	str	r3, [r4, #0]
 8009146:	bd38      	pop	{r3, r4, r5, pc}
 8009148:	2000071c 	.word	0x2000071c

0800914c <_sbrk_r>:
 800914c:	b538      	push	{r3, r4, r5, lr}
 800914e:	4d06      	ldr	r5, [pc, #24]	@ (8009168 <_sbrk_r+0x1c>)
 8009150:	2300      	movs	r3, #0
 8009152:	4604      	mov	r4, r0
 8009154:	4608      	mov	r0, r1
 8009156:	602b      	str	r3, [r5, #0]
 8009158:	f7f9 f85c 	bl	8002214 <_sbrk>
 800915c:	1c43      	adds	r3, r0, #1
 800915e:	d102      	bne.n	8009166 <_sbrk_r+0x1a>
 8009160:	682b      	ldr	r3, [r5, #0]
 8009162:	b103      	cbz	r3, 8009166 <_sbrk_r+0x1a>
 8009164:	6023      	str	r3, [r4, #0]
 8009166:	bd38      	pop	{r3, r4, r5, pc}
 8009168:	2000071c 	.word	0x2000071c

0800916c <_write_r>:
 800916c:	b538      	push	{r3, r4, r5, lr}
 800916e:	4d07      	ldr	r5, [pc, #28]	@ (800918c <_write_r+0x20>)
 8009170:	4604      	mov	r4, r0
 8009172:	4608      	mov	r0, r1
 8009174:	4611      	mov	r1, r2
 8009176:	2200      	movs	r2, #0
 8009178:	602a      	str	r2, [r5, #0]
 800917a:	461a      	mov	r2, r3
 800917c:	f7f8 fffa 	bl	8002174 <_write>
 8009180:	1c43      	adds	r3, r0, #1
 8009182:	d102      	bne.n	800918a <_write_r+0x1e>
 8009184:	682b      	ldr	r3, [r5, #0]
 8009186:	b103      	cbz	r3, 800918a <_write_r+0x1e>
 8009188:	6023      	str	r3, [r4, #0]
 800918a:	bd38      	pop	{r3, r4, r5, pc}
 800918c:	2000071c 	.word	0x2000071c

08009190 <__errno>:
 8009190:	4b01      	ldr	r3, [pc, #4]	@ (8009198 <__errno+0x8>)
 8009192:	6818      	ldr	r0, [r3, #0]
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop
 8009198:	20000018 	.word	0x20000018

0800919c <__libc_init_array>:
 800919c:	b570      	push	{r4, r5, r6, lr}
 800919e:	4d0d      	ldr	r5, [pc, #52]	@ (80091d4 <__libc_init_array+0x38>)
 80091a0:	4c0d      	ldr	r4, [pc, #52]	@ (80091d8 <__libc_init_array+0x3c>)
 80091a2:	1b64      	subs	r4, r4, r5
 80091a4:	10a4      	asrs	r4, r4, #2
 80091a6:	2600      	movs	r6, #0
 80091a8:	42a6      	cmp	r6, r4
 80091aa:	d109      	bne.n	80091c0 <__libc_init_array+0x24>
 80091ac:	4d0b      	ldr	r5, [pc, #44]	@ (80091dc <__libc_init_array+0x40>)
 80091ae:	4c0c      	ldr	r4, [pc, #48]	@ (80091e0 <__libc_init_array+0x44>)
 80091b0:	f003 fa0c 	bl	800c5cc <_init>
 80091b4:	1b64      	subs	r4, r4, r5
 80091b6:	10a4      	asrs	r4, r4, #2
 80091b8:	2600      	movs	r6, #0
 80091ba:	42a6      	cmp	r6, r4
 80091bc:	d105      	bne.n	80091ca <__libc_init_array+0x2e>
 80091be:	bd70      	pop	{r4, r5, r6, pc}
 80091c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80091c4:	4798      	blx	r3
 80091c6:	3601      	adds	r6, #1
 80091c8:	e7ee      	b.n	80091a8 <__libc_init_array+0xc>
 80091ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80091ce:	4798      	blx	r3
 80091d0:	3601      	adds	r6, #1
 80091d2:	e7f2      	b.n	80091ba <__libc_init_array+0x1e>
	...

080091e4 <__retarget_lock_init_recursive>:
 80091e4:	4770      	bx	lr

080091e6 <__retarget_lock_acquire_recursive>:
 80091e6:	4770      	bx	lr

080091e8 <__retarget_lock_release_recursive>:
 80091e8:	4770      	bx	lr

080091ea <memcpy>:
 80091ea:	440a      	add	r2, r1
 80091ec:	4291      	cmp	r1, r2
 80091ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80091f2:	d100      	bne.n	80091f6 <memcpy+0xc>
 80091f4:	4770      	bx	lr
 80091f6:	b510      	push	{r4, lr}
 80091f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009200:	4291      	cmp	r1, r2
 8009202:	d1f9      	bne.n	80091f8 <memcpy+0xe>
 8009204:	bd10      	pop	{r4, pc}
	...

08009208 <nanf>:
 8009208:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009210 <nanf+0x8>
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	7fc00000 	.word	0x7fc00000

08009214 <quorem>:
 8009214:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009218:	6903      	ldr	r3, [r0, #16]
 800921a:	690c      	ldr	r4, [r1, #16]
 800921c:	42a3      	cmp	r3, r4
 800921e:	4607      	mov	r7, r0
 8009220:	db7e      	blt.n	8009320 <quorem+0x10c>
 8009222:	3c01      	subs	r4, #1
 8009224:	f101 0814 	add.w	r8, r1, #20
 8009228:	00a3      	lsls	r3, r4, #2
 800922a:	f100 0514 	add.w	r5, r0, #20
 800922e:	9300      	str	r3, [sp, #0]
 8009230:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009234:	9301      	str	r3, [sp, #4]
 8009236:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800923a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800923e:	3301      	adds	r3, #1
 8009240:	429a      	cmp	r2, r3
 8009242:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009246:	fbb2 f6f3 	udiv	r6, r2, r3
 800924a:	d32e      	bcc.n	80092aa <quorem+0x96>
 800924c:	f04f 0a00 	mov.w	sl, #0
 8009250:	46c4      	mov	ip, r8
 8009252:	46ae      	mov	lr, r5
 8009254:	46d3      	mov	fp, sl
 8009256:	f85c 3b04 	ldr.w	r3, [ip], #4
 800925a:	b298      	uxth	r0, r3
 800925c:	fb06 a000 	mla	r0, r6, r0, sl
 8009260:	0c02      	lsrs	r2, r0, #16
 8009262:	0c1b      	lsrs	r3, r3, #16
 8009264:	fb06 2303 	mla	r3, r6, r3, r2
 8009268:	f8de 2000 	ldr.w	r2, [lr]
 800926c:	b280      	uxth	r0, r0
 800926e:	b292      	uxth	r2, r2
 8009270:	1a12      	subs	r2, r2, r0
 8009272:	445a      	add	r2, fp
 8009274:	f8de 0000 	ldr.w	r0, [lr]
 8009278:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800927c:	b29b      	uxth	r3, r3
 800927e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009282:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009286:	b292      	uxth	r2, r2
 8009288:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800928c:	45e1      	cmp	r9, ip
 800928e:	f84e 2b04 	str.w	r2, [lr], #4
 8009292:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009296:	d2de      	bcs.n	8009256 <quorem+0x42>
 8009298:	9b00      	ldr	r3, [sp, #0]
 800929a:	58eb      	ldr	r3, [r5, r3]
 800929c:	b92b      	cbnz	r3, 80092aa <quorem+0x96>
 800929e:	9b01      	ldr	r3, [sp, #4]
 80092a0:	3b04      	subs	r3, #4
 80092a2:	429d      	cmp	r5, r3
 80092a4:	461a      	mov	r2, r3
 80092a6:	d32f      	bcc.n	8009308 <quorem+0xf4>
 80092a8:	613c      	str	r4, [r7, #16]
 80092aa:	4638      	mov	r0, r7
 80092ac:	f001 f912 	bl	800a4d4 <__mcmp>
 80092b0:	2800      	cmp	r0, #0
 80092b2:	db25      	blt.n	8009300 <quorem+0xec>
 80092b4:	4629      	mov	r1, r5
 80092b6:	2000      	movs	r0, #0
 80092b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80092bc:	f8d1 c000 	ldr.w	ip, [r1]
 80092c0:	fa1f fe82 	uxth.w	lr, r2
 80092c4:	fa1f f38c 	uxth.w	r3, ip
 80092c8:	eba3 030e 	sub.w	r3, r3, lr
 80092cc:	4403      	add	r3, r0
 80092ce:	0c12      	lsrs	r2, r2, #16
 80092d0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80092d4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80092d8:	b29b      	uxth	r3, r3
 80092da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092de:	45c1      	cmp	r9, r8
 80092e0:	f841 3b04 	str.w	r3, [r1], #4
 80092e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80092e8:	d2e6      	bcs.n	80092b8 <quorem+0xa4>
 80092ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80092ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80092f2:	b922      	cbnz	r2, 80092fe <quorem+0xea>
 80092f4:	3b04      	subs	r3, #4
 80092f6:	429d      	cmp	r5, r3
 80092f8:	461a      	mov	r2, r3
 80092fa:	d30b      	bcc.n	8009314 <quorem+0x100>
 80092fc:	613c      	str	r4, [r7, #16]
 80092fe:	3601      	adds	r6, #1
 8009300:	4630      	mov	r0, r6
 8009302:	b003      	add	sp, #12
 8009304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009308:	6812      	ldr	r2, [r2, #0]
 800930a:	3b04      	subs	r3, #4
 800930c:	2a00      	cmp	r2, #0
 800930e:	d1cb      	bne.n	80092a8 <quorem+0x94>
 8009310:	3c01      	subs	r4, #1
 8009312:	e7c6      	b.n	80092a2 <quorem+0x8e>
 8009314:	6812      	ldr	r2, [r2, #0]
 8009316:	3b04      	subs	r3, #4
 8009318:	2a00      	cmp	r2, #0
 800931a:	d1ef      	bne.n	80092fc <quorem+0xe8>
 800931c:	3c01      	subs	r4, #1
 800931e:	e7ea      	b.n	80092f6 <quorem+0xe2>
 8009320:	2000      	movs	r0, #0
 8009322:	e7ee      	b.n	8009302 <quorem+0xee>
 8009324:	0000      	movs	r0, r0
	...

08009328 <_dtoa_r>:
 8009328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800932c:	69c7      	ldr	r7, [r0, #28]
 800932e:	b097      	sub	sp, #92	@ 0x5c
 8009330:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009334:	ec55 4b10 	vmov	r4, r5, d0
 8009338:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800933a:	9107      	str	r1, [sp, #28]
 800933c:	4681      	mov	r9, r0
 800933e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009340:	9311      	str	r3, [sp, #68]	@ 0x44
 8009342:	b97f      	cbnz	r7, 8009364 <_dtoa_r+0x3c>
 8009344:	2010      	movs	r0, #16
 8009346:	f7fe fdeb 	bl	8007f20 <malloc>
 800934a:	4602      	mov	r2, r0
 800934c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009350:	b920      	cbnz	r0, 800935c <_dtoa_r+0x34>
 8009352:	4ba9      	ldr	r3, [pc, #676]	@ (80095f8 <_dtoa_r+0x2d0>)
 8009354:	21ef      	movs	r1, #239	@ 0xef
 8009356:	48a9      	ldr	r0, [pc, #676]	@ (80095fc <_dtoa_r+0x2d4>)
 8009358:	f002 fd2e 	bl	800bdb8 <__assert_func>
 800935c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009360:	6007      	str	r7, [r0, #0]
 8009362:	60c7      	str	r7, [r0, #12]
 8009364:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009368:	6819      	ldr	r1, [r3, #0]
 800936a:	b159      	cbz	r1, 8009384 <_dtoa_r+0x5c>
 800936c:	685a      	ldr	r2, [r3, #4]
 800936e:	604a      	str	r2, [r1, #4]
 8009370:	2301      	movs	r3, #1
 8009372:	4093      	lsls	r3, r2
 8009374:	608b      	str	r3, [r1, #8]
 8009376:	4648      	mov	r0, r9
 8009378:	f000 fe30 	bl	8009fdc <_Bfree>
 800937c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009380:	2200      	movs	r2, #0
 8009382:	601a      	str	r2, [r3, #0]
 8009384:	1e2b      	subs	r3, r5, #0
 8009386:	bfb9      	ittee	lt
 8009388:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800938c:	9305      	strlt	r3, [sp, #20]
 800938e:	2300      	movge	r3, #0
 8009390:	6033      	strge	r3, [r6, #0]
 8009392:	9f05      	ldr	r7, [sp, #20]
 8009394:	4b9a      	ldr	r3, [pc, #616]	@ (8009600 <_dtoa_r+0x2d8>)
 8009396:	bfbc      	itt	lt
 8009398:	2201      	movlt	r2, #1
 800939a:	6032      	strlt	r2, [r6, #0]
 800939c:	43bb      	bics	r3, r7
 800939e:	d112      	bne.n	80093c6 <_dtoa_r+0x9e>
 80093a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80093a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80093a6:	6013      	str	r3, [r2, #0]
 80093a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80093ac:	4323      	orrs	r3, r4
 80093ae:	f000 855a 	beq.w	8009e66 <_dtoa_r+0xb3e>
 80093b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80093b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009614 <_dtoa_r+0x2ec>
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	f000 855c 	beq.w	8009e76 <_dtoa_r+0xb4e>
 80093be:	f10a 0303 	add.w	r3, sl, #3
 80093c2:	f000 bd56 	b.w	8009e72 <_dtoa_r+0xb4a>
 80093c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80093ca:	2200      	movs	r2, #0
 80093cc:	ec51 0b17 	vmov	r0, r1, d7
 80093d0:	2300      	movs	r3, #0
 80093d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80093d6:	f7f7 fb7f 	bl	8000ad8 <__aeabi_dcmpeq>
 80093da:	4680      	mov	r8, r0
 80093dc:	b158      	cbz	r0, 80093f6 <_dtoa_r+0xce>
 80093de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80093e0:	2301      	movs	r3, #1
 80093e2:	6013      	str	r3, [r2, #0]
 80093e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80093e6:	b113      	cbz	r3, 80093ee <_dtoa_r+0xc6>
 80093e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80093ea:	4b86      	ldr	r3, [pc, #536]	@ (8009604 <_dtoa_r+0x2dc>)
 80093ec:	6013      	str	r3, [r2, #0]
 80093ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009618 <_dtoa_r+0x2f0>
 80093f2:	f000 bd40 	b.w	8009e76 <_dtoa_r+0xb4e>
 80093f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80093fa:	aa14      	add	r2, sp, #80	@ 0x50
 80093fc:	a915      	add	r1, sp, #84	@ 0x54
 80093fe:	4648      	mov	r0, r9
 8009400:	f001 f988 	bl	800a714 <__d2b>
 8009404:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009408:	9002      	str	r0, [sp, #8]
 800940a:	2e00      	cmp	r6, #0
 800940c:	d078      	beq.n	8009500 <_dtoa_r+0x1d8>
 800940e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009410:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009414:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009418:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800941c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009420:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009424:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009428:	4619      	mov	r1, r3
 800942a:	2200      	movs	r2, #0
 800942c:	4b76      	ldr	r3, [pc, #472]	@ (8009608 <_dtoa_r+0x2e0>)
 800942e:	f7f6 ff33 	bl	8000298 <__aeabi_dsub>
 8009432:	a36b      	add	r3, pc, #428	@ (adr r3, 80095e0 <_dtoa_r+0x2b8>)
 8009434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009438:	f7f7 f8e6 	bl	8000608 <__aeabi_dmul>
 800943c:	a36a      	add	r3, pc, #424	@ (adr r3, 80095e8 <_dtoa_r+0x2c0>)
 800943e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009442:	f7f6 ff2b 	bl	800029c <__adddf3>
 8009446:	4604      	mov	r4, r0
 8009448:	4630      	mov	r0, r6
 800944a:	460d      	mov	r5, r1
 800944c:	f7f7 f872 	bl	8000534 <__aeabi_i2d>
 8009450:	a367      	add	r3, pc, #412	@ (adr r3, 80095f0 <_dtoa_r+0x2c8>)
 8009452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009456:	f7f7 f8d7 	bl	8000608 <__aeabi_dmul>
 800945a:	4602      	mov	r2, r0
 800945c:	460b      	mov	r3, r1
 800945e:	4620      	mov	r0, r4
 8009460:	4629      	mov	r1, r5
 8009462:	f7f6 ff1b 	bl	800029c <__adddf3>
 8009466:	4604      	mov	r4, r0
 8009468:	460d      	mov	r5, r1
 800946a:	f7f7 fb7d 	bl	8000b68 <__aeabi_d2iz>
 800946e:	2200      	movs	r2, #0
 8009470:	4607      	mov	r7, r0
 8009472:	2300      	movs	r3, #0
 8009474:	4620      	mov	r0, r4
 8009476:	4629      	mov	r1, r5
 8009478:	f7f7 fb38 	bl	8000aec <__aeabi_dcmplt>
 800947c:	b140      	cbz	r0, 8009490 <_dtoa_r+0x168>
 800947e:	4638      	mov	r0, r7
 8009480:	f7f7 f858 	bl	8000534 <__aeabi_i2d>
 8009484:	4622      	mov	r2, r4
 8009486:	462b      	mov	r3, r5
 8009488:	f7f7 fb26 	bl	8000ad8 <__aeabi_dcmpeq>
 800948c:	b900      	cbnz	r0, 8009490 <_dtoa_r+0x168>
 800948e:	3f01      	subs	r7, #1
 8009490:	2f16      	cmp	r7, #22
 8009492:	d852      	bhi.n	800953a <_dtoa_r+0x212>
 8009494:	4b5d      	ldr	r3, [pc, #372]	@ (800960c <_dtoa_r+0x2e4>)
 8009496:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800949a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80094a2:	f7f7 fb23 	bl	8000aec <__aeabi_dcmplt>
 80094a6:	2800      	cmp	r0, #0
 80094a8:	d049      	beq.n	800953e <_dtoa_r+0x216>
 80094aa:	3f01      	subs	r7, #1
 80094ac:	2300      	movs	r3, #0
 80094ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80094b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80094b2:	1b9b      	subs	r3, r3, r6
 80094b4:	1e5a      	subs	r2, r3, #1
 80094b6:	bf45      	ittet	mi
 80094b8:	f1c3 0301 	rsbmi	r3, r3, #1
 80094bc:	9300      	strmi	r3, [sp, #0]
 80094be:	2300      	movpl	r3, #0
 80094c0:	2300      	movmi	r3, #0
 80094c2:	9206      	str	r2, [sp, #24]
 80094c4:	bf54      	ite	pl
 80094c6:	9300      	strpl	r3, [sp, #0]
 80094c8:	9306      	strmi	r3, [sp, #24]
 80094ca:	2f00      	cmp	r7, #0
 80094cc:	db39      	blt.n	8009542 <_dtoa_r+0x21a>
 80094ce:	9b06      	ldr	r3, [sp, #24]
 80094d0:	970d      	str	r7, [sp, #52]	@ 0x34
 80094d2:	443b      	add	r3, r7
 80094d4:	9306      	str	r3, [sp, #24]
 80094d6:	2300      	movs	r3, #0
 80094d8:	9308      	str	r3, [sp, #32]
 80094da:	9b07      	ldr	r3, [sp, #28]
 80094dc:	2b09      	cmp	r3, #9
 80094de:	d863      	bhi.n	80095a8 <_dtoa_r+0x280>
 80094e0:	2b05      	cmp	r3, #5
 80094e2:	bfc4      	itt	gt
 80094e4:	3b04      	subgt	r3, #4
 80094e6:	9307      	strgt	r3, [sp, #28]
 80094e8:	9b07      	ldr	r3, [sp, #28]
 80094ea:	f1a3 0302 	sub.w	r3, r3, #2
 80094ee:	bfcc      	ite	gt
 80094f0:	2400      	movgt	r4, #0
 80094f2:	2401      	movle	r4, #1
 80094f4:	2b03      	cmp	r3, #3
 80094f6:	d863      	bhi.n	80095c0 <_dtoa_r+0x298>
 80094f8:	e8df f003 	tbb	[pc, r3]
 80094fc:	2b375452 	.word	0x2b375452
 8009500:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009504:	441e      	add	r6, r3
 8009506:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800950a:	2b20      	cmp	r3, #32
 800950c:	bfc1      	itttt	gt
 800950e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009512:	409f      	lslgt	r7, r3
 8009514:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009518:	fa24 f303 	lsrgt.w	r3, r4, r3
 800951c:	bfd6      	itet	le
 800951e:	f1c3 0320 	rsble	r3, r3, #32
 8009522:	ea47 0003 	orrgt.w	r0, r7, r3
 8009526:	fa04 f003 	lslle.w	r0, r4, r3
 800952a:	f7f6 fff3 	bl	8000514 <__aeabi_ui2d>
 800952e:	2201      	movs	r2, #1
 8009530:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009534:	3e01      	subs	r6, #1
 8009536:	9212      	str	r2, [sp, #72]	@ 0x48
 8009538:	e776      	b.n	8009428 <_dtoa_r+0x100>
 800953a:	2301      	movs	r3, #1
 800953c:	e7b7      	b.n	80094ae <_dtoa_r+0x186>
 800953e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009540:	e7b6      	b.n	80094b0 <_dtoa_r+0x188>
 8009542:	9b00      	ldr	r3, [sp, #0]
 8009544:	1bdb      	subs	r3, r3, r7
 8009546:	9300      	str	r3, [sp, #0]
 8009548:	427b      	negs	r3, r7
 800954a:	9308      	str	r3, [sp, #32]
 800954c:	2300      	movs	r3, #0
 800954e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009550:	e7c3      	b.n	80094da <_dtoa_r+0x1b2>
 8009552:	2301      	movs	r3, #1
 8009554:	9309      	str	r3, [sp, #36]	@ 0x24
 8009556:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009558:	eb07 0b03 	add.w	fp, r7, r3
 800955c:	f10b 0301 	add.w	r3, fp, #1
 8009560:	2b01      	cmp	r3, #1
 8009562:	9303      	str	r3, [sp, #12]
 8009564:	bfb8      	it	lt
 8009566:	2301      	movlt	r3, #1
 8009568:	e006      	b.n	8009578 <_dtoa_r+0x250>
 800956a:	2301      	movs	r3, #1
 800956c:	9309      	str	r3, [sp, #36]	@ 0x24
 800956e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009570:	2b00      	cmp	r3, #0
 8009572:	dd28      	ble.n	80095c6 <_dtoa_r+0x29e>
 8009574:	469b      	mov	fp, r3
 8009576:	9303      	str	r3, [sp, #12]
 8009578:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800957c:	2100      	movs	r1, #0
 800957e:	2204      	movs	r2, #4
 8009580:	f102 0514 	add.w	r5, r2, #20
 8009584:	429d      	cmp	r5, r3
 8009586:	d926      	bls.n	80095d6 <_dtoa_r+0x2ae>
 8009588:	6041      	str	r1, [r0, #4]
 800958a:	4648      	mov	r0, r9
 800958c:	f000 fce6 	bl	8009f5c <_Balloc>
 8009590:	4682      	mov	sl, r0
 8009592:	2800      	cmp	r0, #0
 8009594:	d142      	bne.n	800961c <_dtoa_r+0x2f4>
 8009596:	4b1e      	ldr	r3, [pc, #120]	@ (8009610 <_dtoa_r+0x2e8>)
 8009598:	4602      	mov	r2, r0
 800959a:	f240 11af 	movw	r1, #431	@ 0x1af
 800959e:	e6da      	b.n	8009356 <_dtoa_r+0x2e>
 80095a0:	2300      	movs	r3, #0
 80095a2:	e7e3      	b.n	800956c <_dtoa_r+0x244>
 80095a4:	2300      	movs	r3, #0
 80095a6:	e7d5      	b.n	8009554 <_dtoa_r+0x22c>
 80095a8:	2401      	movs	r4, #1
 80095aa:	2300      	movs	r3, #0
 80095ac:	9307      	str	r3, [sp, #28]
 80095ae:	9409      	str	r4, [sp, #36]	@ 0x24
 80095b0:	f04f 3bff 	mov.w	fp, #4294967295
 80095b4:	2200      	movs	r2, #0
 80095b6:	f8cd b00c 	str.w	fp, [sp, #12]
 80095ba:	2312      	movs	r3, #18
 80095bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80095be:	e7db      	b.n	8009578 <_dtoa_r+0x250>
 80095c0:	2301      	movs	r3, #1
 80095c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80095c4:	e7f4      	b.n	80095b0 <_dtoa_r+0x288>
 80095c6:	f04f 0b01 	mov.w	fp, #1
 80095ca:	f8cd b00c 	str.w	fp, [sp, #12]
 80095ce:	465b      	mov	r3, fp
 80095d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80095d4:	e7d0      	b.n	8009578 <_dtoa_r+0x250>
 80095d6:	3101      	adds	r1, #1
 80095d8:	0052      	lsls	r2, r2, #1
 80095da:	e7d1      	b.n	8009580 <_dtoa_r+0x258>
 80095dc:	f3af 8000 	nop.w
 80095e0:	636f4361 	.word	0x636f4361
 80095e4:	3fd287a7 	.word	0x3fd287a7
 80095e8:	8b60c8b3 	.word	0x8b60c8b3
 80095ec:	3fc68a28 	.word	0x3fc68a28
 80095f0:	509f79fb 	.word	0x509f79fb
 80095f4:	3fd34413 	.word	0x3fd34413
 80095f8:	0800c66e 	.word	0x0800c66e
 80095fc:	0800c685 	.word	0x0800c685
 8009600:	7ff00000 	.word	0x7ff00000
 8009604:	0800c639 	.word	0x0800c639
 8009608:	3ff80000 	.word	0x3ff80000
 800960c:	0800c838 	.word	0x0800c838
 8009610:	0800c6dd 	.word	0x0800c6dd
 8009614:	0800c66a 	.word	0x0800c66a
 8009618:	0800c638 	.word	0x0800c638
 800961c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009620:	6018      	str	r0, [r3, #0]
 8009622:	9b03      	ldr	r3, [sp, #12]
 8009624:	2b0e      	cmp	r3, #14
 8009626:	f200 80a1 	bhi.w	800976c <_dtoa_r+0x444>
 800962a:	2c00      	cmp	r4, #0
 800962c:	f000 809e 	beq.w	800976c <_dtoa_r+0x444>
 8009630:	2f00      	cmp	r7, #0
 8009632:	dd33      	ble.n	800969c <_dtoa_r+0x374>
 8009634:	4b9c      	ldr	r3, [pc, #624]	@ (80098a8 <_dtoa_r+0x580>)
 8009636:	f007 020f 	and.w	r2, r7, #15
 800963a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800963e:	ed93 7b00 	vldr	d7, [r3]
 8009642:	05f8      	lsls	r0, r7, #23
 8009644:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009648:	ea4f 1427 	mov.w	r4, r7, asr #4
 800964c:	d516      	bpl.n	800967c <_dtoa_r+0x354>
 800964e:	4b97      	ldr	r3, [pc, #604]	@ (80098ac <_dtoa_r+0x584>)
 8009650:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009654:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009658:	f7f7 f900 	bl	800085c <__aeabi_ddiv>
 800965c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009660:	f004 040f 	and.w	r4, r4, #15
 8009664:	2603      	movs	r6, #3
 8009666:	4d91      	ldr	r5, [pc, #580]	@ (80098ac <_dtoa_r+0x584>)
 8009668:	b954      	cbnz	r4, 8009680 <_dtoa_r+0x358>
 800966a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800966e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009672:	f7f7 f8f3 	bl	800085c <__aeabi_ddiv>
 8009676:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800967a:	e028      	b.n	80096ce <_dtoa_r+0x3a6>
 800967c:	2602      	movs	r6, #2
 800967e:	e7f2      	b.n	8009666 <_dtoa_r+0x33e>
 8009680:	07e1      	lsls	r1, r4, #31
 8009682:	d508      	bpl.n	8009696 <_dtoa_r+0x36e>
 8009684:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009688:	e9d5 2300 	ldrd	r2, r3, [r5]
 800968c:	f7f6 ffbc 	bl	8000608 <__aeabi_dmul>
 8009690:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009694:	3601      	adds	r6, #1
 8009696:	1064      	asrs	r4, r4, #1
 8009698:	3508      	adds	r5, #8
 800969a:	e7e5      	b.n	8009668 <_dtoa_r+0x340>
 800969c:	f000 80af 	beq.w	80097fe <_dtoa_r+0x4d6>
 80096a0:	427c      	negs	r4, r7
 80096a2:	4b81      	ldr	r3, [pc, #516]	@ (80098a8 <_dtoa_r+0x580>)
 80096a4:	4d81      	ldr	r5, [pc, #516]	@ (80098ac <_dtoa_r+0x584>)
 80096a6:	f004 020f 	and.w	r2, r4, #15
 80096aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80096b6:	f7f6 ffa7 	bl	8000608 <__aeabi_dmul>
 80096ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096be:	1124      	asrs	r4, r4, #4
 80096c0:	2300      	movs	r3, #0
 80096c2:	2602      	movs	r6, #2
 80096c4:	2c00      	cmp	r4, #0
 80096c6:	f040 808f 	bne.w	80097e8 <_dtoa_r+0x4c0>
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d1d3      	bne.n	8009676 <_dtoa_r+0x34e>
 80096ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80096d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	f000 8094 	beq.w	8009802 <_dtoa_r+0x4da>
 80096da:	4b75      	ldr	r3, [pc, #468]	@ (80098b0 <_dtoa_r+0x588>)
 80096dc:	2200      	movs	r2, #0
 80096de:	4620      	mov	r0, r4
 80096e0:	4629      	mov	r1, r5
 80096e2:	f7f7 fa03 	bl	8000aec <__aeabi_dcmplt>
 80096e6:	2800      	cmp	r0, #0
 80096e8:	f000 808b 	beq.w	8009802 <_dtoa_r+0x4da>
 80096ec:	9b03      	ldr	r3, [sp, #12]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	f000 8087 	beq.w	8009802 <_dtoa_r+0x4da>
 80096f4:	f1bb 0f00 	cmp.w	fp, #0
 80096f8:	dd34      	ble.n	8009764 <_dtoa_r+0x43c>
 80096fa:	4620      	mov	r0, r4
 80096fc:	4b6d      	ldr	r3, [pc, #436]	@ (80098b4 <_dtoa_r+0x58c>)
 80096fe:	2200      	movs	r2, #0
 8009700:	4629      	mov	r1, r5
 8009702:	f7f6 ff81 	bl	8000608 <__aeabi_dmul>
 8009706:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800970a:	f107 38ff 	add.w	r8, r7, #4294967295
 800970e:	3601      	adds	r6, #1
 8009710:	465c      	mov	r4, fp
 8009712:	4630      	mov	r0, r6
 8009714:	f7f6 ff0e 	bl	8000534 <__aeabi_i2d>
 8009718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800971c:	f7f6 ff74 	bl	8000608 <__aeabi_dmul>
 8009720:	4b65      	ldr	r3, [pc, #404]	@ (80098b8 <_dtoa_r+0x590>)
 8009722:	2200      	movs	r2, #0
 8009724:	f7f6 fdba 	bl	800029c <__adddf3>
 8009728:	4605      	mov	r5, r0
 800972a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800972e:	2c00      	cmp	r4, #0
 8009730:	d16a      	bne.n	8009808 <_dtoa_r+0x4e0>
 8009732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009736:	4b61      	ldr	r3, [pc, #388]	@ (80098bc <_dtoa_r+0x594>)
 8009738:	2200      	movs	r2, #0
 800973a:	f7f6 fdad 	bl	8000298 <__aeabi_dsub>
 800973e:	4602      	mov	r2, r0
 8009740:	460b      	mov	r3, r1
 8009742:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009746:	462a      	mov	r2, r5
 8009748:	4633      	mov	r3, r6
 800974a:	f7f7 f9ed 	bl	8000b28 <__aeabi_dcmpgt>
 800974e:	2800      	cmp	r0, #0
 8009750:	f040 8298 	bne.w	8009c84 <_dtoa_r+0x95c>
 8009754:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009758:	462a      	mov	r2, r5
 800975a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800975e:	f7f7 f9c5 	bl	8000aec <__aeabi_dcmplt>
 8009762:	bb38      	cbnz	r0, 80097b4 <_dtoa_r+0x48c>
 8009764:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009768:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800976c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800976e:	2b00      	cmp	r3, #0
 8009770:	f2c0 8157 	blt.w	8009a22 <_dtoa_r+0x6fa>
 8009774:	2f0e      	cmp	r7, #14
 8009776:	f300 8154 	bgt.w	8009a22 <_dtoa_r+0x6fa>
 800977a:	4b4b      	ldr	r3, [pc, #300]	@ (80098a8 <_dtoa_r+0x580>)
 800977c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009780:	ed93 7b00 	vldr	d7, [r3]
 8009784:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009786:	2b00      	cmp	r3, #0
 8009788:	ed8d 7b00 	vstr	d7, [sp]
 800978c:	f280 80e5 	bge.w	800995a <_dtoa_r+0x632>
 8009790:	9b03      	ldr	r3, [sp, #12]
 8009792:	2b00      	cmp	r3, #0
 8009794:	f300 80e1 	bgt.w	800995a <_dtoa_r+0x632>
 8009798:	d10c      	bne.n	80097b4 <_dtoa_r+0x48c>
 800979a:	4b48      	ldr	r3, [pc, #288]	@ (80098bc <_dtoa_r+0x594>)
 800979c:	2200      	movs	r2, #0
 800979e:	ec51 0b17 	vmov	r0, r1, d7
 80097a2:	f7f6 ff31 	bl	8000608 <__aeabi_dmul>
 80097a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097aa:	f7f7 f9b3 	bl	8000b14 <__aeabi_dcmpge>
 80097ae:	2800      	cmp	r0, #0
 80097b0:	f000 8266 	beq.w	8009c80 <_dtoa_r+0x958>
 80097b4:	2400      	movs	r4, #0
 80097b6:	4625      	mov	r5, r4
 80097b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80097ba:	4656      	mov	r6, sl
 80097bc:	ea6f 0803 	mvn.w	r8, r3
 80097c0:	2700      	movs	r7, #0
 80097c2:	4621      	mov	r1, r4
 80097c4:	4648      	mov	r0, r9
 80097c6:	f000 fc09 	bl	8009fdc <_Bfree>
 80097ca:	2d00      	cmp	r5, #0
 80097cc:	f000 80bd 	beq.w	800994a <_dtoa_r+0x622>
 80097d0:	b12f      	cbz	r7, 80097de <_dtoa_r+0x4b6>
 80097d2:	42af      	cmp	r7, r5
 80097d4:	d003      	beq.n	80097de <_dtoa_r+0x4b6>
 80097d6:	4639      	mov	r1, r7
 80097d8:	4648      	mov	r0, r9
 80097da:	f000 fbff 	bl	8009fdc <_Bfree>
 80097de:	4629      	mov	r1, r5
 80097e0:	4648      	mov	r0, r9
 80097e2:	f000 fbfb 	bl	8009fdc <_Bfree>
 80097e6:	e0b0      	b.n	800994a <_dtoa_r+0x622>
 80097e8:	07e2      	lsls	r2, r4, #31
 80097ea:	d505      	bpl.n	80097f8 <_dtoa_r+0x4d0>
 80097ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80097f0:	f7f6 ff0a 	bl	8000608 <__aeabi_dmul>
 80097f4:	3601      	adds	r6, #1
 80097f6:	2301      	movs	r3, #1
 80097f8:	1064      	asrs	r4, r4, #1
 80097fa:	3508      	adds	r5, #8
 80097fc:	e762      	b.n	80096c4 <_dtoa_r+0x39c>
 80097fe:	2602      	movs	r6, #2
 8009800:	e765      	b.n	80096ce <_dtoa_r+0x3a6>
 8009802:	9c03      	ldr	r4, [sp, #12]
 8009804:	46b8      	mov	r8, r7
 8009806:	e784      	b.n	8009712 <_dtoa_r+0x3ea>
 8009808:	4b27      	ldr	r3, [pc, #156]	@ (80098a8 <_dtoa_r+0x580>)
 800980a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800980c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009810:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009814:	4454      	add	r4, sl
 8009816:	2900      	cmp	r1, #0
 8009818:	d054      	beq.n	80098c4 <_dtoa_r+0x59c>
 800981a:	4929      	ldr	r1, [pc, #164]	@ (80098c0 <_dtoa_r+0x598>)
 800981c:	2000      	movs	r0, #0
 800981e:	f7f7 f81d 	bl	800085c <__aeabi_ddiv>
 8009822:	4633      	mov	r3, r6
 8009824:	462a      	mov	r2, r5
 8009826:	f7f6 fd37 	bl	8000298 <__aeabi_dsub>
 800982a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800982e:	4656      	mov	r6, sl
 8009830:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009834:	f7f7 f998 	bl	8000b68 <__aeabi_d2iz>
 8009838:	4605      	mov	r5, r0
 800983a:	f7f6 fe7b 	bl	8000534 <__aeabi_i2d>
 800983e:	4602      	mov	r2, r0
 8009840:	460b      	mov	r3, r1
 8009842:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009846:	f7f6 fd27 	bl	8000298 <__aeabi_dsub>
 800984a:	3530      	adds	r5, #48	@ 0x30
 800984c:	4602      	mov	r2, r0
 800984e:	460b      	mov	r3, r1
 8009850:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009854:	f806 5b01 	strb.w	r5, [r6], #1
 8009858:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800985c:	f7f7 f946 	bl	8000aec <__aeabi_dcmplt>
 8009860:	2800      	cmp	r0, #0
 8009862:	d172      	bne.n	800994a <_dtoa_r+0x622>
 8009864:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009868:	4911      	ldr	r1, [pc, #68]	@ (80098b0 <_dtoa_r+0x588>)
 800986a:	2000      	movs	r0, #0
 800986c:	f7f6 fd14 	bl	8000298 <__aeabi_dsub>
 8009870:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009874:	f7f7 f93a 	bl	8000aec <__aeabi_dcmplt>
 8009878:	2800      	cmp	r0, #0
 800987a:	f040 80b4 	bne.w	80099e6 <_dtoa_r+0x6be>
 800987e:	42a6      	cmp	r6, r4
 8009880:	f43f af70 	beq.w	8009764 <_dtoa_r+0x43c>
 8009884:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009888:	4b0a      	ldr	r3, [pc, #40]	@ (80098b4 <_dtoa_r+0x58c>)
 800988a:	2200      	movs	r2, #0
 800988c:	f7f6 febc 	bl	8000608 <__aeabi_dmul>
 8009890:	4b08      	ldr	r3, [pc, #32]	@ (80098b4 <_dtoa_r+0x58c>)
 8009892:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009896:	2200      	movs	r2, #0
 8009898:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800989c:	f7f6 feb4 	bl	8000608 <__aeabi_dmul>
 80098a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098a4:	e7c4      	b.n	8009830 <_dtoa_r+0x508>
 80098a6:	bf00      	nop
 80098a8:	0800c838 	.word	0x0800c838
 80098ac:	0800c810 	.word	0x0800c810
 80098b0:	3ff00000 	.word	0x3ff00000
 80098b4:	40240000 	.word	0x40240000
 80098b8:	401c0000 	.word	0x401c0000
 80098bc:	40140000 	.word	0x40140000
 80098c0:	3fe00000 	.word	0x3fe00000
 80098c4:	4631      	mov	r1, r6
 80098c6:	4628      	mov	r0, r5
 80098c8:	f7f6 fe9e 	bl	8000608 <__aeabi_dmul>
 80098cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80098d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80098d2:	4656      	mov	r6, sl
 80098d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098d8:	f7f7 f946 	bl	8000b68 <__aeabi_d2iz>
 80098dc:	4605      	mov	r5, r0
 80098de:	f7f6 fe29 	bl	8000534 <__aeabi_i2d>
 80098e2:	4602      	mov	r2, r0
 80098e4:	460b      	mov	r3, r1
 80098e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098ea:	f7f6 fcd5 	bl	8000298 <__aeabi_dsub>
 80098ee:	3530      	adds	r5, #48	@ 0x30
 80098f0:	f806 5b01 	strb.w	r5, [r6], #1
 80098f4:	4602      	mov	r2, r0
 80098f6:	460b      	mov	r3, r1
 80098f8:	42a6      	cmp	r6, r4
 80098fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80098fe:	f04f 0200 	mov.w	r2, #0
 8009902:	d124      	bne.n	800994e <_dtoa_r+0x626>
 8009904:	4baf      	ldr	r3, [pc, #700]	@ (8009bc4 <_dtoa_r+0x89c>)
 8009906:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800990a:	f7f6 fcc7 	bl	800029c <__adddf3>
 800990e:	4602      	mov	r2, r0
 8009910:	460b      	mov	r3, r1
 8009912:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009916:	f7f7 f907 	bl	8000b28 <__aeabi_dcmpgt>
 800991a:	2800      	cmp	r0, #0
 800991c:	d163      	bne.n	80099e6 <_dtoa_r+0x6be>
 800991e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009922:	49a8      	ldr	r1, [pc, #672]	@ (8009bc4 <_dtoa_r+0x89c>)
 8009924:	2000      	movs	r0, #0
 8009926:	f7f6 fcb7 	bl	8000298 <__aeabi_dsub>
 800992a:	4602      	mov	r2, r0
 800992c:	460b      	mov	r3, r1
 800992e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009932:	f7f7 f8db 	bl	8000aec <__aeabi_dcmplt>
 8009936:	2800      	cmp	r0, #0
 8009938:	f43f af14 	beq.w	8009764 <_dtoa_r+0x43c>
 800993c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800993e:	1e73      	subs	r3, r6, #1
 8009940:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009942:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009946:	2b30      	cmp	r3, #48	@ 0x30
 8009948:	d0f8      	beq.n	800993c <_dtoa_r+0x614>
 800994a:	4647      	mov	r7, r8
 800994c:	e03b      	b.n	80099c6 <_dtoa_r+0x69e>
 800994e:	4b9e      	ldr	r3, [pc, #632]	@ (8009bc8 <_dtoa_r+0x8a0>)
 8009950:	f7f6 fe5a 	bl	8000608 <__aeabi_dmul>
 8009954:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009958:	e7bc      	b.n	80098d4 <_dtoa_r+0x5ac>
 800995a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800995e:	4656      	mov	r6, sl
 8009960:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009964:	4620      	mov	r0, r4
 8009966:	4629      	mov	r1, r5
 8009968:	f7f6 ff78 	bl	800085c <__aeabi_ddiv>
 800996c:	f7f7 f8fc 	bl	8000b68 <__aeabi_d2iz>
 8009970:	4680      	mov	r8, r0
 8009972:	f7f6 fddf 	bl	8000534 <__aeabi_i2d>
 8009976:	e9dd 2300 	ldrd	r2, r3, [sp]
 800997a:	f7f6 fe45 	bl	8000608 <__aeabi_dmul>
 800997e:	4602      	mov	r2, r0
 8009980:	460b      	mov	r3, r1
 8009982:	4620      	mov	r0, r4
 8009984:	4629      	mov	r1, r5
 8009986:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800998a:	f7f6 fc85 	bl	8000298 <__aeabi_dsub>
 800998e:	f806 4b01 	strb.w	r4, [r6], #1
 8009992:	9d03      	ldr	r5, [sp, #12]
 8009994:	eba6 040a 	sub.w	r4, r6, sl
 8009998:	42a5      	cmp	r5, r4
 800999a:	4602      	mov	r2, r0
 800999c:	460b      	mov	r3, r1
 800999e:	d133      	bne.n	8009a08 <_dtoa_r+0x6e0>
 80099a0:	f7f6 fc7c 	bl	800029c <__adddf3>
 80099a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099a8:	4604      	mov	r4, r0
 80099aa:	460d      	mov	r5, r1
 80099ac:	f7f7 f8bc 	bl	8000b28 <__aeabi_dcmpgt>
 80099b0:	b9c0      	cbnz	r0, 80099e4 <_dtoa_r+0x6bc>
 80099b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099b6:	4620      	mov	r0, r4
 80099b8:	4629      	mov	r1, r5
 80099ba:	f7f7 f88d 	bl	8000ad8 <__aeabi_dcmpeq>
 80099be:	b110      	cbz	r0, 80099c6 <_dtoa_r+0x69e>
 80099c0:	f018 0f01 	tst.w	r8, #1
 80099c4:	d10e      	bne.n	80099e4 <_dtoa_r+0x6bc>
 80099c6:	9902      	ldr	r1, [sp, #8]
 80099c8:	4648      	mov	r0, r9
 80099ca:	f000 fb07 	bl	8009fdc <_Bfree>
 80099ce:	2300      	movs	r3, #0
 80099d0:	7033      	strb	r3, [r6, #0]
 80099d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80099d4:	3701      	adds	r7, #1
 80099d6:	601f      	str	r7, [r3, #0]
 80099d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80099da:	2b00      	cmp	r3, #0
 80099dc:	f000 824b 	beq.w	8009e76 <_dtoa_r+0xb4e>
 80099e0:	601e      	str	r6, [r3, #0]
 80099e2:	e248      	b.n	8009e76 <_dtoa_r+0xb4e>
 80099e4:	46b8      	mov	r8, r7
 80099e6:	4633      	mov	r3, r6
 80099e8:	461e      	mov	r6, r3
 80099ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099ee:	2a39      	cmp	r2, #57	@ 0x39
 80099f0:	d106      	bne.n	8009a00 <_dtoa_r+0x6d8>
 80099f2:	459a      	cmp	sl, r3
 80099f4:	d1f8      	bne.n	80099e8 <_dtoa_r+0x6c0>
 80099f6:	2230      	movs	r2, #48	@ 0x30
 80099f8:	f108 0801 	add.w	r8, r8, #1
 80099fc:	f88a 2000 	strb.w	r2, [sl]
 8009a00:	781a      	ldrb	r2, [r3, #0]
 8009a02:	3201      	adds	r2, #1
 8009a04:	701a      	strb	r2, [r3, #0]
 8009a06:	e7a0      	b.n	800994a <_dtoa_r+0x622>
 8009a08:	4b6f      	ldr	r3, [pc, #444]	@ (8009bc8 <_dtoa_r+0x8a0>)
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f7f6 fdfc 	bl	8000608 <__aeabi_dmul>
 8009a10:	2200      	movs	r2, #0
 8009a12:	2300      	movs	r3, #0
 8009a14:	4604      	mov	r4, r0
 8009a16:	460d      	mov	r5, r1
 8009a18:	f7f7 f85e 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a1c:	2800      	cmp	r0, #0
 8009a1e:	d09f      	beq.n	8009960 <_dtoa_r+0x638>
 8009a20:	e7d1      	b.n	80099c6 <_dtoa_r+0x69e>
 8009a22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a24:	2a00      	cmp	r2, #0
 8009a26:	f000 80ea 	beq.w	8009bfe <_dtoa_r+0x8d6>
 8009a2a:	9a07      	ldr	r2, [sp, #28]
 8009a2c:	2a01      	cmp	r2, #1
 8009a2e:	f300 80cd 	bgt.w	8009bcc <_dtoa_r+0x8a4>
 8009a32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009a34:	2a00      	cmp	r2, #0
 8009a36:	f000 80c1 	beq.w	8009bbc <_dtoa_r+0x894>
 8009a3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009a3e:	9c08      	ldr	r4, [sp, #32]
 8009a40:	9e00      	ldr	r6, [sp, #0]
 8009a42:	9a00      	ldr	r2, [sp, #0]
 8009a44:	441a      	add	r2, r3
 8009a46:	9200      	str	r2, [sp, #0]
 8009a48:	9a06      	ldr	r2, [sp, #24]
 8009a4a:	2101      	movs	r1, #1
 8009a4c:	441a      	add	r2, r3
 8009a4e:	4648      	mov	r0, r9
 8009a50:	9206      	str	r2, [sp, #24]
 8009a52:	f000 fbc1 	bl	800a1d8 <__i2b>
 8009a56:	4605      	mov	r5, r0
 8009a58:	b166      	cbz	r6, 8009a74 <_dtoa_r+0x74c>
 8009a5a:	9b06      	ldr	r3, [sp, #24]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	dd09      	ble.n	8009a74 <_dtoa_r+0x74c>
 8009a60:	42b3      	cmp	r3, r6
 8009a62:	9a00      	ldr	r2, [sp, #0]
 8009a64:	bfa8      	it	ge
 8009a66:	4633      	movge	r3, r6
 8009a68:	1ad2      	subs	r2, r2, r3
 8009a6a:	9200      	str	r2, [sp, #0]
 8009a6c:	9a06      	ldr	r2, [sp, #24]
 8009a6e:	1af6      	subs	r6, r6, r3
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	9306      	str	r3, [sp, #24]
 8009a74:	9b08      	ldr	r3, [sp, #32]
 8009a76:	b30b      	cbz	r3, 8009abc <_dtoa_r+0x794>
 8009a78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	f000 80c6 	beq.w	8009c0c <_dtoa_r+0x8e4>
 8009a80:	2c00      	cmp	r4, #0
 8009a82:	f000 80c0 	beq.w	8009c06 <_dtoa_r+0x8de>
 8009a86:	4629      	mov	r1, r5
 8009a88:	4622      	mov	r2, r4
 8009a8a:	4648      	mov	r0, r9
 8009a8c:	f000 fc5c 	bl	800a348 <__pow5mult>
 8009a90:	9a02      	ldr	r2, [sp, #8]
 8009a92:	4601      	mov	r1, r0
 8009a94:	4605      	mov	r5, r0
 8009a96:	4648      	mov	r0, r9
 8009a98:	f000 fbb4 	bl	800a204 <__multiply>
 8009a9c:	9902      	ldr	r1, [sp, #8]
 8009a9e:	4680      	mov	r8, r0
 8009aa0:	4648      	mov	r0, r9
 8009aa2:	f000 fa9b 	bl	8009fdc <_Bfree>
 8009aa6:	9b08      	ldr	r3, [sp, #32]
 8009aa8:	1b1b      	subs	r3, r3, r4
 8009aaa:	9308      	str	r3, [sp, #32]
 8009aac:	f000 80b1 	beq.w	8009c12 <_dtoa_r+0x8ea>
 8009ab0:	9a08      	ldr	r2, [sp, #32]
 8009ab2:	4641      	mov	r1, r8
 8009ab4:	4648      	mov	r0, r9
 8009ab6:	f000 fc47 	bl	800a348 <__pow5mult>
 8009aba:	9002      	str	r0, [sp, #8]
 8009abc:	2101      	movs	r1, #1
 8009abe:	4648      	mov	r0, r9
 8009ac0:	f000 fb8a 	bl	800a1d8 <__i2b>
 8009ac4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ac6:	4604      	mov	r4, r0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	f000 81d8 	beq.w	8009e7e <_dtoa_r+0xb56>
 8009ace:	461a      	mov	r2, r3
 8009ad0:	4601      	mov	r1, r0
 8009ad2:	4648      	mov	r0, r9
 8009ad4:	f000 fc38 	bl	800a348 <__pow5mult>
 8009ad8:	9b07      	ldr	r3, [sp, #28]
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	4604      	mov	r4, r0
 8009ade:	f300 809f 	bgt.w	8009c20 <_dtoa_r+0x8f8>
 8009ae2:	9b04      	ldr	r3, [sp, #16]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	f040 8097 	bne.w	8009c18 <_dtoa_r+0x8f0>
 8009aea:	9b05      	ldr	r3, [sp, #20]
 8009aec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	f040 8093 	bne.w	8009c1c <_dtoa_r+0x8f4>
 8009af6:	9b05      	ldr	r3, [sp, #20]
 8009af8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009afc:	0d1b      	lsrs	r3, r3, #20
 8009afe:	051b      	lsls	r3, r3, #20
 8009b00:	b133      	cbz	r3, 8009b10 <_dtoa_r+0x7e8>
 8009b02:	9b00      	ldr	r3, [sp, #0]
 8009b04:	3301      	adds	r3, #1
 8009b06:	9300      	str	r3, [sp, #0]
 8009b08:	9b06      	ldr	r3, [sp, #24]
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	9306      	str	r3, [sp, #24]
 8009b0e:	2301      	movs	r3, #1
 8009b10:	9308      	str	r3, [sp, #32]
 8009b12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	f000 81b8 	beq.w	8009e8a <_dtoa_r+0xb62>
 8009b1a:	6923      	ldr	r3, [r4, #16]
 8009b1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009b20:	6918      	ldr	r0, [r3, #16]
 8009b22:	f000 fb0d 	bl	800a140 <__hi0bits>
 8009b26:	f1c0 0020 	rsb	r0, r0, #32
 8009b2a:	9b06      	ldr	r3, [sp, #24]
 8009b2c:	4418      	add	r0, r3
 8009b2e:	f010 001f 	ands.w	r0, r0, #31
 8009b32:	f000 8082 	beq.w	8009c3a <_dtoa_r+0x912>
 8009b36:	f1c0 0320 	rsb	r3, r0, #32
 8009b3a:	2b04      	cmp	r3, #4
 8009b3c:	dd73      	ble.n	8009c26 <_dtoa_r+0x8fe>
 8009b3e:	9b00      	ldr	r3, [sp, #0]
 8009b40:	f1c0 001c 	rsb	r0, r0, #28
 8009b44:	4403      	add	r3, r0
 8009b46:	9300      	str	r3, [sp, #0]
 8009b48:	9b06      	ldr	r3, [sp, #24]
 8009b4a:	4403      	add	r3, r0
 8009b4c:	4406      	add	r6, r0
 8009b4e:	9306      	str	r3, [sp, #24]
 8009b50:	9b00      	ldr	r3, [sp, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	dd05      	ble.n	8009b62 <_dtoa_r+0x83a>
 8009b56:	9902      	ldr	r1, [sp, #8]
 8009b58:	461a      	mov	r2, r3
 8009b5a:	4648      	mov	r0, r9
 8009b5c:	f000 fc4e 	bl	800a3fc <__lshift>
 8009b60:	9002      	str	r0, [sp, #8]
 8009b62:	9b06      	ldr	r3, [sp, #24]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	dd05      	ble.n	8009b74 <_dtoa_r+0x84c>
 8009b68:	4621      	mov	r1, r4
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	4648      	mov	r0, r9
 8009b6e:	f000 fc45 	bl	800a3fc <__lshift>
 8009b72:	4604      	mov	r4, r0
 8009b74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d061      	beq.n	8009c3e <_dtoa_r+0x916>
 8009b7a:	9802      	ldr	r0, [sp, #8]
 8009b7c:	4621      	mov	r1, r4
 8009b7e:	f000 fca9 	bl	800a4d4 <__mcmp>
 8009b82:	2800      	cmp	r0, #0
 8009b84:	da5b      	bge.n	8009c3e <_dtoa_r+0x916>
 8009b86:	2300      	movs	r3, #0
 8009b88:	9902      	ldr	r1, [sp, #8]
 8009b8a:	220a      	movs	r2, #10
 8009b8c:	4648      	mov	r0, r9
 8009b8e:	f000 fa47 	bl	800a020 <__multadd>
 8009b92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b94:	9002      	str	r0, [sp, #8]
 8009b96:	f107 38ff 	add.w	r8, r7, #4294967295
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f000 8177 	beq.w	8009e8e <_dtoa_r+0xb66>
 8009ba0:	4629      	mov	r1, r5
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	220a      	movs	r2, #10
 8009ba6:	4648      	mov	r0, r9
 8009ba8:	f000 fa3a 	bl	800a020 <__multadd>
 8009bac:	f1bb 0f00 	cmp.w	fp, #0
 8009bb0:	4605      	mov	r5, r0
 8009bb2:	dc6f      	bgt.n	8009c94 <_dtoa_r+0x96c>
 8009bb4:	9b07      	ldr	r3, [sp, #28]
 8009bb6:	2b02      	cmp	r3, #2
 8009bb8:	dc49      	bgt.n	8009c4e <_dtoa_r+0x926>
 8009bba:	e06b      	b.n	8009c94 <_dtoa_r+0x96c>
 8009bbc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009bbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009bc2:	e73c      	b.n	8009a3e <_dtoa_r+0x716>
 8009bc4:	3fe00000 	.word	0x3fe00000
 8009bc8:	40240000 	.word	0x40240000
 8009bcc:	9b03      	ldr	r3, [sp, #12]
 8009bce:	1e5c      	subs	r4, r3, #1
 8009bd0:	9b08      	ldr	r3, [sp, #32]
 8009bd2:	42a3      	cmp	r3, r4
 8009bd4:	db09      	blt.n	8009bea <_dtoa_r+0x8c2>
 8009bd6:	1b1c      	subs	r4, r3, r4
 8009bd8:	9b03      	ldr	r3, [sp, #12]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	f6bf af30 	bge.w	8009a40 <_dtoa_r+0x718>
 8009be0:	9b00      	ldr	r3, [sp, #0]
 8009be2:	9a03      	ldr	r2, [sp, #12]
 8009be4:	1a9e      	subs	r6, r3, r2
 8009be6:	2300      	movs	r3, #0
 8009be8:	e72b      	b.n	8009a42 <_dtoa_r+0x71a>
 8009bea:	9b08      	ldr	r3, [sp, #32]
 8009bec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009bee:	9408      	str	r4, [sp, #32]
 8009bf0:	1ae3      	subs	r3, r4, r3
 8009bf2:	441a      	add	r2, r3
 8009bf4:	9e00      	ldr	r6, [sp, #0]
 8009bf6:	9b03      	ldr	r3, [sp, #12]
 8009bf8:	920d      	str	r2, [sp, #52]	@ 0x34
 8009bfa:	2400      	movs	r4, #0
 8009bfc:	e721      	b.n	8009a42 <_dtoa_r+0x71a>
 8009bfe:	9c08      	ldr	r4, [sp, #32]
 8009c00:	9e00      	ldr	r6, [sp, #0]
 8009c02:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009c04:	e728      	b.n	8009a58 <_dtoa_r+0x730>
 8009c06:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009c0a:	e751      	b.n	8009ab0 <_dtoa_r+0x788>
 8009c0c:	9a08      	ldr	r2, [sp, #32]
 8009c0e:	9902      	ldr	r1, [sp, #8]
 8009c10:	e750      	b.n	8009ab4 <_dtoa_r+0x78c>
 8009c12:	f8cd 8008 	str.w	r8, [sp, #8]
 8009c16:	e751      	b.n	8009abc <_dtoa_r+0x794>
 8009c18:	2300      	movs	r3, #0
 8009c1a:	e779      	b.n	8009b10 <_dtoa_r+0x7e8>
 8009c1c:	9b04      	ldr	r3, [sp, #16]
 8009c1e:	e777      	b.n	8009b10 <_dtoa_r+0x7e8>
 8009c20:	2300      	movs	r3, #0
 8009c22:	9308      	str	r3, [sp, #32]
 8009c24:	e779      	b.n	8009b1a <_dtoa_r+0x7f2>
 8009c26:	d093      	beq.n	8009b50 <_dtoa_r+0x828>
 8009c28:	9a00      	ldr	r2, [sp, #0]
 8009c2a:	331c      	adds	r3, #28
 8009c2c:	441a      	add	r2, r3
 8009c2e:	9200      	str	r2, [sp, #0]
 8009c30:	9a06      	ldr	r2, [sp, #24]
 8009c32:	441a      	add	r2, r3
 8009c34:	441e      	add	r6, r3
 8009c36:	9206      	str	r2, [sp, #24]
 8009c38:	e78a      	b.n	8009b50 <_dtoa_r+0x828>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	e7f4      	b.n	8009c28 <_dtoa_r+0x900>
 8009c3e:	9b03      	ldr	r3, [sp, #12]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	46b8      	mov	r8, r7
 8009c44:	dc20      	bgt.n	8009c88 <_dtoa_r+0x960>
 8009c46:	469b      	mov	fp, r3
 8009c48:	9b07      	ldr	r3, [sp, #28]
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	dd1e      	ble.n	8009c8c <_dtoa_r+0x964>
 8009c4e:	f1bb 0f00 	cmp.w	fp, #0
 8009c52:	f47f adb1 	bne.w	80097b8 <_dtoa_r+0x490>
 8009c56:	4621      	mov	r1, r4
 8009c58:	465b      	mov	r3, fp
 8009c5a:	2205      	movs	r2, #5
 8009c5c:	4648      	mov	r0, r9
 8009c5e:	f000 f9df 	bl	800a020 <__multadd>
 8009c62:	4601      	mov	r1, r0
 8009c64:	4604      	mov	r4, r0
 8009c66:	9802      	ldr	r0, [sp, #8]
 8009c68:	f000 fc34 	bl	800a4d4 <__mcmp>
 8009c6c:	2800      	cmp	r0, #0
 8009c6e:	f77f ada3 	ble.w	80097b8 <_dtoa_r+0x490>
 8009c72:	4656      	mov	r6, sl
 8009c74:	2331      	movs	r3, #49	@ 0x31
 8009c76:	f806 3b01 	strb.w	r3, [r6], #1
 8009c7a:	f108 0801 	add.w	r8, r8, #1
 8009c7e:	e59f      	b.n	80097c0 <_dtoa_r+0x498>
 8009c80:	9c03      	ldr	r4, [sp, #12]
 8009c82:	46b8      	mov	r8, r7
 8009c84:	4625      	mov	r5, r4
 8009c86:	e7f4      	b.n	8009c72 <_dtoa_r+0x94a>
 8009c88:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009c8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	f000 8101 	beq.w	8009e96 <_dtoa_r+0xb6e>
 8009c94:	2e00      	cmp	r6, #0
 8009c96:	dd05      	ble.n	8009ca4 <_dtoa_r+0x97c>
 8009c98:	4629      	mov	r1, r5
 8009c9a:	4632      	mov	r2, r6
 8009c9c:	4648      	mov	r0, r9
 8009c9e:	f000 fbad 	bl	800a3fc <__lshift>
 8009ca2:	4605      	mov	r5, r0
 8009ca4:	9b08      	ldr	r3, [sp, #32]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d05c      	beq.n	8009d64 <_dtoa_r+0xa3c>
 8009caa:	6869      	ldr	r1, [r5, #4]
 8009cac:	4648      	mov	r0, r9
 8009cae:	f000 f955 	bl	8009f5c <_Balloc>
 8009cb2:	4606      	mov	r6, r0
 8009cb4:	b928      	cbnz	r0, 8009cc2 <_dtoa_r+0x99a>
 8009cb6:	4b82      	ldr	r3, [pc, #520]	@ (8009ec0 <_dtoa_r+0xb98>)
 8009cb8:	4602      	mov	r2, r0
 8009cba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009cbe:	f7ff bb4a 	b.w	8009356 <_dtoa_r+0x2e>
 8009cc2:	692a      	ldr	r2, [r5, #16]
 8009cc4:	3202      	adds	r2, #2
 8009cc6:	0092      	lsls	r2, r2, #2
 8009cc8:	f105 010c 	add.w	r1, r5, #12
 8009ccc:	300c      	adds	r0, #12
 8009cce:	f7ff fa8c 	bl	80091ea <memcpy>
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	4631      	mov	r1, r6
 8009cd6:	4648      	mov	r0, r9
 8009cd8:	f000 fb90 	bl	800a3fc <__lshift>
 8009cdc:	f10a 0301 	add.w	r3, sl, #1
 8009ce0:	9300      	str	r3, [sp, #0]
 8009ce2:	eb0a 030b 	add.w	r3, sl, fp
 8009ce6:	9308      	str	r3, [sp, #32]
 8009ce8:	9b04      	ldr	r3, [sp, #16]
 8009cea:	f003 0301 	and.w	r3, r3, #1
 8009cee:	462f      	mov	r7, r5
 8009cf0:	9306      	str	r3, [sp, #24]
 8009cf2:	4605      	mov	r5, r0
 8009cf4:	9b00      	ldr	r3, [sp, #0]
 8009cf6:	9802      	ldr	r0, [sp, #8]
 8009cf8:	4621      	mov	r1, r4
 8009cfa:	f103 3bff 	add.w	fp, r3, #4294967295
 8009cfe:	f7ff fa89 	bl	8009214 <quorem>
 8009d02:	4603      	mov	r3, r0
 8009d04:	3330      	adds	r3, #48	@ 0x30
 8009d06:	9003      	str	r0, [sp, #12]
 8009d08:	4639      	mov	r1, r7
 8009d0a:	9802      	ldr	r0, [sp, #8]
 8009d0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d0e:	f000 fbe1 	bl	800a4d4 <__mcmp>
 8009d12:	462a      	mov	r2, r5
 8009d14:	9004      	str	r0, [sp, #16]
 8009d16:	4621      	mov	r1, r4
 8009d18:	4648      	mov	r0, r9
 8009d1a:	f000 fbf7 	bl	800a50c <__mdiff>
 8009d1e:	68c2      	ldr	r2, [r0, #12]
 8009d20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d22:	4606      	mov	r6, r0
 8009d24:	bb02      	cbnz	r2, 8009d68 <_dtoa_r+0xa40>
 8009d26:	4601      	mov	r1, r0
 8009d28:	9802      	ldr	r0, [sp, #8]
 8009d2a:	f000 fbd3 	bl	800a4d4 <__mcmp>
 8009d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d30:	4602      	mov	r2, r0
 8009d32:	4631      	mov	r1, r6
 8009d34:	4648      	mov	r0, r9
 8009d36:	920c      	str	r2, [sp, #48]	@ 0x30
 8009d38:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d3a:	f000 f94f 	bl	8009fdc <_Bfree>
 8009d3e:	9b07      	ldr	r3, [sp, #28]
 8009d40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009d42:	9e00      	ldr	r6, [sp, #0]
 8009d44:	ea42 0103 	orr.w	r1, r2, r3
 8009d48:	9b06      	ldr	r3, [sp, #24]
 8009d4a:	4319      	orrs	r1, r3
 8009d4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d4e:	d10d      	bne.n	8009d6c <_dtoa_r+0xa44>
 8009d50:	2b39      	cmp	r3, #57	@ 0x39
 8009d52:	d027      	beq.n	8009da4 <_dtoa_r+0xa7c>
 8009d54:	9a04      	ldr	r2, [sp, #16]
 8009d56:	2a00      	cmp	r2, #0
 8009d58:	dd01      	ble.n	8009d5e <_dtoa_r+0xa36>
 8009d5a:	9b03      	ldr	r3, [sp, #12]
 8009d5c:	3331      	adds	r3, #49	@ 0x31
 8009d5e:	f88b 3000 	strb.w	r3, [fp]
 8009d62:	e52e      	b.n	80097c2 <_dtoa_r+0x49a>
 8009d64:	4628      	mov	r0, r5
 8009d66:	e7b9      	b.n	8009cdc <_dtoa_r+0x9b4>
 8009d68:	2201      	movs	r2, #1
 8009d6a:	e7e2      	b.n	8009d32 <_dtoa_r+0xa0a>
 8009d6c:	9904      	ldr	r1, [sp, #16]
 8009d6e:	2900      	cmp	r1, #0
 8009d70:	db04      	blt.n	8009d7c <_dtoa_r+0xa54>
 8009d72:	9807      	ldr	r0, [sp, #28]
 8009d74:	4301      	orrs	r1, r0
 8009d76:	9806      	ldr	r0, [sp, #24]
 8009d78:	4301      	orrs	r1, r0
 8009d7a:	d120      	bne.n	8009dbe <_dtoa_r+0xa96>
 8009d7c:	2a00      	cmp	r2, #0
 8009d7e:	ddee      	ble.n	8009d5e <_dtoa_r+0xa36>
 8009d80:	9902      	ldr	r1, [sp, #8]
 8009d82:	9300      	str	r3, [sp, #0]
 8009d84:	2201      	movs	r2, #1
 8009d86:	4648      	mov	r0, r9
 8009d88:	f000 fb38 	bl	800a3fc <__lshift>
 8009d8c:	4621      	mov	r1, r4
 8009d8e:	9002      	str	r0, [sp, #8]
 8009d90:	f000 fba0 	bl	800a4d4 <__mcmp>
 8009d94:	2800      	cmp	r0, #0
 8009d96:	9b00      	ldr	r3, [sp, #0]
 8009d98:	dc02      	bgt.n	8009da0 <_dtoa_r+0xa78>
 8009d9a:	d1e0      	bne.n	8009d5e <_dtoa_r+0xa36>
 8009d9c:	07da      	lsls	r2, r3, #31
 8009d9e:	d5de      	bpl.n	8009d5e <_dtoa_r+0xa36>
 8009da0:	2b39      	cmp	r3, #57	@ 0x39
 8009da2:	d1da      	bne.n	8009d5a <_dtoa_r+0xa32>
 8009da4:	2339      	movs	r3, #57	@ 0x39
 8009da6:	f88b 3000 	strb.w	r3, [fp]
 8009daa:	4633      	mov	r3, r6
 8009dac:	461e      	mov	r6, r3
 8009dae:	3b01      	subs	r3, #1
 8009db0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009db4:	2a39      	cmp	r2, #57	@ 0x39
 8009db6:	d04e      	beq.n	8009e56 <_dtoa_r+0xb2e>
 8009db8:	3201      	adds	r2, #1
 8009dba:	701a      	strb	r2, [r3, #0]
 8009dbc:	e501      	b.n	80097c2 <_dtoa_r+0x49a>
 8009dbe:	2a00      	cmp	r2, #0
 8009dc0:	dd03      	ble.n	8009dca <_dtoa_r+0xaa2>
 8009dc2:	2b39      	cmp	r3, #57	@ 0x39
 8009dc4:	d0ee      	beq.n	8009da4 <_dtoa_r+0xa7c>
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	e7c9      	b.n	8009d5e <_dtoa_r+0xa36>
 8009dca:	9a00      	ldr	r2, [sp, #0]
 8009dcc:	9908      	ldr	r1, [sp, #32]
 8009dce:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009dd2:	428a      	cmp	r2, r1
 8009dd4:	d028      	beq.n	8009e28 <_dtoa_r+0xb00>
 8009dd6:	9902      	ldr	r1, [sp, #8]
 8009dd8:	2300      	movs	r3, #0
 8009dda:	220a      	movs	r2, #10
 8009ddc:	4648      	mov	r0, r9
 8009dde:	f000 f91f 	bl	800a020 <__multadd>
 8009de2:	42af      	cmp	r7, r5
 8009de4:	9002      	str	r0, [sp, #8]
 8009de6:	f04f 0300 	mov.w	r3, #0
 8009dea:	f04f 020a 	mov.w	r2, #10
 8009dee:	4639      	mov	r1, r7
 8009df0:	4648      	mov	r0, r9
 8009df2:	d107      	bne.n	8009e04 <_dtoa_r+0xadc>
 8009df4:	f000 f914 	bl	800a020 <__multadd>
 8009df8:	4607      	mov	r7, r0
 8009dfa:	4605      	mov	r5, r0
 8009dfc:	9b00      	ldr	r3, [sp, #0]
 8009dfe:	3301      	adds	r3, #1
 8009e00:	9300      	str	r3, [sp, #0]
 8009e02:	e777      	b.n	8009cf4 <_dtoa_r+0x9cc>
 8009e04:	f000 f90c 	bl	800a020 <__multadd>
 8009e08:	4629      	mov	r1, r5
 8009e0a:	4607      	mov	r7, r0
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	220a      	movs	r2, #10
 8009e10:	4648      	mov	r0, r9
 8009e12:	f000 f905 	bl	800a020 <__multadd>
 8009e16:	4605      	mov	r5, r0
 8009e18:	e7f0      	b.n	8009dfc <_dtoa_r+0xad4>
 8009e1a:	f1bb 0f00 	cmp.w	fp, #0
 8009e1e:	bfcc      	ite	gt
 8009e20:	465e      	movgt	r6, fp
 8009e22:	2601      	movle	r6, #1
 8009e24:	4456      	add	r6, sl
 8009e26:	2700      	movs	r7, #0
 8009e28:	9902      	ldr	r1, [sp, #8]
 8009e2a:	9300      	str	r3, [sp, #0]
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	4648      	mov	r0, r9
 8009e30:	f000 fae4 	bl	800a3fc <__lshift>
 8009e34:	4621      	mov	r1, r4
 8009e36:	9002      	str	r0, [sp, #8]
 8009e38:	f000 fb4c 	bl	800a4d4 <__mcmp>
 8009e3c:	2800      	cmp	r0, #0
 8009e3e:	dcb4      	bgt.n	8009daa <_dtoa_r+0xa82>
 8009e40:	d102      	bne.n	8009e48 <_dtoa_r+0xb20>
 8009e42:	9b00      	ldr	r3, [sp, #0]
 8009e44:	07db      	lsls	r3, r3, #31
 8009e46:	d4b0      	bmi.n	8009daa <_dtoa_r+0xa82>
 8009e48:	4633      	mov	r3, r6
 8009e4a:	461e      	mov	r6, r3
 8009e4c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e50:	2a30      	cmp	r2, #48	@ 0x30
 8009e52:	d0fa      	beq.n	8009e4a <_dtoa_r+0xb22>
 8009e54:	e4b5      	b.n	80097c2 <_dtoa_r+0x49a>
 8009e56:	459a      	cmp	sl, r3
 8009e58:	d1a8      	bne.n	8009dac <_dtoa_r+0xa84>
 8009e5a:	2331      	movs	r3, #49	@ 0x31
 8009e5c:	f108 0801 	add.w	r8, r8, #1
 8009e60:	f88a 3000 	strb.w	r3, [sl]
 8009e64:	e4ad      	b.n	80097c2 <_dtoa_r+0x49a>
 8009e66:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009e68:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009ec4 <_dtoa_r+0xb9c>
 8009e6c:	b11b      	cbz	r3, 8009e76 <_dtoa_r+0xb4e>
 8009e6e:	f10a 0308 	add.w	r3, sl, #8
 8009e72:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009e74:	6013      	str	r3, [r2, #0]
 8009e76:	4650      	mov	r0, sl
 8009e78:	b017      	add	sp, #92	@ 0x5c
 8009e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e7e:	9b07      	ldr	r3, [sp, #28]
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	f77f ae2e 	ble.w	8009ae2 <_dtoa_r+0x7ba>
 8009e86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e88:	9308      	str	r3, [sp, #32]
 8009e8a:	2001      	movs	r0, #1
 8009e8c:	e64d      	b.n	8009b2a <_dtoa_r+0x802>
 8009e8e:	f1bb 0f00 	cmp.w	fp, #0
 8009e92:	f77f aed9 	ble.w	8009c48 <_dtoa_r+0x920>
 8009e96:	4656      	mov	r6, sl
 8009e98:	9802      	ldr	r0, [sp, #8]
 8009e9a:	4621      	mov	r1, r4
 8009e9c:	f7ff f9ba 	bl	8009214 <quorem>
 8009ea0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009ea4:	f806 3b01 	strb.w	r3, [r6], #1
 8009ea8:	eba6 020a 	sub.w	r2, r6, sl
 8009eac:	4593      	cmp	fp, r2
 8009eae:	ddb4      	ble.n	8009e1a <_dtoa_r+0xaf2>
 8009eb0:	9902      	ldr	r1, [sp, #8]
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	220a      	movs	r2, #10
 8009eb6:	4648      	mov	r0, r9
 8009eb8:	f000 f8b2 	bl	800a020 <__multadd>
 8009ebc:	9002      	str	r0, [sp, #8]
 8009ebe:	e7eb      	b.n	8009e98 <_dtoa_r+0xb70>
 8009ec0:	0800c6dd 	.word	0x0800c6dd
 8009ec4:	0800c661 	.word	0x0800c661

08009ec8 <_free_r>:
 8009ec8:	b538      	push	{r3, r4, r5, lr}
 8009eca:	4605      	mov	r5, r0
 8009ecc:	2900      	cmp	r1, #0
 8009ece:	d041      	beq.n	8009f54 <_free_r+0x8c>
 8009ed0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ed4:	1f0c      	subs	r4, r1, #4
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	bfb8      	it	lt
 8009eda:	18e4      	addlt	r4, r4, r3
 8009edc:	f7fe f8ca 	bl	8008074 <__malloc_lock>
 8009ee0:	4a1d      	ldr	r2, [pc, #116]	@ (8009f58 <_free_r+0x90>)
 8009ee2:	6813      	ldr	r3, [r2, #0]
 8009ee4:	b933      	cbnz	r3, 8009ef4 <_free_r+0x2c>
 8009ee6:	6063      	str	r3, [r4, #4]
 8009ee8:	6014      	str	r4, [r2, #0]
 8009eea:	4628      	mov	r0, r5
 8009eec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ef0:	f7fe b8c6 	b.w	8008080 <__malloc_unlock>
 8009ef4:	42a3      	cmp	r3, r4
 8009ef6:	d908      	bls.n	8009f0a <_free_r+0x42>
 8009ef8:	6820      	ldr	r0, [r4, #0]
 8009efa:	1821      	adds	r1, r4, r0
 8009efc:	428b      	cmp	r3, r1
 8009efe:	bf01      	itttt	eq
 8009f00:	6819      	ldreq	r1, [r3, #0]
 8009f02:	685b      	ldreq	r3, [r3, #4]
 8009f04:	1809      	addeq	r1, r1, r0
 8009f06:	6021      	streq	r1, [r4, #0]
 8009f08:	e7ed      	b.n	8009ee6 <_free_r+0x1e>
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	685b      	ldr	r3, [r3, #4]
 8009f0e:	b10b      	cbz	r3, 8009f14 <_free_r+0x4c>
 8009f10:	42a3      	cmp	r3, r4
 8009f12:	d9fa      	bls.n	8009f0a <_free_r+0x42>
 8009f14:	6811      	ldr	r1, [r2, #0]
 8009f16:	1850      	adds	r0, r2, r1
 8009f18:	42a0      	cmp	r0, r4
 8009f1a:	d10b      	bne.n	8009f34 <_free_r+0x6c>
 8009f1c:	6820      	ldr	r0, [r4, #0]
 8009f1e:	4401      	add	r1, r0
 8009f20:	1850      	adds	r0, r2, r1
 8009f22:	4283      	cmp	r3, r0
 8009f24:	6011      	str	r1, [r2, #0]
 8009f26:	d1e0      	bne.n	8009eea <_free_r+0x22>
 8009f28:	6818      	ldr	r0, [r3, #0]
 8009f2a:	685b      	ldr	r3, [r3, #4]
 8009f2c:	6053      	str	r3, [r2, #4]
 8009f2e:	4408      	add	r0, r1
 8009f30:	6010      	str	r0, [r2, #0]
 8009f32:	e7da      	b.n	8009eea <_free_r+0x22>
 8009f34:	d902      	bls.n	8009f3c <_free_r+0x74>
 8009f36:	230c      	movs	r3, #12
 8009f38:	602b      	str	r3, [r5, #0]
 8009f3a:	e7d6      	b.n	8009eea <_free_r+0x22>
 8009f3c:	6820      	ldr	r0, [r4, #0]
 8009f3e:	1821      	adds	r1, r4, r0
 8009f40:	428b      	cmp	r3, r1
 8009f42:	bf04      	itt	eq
 8009f44:	6819      	ldreq	r1, [r3, #0]
 8009f46:	685b      	ldreq	r3, [r3, #4]
 8009f48:	6063      	str	r3, [r4, #4]
 8009f4a:	bf04      	itt	eq
 8009f4c:	1809      	addeq	r1, r1, r0
 8009f4e:	6021      	streq	r1, [r4, #0]
 8009f50:	6054      	str	r4, [r2, #4]
 8009f52:	e7ca      	b.n	8009eea <_free_r+0x22>
 8009f54:	bd38      	pop	{r3, r4, r5, pc}
 8009f56:	bf00      	nop
 8009f58:	200005dc 	.word	0x200005dc

08009f5c <_Balloc>:
 8009f5c:	b570      	push	{r4, r5, r6, lr}
 8009f5e:	69c6      	ldr	r6, [r0, #28]
 8009f60:	4604      	mov	r4, r0
 8009f62:	460d      	mov	r5, r1
 8009f64:	b976      	cbnz	r6, 8009f84 <_Balloc+0x28>
 8009f66:	2010      	movs	r0, #16
 8009f68:	f7fd ffda 	bl	8007f20 <malloc>
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	61e0      	str	r0, [r4, #28]
 8009f70:	b920      	cbnz	r0, 8009f7c <_Balloc+0x20>
 8009f72:	4b18      	ldr	r3, [pc, #96]	@ (8009fd4 <_Balloc+0x78>)
 8009f74:	4818      	ldr	r0, [pc, #96]	@ (8009fd8 <_Balloc+0x7c>)
 8009f76:	216b      	movs	r1, #107	@ 0x6b
 8009f78:	f001 ff1e 	bl	800bdb8 <__assert_func>
 8009f7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f80:	6006      	str	r6, [r0, #0]
 8009f82:	60c6      	str	r6, [r0, #12]
 8009f84:	69e6      	ldr	r6, [r4, #28]
 8009f86:	68f3      	ldr	r3, [r6, #12]
 8009f88:	b183      	cbz	r3, 8009fac <_Balloc+0x50>
 8009f8a:	69e3      	ldr	r3, [r4, #28]
 8009f8c:	68db      	ldr	r3, [r3, #12]
 8009f8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f92:	b9b8      	cbnz	r0, 8009fc4 <_Balloc+0x68>
 8009f94:	2101      	movs	r1, #1
 8009f96:	fa01 f605 	lsl.w	r6, r1, r5
 8009f9a:	1d72      	adds	r2, r6, #5
 8009f9c:	0092      	lsls	r2, r2, #2
 8009f9e:	4620      	mov	r0, r4
 8009fa0:	f7fd ffaa 	bl	8007ef8 <_calloc_r>
 8009fa4:	b160      	cbz	r0, 8009fc0 <_Balloc+0x64>
 8009fa6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009faa:	e00e      	b.n	8009fca <_Balloc+0x6e>
 8009fac:	2221      	movs	r2, #33	@ 0x21
 8009fae:	2104      	movs	r1, #4
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	f7fd ffa1 	bl	8007ef8 <_calloc_r>
 8009fb6:	69e3      	ldr	r3, [r4, #28]
 8009fb8:	60f0      	str	r0, [r6, #12]
 8009fba:	68db      	ldr	r3, [r3, #12]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d1e4      	bne.n	8009f8a <_Balloc+0x2e>
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	bd70      	pop	{r4, r5, r6, pc}
 8009fc4:	6802      	ldr	r2, [r0, #0]
 8009fc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009fca:	2300      	movs	r3, #0
 8009fcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009fd0:	e7f7      	b.n	8009fc2 <_Balloc+0x66>
 8009fd2:	bf00      	nop
 8009fd4:	0800c66e 	.word	0x0800c66e
 8009fd8:	0800c6ee 	.word	0x0800c6ee

08009fdc <_Bfree>:
 8009fdc:	b570      	push	{r4, r5, r6, lr}
 8009fde:	69c6      	ldr	r6, [r0, #28]
 8009fe0:	4605      	mov	r5, r0
 8009fe2:	460c      	mov	r4, r1
 8009fe4:	b976      	cbnz	r6, 800a004 <_Bfree+0x28>
 8009fe6:	2010      	movs	r0, #16
 8009fe8:	f7fd ff9a 	bl	8007f20 <malloc>
 8009fec:	4602      	mov	r2, r0
 8009fee:	61e8      	str	r0, [r5, #28]
 8009ff0:	b920      	cbnz	r0, 8009ffc <_Bfree+0x20>
 8009ff2:	4b09      	ldr	r3, [pc, #36]	@ (800a018 <_Bfree+0x3c>)
 8009ff4:	4809      	ldr	r0, [pc, #36]	@ (800a01c <_Bfree+0x40>)
 8009ff6:	218f      	movs	r1, #143	@ 0x8f
 8009ff8:	f001 fede 	bl	800bdb8 <__assert_func>
 8009ffc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a000:	6006      	str	r6, [r0, #0]
 800a002:	60c6      	str	r6, [r0, #12]
 800a004:	b13c      	cbz	r4, 800a016 <_Bfree+0x3a>
 800a006:	69eb      	ldr	r3, [r5, #28]
 800a008:	6862      	ldr	r2, [r4, #4]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a010:	6021      	str	r1, [r4, #0]
 800a012:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a016:	bd70      	pop	{r4, r5, r6, pc}
 800a018:	0800c66e 	.word	0x0800c66e
 800a01c:	0800c6ee 	.word	0x0800c6ee

0800a020 <__multadd>:
 800a020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a024:	690d      	ldr	r5, [r1, #16]
 800a026:	4607      	mov	r7, r0
 800a028:	460c      	mov	r4, r1
 800a02a:	461e      	mov	r6, r3
 800a02c:	f101 0c14 	add.w	ip, r1, #20
 800a030:	2000      	movs	r0, #0
 800a032:	f8dc 3000 	ldr.w	r3, [ip]
 800a036:	b299      	uxth	r1, r3
 800a038:	fb02 6101 	mla	r1, r2, r1, r6
 800a03c:	0c1e      	lsrs	r6, r3, #16
 800a03e:	0c0b      	lsrs	r3, r1, #16
 800a040:	fb02 3306 	mla	r3, r2, r6, r3
 800a044:	b289      	uxth	r1, r1
 800a046:	3001      	adds	r0, #1
 800a048:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a04c:	4285      	cmp	r5, r0
 800a04e:	f84c 1b04 	str.w	r1, [ip], #4
 800a052:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a056:	dcec      	bgt.n	800a032 <__multadd+0x12>
 800a058:	b30e      	cbz	r6, 800a09e <__multadd+0x7e>
 800a05a:	68a3      	ldr	r3, [r4, #8]
 800a05c:	42ab      	cmp	r3, r5
 800a05e:	dc19      	bgt.n	800a094 <__multadd+0x74>
 800a060:	6861      	ldr	r1, [r4, #4]
 800a062:	4638      	mov	r0, r7
 800a064:	3101      	adds	r1, #1
 800a066:	f7ff ff79 	bl	8009f5c <_Balloc>
 800a06a:	4680      	mov	r8, r0
 800a06c:	b928      	cbnz	r0, 800a07a <__multadd+0x5a>
 800a06e:	4602      	mov	r2, r0
 800a070:	4b0c      	ldr	r3, [pc, #48]	@ (800a0a4 <__multadd+0x84>)
 800a072:	480d      	ldr	r0, [pc, #52]	@ (800a0a8 <__multadd+0x88>)
 800a074:	21ba      	movs	r1, #186	@ 0xba
 800a076:	f001 fe9f 	bl	800bdb8 <__assert_func>
 800a07a:	6922      	ldr	r2, [r4, #16]
 800a07c:	3202      	adds	r2, #2
 800a07e:	f104 010c 	add.w	r1, r4, #12
 800a082:	0092      	lsls	r2, r2, #2
 800a084:	300c      	adds	r0, #12
 800a086:	f7ff f8b0 	bl	80091ea <memcpy>
 800a08a:	4621      	mov	r1, r4
 800a08c:	4638      	mov	r0, r7
 800a08e:	f7ff ffa5 	bl	8009fdc <_Bfree>
 800a092:	4644      	mov	r4, r8
 800a094:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a098:	3501      	adds	r5, #1
 800a09a:	615e      	str	r6, [r3, #20]
 800a09c:	6125      	str	r5, [r4, #16]
 800a09e:	4620      	mov	r0, r4
 800a0a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0a4:	0800c6dd 	.word	0x0800c6dd
 800a0a8:	0800c6ee 	.word	0x0800c6ee

0800a0ac <__s2b>:
 800a0ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0b0:	460c      	mov	r4, r1
 800a0b2:	4615      	mov	r5, r2
 800a0b4:	461f      	mov	r7, r3
 800a0b6:	2209      	movs	r2, #9
 800a0b8:	3308      	adds	r3, #8
 800a0ba:	4606      	mov	r6, r0
 800a0bc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	db09      	blt.n	800a0dc <__s2b+0x30>
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	f7ff ff47 	bl	8009f5c <_Balloc>
 800a0ce:	b940      	cbnz	r0, 800a0e2 <__s2b+0x36>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	4b19      	ldr	r3, [pc, #100]	@ (800a138 <__s2b+0x8c>)
 800a0d4:	4819      	ldr	r0, [pc, #100]	@ (800a13c <__s2b+0x90>)
 800a0d6:	21d3      	movs	r1, #211	@ 0xd3
 800a0d8:	f001 fe6e 	bl	800bdb8 <__assert_func>
 800a0dc:	0052      	lsls	r2, r2, #1
 800a0de:	3101      	adds	r1, #1
 800a0e0:	e7f0      	b.n	800a0c4 <__s2b+0x18>
 800a0e2:	9b08      	ldr	r3, [sp, #32]
 800a0e4:	6143      	str	r3, [r0, #20]
 800a0e6:	2d09      	cmp	r5, #9
 800a0e8:	f04f 0301 	mov.w	r3, #1
 800a0ec:	6103      	str	r3, [r0, #16]
 800a0ee:	dd16      	ble.n	800a11e <__s2b+0x72>
 800a0f0:	f104 0909 	add.w	r9, r4, #9
 800a0f4:	46c8      	mov	r8, r9
 800a0f6:	442c      	add	r4, r5
 800a0f8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a0fc:	4601      	mov	r1, r0
 800a0fe:	3b30      	subs	r3, #48	@ 0x30
 800a100:	220a      	movs	r2, #10
 800a102:	4630      	mov	r0, r6
 800a104:	f7ff ff8c 	bl	800a020 <__multadd>
 800a108:	45a0      	cmp	r8, r4
 800a10a:	d1f5      	bne.n	800a0f8 <__s2b+0x4c>
 800a10c:	f1a5 0408 	sub.w	r4, r5, #8
 800a110:	444c      	add	r4, r9
 800a112:	1b2d      	subs	r5, r5, r4
 800a114:	1963      	adds	r3, r4, r5
 800a116:	42bb      	cmp	r3, r7
 800a118:	db04      	blt.n	800a124 <__s2b+0x78>
 800a11a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a11e:	340a      	adds	r4, #10
 800a120:	2509      	movs	r5, #9
 800a122:	e7f6      	b.n	800a112 <__s2b+0x66>
 800a124:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a128:	4601      	mov	r1, r0
 800a12a:	3b30      	subs	r3, #48	@ 0x30
 800a12c:	220a      	movs	r2, #10
 800a12e:	4630      	mov	r0, r6
 800a130:	f7ff ff76 	bl	800a020 <__multadd>
 800a134:	e7ee      	b.n	800a114 <__s2b+0x68>
 800a136:	bf00      	nop
 800a138:	0800c6dd 	.word	0x0800c6dd
 800a13c:	0800c6ee 	.word	0x0800c6ee

0800a140 <__hi0bits>:
 800a140:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a144:	4603      	mov	r3, r0
 800a146:	bf36      	itet	cc
 800a148:	0403      	lslcc	r3, r0, #16
 800a14a:	2000      	movcs	r0, #0
 800a14c:	2010      	movcc	r0, #16
 800a14e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a152:	bf3c      	itt	cc
 800a154:	021b      	lslcc	r3, r3, #8
 800a156:	3008      	addcc	r0, #8
 800a158:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a15c:	bf3c      	itt	cc
 800a15e:	011b      	lslcc	r3, r3, #4
 800a160:	3004      	addcc	r0, #4
 800a162:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a166:	bf3c      	itt	cc
 800a168:	009b      	lslcc	r3, r3, #2
 800a16a:	3002      	addcc	r0, #2
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	db05      	blt.n	800a17c <__hi0bits+0x3c>
 800a170:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a174:	f100 0001 	add.w	r0, r0, #1
 800a178:	bf08      	it	eq
 800a17a:	2020      	moveq	r0, #32
 800a17c:	4770      	bx	lr

0800a17e <__lo0bits>:
 800a17e:	6803      	ldr	r3, [r0, #0]
 800a180:	4602      	mov	r2, r0
 800a182:	f013 0007 	ands.w	r0, r3, #7
 800a186:	d00b      	beq.n	800a1a0 <__lo0bits+0x22>
 800a188:	07d9      	lsls	r1, r3, #31
 800a18a:	d421      	bmi.n	800a1d0 <__lo0bits+0x52>
 800a18c:	0798      	lsls	r0, r3, #30
 800a18e:	bf49      	itett	mi
 800a190:	085b      	lsrmi	r3, r3, #1
 800a192:	089b      	lsrpl	r3, r3, #2
 800a194:	2001      	movmi	r0, #1
 800a196:	6013      	strmi	r3, [r2, #0]
 800a198:	bf5c      	itt	pl
 800a19a:	6013      	strpl	r3, [r2, #0]
 800a19c:	2002      	movpl	r0, #2
 800a19e:	4770      	bx	lr
 800a1a0:	b299      	uxth	r1, r3
 800a1a2:	b909      	cbnz	r1, 800a1a8 <__lo0bits+0x2a>
 800a1a4:	0c1b      	lsrs	r3, r3, #16
 800a1a6:	2010      	movs	r0, #16
 800a1a8:	b2d9      	uxtb	r1, r3
 800a1aa:	b909      	cbnz	r1, 800a1b0 <__lo0bits+0x32>
 800a1ac:	3008      	adds	r0, #8
 800a1ae:	0a1b      	lsrs	r3, r3, #8
 800a1b0:	0719      	lsls	r1, r3, #28
 800a1b2:	bf04      	itt	eq
 800a1b4:	091b      	lsreq	r3, r3, #4
 800a1b6:	3004      	addeq	r0, #4
 800a1b8:	0799      	lsls	r1, r3, #30
 800a1ba:	bf04      	itt	eq
 800a1bc:	089b      	lsreq	r3, r3, #2
 800a1be:	3002      	addeq	r0, #2
 800a1c0:	07d9      	lsls	r1, r3, #31
 800a1c2:	d403      	bmi.n	800a1cc <__lo0bits+0x4e>
 800a1c4:	085b      	lsrs	r3, r3, #1
 800a1c6:	f100 0001 	add.w	r0, r0, #1
 800a1ca:	d003      	beq.n	800a1d4 <__lo0bits+0x56>
 800a1cc:	6013      	str	r3, [r2, #0]
 800a1ce:	4770      	bx	lr
 800a1d0:	2000      	movs	r0, #0
 800a1d2:	4770      	bx	lr
 800a1d4:	2020      	movs	r0, #32
 800a1d6:	4770      	bx	lr

0800a1d8 <__i2b>:
 800a1d8:	b510      	push	{r4, lr}
 800a1da:	460c      	mov	r4, r1
 800a1dc:	2101      	movs	r1, #1
 800a1de:	f7ff febd 	bl	8009f5c <_Balloc>
 800a1e2:	4602      	mov	r2, r0
 800a1e4:	b928      	cbnz	r0, 800a1f2 <__i2b+0x1a>
 800a1e6:	4b05      	ldr	r3, [pc, #20]	@ (800a1fc <__i2b+0x24>)
 800a1e8:	4805      	ldr	r0, [pc, #20]	@ (800a200 <__i2b+0x28>)
 800a1ea:	f240 1145 	movw	r1, #325	@ 0x145
 800a1ee:	f001 fde3 	bl	800bdb8 <__assert_func>
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	6144      	str	r4, [r0, #20]
 800a1f6:	6103      	str	r3, [r0, #16]
 800a1f8:	bd10      	pop	{r4, pc}
 800a1fa:	bf00      	nop
 800a1fc:	0800c6dd 	.word	0x0800c6dd
 800a200:	0800c6ee 	.word	0x0800c6ee

0800a204 <__multiply>:
 800a204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a208:	4617      	mov	r7, r2
 800a20a:	690a      	ldr	r2, [r1, #16]
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	429a      	cmp	r2, r3
 800a210:	bfa8      	it	ge
 800a212:	463b      	movge	r3, r7
 800a214:	4689      	mov	r9, r1
 800a216:	bfa4      	itt	ge
 800a218:	460f      	movge	r7, r1
 800a21a:	4699      	movge	r9, r3
 800a21c:	693d      	ldr	r5, [r7, #16]
 800a21e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	6879      	ldr	r1, [r7, #4]
 800a226:	eb05 060a 	add.w	r6, r5, sl
 800a22a:	42b3      	cmp	r3, r6
 800a22c:	b085      	sub	sp, #20
 800a22e:	bfb8      	it	lt
 800a230:	3101      	addlt	r1, #1
 800a232:	f7ff fe93 	bl	8009f5c <_Balloc>
 800a236:	b930      	cbnz	r0, 800a246 <__multiply+0x42>
 800a238:	4602      	mov	r2, r0
 800a23a:	4b41      	ldr	r3, [pc, #260]	@ (800a340 <__multiply+0x13c>)
 800a23c:	4841      	ldr	r0, [pc, #260]	@ (800a344 <__multiply+0x140>)
 800a23e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a242:	f001 fdb9 	bl	800bdb8 <__assert_func>
 800a246:	f100 0414 	add.w	r4, r0, #20
 800a24a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a24e:	4623      	mov	r3, r4
 800a250:	2200      	movs	r2, #0
 800a252:	4573      	cmp	r3, lr
 800a254:	d320      	bcc.n	800a298 <__multiply+0x94>
 800a256:	f107 0814 	add.w	r8, r7, #20
 800a25a:	f109 0114 	add.w	r1, r9, #20
 800a25e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a262:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a266:	9302      	str	r3, [sp, #8]
 800a268:	1beb      	subs	r3, r5, r7
 800a26a:	3b15      	subs	r3, #21
 800a26c:	f023 0303 	bic.w	r3, r3, #3
 800a270:	3304      	adds	r3, #4
 800a272:	3715      	adds	r7, #21
 800a274:	42bd      	cmp	r5, r7
 800a276:	bf38      	it	cc
 800a278:	2304      	movcc	r3, #4
 800a27a:	9301      	str	r3, [sp, #4]
 800a27c:	9b02      	ldr	r3, [sp, #8]
 800a27e:	9103      	str	r1, [sp, #12]
 800a280:	428b      	cmp	r3, r1
 800a282:	d80c      	bhi.n	800a29e <__multiply+0x9a>
 800a284:	2e00      	cmp	r6, #0
 800a286:	dd03      	ble.n	800a290 <__multiply+0x8c>
 800a288:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d055      	beq.n	800a33c <__multiply+0x138>
 800a290:	6106      	str	r6, [r0, #16]
 800a292:	b005      	add	sp, #20
 800a294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a298:	f843 2b04 	str.w	r2, [r3], #4
 800a29c:	e7d9      	b.n	800a252 <__multiply+0x4e>
 800a29e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a2a2:	f1ba 0f00 	cmp.w	sl, #0
 800a2a6:	d01f      	beq.n	800a2e8 <__multiply+0xe4>
 800a2a8:	46c4      	mov	ip, r8
 800a2aa:	46a1      	mov	r9, r4
 800a2ac:	2700      	movs	r7, #0
 800a2ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a2b2:	f8d9 3000 	ldr.w	r3, [r9]
 800a2b6:	fa1f fb82 	uxth.w	fp, r2
 800a2ba:	b29b      	uxth	r3, r3
 800a2bc:	fb0a 330b 	mla	r3, sl, fp, r3
 800a2c0:	443b      	add	r3, r7
 800a2c2:	f8d9 7000 	ldr.w	r7, [r9]
 800a2c6:	0c12      	lsrs	r2, r2, #16
 800a2c8:	0c3f      	lsrs	r7, r7, #16
 800a2ca:	fb0a 7202 	mla	r2, sl, r2, r7
 800a2ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a2d2:	b29b      	uxth	r3, r3
 800a2d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2d8:	4565      	cmp	r5, ip
 800a2da:	f849 3b04 	str.w	r3, [r9], #4
 800a2de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a2e2:	d8e4      	bhi.n	800a2ae <__multiply+0xaa>
 800a2e4:	9b01      	ldr	r3, [sp, #4]
 800a2e6:	50e7      	str	r7, [r4, r3]
 800a2e8:	9b03      	ldr	r3, [sp, #12]
 800a2ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a2ee:	3104      	adds	r1, #4
 800a2f0:	f1b9 0f00 	cmp.w	r9, #0
 800a2f4:	d020      	beq.n	800a338 <__multiply+0x134>
 800a2f6:	6823      	ldr	r3, [r4, #0]
 800a2f8:	4647      	mov	r7, r8
 800a2fa:	46a4      	mov	ip, r4
 800a2fc:	f04f 0a00 	mov.w	sl, #0
 800a300:	f8b7 b000 	ldrh.w	fp, [r7]
 800a304:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a308:	fb09 220b 	mla	r2, r9, fp, r2
 800a30c:	4452      	add	r2, sl
 800a30e:	b29b      	uxth	r3, r3
 800a310:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a314:	f84c 3b04 	str.w	r3, [ip], #4
 800a318:	f857 3b04 	ldr.w	r3, [r7], #4
 800a31c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a320:	f8bc 3000 	ldrh.w	r3, [ip]
 800a324:	fb09 330a 	mla	r3, r9, sl, r3
 800a328:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a32c:	42bd      	cmp	r5, r7
 800a32e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a332:	d8e5      	bhi.n	800a300 <__multiply+0xfc>
 800a334:	9a01      	ldr	r2, [sp, #4]
 800a336:	50a3      	str	r3, [r4, r2]
 800a338:	3404      	adds	r4, #4
 800a33a:	e79f      	b.n	800a27c <__multiply+0x78>
 800a33c:	3e01      	subs	r6, #1
 800a33e:	e7a1      	b.n	800a284 <__multiply+0x80>
 800a340:	0800c6dd 	.word	0x0800c6dd
 800a344:	0800c6ee 	.word	0x0800c6ee

0800a348 <__pow5mult>:
 800a348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a34c:	4615      	mov	r5, r2
 800a34e:	f012 0203 	ands.w	r2, r2, #3
 800a352:	4607      	mov	r7, r0
 800a354:	460e      	mov	r6, r1
 800a356:	d007      	beq.n	800a368 <__pow5mult+0x20>
 800a358:	4c25      	ldr	r4, [pc, #148]	@ (800a3f0 <__pow5mult+0xa8>)
 800a35a:	3a01      	subs	r2, #1
 800a35c:	2300      	movs	r3, #0
 800a35e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a362:	f7ff fe5d 	bl	800a020 <__multadd>
 800a366:	4606      	mov	r6, r0
 800a368:	10ad      	asrs	r5, r5, #2
 800a36a:	d03d      	beq.n	800a3e8 <__pow5mult+0xa0>
 800a36c:	69fc      	ldr	r4, [r7, #28]
 800a36e:	b97c      	cbnz	r4, 800a390 <__pow5mult+0x48>
 800a370:	2010      	movs	r0, #16
 800a372:	f7fd fdd5 	bl	8007f20 <malloc>
 800a376:	4602      	mov	r2, r0
 800a378:	61f8      	str	r0, [r7, #28]
 800a37a:	b928      	cbnz	r0, 800a388 <__pow5mult+0x40>
 800a37c:	4b1d      	ldr	r3, [pc, #116]	@ (800a3f4 <__pow5mult+0xac>)
 800a37e:	481e      	ldr	r0, [pc, #120]	@ (800a3f8 <__pow5mult+0xb0>)
 800a380:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a384:	f001 fd18 	bl	800bdb8 <__assert_func>
 800a388:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a38c:	6004      	str	r4, [r0, #0]
 800a38e:	60c4      	str	r4, [r0, #12]
 800a390:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a394:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a398:	b94c      	cbnz	r4, 800a3ae <__pow5mult+0x66>
 800a39a:	f240 2171 	movw	r1, #625	@ 0x271
 800a39e:	4638      	mov	r0, r7
 800a3a0:	f7ff ff1a 	bl	800a1d8 <__i2b>
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a3aa:	4604      	mov	r4, r0
 800a3ac:	6003      	str	r3, [r0, #0]
 800a3ae:	f04f 0900 	mov.w	r9, #0
 800a3b2:	07eb      	lsls	r3, r5, #31
 800a3b4:	d50a      	bpl.n	800a3cc <__pow5mult+0x84>
 800a3b6:	4631      	mov	r1, r6
 800a3b8:	4622      	mov	r2, r4
 800a3ba:	4638      	mov	r0, r7
 800a3bc:	f7ff ff22 	bl	800a204 <__multiply>
 800a3c0:	4631      	mov	r1, r6
 800a3c2:	4680      	mov	r8, r0
 800a3c4:	4638      	mov	r0, r7
 800a3c6:	f7ff fe09 	bl	8009fdc <_Bfree>
 800a3ca:	4646      	mov	r6, r8
 800a3cc:	106d      	asrs	r5, r5, #1
 800a3ce:	d00b      	beq.n	800a3e8 <__pow5mult+0xa0>
 800a3d0:	6820      	ldr	r0, [r4, #0]
 800a3d2:	b938      	cbnz	r0, 800a3e4 <__pow5mult+0x9c>
 800a3d4:	4622      	mov	r2, r4
 800a3d6:	4621      	mov	r1, r4
 800a3d8:	4638      	mov	r0, r7
 800a3da:	f7ff ff13 	bl	800a204 <__multiply>
 800a3de:	6020      	str	r0, [r4, #0]
 800a3e0:	f8c0 9000 	str.w	r9, [r0]
 800a3e4:	4604      	mov	r4, r0
 800a3e6:	e7e4      	b.n	800a3b2 <__pow5mult+0x6a>
 800a3e8:	4630      	mov	r0, r6
 800a3ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3ee:	bf00      	nop
 800a3f0:	0800c800 	.word	0x0800c800
 800a3f4:	0800c66e 	.word	0x0800c66e
 800a3f8:	0800c6ee 	.word	0x0800c6ee

0800a3fc <__lshift>:
 800a3fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a400:	460c      	mov	r4, r1
 800a402:	6849      	ldr	r1, [r1, #4]
 800a404:	6923      	ldr	r3, [r4, #16]
 800a406:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a40a:	68a3      	ldr	r3, [r4, #8]
 800a40c:	4607      	mov	r7, r0
 800a40e:	4691      	mov	r9, r2
 800a410:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a414:	f108 0601 	add.w	r6, r8, #1
 800a418:	42b3      	cmp	r3, r6
 800a41a:	db0b      	blt.n	800a434 <__lshift+0x38>
 800a41c:	4638      	mov	r0, r7
 800a41e:	f7ff fd9d 	bl	8009f5c <_Balloc>
 800a422:	4605      	mov	r5, r0
 800a424:	b948      	cbnz	r0, 800a43a <__lshift+0x3e>
 800a426:	4602      	mov	r2, r0
 800a428:	4b28      	ldr	r3, [pc, #160]	@ (800a4cc <__lshift+0xd0>)
 800a42a:	4829      	ldr	r0, [pc, #164]	@ (800a4d0 <__lshift+0xd4>)
 800a42c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a430:	f001 fcc2 	bl	800bdb8 <__assert_func>
 800a434:	3101      	adds	r1, #1
 800a436:	005b      	lsls	r3, r3, #1
 800a438:	e7ee      	b.n	800a418 <__lshift+0x1c>
 800a43a:	2300      	movs	r3, #0
 800a43c:	f100 0114 	add.w	r1, r0, #20
 800a440:	f100 0210 	add.w	r2, r0, #16
 800a444:	4618      	mov	r0, r3
 800a446:	4553      	cmp	r3, sl
 800a448:	db33      	blt.n	800a4b2 <__lshift+0xb6>
 800a44a:	6920      	ldr	r0, [r4, #16]
 800a44c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a450:	f104 0314 	add.w	r3, r4, #20
 800a454:	f019 091f 	ands.w	r9, r9, #31
 800a458:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a45c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a460:	d02b      	beq.n	800a4ba <__lshift+0xbe>
 800a462:	f1c9 0e20 	rsb	lr, r9, #32
 800a466:	468a      	mov	sl, r1
 800a468:	2200      	movs	r2, #0
 800a46a:	6818      	ldr	r0, [r3, #0]
 800a46c:	fa00 f009 	lsl.w	r0, r0, r9
 800a470:	4310      	orrs	r0, r2
 800a472:	f84a 0b04 	str.w	r0, [sl], #4
 800a476:	f853 2b04 	ldr.w	r2, [r3], #4
 800a47a:	459c      	cmp	ip, r3
 800a47c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a480:	d8f3      	bhi.n	800a46a <__lshift+0x6e>
 800a482:	ebac 0304 	sub.w	r3, ip, r4
 800a486:	3b15      	subs	r3, #21
 800a488:	f023 0303 	bic.w	r3, r3, #3
 800a48c:	3304      	adds	r3, #4
 800a48e:	f104 0015 	add.w	r0, r4, #21
 800a492:	4560      	cmp	r0, ip
 800a494:	bf88      	it	hi
 800a496:	2304      	movhi	r3, #4
 800a498:	50ca      	str	r2, [r1, r3]
 800a49a:	b10a      	cbz	r2, 800a4a0 <__lshift+0xa4>
 800a49c:	f108 0602 	add.w	r6, r8, #2
 800a4a0:	3e01      	subs	r6, #1
 800a4a2:	4638      	mov	r0, r7
 800a4a4:	612e      	str	r6, [r5, #16]
 800a4a6:	4621      	mov	r1, r4
 800a4a8:	f7ff fd98 	bl	8009fdc <_Bfree>
 800a4ac:	4628      	mov	r0, r5
 800a4ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	e7c5      	b.n	800a446 <__lshift+0x4a>
 800a4ba:	3904      	subs	r1, #4
 800a4bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a4c4:	459c      	cmp	ip, r3
 800a4c6:	d8f9      	bhi.n	800a4bc <__lshift+0xc0>
 800a4c8:	e7ea      	b.n	800a4a0 <__lshift+0xa4>
 800a4ca:	bf00      	nop
 800a4cc:	0800c6dd 	.word	0x0800c6dd
 800a4d0:	0800c6ee 	.word	0x0800c6ee

0800a4d4 <__mcmp>:
 800a4d4:	690a      	ldr	r2, [r1, #16]
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	6900      	ldr	r0, [r0, #16]
 800a4da:	1a80      	subs	r0, r0, r2
 800a4dc:	b530      	push	{r4, r5, lr}
 800a4de:	d10e      	bne.n	800a4fe <__mcmp+0x2a>
 800a4e0:	3314      	adds	r3, #20
 800a4e2:	3114      	adds	r1, #20
 800a4e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a4e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a4ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a4f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a4f4:	4295      	cmp	r5, r2
 800a4f6:	d003      	beq.n	800a500 <__mcmp+0x2c>
 800a4f8:	d205      	bcs.n	800a506 <__mcmp+0x32>
 800a4fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a4fe:	bd30      	pop	{r4, r5, pc}
 800a500:	42a3      	cmp	r3, r4
 800a502:	d3f3      	bcc.n	800a4ec <__mcmp+0x18>
 800a504:	e7fb      	b.n	800a4fe <__mcmp+0x2a>
 800a506:	2001      	movs	r0, #1
 800a508:	e7f9      	b.n	800a4fe <__mcmp+0x2a>
	...

0800a50c <__mdiff>:
 800a50c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a510:	4689      	mov	r9, r1
 800a512:	4606      	mov	r6, r0
 800a514:	4611      	mov	r1, r2
 800a516:	4648      	mov	r0, r9
 800a518:	4614      	mov	r4, r2
 800a51a:	f7ff ffdb 	bl	800a4d4 <__mcmp>
 800a51e:	1e05      	subs	r5, r0, #0
 800a520:	d112      	bne.n	800a548 <__mdiff+0x3c>
 800a522:	4629      	mov	r1, r5
 800a524:	4630      	mov	r0, r6
 800a526:	f7ff fd19 	bl	8009f5c <_Balloc>
 800a52a:	4602      	mov	r2, r0
 800a52c:	b928      	cbnz	r0, 800a53a <__mdiff+0x2e>
 800a52e:	4b3f      	ldr	r3, [pc, #252]	@ (800a62c <__mdiff+0x120>)
 800a530:	f240 2137 	movw	r1, #567	@ 0x237
 800a534:	483e      	ldr	r0, [pc, #248]	@ (800a630 <__mdiff+0x124>)
 800a536:	f001 fc3f 	bl	800bdb8 <__assert_func>
 800a53a:	2301      	movs	r3, #1
 800a53c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a540:	4610      	mov	r0, r2
 800a542:	b003      	add	sp, #12
 800a544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a548:	bfbc      	itt	lt
 800a54a:	464b      	movlt	r3, r9
 800a54c:	46a1      	movlt	r9, r4
 800a54e:	4630      	mov	r0, r6
 800a550:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a554:	bfba      	itte	lt
 800a556:	461c      	movlt	r4, r3
 800a558:	2501      	movlt	r5, #1
 800a55a:	2500      	movge	r5, #0
 800a55c:	f7ff fcfe 	bl	8009f5c <_Balloc>
 800a560:	4602      	mov	r2, r0
 800a562:	b918      	cbnz	r0, 800a56c <__mdiff+0x60>
 800a564:	4b31      	ldr	r3, [pc, #196]	@ (800a62c <__mdiff+0x120>)
 800a566:	f240 2145 	movw	r1, #581	@ 0x245
 800a56a:	e7e3      	b.n	800a534 <__mdiff+0x28>
 800a56c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a570:	6926      	ldr	r6, [r4, #16]
 800a572:	60c5      	str	r5, [r0, #12]
 800a574:	f109 0310 	add.w	r3, r9, #16
 800a578:	f109 0514 	add.w	r5, r9, #20
 800a57c:	f104 0e14 	add.w	lr, r4, #20
 800a580:	f100 0b14 	add.w	fp, r0, #20
 800a584:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a588:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a58c:	9301      	str	r3, [sp, #4]
 800a58e:	46d9      	mov	r9, fp
 800a590:	f04f 0c00 	mov.w	ip, #0
 800a594:	9b01      	ldr	r3, [sp, #4]
 800a596:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a59a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a59e:	9301      	str	r3, [sp, #4]
 800a5a0:	fa1f f38a 	uxth.w	r3, sl
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	b283      	uxth	r3, r0
 800a5a8:	1acb      	subs	r3, r1, r3
 800a5aa:	0c00      	lsrs	r0, r0, #16
 800a5ac:	4463      	add	r3, ip
 800a5ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a5b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a5b6:	b29b      	uxth	r3, r3
 800a5b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a5bc:	4576      	cmp	r6, lr
 800a5be:	f849 3b04 	str.w	r3, [r9], #4
 800a5c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a5c6:	d8e5      	bhi.n	800a594 <__mdiff+0x88>
 800a5c8:	1b33      	subs	r3, r6, r4
 800a5ca:	3b15      	subs	r3, #21
 800a5cc:	f023 0303 	bic.w	r3, r3, #3
 800a5d0:	3415      	adds	r4, #21
 800a5d2:	3304      	adds	r3, #4
 800a5d4:	42a6      	cmp	r6, r4
 800a5d6:	bf38      	it	cc
 800a5d8:	2304      	movcc	r3, #4
 800a5da:	441d      	add	r5, r3
 800a5dc:	445b      	add	r3, fp
 800a5de:	461e      	mov	r6, r3
 800a5e0:	462c      	mov	r4, r5
 800a5e2:	4544      	cmp	r4, r8
 800a5e4:	d30e      	bcc.n	800a604 <__mdiff+0xf8>
 800a5e6:	f108 0103 	add.w	r1, r8, #3
 800a5ea:	1b49      	subs	r1, r1, r5
 800a5ec:	f021 0103 	bic.w	r1, r1, #3
 800a5f0:	3d03      	subs	r5, #3
 800a5f2:	45a8      	cmp	r8, r5
 800a5f4:	bf38      	it	cc
 800a5f6:	2100      	movcc	r1, #0
 800a5f8:	440b      	add	r3, r1
 800a5fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a5fe:	b191      	cbz	r1, 800a626 <__mdiff+0x11a>
 800a600:	6117      	str	r7, [r2, #16]
 800a602:	e79d      	b.n	800a540 <__mdiff+0x34>
 800a604:	f854 1b04 	ldr.w	r1, [r4], #4
 800a608:	46e6      	mov	lr, ip
 800a60a:	0c08      	lsrs	r0, r1, #16
 800a60c:	fa1c fc81 	uxtah	ip, ip, r1
 800a610:	4471      	add	r1, lr
 800a612:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a616:	b289      	uxth	r1, r1
 800a618:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a61c:	f846 1b04 	str.w	r1, [r6], #4
 800a620:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a624:	e7dd      	b.n	800a5e2 <__mdiff+0xd6>
 800a626:	3f01      	subs	r7, #1
 800a628:	e7e7      	b.n	800a5fa <__mdiff+0xee>
 800a62a:	bf00      	nop
 800a62c:	0800c6dd 	.word	0x0800c6dd
 800a630:	0800c6ee 	.word	0x0800c6ee

0800a634 <__ulp>:
 800a634:	b082      	sub	sp, #8
 800a636:	ed8d 0b00 	vstr	d0, [sp]
 800a63a:	9a01      	ldr	r2, [sp, #4]
 800a63c:	4b0f      	ldr	r3, [pc, #60]	@ (800a67c <__ulp+0x48>)
 800a63e:	4013      	ands	r3, r2
 800a640:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a644:	2b00      	cmp	r3, #0
 800a646:	dc08      	bgt.n	800a65a <__ulp+0x26>
 800a648:	425b      	negs	r3, r3
 800a64a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a64e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a652:	da04      	bge.n	800a65e <__ulp+0x2a>
 800a654:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a658:	4113      	asrs	r3, r2
 800a65a:	2200      	movs	r2, #0
 800a65c:	e008      	b.n	800a670 <__ulp+0x3c>
 800a65e:	f1a2 0314 	sub.w	r3, r2, #20
 800a662:	2b1e      	cmp	r3, #30
 800a664:	bfda      	itte	le
 800a666:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a66a:	40da      	lsrle	r2, r3
 800a66c:	2201      	movgt	r2, #1
 800a66e:	2300      	movs	r3, #0
 800a670:	4619      	mov	r1, r3
 800a672:	4610      	mov	r0, r2
 800a674:	ec41 0b10 	vmov	d0, r0, r1
 800a678:	b002      	add	sp, #8
 800a67a:	4770      	bx	lr
 800a67c:	7ff00000 	.word	0x7ff00000

0800a680 <__b2d>:
 800a680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a684:	6906      	ldr	r6, [r0, #16]
 800a686:	f100 0814 	add.w	r8, r0, #20
 800a68a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a68e:	1f37      	subs	r7, r6, #4
 800a690:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a694:	4610      	mov	r0, r2
 800a696:	f7ff fd53 	bl	800a140 <__hi0bits>
 800a69a:	f1c0 0320 	rsb	r3, r0, #32
 800a69e:	280a      	cmp	r0, #10
 800a6a0:	600b      	str	r3, [r1, #0]
 800a6a2:	491b      	ldr	r1, [pc, #108]	@ (800a710 <__b2d+0x90>)
 800a6a4:	dc15      	bgt.n	800a6d2 <__b2d+0x52>
 800a6a6:	f1c0 0c0b 	rsb	ip, r0, #11
 800a6aa:	fa22 f30c 	lsr.w	r3, r2, ip
 800a6ae:	45b8      	cmp	r8, r7
 800a6b0:	ea43 0501 	orr.w	r5, r3, r1
 800a6b4:	bf34      	ite	cc
 800a6b6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a6ba:	2300      	movcs	r3, #0
 800a6bc:	3015      	adds	r0, #21
 800a6be:	fa02 f000 	lsl.w	r0, r2, r0
 800a6c2:	fa23 f30c 	lsr.w	r3, r3, ip
 800a6c6:	4303      	orrs	r3, r0
 800a6c8:	461c      	mov	r4, r3
 800a6ca:	ec45 4b10 	vmov	d0, r4, r5
 800a6ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6d2:	45b8      	cmp	r8, r7
 800a6d4:	bf3a      	itte	cc
 800a6d6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a6da:	f1a6 0708 	subcc.w	r7, r6, #8
 800a6de:	2300      	movcs	r3, #0
 800a6e0:	380b      	subs	r0, #11
 800a6e2:	d012      	beq.n	800a70a <__b2d+0x8a>
 800a6e4:	f1c0 0120 	rsb	r1, r0, #32
 800a6e8:	fa23 f401 	lsr.w	r4, r3, r1
 800a6ec:	4082      	lsls	r2, r0
 800a6ee:	4322      	orrs	r2, r4
 800a6f0:	4547      	cmp	r7, r8
 800a6f2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a6f6:	bf8c      	ite	hi
 800a6f8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a6fc:	2200      	movls	r2, #0
 800a6fe:	4083      	lsls	r3, r0
 800a700:	40ca      	lsrs	r2, r1
 800a702:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a706:	4313      	orrs	r3, r2
 800a708:	e7de      	b.n	800a6c8 <__b2d+0x48>
 800a70a:	ea42 0501 	orr.w	r5, r2, r1
 800a70e:	e7db      	b.n	800a6c8 <__b2d+0x48>
 800a710:	3ff00000 	.word	0x3ff00000

0800a714 <__d2b>:
 800a714:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a718:	460f      	mov	r7, r1
 800a71a:	2101      	movs	r1, #1
 800a71c:	ec59 8b10 	vmov	r8, r9, d0
 800a720:	4616      	mov	r6, r2
 800a722:	f7ff fc1b 	bl	8009f5c <_Balloc>
 800a726:	4604      	mov	r4, r0
 800a728:	b930      	cbnz	r0, 800a738 <__d2b+0x24>
 800a72a:	4602      	mov	r2, r0
 800a72c:	4b23      	ldr	r3, [pc, #140]	@ (800a7bc <__d2b+0xa8>)
 800a72e:	4824      	ldr	r0, [pc, #144]	@ (800a7c0 <__d2b+0xac>)
 800a730:	f240 310f 	movw	r1, #783	@ 0x30f
 800a734:	f001 fb40 	bl	800bdb8 <__assert_func>
 800a738:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a73c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a740:	b10d      	cbz	r5, 800a746 <__d2b+0x32>
 800a742:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a746:	9301      	str	r3, [sp, #4]
 800a748:	f1b8 0300 	subs.w	r3, r8, #0
 800a74c:	d023      	beq.n	800a796 <__d2b+0x82>
 800a74e:	4668      	mov	r0, sp
 800a750:	9300      	str	r3, [sp, #0]
 800a752:	f7ff fd14 	bl	800a17e <__lo0bits>
 800a756:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a75a:	b1d0      	cbz	r0, 800a792 <__d2b+0x7e>
 800a75c:	f1c0 0320 	rsb	r3, r0, #32
 800a760:	fa02 f303 	lsl.w	r3, r2, r3
 800a764:	430b      	orrs	r3, r1
 800a766:	40c2      	lsrs	r2, r0
 800a768:	6163      	str	r3, [r4, #20]
 800a76a:	9201      	str	r2, [sp, #4]
 800a76c:	9b01      	ldr	r3, [sp, #4]
 800a76e:	61a3      	str	r3, [r4, #24]
 800a770:	2b00      	cmp	r3, #0
 800a772:	bf0c      	ite	eq
 800a774:	2201      	moveq	r2, #1
 800a776:	2202      	movne	r2, #2
 800a778:	6122      	str	r2, [r4, #16]
 800a77a:	b1a5      	cbz	r5, 800a7a6 <__d2b+0x92>
 800a77c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a780:	4405      	add	r5, r0
 800a782:	603d      	str	r5, [r7, #0]
 800a784:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a788:	6030      	str	r0, [r6, #0]
 800a78a:	4620      	mov	r0, r4
 800a78c:	b003      	add	sp, #12
 800a78e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a792:	6161      	str	r1, [r4, #20]
 800a794:	e7ea      	b.n	800a76c <__d2b+0x58>
 800a796:	a801      	add	r0, sp, #4
 800a798:	f7ff fcf1 	bl	800a17e <__lo0bits>
 800a79c:	9b01      	ldr	r3, [sp, #4]
 800a79e:	6163      	str	r3, [r4, #20]
 800a7a0:	3020      	adds	r0, #32
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	e7e8      	b.n	800a778 <__d2b+0x64>
 800a7a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a7aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a7ae:	6038      	str	r0, [r7, #0]
 800a7b0:	6918      	ldr	r0, [r3, #16]
 800a7b2:	f7ff fcc5 	bl	800a140 <__hi0bits>
 800a7b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a7ba:	e7e5      	b.n	800a788 <__d2b+0x74>
 800a7bc:	0800c6dd 	.word	0x0800c6dd
 800a7c0:	0800c6ee 	.word	0x0800c6ee

0800a7c4 <__ratio>:
 800a7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c8:	b085      	sub	sp, #20
 800a7ca:	e9cd 1000 	strd	r1, r0, [sp]
 800a7ce:	a902      	add	r1, sp, #8
 800a7d0:	f7ff ff56 	bl	800a680 <__b2d>
 800a7d4:	9800      	ldr	r0, [sp, #0]
 800a7d6:	a903      	add	r1, sp, #12
 800a7d8:	ec55 4b10 	vmov	r4, r5, d0
 800a7dc:	f7ff ff50 	bl	800a680 <__b2d>
 800a7e0:	9b01      	ldr	r3, [sp, #4]
 800a7e2:	6919      	ldr	r1, [r3, #16]
 800a7e4:	9b00      	ldr	r3, [sp, #0]
 800a7e6:	691b      	ldr	r3, [r3, #16]
 800a7e8:	1ac9      	subs	r1, r1, r3
 800a7ea:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a7ee:	1a9b      	subs	r3, r3, r2
 800a7f0:	ec5b ab10 	vmov	sl, fp, d0
 800a7f4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	bfce      	itee	gt
 800a7fc:	462a      	movgt	r2, r5
 800a7fe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a802:	465a      	movle	r2, fp
 800a804:	462f      	mov	r7, r5
 800a806:	46d9      	mov	r9, fp
 800a808:	bfcc      	ite	gt
 800a80a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a80e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a812:	464b      	mov	r3, r9
 800a814:	4652      	mov	r2, sl
 800a816:	4620      	mov	r0, r4
 800a818:	4639      	mov	r1, r7
 800a81a:	f7f6 f81f 	bl	800085c <__aeabi_ddiv>
 800a81e:	ec41 0b10 	vmov	d0, r0, r1
 800a822:	b005      	add	sp, #20
 800a824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a828 <__copybits>:
 800a828:	3901      	subs	r1, #1
 800a82a:	b570      	push	{r4, r5, r6, lr}
 800a82c:	1149      	asrs	r1, r1, #5
 800a82e:	6914      	ldr	r4, [r2, #16]
 800a830:	3101      	adds	r1, #1
 800a832:	f102 0314 	add.w	r3, r2, #20
 800a836:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a83a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a83e:	1f05      	subs	r5, r0, #4
 800a840:	42a3      	cmp	r3, r4
 800a842:	d30c      	bcc.n	800a85e <__copybits+0x36>
 800a844:	1aa3      	subs	r3, r4, r2
 800a846:	3b11      	subs	r3, #17
 800a848:	f023 0303 	bic.w	r3, r3, #3
 800a84c:	3211      	adds	r2, #17
 800a84e:	42a2      	cmp	r2, r4
 800a850:	bf88      	it	hi
 800a852:	2300      	movhi	r3, #0
 800a854:	4418      	add	r0, r3
 800a856:	2300      	movs	r3, #0
 800a858:	4288      	cmp	r0, r1
 800a85a:	d305      	bcc.n	800a868 <__copybits+0x40>
 800a85c:	bd70      	pop	{r4, r5, r6, pc}
 800a85e:	f853 6b04 	ldr.w	r6, [r3], #4
 800a862:	f845 6f04 	str.w	r6, [r5, #4]!
 800a866:	e7eb      	b.n	800a840 <__copybits+0x18>
 800a868:	f840 3b04 	str.w	r3, [r0], #4
 800a86c:	e7f4      	b.n	800a858 <__copybits+0x30>

0800a86e <__any_on>:
 800a86e:	f100 0214 	add.w	r2, r0, #20
 800a872:	6900      	ldr	r0, [r0, #16]
 800a874:	114b      	asrs	r3, r1, #5
 800a876:	4298      	cmp	r0, r3
 800a878:	b510      	push	{r4, lr}
 800a87a:	db11      	blt.n	800a8a0 <__any_on+0x32>
 800a87c:	dd0a      	ble.n	800a894 <__any_on+0x26>
 800a87e:	f011 011f 	ands.w	r1, r1, #31
 800a882:	d007      	beq.n	800a894 <__any_on+0x26>
 800a884:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a888:	fa24 f001 	lsr.w	r0, r4, r1
 800a88c:	fa00 f101 	lsl.w	r1, r0, r1
 800a890:	428c      	cmp	r4, r1
 800a892:	d10b      	bne.n	800a8ac <__any_on+0x3e>
 800a894:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a898:	4293      	cmp	r3, r2
 800a89a:	d803      	bhi.n	800a8a4 <__any_on+0x36>
 800a89c:	2000      	movs	r0, #0
 800a89e:	bd10      	pop	{r4, pc}
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	e7f7      	b.n	800a894 <__any_on+0x26>
 800a8a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a8a8:	2900      	cmp	r1, #0
 800a8aa:	d0f5      	beq.n	800a898 <__any_on+0x2a>
 800a8ac:	2001      	movs	r0, #1
 800a8ae:	e7f6      	b.n	800a89e <__any_on+0x30>

0800a8b0 <sulp>:
 800a8b0:	b570      	push	{r4, r5, r6, lr}
 800a8b2:	4604      	mov	r4, r0
 800a8b4:	460d      	mov	r5, r1
 800a8b6:	ec45 4b10 	vmov	d0, r4, r5
 800a8ba:	4616      	mov	r6, r2
 800a8bc:	f7ff feba 	bl	800a634 <__ulp>
 800a8c0:	ec51 0b10 	vmov	r0, r1, d0
 800a8c4:	b17e      	cbz	r6, 800a8e6 <sulp+0x36>
 800a8c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a8ca:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	dd09      	ble.n	800a8e6 <sulp+0x36>
 800a8d2:	051b      	lsls	r3, r3, #20
 800a8d4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a8d8:	2400      	movs	r4, #0
 800a8da:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a8de:	4622      	mov	r2, r4
 800a8e0:	462b      	mov	r3, r5
 800a8e2:	f7f5 fe91 	bl	8000608 <__aeabi_dmul>
 800a8e6:	ec41 0b10 	vmov	d0, r0, r1
 800a8ea:	bd70      	pop	{r4, r5, r6, pc}
 800a8ec:	0000      	movs	r0, r0
	...

0800a8f0 <_strtod_l>:
 800a8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8f4:	b09f      	sub	sp, #124	@ 0x7c
 800a8f6:	460c      	mov	r4, r1
 800a8f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	921a      	str	r2, [sp, #104]	@ 0x68
 800a8fe:	9005      	str	r0, [sp, #20]
 800a900:	f04f 0a00 	mov.w	sl, #0
 800a904:	f04f 0b00 	mov.w	fp, #0
 800a908:	460a      	mov	r2, r1
 800a90a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a90c:	7811      	ldrb	r1, [r2, #0]
 800a90e:	292b      	cmp	r1, #43	@ 0x2b
 800a910:	d04a      	beq.n	800a9a8 <_strtod_l+0xb8>
 800a912:	d838      	bhi.n	800a986 <_strtod_l+0x96>
 800a914:	290d      	cmp	r1, #13
 800a916:	d832      	bhi.n	800a97e <_strtod_l+0x8e>
 800a918:	2908      	cmp	r1, #8
 800a91a:	d832      	bhi.n	800a982 <_strtod_l+0x92>
 800a91c:	2900      	cmp	r1, #0
 800a91e:	d03b      	beq.n	800a998 <_strtod_l+0xa8>
 800a920:	2200      	movs	r2, #0
 800a922:	920e      	str	r2, [sp, #56]	@ 0x38
 800a924:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a926:	782a      	ldrb	r2, [r5, #0]
 800a928:	2a30      	cmp	r2, #48	@ 0x30
 800a92a:	f040 80b2 	bne.w	800aa92 <_strtod_l+0x1a2>
 800a92e:	786a      	ldrb	r2, [r5, #1]
 800a930:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a934:	2a58      	cmp	r2, #88	@ 0x58
 800a936:	d16e      	bne.n	800aa16 <_strtod_l+0x126>
 800a938:	9302      	str	r3, [sp, #8]
 800a93a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a93c:	9301      	str	r3, [sp, #4]
 800a93e:	ab1a      	add	r3, sp, #104	@ 0x68
 800a940:	9300      	str	r3, [sp, #0]
 800a942:	4a8f      	ldr	r2, [pc, #572]	@ (800ab80 <_strtod_l+0x290>)
 800a944:	9805      	ldr	r0, [sp, #20]
 800a946:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a948:	a919      	add	r1, sp, #100	@ 0x64
 800a94a:	f001 fabb 	bl	800bec4 <__gethex>
 800a94e:	f010 060f 	ands.w	r6, r0, #15
 800a952:	4604      	mov	r4, r0
 800a954:	d005      	beq.n	800a962 <_strtod_l+0x72>
 800a956:	2e06      	cmp	r6, #6
 800a958:	d128      	bne.n	800a9ac <_strtod_l+0xbc>
 800a95a:	3501      	adds	r5, #1
 800a95c:	2300      	movs	r3, #0
 800a95e:	9519      	str	r5, [sp, #100]	@ 0x64
 800a960:	930e      	str	r3, [sp, #56]	@ 0x38
 800a962:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a964:	2b00      	cmp	r3, #0
 800a966:	f040 858e 	bne.w	800b486 <_strtod_l+0xb96>
 800a96a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a96c:	b1cb      	cbz	r3, 800a9a2 <_strtod_l+0xb2>
 800a96e:	4652      	mov	r2, sl
 800a970:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a974:	ec43 2b10 	vmov	d0, r2, r3
 800a978:	b01f      	add	sp, #124	@ 0x7c
 800a97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a97e:	2920      	cmp	r1, #32
 800a980:	d1ce      	bne.n	800a920 <_strtod_l+0x30>
 800a982:	3201      	adds	r2, #1
 800a984:	e7c1      	b.n	800a90a <_strtod_l+0x1a>
 800a986:	292d      	cmp	r1, #45	@ 0x2d
 800a988:	d1ca      	bne.n	800a920 <_strtod_l+0x30>
 800a98a:	2101      	movs	r1, #1
 800a98c:	910e      	str	r1, [sp, #56]	@ 0x38
 800a98e:	1c51      	adds	r1, r2, #1
 800a990:	9119      	str	r1, [sp, #100]	@ 0x64
 800a992:	7852      	ldrb	r2, [r2, #1]
 800a994:	2a00      	cmp	r2, #0
 800a996:	d1c5      	bne.n	800a924 <_strtod_l+0x34>
 800a998:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a99a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	f040 8570 	bne.w	800b482 <_strtod_l+0xb92>
 800a9a2:	4652      	mov	r2, sl
 800a9a4:	465b      	mov	r3, fp
 800a9a6:	e7e5      	b.n	800a974 <_strtod_l+0x84>
 800a9a8:	2100      	movs	r1, #0
 800a9aa:	e7ef      	b.n	800a98c <_strtod_l+0x9c>
 800a9ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a9ae:	b13a      	cbz	r2, 800a9c0 <_strtod_l+0xd0>
 800a9b0:	2135      	movs	r1, #53	@ 0x35
 800a9b2:	a81c      	add	r0, sp, #112	@ 0x70
 800a9b4:	f7ff ff38 	bl	800a828 <__copybits>
 800a9b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a9ba:	9805      	ldr	r0, [sp, #20]
 800a9bc:	f7ff fb0e 	bl	8009fdc <_Bfree>
 800a9c0:	3e01      	subs	r6, #1
 800a9c2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a9c4:	2e04      	cmp	r6, #4
 800a9c6:	d806      	bhi.n	800a9d6 <_strtod_l+0xe6>
 800a9c8:	e8df f006 	tbb	[pc, r6]
 800a9cc:	201d0314 	.word	0x201d0314
 800a9d0:	14          	.byte	0x14
 800a9d1:	00          	.byte	0x00
 800a9d2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a9d6:	05e1      	lsls	r1, r4, #23
 800a9d8:	bf48      	it	mi
 800a9da:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a9de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a9e2:	0d1b      	lsrs	r3, r3, #20
 800a9e4:	051b      	lsls	r3, r3, #20
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d1bb      	bne.n	800a962 <_strtod_l+0x72>
 800a9ea:	f7fe fbd1 	bl	8009190 <__errno>
 800a9ee:	2322      	movs	r3, #34	@ 0x22
 800a9f0:	6003      	str	r3, [r0, #0]
 800a9f2:	e7b6      	b.n	800a962 <_strtod_l+0x72>
 800a9f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a9f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a9fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800aa00:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800aa04:	e7e7      	b.n	800a9d6 <_strtod_l+0xe6>
 800aa06:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ab88 <_strtod_l+0x298>
 800aa0a:	e7e4      	b.n	800a9d6 <_strtod_l+0xe6>
 800aa0c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800aa10:	f04f 3aff 	mov.w	sl, #4294967295
 800aa14:	e7df      	b.n	800a9d6 <_strtod_l+0xe6>
 800aa16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa18:	1c5a      	adds	r2, r3, #1
 800aa1a:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa1c:	785b      	ldrb	r3, [r3, #1]
 800aa1e:	2b30      	cmp	r3, #48	@ 0x30
 800aa20:	d0f9      	beq.n	800aa16 <_strtod_l+0x126>
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d09d      	beq.n	800a962 <_strtod_l+0x72>
 800aa26:	2301      	movs	r3, #1
 800aa28:	2700      	movs	r7, #0
 800aa2a:	9308      	str	r3, [sp, #32]
 800aa2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa2e:	930c      	str	r3, [sp, #48]	@ 0x30
 800aa30:	970b      	str	r7, [sp, #44]	@ 0x2c
 800aa32:	46b9      	mov	r9, r7
 800aa34:	220a      	movs	r2, #10
 800aa36:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800aa38:	7805      	ldrb	r5, [r0, #0]
 800aa3a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800aa3e:	b2d9      	uxtb	r1, r3
 800aa40:	2909      	cmp	r1, #9
 800aa42:	d928      	bls.n	800aa96 <_strtod_l+0x1a6>
 800aa44:	494f      	ldr	r1, [pc, #316]	@ (800ab84 <_strtod_l+0x294>)
 800aa46:	2201      	movs	r2, #1
 800aa48:	f001 f97a 	bl	800bd40 <strncmp>
 800aa4c:	2800      	cmp	r0, #0
 800aa4e:	d032      	beq.n	800aab6 <_strtod_l+0x1c6>
 800aa50:	2000      	movs	r0, #0
 800aa52:	462a      	mov	r2, r5
 800aa54:	900a      	str	r0, [sp, #40]	@ 0x28
 800aa56:	464d      	mov	r5, r9
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2a65      	cmp	r2, #101	@ 0x65
 800aa5c:	d001      	beq.n	800aa62 <_strtod_l+0x172>
 800aa5e:	2a45      	cmp	r2, #69	@ 0x45
 800aa60:	d114      	bne.n	800aa8c <_strtod_l+0x19c>
 800aa62:	b91d      	cbnz	r5, 800aa6c <_strtod_l+0x17c>
 800aa64:	9a08      	ldr	r2, [sp, #32]
 800aa66:	4302      	orrs	r2, r0
 800aa68:	d096      	beq.n	800a998 <_strtod_l+0xa8>
 800aa6a:	2500      	movs	r5, #0
 800aa6c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800aa6e:	1c62      	adds	r2, r4, #1
 800aa70:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa72:	7862      	ldrb	r2, [r4, #1]
 800aa74:	2a2b      	cmp	r2, #43	@ 0x2b
 800aa76:	d07a      	beq.n	800ab6e <_strtod_l+0x27e>
 800aa78:	2a2d      	cmp	r2, #45	@ 0x2d
 800aa7a:	d07e      	beq.n	800ab7a <_strtod_l+0x28a>
 800aa7c:	f04f 0c00 	mov.w	ip, #0
 800aa80:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800aa84:	2909      	cmp	r1, #9
 800aa86:	f240 8085 	bls.w	800ab94 <_strtod_l+0x2a4>
 800aa8a:	9419      	str	r4, [sp, #100]	@ 0x64
 800aa8c:	f04f 0800 	mov.w	r8, #0
 800aa90:	e0a5      	b.n	800abde <_strtod_l+0x2ee>
 800aa92:	2300      	movs	r3, #0
 800aa94:	e7c8      	b.n	800aa28 <_strtod_l+0x138>
 800aa96:	f1b9 0f08 	cmp.w	r9, #8
 800aa9a:	bfd8      	it	le
 800aa9c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800aa9e:	f100 0001 	add.w	r0, r0, #1
 800aaa2:	bfda      	itte	le
 800aaa4:	fb02 3301 	mlale	r3, r2, r1, r3
 800aaa8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800aaaa:	fb02 3707 	mlagt	r7, r2, r7, r3
 800aaae:	f109 0901 	add.w	r9, r9, #1
 800aab2:	9019      	str	r0, [sp, #100]	@ 0x64
 800aab4:	e7bf      	b.n	800aa36 <_strtod_l+0x146>
 800aab6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aab8:	1c5a      	adds	r2, r3, #1
 800aaba:	9219      	str	r2, [sp, #100]	@ 0x64
 800aabc:	785a      	ldrb	r2, [r3, #1]
 800aabe:	f1b9 0f00 	cmp.w	r9, #0
 800aac2:	d03b      	beq.n	800ab3c <_strtod_l+0x24c>
 800aac4:	900a      	str	r0, [sp, #40]	@ 0x28
 800aac6:	464d      	mov	r5, r9
 800aac8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800aacc:	2b09      	cmp	r3, #9
 800aace:	d912      	bls.n	800aaf6 <_strtod_l+0x206>
 800aad0:	2301      	movs	r3, #1
 800aad2:	e7c2      	b.n	800aa5a <_strtod_l+0x16a>
 800aad4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aad6:	1c5a      	adds	r2, r3, #1
 800aad8:	9219      	str	r2, [sp, #100]	@ 0x64
 800aada:	785a      	ldrb	r2, [r3, #1]
 800aadc:	3001      	adds	r0, #1
 800aade:	2a30      	cmp	r2, #48	@ 0x30
 800aae0:	d0f8      	beq.n	800aad4 <_strtod_l+0x1e4>
 800aae2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800aae6:	2b08      	cmp	r3, #8
 800aae8:	f200 84d2 	bhi.w	800b490 <_strtod_l+0xba0>
 800aaec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aaee:	900a      	str	r0, [sp, #40]	@ 0x28
 800aaf0:	2000      	movs	r0, #0
 800aaf2:	930c      	str	r3, [sp, #48]	@ 0x30
 800aaf4:	4605      	mov	r5, r0
 800aaf6:	3a30      	subs	r2, #48	@ 0x30
 800aaf8:	f100 0301 	add.w	r3, r0, #1
 800aafc:	d018      	beq.n	800ab30 <_strtod_l+0x240>
 800aafe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ab00:	4419      	add	r1, r3
 800ab02:	910a      	str	r1, [sp, #40]	@ 0x28
 800ab04:	462e      	mov	r6, r5
 800ab06:	f04f 0e0a 	mov.w	lr, #10
 800ab0a:	1c71      	adds	r1, r6, #1
 800ab0c:	eba1 0c05 	sub.w	ip, r1, r5
 800ab10:	4563      	cmp	r3, ip
 800ab12:	dc15      	bgt.n	800ab40 <_strtod_l+0x250>
 800ab14:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ab18:	182b      	adds	r3, r5, r0
 800ab1a:	2b08      	cmp	r3, #8
 800ab1c:	f105 0501 	add.w	r5, r5, #1
 800ab20:	4405      	add	r5, r0
 800ab22:	dc1a      	bgt.n	800ab5a <_strtod_l+0x26a>
 800ab24:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ab26:	230a      	movs	r3, #10
 800ab28:	fb03 2301 	mla	r3, r3, r1, r2
 800ab2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab2e:	2300      	movs	r3, #0
 800ab30:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab32:	1c51      	adds	r1, r2, #1
 800ab34:	9119      	str	r1, [sp, #100]	@ 0x64
 800ab36:	7852      	ldrb	r2, [r2, #1]
 800ab38:	4618      	mov	r0, r3
 800ab3a:	e7c5      	b.n	800aac8 <_strtod_l+0x1d8>
 800ab3c:	4648      	mov	r0, r9
 800ab3e:	e7ce      	b.n	800aade <_strtod_l+0x1ee>
 800ab40:	2e08      	cmp	r6, #8
 800ab42:	dc05      	bgt.n	800ab50 <_strtod_l+0x260>
 800ab44:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ab46:	fb0e f606 	mul.w	r6, lr, r6
 800ab4a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ab4c:	460e      	mov	r6, r1
 800ab4e:	e7dc      	b.n	800ab0a <_strtod_l+0x21a>
 800ab50:	2910      	cmp	r1, #16
 800ab52:	bfd8      	it	le
 800ab54:	fb0e f707 	mulle.w	r7, lr, r7
 800ab58:	e7f8      	b.n	800ab4c <_strtod_l+0x25c>
 800ab5a:	2b0f      	cmp	r3, #15
 800ab5c:	bfdc      	itt	le
 800ab5e:	230a      	movle	r3, #10
 800ab60:	fb03 2707 	mlale	r7, r3, r7, r2
 800ab64:	e7e3      	b.n	800ab2e <_strtod_l+0x23e>
 800ab66:	2300      	movs	r3, #0
 800ab68:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	e77a      	b.n	800aa64 <_strtod_l+0x174>
 800ab6e:	f04f 0c00 	mov.w	ip, #0
 800ab72:	1ca2      	adds	r2, r4, #2
 800ab74:	9219      	str	r2, [sp, #100]	@ 0x64
 800ab76:	78a2      	ldrb	r2, [r4, #2]
 800ab78:	e782      	b.n	800aa80 <_strtod_l+0x190>
 800ab7a:	f04f 0c01 	mov.w	ip, #1
 800ab7e:	e7f8      	b.n	800ab72 <_strtod_l+0x282>
 800ab80:	0800c914 	.word	0x0800c914
 800ab84:	0800c747 	.word	0x0800c747
 800ab88:	7ff00000 	.word	0x7ff00000
 800ab8c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab8e:	1c51      	adds	r1, r2, #1
 800ab90:	9119      	str	r1, [sp, #100]	@ 0x64
 800ab92:	7852      	ldrb	r2, [r2, #1]
 800ab94:	2a30      	cmp	r2, #48	@ 0x30
 800ab96:	d0f9      	beq.n	800ab8c <_strtod_l+0x29c>
 800ab98:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ab9c:	2908      	cmp	r1, #8
 800ab9e:	f63f af75 	bhi.w	800aa8c <_strtod_l+0x19c>
 800aba2:	3a30      	subs	r2, #48	@ 0x30
 800aba4:	9209      	str	r2, [sp, #36]	@ 0x24
 800aba6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aba8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800abaa:	f04f 080a 	mov.w	r8, #10
 800abae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800abb0:	1c56      	adds	r6, r2, #1
 800abb2:	9619      	str	r6, [sp, #100]	@ 0x64
 800abb4:	7852      	ldrb	r2, [r2, #1]
 800abb6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800abba:	f1be 0f09 	cmp.w	lr, #9
 800abbe:	d939      	bls.n	800ac34 <_strtod_l+0x344>
 800abc0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800abc2:	1a76      	subs	r6, r6, r1
 800abc4:	2e08      	cmp	r6, #8
 800abc6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800abca:	dc03      	bgt.n	800abd4 <_strtod_l+0x2e4>
 800abcc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800abce:	4588      	cmp	r8, r1
 800abd0:	bfa8      	it	ge
 800abd2:	4688      	movge	r8, r1
 800abd4:	f1bc 0f00 	cmp.w	ip, #0
 800abd8:	d001      	beq.n	800abde <_strtod_l+0x2ee>
 800abda:	f1c8 0800 	rsb	r8, r8, #0
 800abde:	2d00      	cmp	r5, #0
 800abe0:	d14e      	bne.n	800ac80 <_strtod_l+0x390>
 800abe2:	9908      	ldr	r1, [sp, #32]
 800abe4:	4308      	orrs	r0, r1
 800abe6:	f47f aebc 	bne.w	800a962 <_strtod_l+0x72>
 800abea:	2b00      	cmp	r3, #0
 800abec:	f47f aed4 	bne.w	800a998 <_strtod_l+0xa8>
 800abf0:	2a69      	cmp	r2, #105	@ 0x69
 800abf2:	d028      	beq.n	800ac46 <_strtod_l+0x356>
 800abf4:	dc25      	bgt.n	800ac42 <_strtod_l+0x352>
 800abf6:	2a49      	cmp	r2, #73	@ 0x49
 800abf8:	d025      	beq.n	800ac46 <_strtod_l+0x356>
 800abfa:	2a4e      	cmp	r2, #78	@ 0x4e
 800abfc:	f47f aecc 	bne.w	800a998 <_strtod_l+0xa8>
 800ac00:	499a      	ldr	r1, [pc, #616]	@ (800ae6c <_strtod_l+0x57c>)
 800ac02:	a819      	add	r0, sp, #100	@ 0x64
 800ac04:	f001 fb80 	bl	800c308 <__match>
 800ac08:	2800      	cmp	r0, #0
 800ac0a:	f43f aec5 	beq.w	800a998 <_strtod_l+0xa8>
 800ac0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	2b28      	cmp	r3, #40	@ 0x28
 800ac14:	d12e      	bne.n	800ac74 <_strtod_l+0x384>
 800ac16:	4996      	ldr	r1, [pc, #600]	@ (800ae70 <_strtod_l+0x580>)
 800ac18:	aa1c      	add	r2, sp, #112	@ 0x70
 800ac1a:	a819      	add	r0, sp, #100	@ 0x64
 800ac1c:	f001 fb88 	bl	800c330 <__hexnan>
 800ac20:	2805      	cmp	r0, #5
 800ac22:	d127      	bne.n	800ac74 <_strtod_l+0x384>
 800ac24:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ac26:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ac2a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ac2e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ac32:	e696      	b.n	800a962 <_strtod_l+0x72>
 800ac34:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac36:	fb08 2101 	mla	r1, r8, r1, r2
 800ac3a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ac3e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac40:	e7b5      	b.n	800abae <_strtod_l+0x2be>
 800ac42:	2a6e      	cmp	r2, #110	@ 0x6e
 800ac44:	e7da      	b.n	800abfc <_strtod_l+0x30c>
 800ac46:	498b      	ldr	r1, [pc, #556]	@ (800ae74 <_strtod_l+0x584>)
 800ac48:	a819      	add	r0, sp, #100	@ 0x64
 800ac4a:	f001 fb5d 	bl	800c308 <__match>
 800ac4e:	2800      	cmp	r0, #0
 800ac50:	f43f aea2 	beq.w	800a998 <_strtod_l+0xa8>
 800ac54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac56:	4988      	ldr	r1, [pc, #544]	@ (800ae78 <_strtod_l+0x588>)
 800ac58:	3b01      	subs	r3, #1
 800ac5a:	a819      	add	r0, sp, #100	@ 0x64
 800ac5c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac5e:	f001 fb53 	bl	800c308 <__match>
 800ac62:	b910      	cbnz	r0, 800ac6a <_strtod_l+0x37a>
 800ac64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac66:	3301      	adds	r3, #1
 800ac68:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac6a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ae88 <_strtod_l+0x598>
 800ac6e:	f04f 0a00 	mov.w	sl, #0
 800ac72:	e676      	b.n	800a962 <_strtod_l+0x72>
 800ac74:	4881      	ldr	r0, [pc, #516]	@ (800ae7c <_strtod_l+0x58c>)
 800ac76:	f001 f897 	bl	800bda8 <nan>
 800ac7a:	ec5b ab10 	vmov	sl, fp, d0
 800ac7e:	e670      	b.n	800a962 <_strtod_l+0x72>
 800ac80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac82:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ac84:	eba8 0303 	sub.w	r3, r8, r3
 800ac88:	f1b9 0f00 	cmp.w	r9, #0
 800ac8c:	bf08      	it	eq
 800ac8e:	46a9      	moveq	r9, r5
 800ac90:	2d10      	cmp	r5, #16
 800ac92:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac94:	462c      	mov	r4, r5
 800ac96:	bfa8      	it	ge
 800ac98:	2410      	movge	r4, #16
 800ac9a:	f7f5 fc3b 	bl	8000514 <__aeabi_ui2d>
 800ac9e:	2d09      	cmp	r5, #9
 800aca0:	4682      	mov	sl, r0
 800aca2:	468b      	mov	fp, r1
 800aca4:	dc13      	bgt.n	800acce <_strtod_l+0x3de>
 800aca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	f43f ae5a 	beq.w	800a962 <_strtod_l+0x72>
 800acae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acb0:	dd78      	ble.n	800ada4 <_strtod_l+0x4b4>
 800acb2:	2b16      	cmp	r3, #22
 800acb4:	dc5f      	bgt.n	800ad76 <_strtod_l+0x486>
 800acb6:	4972      	ldr	r1, [pc, #456]	@ (800ae80 <_strtod_l+0x590>)
 800acb8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800acbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acc0:	4652      	mov	r2, sl
 800acc2:	465b      	mov	r3, fp
 800acc4:	f7f5 fca0 	bl	8000608 <__aeabi_dmul>
 800acc8:	4682      	mov	sl, r0
 800acca:	468b      	mov	fp, r1
 800accc:	e649      	b.n	800a962 <_strtod_l+0x72>
 800acce:	4b6c      	ldr	r3, [pc, #432]	@ (800ae80 <_strtod_l+0x590>)
 800acd0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800acd4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800acd8:	f7f5 fc96 	bl	8000608 <__aeabi_dmul>
 800acdc:	4682      	mov	sl, r0
 800acde:	4638      	mov	r0, r7
 800ace0:	468b      	mov	fp, r1
 800ace2:	f7f5 fc17 	bl	8000514 <__aeabi_ui2d>
 800ace6:	4602      	mov	r2, r0
 800ace8:	460b      	mov	r3, r1
 800acea:	4650      	mov	r0, sl
 800acec:	4659      	mov	r1, fp
 800acee:	f7f5 fad5 	bl	800029c <__adddf3>
 800acf2:	2d0f      	cmp	r5, #15
 800acf4:	4682      	mov	sl, r0
 800acf6:	468b      	mov	fp, r1
 800acf8:	ddd5      	ble.n	800aca6 <_strtod_l+0x3b6>
 800acfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acfc:	1b2c      	subs	r4, r5, r4
 800acfe:	441c      	add	r4, r3
 800ad00:	2c00      	cmp	r4, #0
 800ad02:	f340 8093 	ble.w	800ae2c <_strtod_l+0x53c>
 800ad06:	f014 030f 	ands.w	r3, r4, #15
 800ad0a:	d00a      	beq.n	800ad22 <_strtod_l+0x432>
 800ad0c:	495c      	ldr	r1, [pc, #368]	@ (800ae80 <_strtod_l+0x590>)
 800ad0e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ad12:	4652      	mov	r2, sl
 800ad14:	465b      	mov	r3, fp
 800ad16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad1a:	f7f5 fc75 	bl	8000608 <__aeabi_dmul>
 800ad1e:	4682      	mov	sl, r0
 800ad20:	468b      	mov	fp, r1
 800ad22:	f034 040f 	bics.w	r4, r4, #15
 800ad26:	d073      	beq.n	800ae10 <_strtod_l+0x520>
 800ad28:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ad2c:	dd49      	ble.n	800adc2 <_strtod_l+0x4d2>
 800ad2e:	2400      	movs	r4, #0
 800ad30:	46a0      	mov	r8, r4
 800ad32:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ad34:	46a1      	mov	r9, r4
 800ad36:	9a05      	ldr	r2, [sp, #20]
 800ad38:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ae88 <_strtod_l+0x598>
 800ad3c:	2322      	movs	r3, #34	@ 0x22
 800ad3e:	6013      	str	r3, [r2, #0]
 800ad40:	f04f 0a00 	mov.w	sl, #0
 800ad44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	f43f ae0b 	beq.w	800a962 <_strtod_l+0x72>
 800ad4c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ad4e:	9805      	ldr	r0, [sp, #20]
 800ad50:	f7ff f944 	bl	8009fdc <_Bfree>
 800ad54:	9805      	ldr	r0, [sp, #20]
 800ad56:	4649      	mov	r1, r9
 800ad58:	f7ff f940 	bl	8009fdc <_Bfree>
 800ad5c:	9805      	ldr	r0, [sp, #20]
 800ad5e:	4641      	mov	r1, r8
 800ad60:	f7ff f93c 	bl	8009fdc <_Bfree>
 800ad64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ad66:	9805      	ldr	r0, [sp, #20]
 800ad68:	f7ff f938 	bl	8009fdc <_Bfree>
 800ad6c:	9805      	ldr	r0, [sp, #20]
 800ad6e:	4621      	mov	r1, r4
 800ad70:	f7ff f934 	bl	8009fdc <_Bfree>
 800ad74:	e5f5      	b.n	800a962 <_strtod_l+0x72>
 800ad76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad78:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	dbbc      	blt.n	800acfa <_strtod_l+0x40a>
 800ad80:	4c3f      	ldr	r4, [pc, #252]	@ (800ae80 <_strtod_l+0x590>)
 800ad82:	f1c5 050f 	rsb	r5, r5, #15
 800ad86:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ad8a:	4652      	mov	r2, sl
 800ad8c:	465b      	mov	r3, fp
 800ad8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad92:	f7f5 fc39 	bl	8000608 <__aeabi_dmul>
 800ad96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad98:	1b5d      	subs	r5, r3, r5
 800ad9a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ad9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ada2:	e78f      	b.n	800acc4 <_strtod_l+0x3d4>
 800ada4:	3316      	adds	r3, #22
 800ada6:	dba8      	blt.n	800acfa <_strtod_l+0x40a>
 800ada8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800adaa:	eba3 0808 	sub.w	r8, r3, r8
 800adae:	4b34      	ldr	r3, [pc, #208]	@ (800ae80 <_strtod_l+0x590>)
 800adb0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800adb4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800adb8:	4650      	mov	r0, sl
 800adba:	4659      	mov	r1, fp
 800adbc:	f7f5 fd4e 	bl	800085c <__aeabi_ddiv>
 800adc0:	e782      	b.n	800acc8 <_strtod_l+0x3d8>
 800adc2:	2300      	movs	r3, #0
 800adc4:	4f2f      	ldr	r7, [pc, #188]	@ (800ae84 <_strtod_l+0x594>)
 800adc6:	1124      	asrs	r4, r4, #4
 800adc8:	4650      	mov	r0, sl
 800adca:	4659      	mov	r1, fp
 800adcc:	461e      	mov	r6, r3
 800adce:	2c01      	cmp	r4, #1
 800add0:	dc21      	bgt.n	800ae16 <_strtod_l+0x526>
 800add2:	b10b      	cbz	r3, 800add8 <_strtod_l+0x4e8>
 800add4:	4682      	mov	sl, r0
 800add6:	468b      	mov	fp, r1
 800add8:	492a      	ldr	r1, [pc, #168]	@ (800ae84 <_strtod_l+0x594>)
 800adda:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800adde:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ade2:	4652      	mov	r2, sl
 800ade4:	465b      	mov	r3, fp
 800ade6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adea:	f7f5 fc0d 	bl	8000608 <__aeabi_dmul>
 800adee:	4b26      	ldr	r3, [pc, #152]	@ (800ae88 <_strtod_l+0x598>)
 800adf0:	460a      	mov	r2, r1
 800adf2:	400b      	ands	r3, r1
 800adf4:	4925      	ldr	r1, [pc, #148]	@ (800ae8c <_strtod_l+0x59c>)
 800adf6:	428b      	cmp	r3, r1
 800adf8:	4682      	mov	sl, r0
 800adfa:	d898      	bhi.n	800ad2e <_strtod_l+0x43e>
 800adfc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ae00:	428b      	cmp	r3, r1
 800ae02:	bf86      	itte	hi
 800ae04:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ae90 <_strtod_l+0x5a0>
 800ae08:	f04f 3aff 	movhi.w	sl, #4294967295
 800ae0c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ae10:	2300      	movs	r3, #0
 800ae12:	9308      	str	r3, [sp, #32]
 800ae14:	e076      	b.n	800af04 <_strtod_l+0x614>
 800ae16:	07e2      	lsls	r2, r4, #31
 800ae18:	d504      	bpl.n	800ae24 <_strtod_l+0x534>
 800ae1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae1e:	f7f5 fbf3 	bl	8000608 <__aeabi_dmul>
 800ae22:	2301      	movs	r3, #1
 800ae24:	3601      	adds	r6, #1
 800ae26:	1064      	asrs	r4, r4, #1
 800ae28:	3708      	adds	r7, #8
 800ae2a:	e7d0      	b.n	800adce <_strtod_l+0x4de>
 800ae2c:	d0f0      	beq.n	800ae10 <_strtod_l+0x520>
 800ae2e:	4264      	negs	r4, r4
 800ae30:	f014 020f 	ands.w	r2, r4, #15
 800ae34:	d00a      	beq.n	800ae4c <_strtod_l+0x55c>
 800ae36:	4b12      	ldr	r3, [pc, #72]	@ (800ae80 <_strtod_l+0x590>)
 800ae38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae3c:	4650      	mov	r0, sl
 800ae3e:	4659      	mov	r1, fp
 800ae40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae44:	f7f5 fd0a 	bl	800085c <__aeabi_ddiv>
 800ae48:	4682      	mov	sl, r0
 800ae4a:	468b      	mov	fp, r1
 800ae4c:	1124      	asrs	r4, r4, #4
 800ae4e:	d0df      	beq.n	800ae10 <_strtod_l+0x520>
 800ae50:	2c1f      	cmp	r4, #31
 800ae52:	dd1f      	ble.n	800ae94 <_strtod_l+0x5a4>
 800ae54:	2400      	movs	r4, #0
 800ae56:	46a0      	mov	r8, r4
 800ae58:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ae5a:	46a1      	mov	r9, r4
 800ae5c:	9a05      	ldr	r2, [sp, #20]
 800ae5e:	2322      	movs	r3, #34	@ 0x22
 800ae60:	f04f 0a00 	mov.w	sl, #0
 800ae64:	f04f 0b00 	mov.w	fp, #0
 800ae68:	6013      	str	r3, [r2, #0]
 800ae6a:	e76b      	b.n	800ad44 <_strtod_l+0x454>
 800ae6c:	0800c635 	.word	0x0800c635
 800ae70:	0800c900 	.word	0x0800c900
 800ae74:	0800c62d 	.word	0x0800c62d
 800ae78:	0800c664 	.word	0x0800c664
 800ae7c:	0800c79d 	.word	0x0800c79d
 800ae80:	0800c838 	.word	0x0800c838
 800ae84:	0800c810 	.word	0x0800c810
 800ae88:	7ff00000 	.word	0x7ff00000
 800ae8c:	7ca00000 	.word	0x7ca00000
 800ae90:	7fefffff 	.word	0x7fefffff
 800ae94:	f014 0310 	ands.w	r3, r4, #16
 800ae98:	bf18      	it	ne
 800ae9a:	236a      	movne	r3, #106	@ 0x6a
 800ae9c:	4ea9      	ldr	r6, [pc, #676]	@ (800b144 <_strtod_l+0x854>)
 800ae9e:	9308      	str	r3, [sp, #32]
 800aea0:	4650      	mov	r0, sl
 800aea2:	4659      	mov	r1, fp
 800aea4:	2300      	movs	r3, #0
 800aea6:	07e7      	lsls	r7, r4, #31
 800aea8:	d504      	bpl.n	800aeb4 <_strtod_l+0x5c4>
 800aeaa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aeae:	f7f5 fbab 	bl	8000608 <__aeabi_dmul>
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	1064      	asrs	r4, r4, #1
 800aeb6:	f106 0608 	add.w	r6, r6, #8
 800aeba:	d1f4      	bne.n	800aea6 <_strtod_l+0x5b6>
 800aebc:	b10b      	cbz	r3, 800aec2 <_strtod_l+0x5d2>
 800aebe:	4682      	mov	sl, r0
 800aec0:	468b      	mov	fp, r1
 800aec2:	9b08      	ldr	r3, [sp, #32]
 800aec4:	b1b3      	cbz	r3, 800aef4 <_strtod_l+0x604>
 800aec6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800aeca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800aece:	2b00      	cmp	r3, #0
 800aed0:	4659      	mov	r1, fp
 800aed2:	dd0f      	ble.n	800aef4 <_strtod_l+0x604>
 800aed4:	2b1f      	cmp	r3, #31
 800aed6:	dd56      	ble.n	800af86 <_strtod_l+0x696>
 800aed8:	2b34      	cmp	r3, #52	@ 0x34
 800aeda:	bfde      	ittt	le
 800aedc:	f04f 33ff 	movle.w	r3, #4294967295
 800aee0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800aee4:	4093      	lslle	r3, r2
 800aee6:	f04f 0a00 	mov.w	sl, #0
 800aeea:	bfcc      	ite	gt
 800aeec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800aef0:	ea03 0b01 	andle.w	fp, r3, r1
 800aef4:	2200      	movs	r2, #0
 800aef6:	2300      	movs	r3, #0
 800aef8:	4650      	mov	r0, sl
 800aefa:	4659      	mov	r1, fp
 800aefc:	f7f5 fdec 	bl	8000ad8 <__aeabi_dcmpeq>
 800af00:	2800      	cmp	r0, #0
 800af02:	d1a7      	bne.n	800ae54 <_strtod_l+0x564>
 800af04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af06:	9300      	str	r3, [sp, #0]
 800af08:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800af0a:	9805      	ldr	r0, [sp, #20]
 800af0c:	462b      	mov	r3, r5
 800af0e:	464a      	mov	r2, r9
 800af10:	f7ff f8cc 	bl	800a0ac <__s2b>
 800af14:	900b      	str	r0, [sp, #44]	@ 0x2c
 800af16:	2800      	cmp	r0, #0
 800af18:	f43f af09 	beq.w	800ad2e <_strtod_l+0x43e>
 800af1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af20:	2a00      	cmp	r2, #0
 800af22:	eba3 0308 	sub.w	r3, r3, r8
 800af26:	bfa8      	it	ge
 800af28:	2300      	movge	r3, #0
 800af2a:	9312      	str	r3, [sp, #72]	@ 0x48
 800af2c:	2400      	movs	r4, #0
 800af2e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800af32:	9316      	str	r3, [sp, #88]	@ 0x58
 800af34:	46a0      	mov	r8, r4
 800af36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af38:	9805      	ldr	r0, [sp, #20]
 800af3a:	6859      	ldr	r1, [r3, #4]
 800af3c:	f7ff f80e 	bl	8009f5c <_Balloc>
 800af40:	4681      	mov	r9, r0
 800af42:	2800      	cmp	r0, #0
 800af44:	f43f aef7 	beq.w	800ad36 <_strtod_l+0x446>
 800af48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af4a:	691a      	ldr	r2, [r3, #16]
 800af4c:	3202      	adds	r2, #2
 800af4e:	f103 010c 	add.w	r1, r3, #12
 800af52:	0092      	lsls	r2, r2, #2
 800af54:	300c      	adds	r0, #12
 800af56:	f7fe f948 	bl	80091ea <memcpy>
 800af5a:	ec4b ab10 	vmov	d0, sl, fp
 800af5e:	9805      	ldr	r0, [sp, #20]
 800af60:	aa1c      	add	r2, sp, #112	@ 0x70
 800af62:	a91b      	add	r1, sp, #108	@ 0x6c
 800af64:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800af68:	f7ff fbd4 	bl	800a714 <__d2b>
 800af6c:	901a      	str	r0, [sp, #104]	@ 0x68
 800af6e:	2800      	cmp	r0, #0
 800af70:	f43f aee1 	beq.w	800ad36 <_strtod_l+0x446>
 800af74:	9805      	ldr	r0, [sp, #20]
 800af76:	2101      	movs	r1, #1
 800af78:	f7ff f92e 	bl	800a1d8 <__i2b>
 800af7c:	4680      	mov	r8, r0
 800af7e:	b948      	cbnz	r0, 800af94 <_strtod_l+0x6a4>
 800af80:	f04f 0800 	mov.w	r8, #0
 800af84:	e6d7      	b.n	800ad36 <_strtod_l+0x446>
 800af86:	f04f 32ff 	mov.w	r2, #4294967295
 800af8a:	fa02 f303 	lsl.w	r3, r2, r3
 800af8e:	ea03 0a0a 	and.w	sl, r3, sl
 800af92:	e7af      	b.n	800aef4 <_strtod_l+0x604>
 800af94:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800af96:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800af98:	2d00      	cmp	r5, #0
 800af9a:	bfab      	itete	ge
 800af9c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800af9e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800afa0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800afa2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800afa4:	bfac      	ite	ge
 800afa6:	18ef      	addge	r7, r5, r3
 800afa8:	1b5e      	sublt	r6, r3, r5
 800afaa:	9b08      	ldr	r3, [sp, #32]
 800afac:	1aed      	subs	r5, r5, r3
 800afae:	4415      	add	r5, r2
 800afb0:	4b65      	ldr	r3, [pc, #404]	@ (800b148 <_strtod_l+0x858>)
 800afb2:	3d01      	subs	r5, #1
 800afb4:	429d      	cmp	r5, r3
 800afb6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800afba:	da50      	bge.n	800b05e <_strtod_l+0x76e>
 800afbc:	1b5b      	subs	r3, r3, r5
 800afbe:	2b1f      	cmp	r3, #31
 800afc0:	eba2 0203 	sub.w	r2, r2, r3
 800afc4:	f04f 0101 	mov.w	r1, #1
 800afc8:	dc3d      	bgt.n	800b046 <_strtod_l+0x756>
 800afca:	fa01 f303 	lsl.w	r3, r1, r3
 800afce:	9313      	str	r3, [sp, #76]	@ 0x4c
 800afd0:	2300      	movs	r3, #0
 800afd2:	9310      	str	r3, [sp, #64]	@ 0x40
 800afd4:	18bd      	adds	r5, r7, r2
 800afd6:	9b08      	ldr	r3, [sp, #32]
 800afd8:	42af      	cmp	r7, r5
 800afda:	4416      	add	r6, r2
 800afdc:	441e      	add	r6, r3
 800afde:	463b      	mov	r3, r7
 800afe0:	bfa8      	it	ge
 800afe2:	462b      	movge	r3, r5
 800afe4:	42b3      	cmp	r3, r6
 800afe6:	bfa8      	it	ge
 800afe8:	4633      	movge	r3, r6
 800afea:	2b00      	cmp	r3, #0
 800afec:	bfc2      	ittt	gt
 800afee:	1aed      	subgt	r5, r5, r3
 800aff0:	1af6      	subgt	r6, r6, r3
 800aff2:	1aff      	subgt	r7, r7, r3
 800aff4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	dd16      	ble.n	800b028 <_strtod_l+0x738>
 800affa:	4641      	mov	r1, r8
 800affc:	9805      	ldr	r0, [sp, #20]
 800affe:	461a      	mov	r2, r3
 800b000:	f7ff f9a2 	bl	800a348 <__pow5mult>
 800b004:	4680      	mov	r8, r0
 800b006:	2800      	cmp	r0, #0
 800b008:	d0ba      	beq.n	800af80 <_strtod_l+0x690>
 800b00a:	4601      	mov	r1, r0
 800b00c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b00e:	9805      	ldr	r0, [sp, #20]
 800b010:	f7ff f8f8 	bl	800a204 <__multiply>
 800b014:	900a      	str	r0, [sp, #40]	@ 0x28
 800b016:	2800      	cmp	r0, #0
 800b018:	f43f ae8d 	beq.w	800ad36 <_strtod_l+0x446>
 800b01c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b01e:	9805      	ldr	r0, [sp, #20]
 800b020:	f7fe ffdc 	bl	8009fdc <_Bfree>
 800b024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b026:	931a      	str	r3, [sp, #104]	@ 0x68
 800b028:	2d00      	cmp	r5, #0
 800b02a:	dc1d      	bgt.n	800b068 <_strtod_l+0x778>
 800b02c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b02e:	2b00      	cmp	r3, #0
 800b030:	dd23      	ble.n	800b07a <_strtod_l+0x78a>
 800b032:	4649      	mov	r1, r9
 800b034:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b036:	9805      	ldr	r0, [sp, #20]
 800b038:	f7ff f986 	bl	800a348 <__pow5mult>
 800b03c:	4681      	mov	r9, r0
 800b03e:	b9e0      	cbnz	r0, 800b07a <_strtod_l+0x78a>
 800b040:	f04f 0900 	mov.w	r9, #0
 800b044:	e677      	b.n	800ad36 <_strtod_l+0x446>
 800b046:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b04a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b04e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b052:	35e2      	adds	r5, #226	@ 0xe2
 800b054:	fa01 f305 	lsl.w	r3, r1, r5
 800b058:	9310      	str	r3, [sp, #64]	@ 0x40
 800b05a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b05c:	e7ba      	b.n	800afd4 <_strtod_l+0x6e4>
 800b05e:	2300      	movs	r3, #0
 800b060:	9310      	str	r3, [sp, #64]	@ 0x40
 800b062:	2301      	movs	r3, #1
 800b064:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b066:	e7b5      	b.n	800afd4 <_strtod_l+0x6e4>
 800b068:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b06a:	9805      	ldr	r0, [sp, #20]
 800b06c:	462a      	mov	r2, r5
 800b06e:	f7ff f9c5 	bl	800a3fc <__lshift>
 800b072:	901a      	str	r0, [sp, #104]	@ 0x68
 800b074:	2800      	cmp	r0, #0
 800b076:	d1d9      	bne.n	800b02c <_strtod_l+0x73c>
 800b078:	e65d      	b.n	800ad36 <_strtod_l+0x446>
 800b07a:	2e00      	cmp	r6, #0
 800b07c:	dd07      	ble.n	800b08e <_strtod_l+0x79e>
 800b07e:	4649      	mov	r1, r9
 800b080:	9805      	ldr	r0, [sp, #20]
 800b082:	4632      	mov	r2, r6
 800b084:	f7ff f9ba 	bl	800a3fc <__lshift>
 800b088:	4681      	mov	r9, r0
 800b08a:	2800      	cmp	r0, #0
 800b08c:	d0d8      	beq.n	800b040 <_strtod_l+0x750>
 800b08e:	2f00      	cmp	r7, #0
 800b090:	dd08      	ble.n	800b0a4 <_strtod_l+0x7b4>
 800b092:	4641      	mov	r1, r8
 800b094:	9805      	ldr	r0, [sp, #20]
 800b096:	463a      	mov	r2, r7
 800b098:	f7ff f9b0 	bl	800a3fc <__lshift>
 800b09c:	4680      	mov	r8, r0
 800b09e:	2800      	cmp	r0, #0
 800b0a0:	f43f ae49 	beq.w	800ad36 <_strtod_l+0x446>
 800b0a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b0a6:	9805      	ldr	r0, [sp, #20]
 800b0a8:	464a      	mov	r2, r9
 800b0aa:	f7ff fa2f 	bl	800a50c <__mdiff>
 800b0ae:	4604      	mov	r4, r0
 800b0b0:	2800      	cmp	r0, #0
 800b0b2:	f43f ae40 	beq.w	800ad36 <_strtod_l+0x446>
 800b0b6:	68c3      	ldr	r3, [r0, #12]
 800b0b8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	60c3      	str	r3, [r0, #12]
 800b0be:	4641      	mov	r1, r8
 800b0c0:	f7ff fa08 	bl	800a4d4 <__mcmp>
 800b0c4:	2800      	cmp	r0, #0
 800b0c6:	da45      	bge.n	800b154 <_strtod_l+0x864>
 800b0c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0ca:	ea53 030a 	orrs.w	r3, r3, sl
 800b0ce:	d16b      	bne.n	800b1a8 <_strtod_l+0x8b8>
 800b0d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d167      	bne.n	800b1a8 <_strtod_l+0x8b8>
 800b0d8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b0dc:	0d1b      	lsrs	r3, r3, #20
 800b0de:	051b      	lsls	r3, r3, #20
 800b0e0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b0e4:	d960      	bls.n	800b1a8 <_strtod_l+0x8b8>
 800b0e6:	6963      	ldr	r3, [r4, #20]
 800b0e8:	b913      	cbnz	r3, 800b0f0 <_strtod_l+0x800>
 800b0ea:	6923      	ldr	r3, [r4, #16]
 800b0ec:	2b01      	cmp	r3, #1
 800b0ee:	dd5b      	ble.n	800b1a8 <_strtod_l+0x8b8>
 800b0f0:	4621      	mov	r1, r4
 800b0f2:	2201      	movs	r2, #1
 800b0f4:	9805      	ldr	r0, [sp, #20]
 800b0f6:	f7ff f981 	bl	800a3fc <__lshift>
 800b0fa:	4641      	mov	r1, r8
 800b0fc:	4604      	mov	r4, r0
 800b0fe:	f7ff f9e9 	bl	800a4d4 <__mcmp>
 800b102:	2800      	cmp	r0, #0
 800b104:	dd50      	ble.n	800b1a8 <_strtod_l+0x8b8>
 800b106:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b10a:	9a08      	ldr	r2, [sp, #32]
 800b10c:	0d1b      	lsrs	r3, r3, #20
 800b10e:	051b      	lsls	r3, r3, #20
 800b110:	2a00      	cmp	r2, #0
 800b112:	d06a      	beq.n	800b1ea <_strtod_l+0x8fa>
 800b114:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b118:	d867      	bhi.n	800b1ea <_strtod_l+0x8fa>
 800b11a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b11e:	f67f ae9d 	bls.w	800ae5c <_strtod_l+0x56c>
 800b122:	4b0a      	ldr	r3, [pc, #40]	@ (800b14c <_strtod_l+0x85c>)
 800b124:	4650      	mov	r0, sl
 800b126:	4659      	mov	r1, fp
 800b128:	2200      	movs	r2, #0
 800b12a:	f7f5 fa6d 	bl	8000608 <__aeabi_dmul>
 800b12e:	4b08      	ldr	r3, [pc, #32]	@ (800b150 <_strtod_l+0x860>)
 800b130:	400b      	ands	r3, r1
 800b132:	4682      	mov	sl, r0
 800b134:	468b      	mov	fp, r1
 800b136:	2b00      	cmp	r3, #0
 800b138:	f47f ae08 	bne.w	800ad4c <_strtod_l+0x45c>
 800b13c:	9a05      	ldr	r2, [sp, #20]
 800b13e:	2322      	movs	r3, #34	@ 0x22
 800b140:	6013      	str	r3, [r2, #0]
 800b142:	e603      	b.n	800ad4c <_strtod_l+0x45c>
 800b144:	0800c928 	.word	0x0800c928
 800b148:	fffffc02 	.word	0xfffffc02
 800b14c:	39500000 	.word	0x39500000
 800b150:	7ff00000 	.word	0x7ff00000
 800b154:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b158:	d165      	bne.n	800b226 <_strtod_l+0x936>
 800b15a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b15c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b160:	b35a      	cbz	r2, 800b1ba <_strtod_l+0x8ca>
 800b162:	4a9f      	ldr	r2, [pc, #636]	@ (800b3e0 <_strtod_l+0xaf0>)
 800b164:	4293      	cmp	r3, r2
 800b166:	d12b      	bne.n	800b1c0 <_strtod_l+0x8d0>
 800b168:	9b08      	ldr	r3, [sp, #32]
 800b16a:	4651      	mov	r1, sl
 800b16c:	b303      	cbz	r3, 800b1b0 <_strtod_l+0x8c0>
 800b16e:	4b9d      	ldr	r3, [pc, #628]	@ (800b3e4 <_strtod_l+0xaf4>)
 800b170:	465a      	mov	r2, fp
 800b172:	4013      	ands	r3, r2
 800b174:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b178:	f04f 32ff 	mov.w	r2, #4294967295
 800b17c:	d81b      	bhi.n	800b1b6 <_strtod_l+0x8c6>
 800b17e:	0d1b      	lsrs	r3, r3, #20
 800b180:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b184:	fa02 f303 	lsl.w	r3, r2, r3
 800b188:	4299      	cmp	r1, r3
 800b18a:	d119      	bne.n	800b1c0 <_strtod_l+0x8d0>
 800b18c:	4b96      	ldr	r3, [pc, #600]	@ (800b3e8 <_strtod_l+0xaf8>)
 800b18e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b190:	429a      	cmp	r2, r3
 800b192:	d102      	bne.n	800b19a <_strtod_l+0x8aa>
 800b194:	3101      	adds	r1, #1
 800b196:	f43f adce 	beq.w	800ad36 <_strtod_l+0x446>
 800b19a:	4b92      	ldr	r3, [pc, #584]	@ (800b3e4 <_strtod_l+0xaf4>)
 800b19c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b19e:	401a      	ands	r2, r3
 800b1a0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b1a4:	f04f 0a00 	mov.w	sl, #0
 800b1a8:	9b08      	ldr	r3, [sp, #32]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d1b9      	bne.n	800b122 <_strtod_l+0x832>
 800b1ae:	e5cd      	b.n	800ad4c <_strtod_l+0x45c>
 800b1b0:	f04f 33ff 	mov.w	r3, #4294967295
 800b1b4:	e7e8      	b.n	800b188 <_strtod_l+0x898>
 800b1b6:	4613      	mov	r3, r2
 800b1b8:	e7e6      	b.n	800b188 <_strtod_l+0x898>
 800b1ba:	ea53 030a 	orrs.w	r3, r3, sl
 800b1be:	d0a2      	beq.n	800b106 <_strtod_l+0x816>
 800b1c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b1c2:	b1db      	cbz	r3, 800b1fc <_strtod_l+0x90c>
 800b1c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b1c6:	4213      	tst	r3, r2
 800b1c8:	d0ee      	beq.n	800b1a8 <_strtod_l+0x8b8>
 800b1ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1cc:	9a08      	ldr	r2, [sp, #32]
 800b1ce:	4650      	mov	r0, sl
 800b1d0:	4659      	mov	r1, fp
 800b1d2:	b1bb      	cbz	r3, 800b204 <_strtod_l+0x914>
 800b1d4:	f7ff fb6c 	bl	800a8b0 <sulp>
 800b1d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1dc:	ec53 2b10 	vmov	r2, r3, d0
 800b1e0:	f7f5 f85c 	bl	800029c <__adddf3>
 800b1e4:	4682      	mov	sl, r0
 800b1e6:	468b      	mov	fp, r1
 800b1e8:	e7de      	b.n	800b1a8 <_strtod_l+0x8b8>
 800b1ea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b1ee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b1f2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b1f6:	f04f 3aff 	mov.w	sl, #4294967295
 800b1fa:	e7d5      	b.n	800b1a8 <_strtod_l+0x8b8>
 800b1fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b1fe:	ea13 0f0a 	tst.w	r3, sl
 800b202:	e7e1      	b.n	800b1c8 <_strtod_l+0x8d8>
 800b204:	f7ff fb54 	bl	800a8b0 <sulp>
 800b208:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b20c:	ec53 2b10 	vmov	r2, r3, d0
 800b210:	f7f5 f842 	bl	8000298 <__aeabi_dsub>
 800b214:	2200      	movs	r2, #0
 800b216:	2300      	movs	r3, #0
 800b218:	4682      	mov	sl, r0
 800b21a:	468b      	mov	fp, r1
 800b21c:	f7f5 fc5c 	bl	8000ad8 <__aeabi_dcmpeq>
 800b220:	2800      	cmp	r0, #0
 800b222:	d0c1      	beq.n	800b1a8 <_strtod_l+0x8b8>
 800b224:	e61a      	b.n	800ae5c <_strtod_l+0x56c>
 800b226:	4641      	mov	r1, r8
 800b228:	4620      	mov	r0, r4
 800b22a:	f7ff facb 	bl	800a7c4 <__ratio>
 800b22e:	ec57 6b10 	vmov	r6, r7, d0
 800b232:	2200      	movs	r2, #0
 800b234:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b238:	4630      	mov	r0, r6
 800b23a:	4639      	mov	r1, r7
 800b23c:	f7f5 fc60 	bl	8000b00 <__aeabi_dcmple>
 800b240:	2800      	cmp	r0, #0
 800b242:	d06f      	beq.n	800b324 <_strtod_l+0xa34>
 800b244:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b246:	2b00      	cmp	r3, #0
 800b248:	d17a      	bne.n	800b340 <_strtod_l+0xa50>
 800b24a:	f1ba 0f00 	cmp.w	sl, #0
 800b24e:	d158      	bne.n	800b302 <_strtod_l+0xa12>
 800b250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b252:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b256:	2b00      	cmp	r3, #0
 800b258:	d15a      	bne.n	800b310 <_strtod_l+0xa20>
 800b25a:	4b64      	ldr	r3, [pc, #400]	@ (800b3ec <_strtod_l+0xafc>)
 800b25c:	2200      	movs	r2, #0
 800b25e:	4630      	mov	r0, r6
 800b260:	4639      	mov	r1, r7
 800b262:	f7f5 fc43 	bl	8000aec <__aeabi_dcmplt>
 800b266:	2800      	cmp	r0, #0
 800b268:	d159      	bne.n	800b31e <_strtod_l+0xa2e>
 800b26a:	4630      	mov	r0, r6
 800b26c:	4639      	mov	r1, r7
 800b26e:	4b60      	ldr	r3, [pc, #384]	@ (800b3f0 <_strtod_l+0xb00>)
 800b270:	2200      	movs	r2, #0
 800b272:	f7f5 f9c9 	bl	8000608 <__aeabi_dmul>
 800b276:	4606      	mov	r6, r0
 800b278:	460f      	mov	r7, r1
 800b27a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b27e:	9606      	str	r6, [sp, #24]
 800b280:	9307      	str	r3, [sp, #28]
 800b282:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b286:	4d57      	ldr	r5, [pc, #348]	@ (800b3e4 <_strtod_l+0xaf4>)
 800b288:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b28c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b28e:	401d      	ands	r5, r3
 800b290:	4b58      	ldr	r3, [pc, #352]	@ (800b3f4 <_strtod_l+0xb04>)
 800b292:	429d      	cmp	r5, r3
 800b294:	f040 80b2 	bne.w	800b3fc <_strtod_l+0xb0c>
 800b298:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b29a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b29e:	ec4b ab10 	vmov	d0, sl, fp
 800b2a2:	f7ff f9c7 	bl	800a634 <__ulp>
 800b2a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b2aa:	ec51 0b10 	vmov	r0, r1, d0
 800b2ae:	f7f5 f9ab 	bl	8000608 <__aeabi_dmul>
 800b2b2:	4652      	mov	r2, sl
 800b2b4:	465b      	mov	r3, fp
 800b2b6:	f7f4 fff1 	bl	800029c <__adddf3>
 800b2ba:	460b      	mov	r3, r1
 800b2bc:	4949      	ldr	r1, [pc, #292]	@ (800b3e4 <_strtod_l+0xaf4>)
 800b2be:	4a4e      	ldr	r2, [pc, #312]	@ (800b3f8 <_strtod_l+0xb08>)
 800b2c0:	4019      	ands	r1, r3
 800b2c2:	4291      	cmp	r1, r2
 800b2c4:	4682      	mov	sl, r0
 800b2c6:	d942      	bls.n	800b34e <_strtod_l+0xa5e>
 800b2c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b2ca:	4b47      	ldr	r3, [pc, #284]	@ (800b3e8 <_strtod_l+0xaf8>)
 800b2cc:	429a      	cmp	r2, r3
 800b2ce:	d103      	bne.n	800b2d8 <_strtod_l+0x9e8>
 800b2d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b2d2:	3301      	adds	r3, #1
 800b2d4:	f43f ad2f 	beq.w	800ad36 <_strtod_l+0x446>
 800b2d8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b3e8 <_strtod_l+0xaf8>
 800b2dc:	f04f 3aff 	mov.w	sl, #4294967295
 800b2e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2e2:	9805      	ldr	r0, [sp, #20]
 800b2e4:	f7fe fe7a 	bl	8009fdc <_Bfree>
 800b2e8:	9805      	ldr	r0, [sp, #20]
 800b2ea:	4649      	mov	r1, r9
 800b2ec:	f7fe fe76 	bl	8009fdc <_Bfree>
 800b2f0:	9805      	ldr	r0, [sp, #20]
 800b2f2:	4641      	mov	r1, r8
 800b2f4:	f7fe fe72 	bl	8009fdc <_Bfree>
 800b2f8:	9805      	ldr	r0, [sp, #20]
 800b2fa:	4621      	mov	r1, r4
 800b2fc:	f7fe fe6e 	bl	8009fdc <_Bfree>
 800b300:	e619      	b.n	800af36 <_strtod_l+0x646>
 800b302:	f1ba 0f01 	cmp.w	sl, #1
 800b306:	d103      	bne.n	800b310 <_strtod_l+0xa20>
 800b308:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	f43f ada6 	beq.w	800ae5c <_strtod_l+0x56c>
 800b310:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b3c0 <_strtod_l+0xad0>
 800b314:	4f35      	ldr	r7, [pc, #212]	@ (800b3ec <_strtod_l+0xafc>)
 800b316:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b31a:	2600      	movs	r6, #0
 800b31c:	e7b1      	b.n	800b282 <_strtod_l+0x992>
 800b31e:	4f34      	ldr	r7, [pc, #208]	@ (800b3f0 <_strtod_l+0xb00>)
 800b320:	2600      	movs	r6, #0
 800b322:	e7aa      	b.n	800b27a <_strtod_l+0x98a>
 800b324:	4b32      	ldr	r3, [pc, #200]	@ (800b3f0 <_strtod_l+0xb00>)
 800b326:	4630      	mov	r0, r6
 800b328:	4639      	mov	r1, r7
 800b32a:	2200      	movs	r2, #0
 800b32c:	f7f5 f96c 	bl	8000608 <__aeabi_dmul>
 800b330:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b332:	4606      	mov	r6, r0
 800b334:	460f      	mov	r7, r1
 800b336:	2b00      	cmp	r3, #0
 800b338:	d09f      	beq.n	800b27a <_strtod_l+0x98a>
 800b33a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b33e:	e7a0      	b.n	800b282 <_strtod_l+0x992>
 800b340:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b3c8 <_strtod_l+0xad8>
 800b344:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b348:	ec57 6b17 	vmov	r6, r7, d7
 800b34c:	e799      	b.n	800b282 <_strtod_l+0x992>
 800b34e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b352:	9b08      	ldr	r3, [sp, #32]
 800b354:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d1c1      	bne.n	800b2e0 <_strtod_l+0x9f0>
 800b35c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b360:	0d1b      	lsrs	r3, r3, #20
 800b362:	051b      	lsls	r3, r3, #20
 800b364:	429d      	cmp	r5, r3
 800b366:	d1bb      	bne.n	800b2e0 <_strtod_l+0x9f0>
 800b368:	4630      	mov	r0, r6
 800b36a:	4639      	mov	r1, r7
 800b36c:	f7f5 fcac 	bl	8000cc8 <__aeabi_d2lz>
 800b370:	f7f5 f91c 	bl	80005ac <__aeabi_l2d>
 800b374:	4602      	mov	r2, r0
 800b376:	460b      	mov	r3, r1
 800b378:	4630      	mov	r0, r6
 800b37a:	4639      	mov	r1, r7
 800b37c:	f7f4 ff8c 	bl	8000298 <__aeabi_dsub>
 800b380:	460b      	mov	r3, r1
 800b382:	4602      	mov	r2, r0
 800b384:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b388:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b38c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b38e:	ea46 060a 	orr.w	r6, r6, sl
 800b392:	431e      	orrs	r6, r3
 800b394:	d06f      	beq.n	800b476 <_strtod_l+0xb86>
 800b396:	a30e      	add	r3, pc, #56	@ (adr r3, 800b3d0 <_strtod_l+0xae0>)
 800b398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b39c:	f7f5 fba6 	bl	8000aec <__aeabi_dcmplt>
 800b3a0:	2800      	cmp	r0, #0
 800b3a2:	f47f acd3 	bne.w	800ad4c <_strtod_l+0x45c>
 800b3a6:	a30c      	add	r3, pc, #48	@ (adr r3, 800b3d8 <_strtod_l+0xae8>)
 800b3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b3b0:	f7f5 fbba 	bl	8000b28 <__aeabi_dcmpgt>
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	d093      	beq.n	800b2e0 <_strtod_l+0x9f0>
 800b3b8:	e4c8      	b.n	800ad4c <_strtod_l+0x45c>
 800b3ba:	bf00      	nop
 800b3bc:	f3af 8000 	nop.w
 800b3c0:	00000000 	.word	0x00000000
 800b3c4:	bff00000 	.word	0xbff00000
 800b3c8:	00000000 	.word	0x00000000
 800b3cc:	3ff00000 	.word	0x3ff00000
 800b3d0:	94a03595 	.word	0x94a03595
 800b3d4:	3fdfffff 	.word	0x3fdfffff
 800b3d8:	35afe535 	.word	0x35afe535
 800b3dc:	3fe00000 	.word	0x3fe00000
 800b3e0:	000fffff 	.word	0x000fffff
 800b3e4:	7ff00000 	.word	0x7ff00000
 800b3e8:	7fefffff 	.word	0x7fefffff
 800b3ec:	3ff00000 	.word	0x3ff00000
 800b3f0:	3fe00000 	.word	0x3fe00000
 800b3f4:	7fe00000 	.word	0x7fe00000
 800b3f8:	7c9fffff 	.word	0x7c9fffff
 800b3fc:	9b08      	ldr	r3, [sp, #32]
 800b3fe:	b323      	cbz	r3, 800b44a <_strtod_l+0xb5a>
 800b400:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b404:	d821      	bhi.n	800b44a <_strtod_l+0xb5a>
 800b406:	a328      	add	r3, pc, #160	@ (adr r3, 800b4a8 <_strtod_l+0xbb8>)
 800b408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b40c:	4630      	mov	r0, r6
 800b40e:	4639      	mov	r1, r7
 800b410:	f7f5 fb76 	bl	8000b00 <__aeabi_dcmple>
 800b414:	b1a0      	cbz	r0, 800b440 <_strtod_l+0xb50>
 800b416:	4639      	mov	r1, r7
 800b418:	4630      	mov	r0, r6
 800b41a:	f7f5 fbcd 	bl	8000bb8 <__aeabi_d2uiz>
 800b41e:	2801      	cmp	r0, #1
 800b420:	bf38      	it	cc
 800b422:	2001      	movcc	r0, #1
 800b424:	f7f5 f876 	bl	8000514 <__aeabi_ui2d>
 800b428:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b42a:	4606      	mov	r6, r0
 800b42c:	460f      	mov	r7, r1
 800b42e:	b9fb      	cbnz	r3, 800b470 <_strtod_l+0xb80>
 800b430:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b434:	9014      	str	r0, [sp, #80]	@ 0x50
 800b436:	9315      	str	r3, [sp, #84]	@ 0x54
 800b438:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b43c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b440:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b442:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b446:	1b5b      	subs	r3, r3, r5
 800b448:	9311      	str	r3, [sp, #68]	@ 0x44
 800b44a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b44e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b452:	f7ff f8ef 	bl	800a634 <__ulp>
 800b456:	4650      	mov	r0, sl
 800b458:	ec53 2b10 	vmov	r2, r3, d0
 800b45c:	4659      	mov	r1, fp
 800b45e:	f7f5 f8d3 	bl	8000608 <__aeabi_dmul>
 800b462:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b466:	f7f4 ff19 	bl	800029c <__adddf3>
 800b46a:	4682      	mov	sl, r0
 800b46c:	468b      	mov	fp, r1
 800b46e:	e770      	b.n	800b352 <_strtod_l+0xa62>
 800b470:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b474:	e7e0      	b.n	800b438 <_strtod_l+0xb48>
 800b476:	a30e      	add	r3, pc, #56	@ (adr r3, 800b4b0 <_strtod_l+0xbc0>)
 800b478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b47c:	f7f5 fb36 	bl	8000aec <__aeabi_dcmplt>
 800b480:	e798      	b.n	800b3b4 <_strtod_l+0xac4>
 800b482:	2300      	movs	r3, #0
 800b484:	930e      	str	r3, [sp, #56]	@ 0x38
 800b486:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b488:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b48a:	6013      	str	r3, [r2, #0]
 800b48c:	f7ff ba6d 	b.w	800a96a <_strtod_l+0x7a>
 800b490:	2a65      	cmp	r2, #101	@ 0x65
 800b492:	f43f ab68 	beq.w	800ab66 <_strtod_l+0x276>
 800b496:	2a45      	cmp	r2, #69	@ 0x45
 800b498:	f43f ab65 	beq.w	800ab66 <_strtod_l+0x276>
 800b49c:	2301      	movs	r3, #1
 800b49e:	f7ff bba0 	b.w	800abe2 <_strtod_l+0x2f2>
 800b4a2:	bf00      	nop
 800b4a4:	f3af 8000 	nop.w
 800b4a8:	ffc00000 	.word	0xffc00000
 800b4ac:	41dfffff 	.word	0x41dfffff
 800b4b0:	94a03595 	.word	0x94a03595
 800b4b4:	3fcfffff 	.word	0x3fcfffff

0800b4b8 <_strtod_r>:
 800b4b8:	4b01      	ldr	r3, [pc, #4]	@ (800b4c0 <_strtod_r+0x8>)
 800b4ba:	f7ff ba19 	b.w	800a8f0 <_strtod_l>
 800b4be:	bf00      	nop
 800b4c0:	20000068 	.word	0x20000068

0800b4c4 <_strtol_l.isra.0>:
 800b4c4:	2b24      	cmp	r3, #36	@ 0x24
 800b4c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4ca:	4686      	mov	lr, r0
 800b4cc:	4690      	mov	r8, r2
 800b4ce:	d801      	bhi.n	800b4d4 <_strtol_l.isra.0+0x10>
 800b4d0:	2b01      	cmp	r3, #1
 800b4d2:	d106      	bne.n	800b4e2 <_strtol_l.isra.0+0x1e>
 800b4d4:	f7fd fe5c 	bl	8009190 <__errno>
 800b4d8:	2316      	movs	r3, #22
 800b4da:	6003      	str	r3, [r0, #0]
 800b4dc:	2000      	movs	r0, #0
 800b4de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4e2:	4834      	ldr	r0, [pc, #208]	@ (800b5b4 <_strtol_l.isra.0+0xf0>)
 800b4e4:	460d      	mov	r5, r1
 800b4e6:	462a      	mov	r2, r5
 800b4e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4ec:	5d06      	ldrb	r6, [r0, r4]
 800b4ee:	f016 0608 	ands.w	r6, r6, #8
 800b4f2:	d1f8      	bne.n	800b4e6 <_strtol_l.isra.0+0x22>
 800b4f4:	2c2d      	cmp	r4, #45	@ 0x2d
 800b4f6:	d110      	bne.n	800b51a <_strtol_l.isra.0+0x56>
 800b4f8:	782c      	ldrb	r4, [r5, #0]
 800b4fa:	2601      	movs	r6, #1
 800b4fc:	1c95      	adds	r5, r2, #2
 800b4fe:	f033 0210 	bics.w	r2, r3, #16
 800b502:	d115      	bne.n	800b530 <_strtol_l.isra.0+0x6c>
 800b504:	2c30      	cmp	r4, #48	@ 0x30
 800b506:	d10d      	bne.n	800b524 <_strtol_l.isra.0+0x60>
 800b508:	782a      	ldrb	r2, [r5, #0]
 800b50a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b50e:	2a58      	cmp	r2, #88	@ 0x58
 800b510:	d108      	bne.n	800b524 <_strtol_l.isra.0+0x60>
 800b512:	786c      	ldrb	r4, [r5, #1]
 800b514:	3502      	adds	r5, #2
 800b516:	2310      	movs	r3, #16
 800b518:	e00a      	b.n	800b530 <_strtol_l.isra.0+0x6c>
 800b51a:	2c2b      	cmp	r4, #43	@ 0x2b
 800b51c:	bf04      	itt	eq
 800b51e:	782c      	ldrbeq	r4, [r5, #0]
 800b520:	1c95      	addeq	r5, r2, #2
 800b522:	e7ec      	b.n	800b4fe <_strtol_l.isra.0+0x3a>
 800b524:	2b00      	cmp	r3, #0
 800b526:	d1f6      	bne.n	800b516 <_strtol_l.isra.0+0x52>
 800b528:	2c30      	cmp	r4, #48	@ 0x30
 800b52a:	bf14      	ite	ne
 800b52c:	230a      	movne	r3, #10
 800b52e:	2308      	moveq	r3, #8
 800b530:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b534:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b538:	2200      	movs	r2, #0
 800b53a:	fbbc f9f3 	udiv	r9, ip, r3
 800b53e:	4610      	mov	r0, r2
 800b540:	fb03 ca19 	mls	sl, r3, r9, ip
 800b544:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b548:	2f09      	cmp	r7, #9
 800b54a:	d80f      	bhi.n	800b56c <_strtol_l.isra.0+0xa8>
 800b54c:	463c      	mov	r4, r7
 800b54e:	42a3      	cmp	r3, r4
 800b550:	dd1b      	ble.n	800b58a <_strtol_l.isra.0+0xc6>
 800b552:	1c57      	adds	r7, r2, #1
 800b554:	d007      	beq.n	800b566 <_strtol_l.isra.0+0xa2>
 800b556:	4581      	cmp	r9, r0
 800b558:	d314      	bcc.n	800b584 <_strtol_l.isra.0+0xc0>
 800b55a:	d101      	bne.n	800b560 <_strtol_l.isra.0+0x9c>
 800b55c:	45a2      	cmp	sl, r4
 800b55e:	db11      	blt.n	800b584 <_strtol_l.isra.0+0xc0>
 800b560:	fb00 4003 	mla	r0, r0, r3, r4
 800b564:	2201      	movs	r2, #1
 800b566:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b56a:	e7eb      	b.n	800b544 <_strtol_l.isra.0+0x80>
 800b56c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b570:	2f19      	cmp	r7, #25
 800b572:	d801      	bhi.n	800b578 <_strtol_l.isra.0+0xb4>
 800b574:	3c37      	subs	r4, #55	@ 0x37
 800b576:	e7ea      	b.n	800b54e <_strtol_l.isra.0+0x8a>
 800b578:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b57c:	2f19      	cmp	r7, #25
 800b57e:	d804      	bhi.n	800b58a <_strtol_l.isra.0+0xc6>
 800b580:	3c57      	subs	r4, #87	@ 0x57
 800b582:	e7e4      	b.n	800b54e <_strtol_l.isra.0+0x8a>
 800b584:	f04f 32ff 	mov.w	r2, #4294967295
 800b588:	e7ed      	b.n	800b566 <_strtol_l.isra.0+0xa2>
 800b58a:	1c53      	adds	r3, r2, #1
 800b58c:	d108      	bne.n	800b5a0 <_strtol_l.isra.0+0xdc>
 800b58e:	2322      	movs	r3, #34	@ 0x22
 800b590:	f8ce 3000 	str.w	r3, [lr]
 800b594:	4660      	mov	r0, ip
 800b596:	f1b8 0f00 	cmp.w	r8, #0
 800b59a:	d0a0      	beq.n	800b4de <_strtol_l.isra.0+0x1a>
 800b59c:	1e69      	subs	r1, r5, #1
 800b59e:	e006      	b.n	800b5ae <_strtol_l.isra.0+0xea>
 800b5a0:	b106      	cbz	r6, 800b5a4 <_strtol_l.isra.0+0xe0>
 800b5a2:	4240      	negs	r0, r0
 800b5a4:	f1b8 0f00 	cmp.w	r8, #0
 800b5a8:	d099      	beq.n	800b4de <_strtol_l.isra.0+0x1a>
 800b5aa:	2a00      	cmp	r2, #0
 800b5ac:	d1f6      	bne.n	800b59c <_strtol_l.isra.0+0xd8>
 800b5ae:	f8c8 1000 	str.w	r1, [r8]
 800b5b2:	e794      	b.n	800b4de <_strtol_l.isra.0+0x1a>
 800b5b4:	0800c951 	.word	0x0800c951

0800b5b8 <_strtol_r>:
 800b5b8:	f7ff bf84 	b.w	800b4c4 <_strtol_l.isra.0>

0800b5bc <__ssputs_r>:
 800b5bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5c0:	688e      	ldr	r6, [r1, #8]
 800b5c2:	461f      	mov	r7, r3
 800b5c4:	42be      	cmp	r6, r7
 800b5c6:	680b      	ldr	r3, [r1, #0]
 800b5c8:	4682      	mov	sl, r0
 800b5ca:	460c      	mov	r4, r1
 800b5cc:	4690      	mov	r8, r2
 800b5ce:	d82d      	bhi.n	800b62c <__ssputs_r+0x70>
 800b5d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b5d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b5d8:	d026      	beq.n	800b628 <__ssputs_r+0x6c>
 800b5da:	6965      	ldr	r5, [r4, #20]
 800b5dc:	6909      	ldr	r1, [r1, #16]
 800b5de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b5e2:	eba3 0901 	sub.w	r9, r3, r1
 800b5e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5ea:	1c7b      	adds	r3, r7, #1
 800b5ec:	444b      	add	r3, r9
 800b5ee:	106d      	asrs	r5, r5, #1
 800b5f0:	429d      	cmp	r5, r3
 800b5f2:	bf38      	it	cc
 800b5f4:	461d      	movcc	r5, r3
 800b5f6:	0553      	lsls	r3, r2, #21
 800b5f8:	d527      	bpl.n	800b64a <__ssputs_r+0x8e>
 800b5fa:	4629      	mov	r1, r5
 800b5fc:	f7fc fcba 	bl	8007f74 <_malloc_r>
 800b600:	4606      	mov	r6, r0
 800b602:	b360      	cbz	r0, 800b65e <__ssputs_r+0xa2>
 800b604:	6921      	ldr	r1, [r4, #16]
 800b606:	464a      	mov	r2, r9
 800b608:	f7fd fdef 	bl	80091ea <memcpy>
 800b60c:	89a3      	ldrh	r3, [r4, #12]
 800b60e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b612:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b616:	81a3      	strh	r3, [r4, #12]
 800b618:	6126      	str	r6, [r4, #16]
 800b61a:	6165      	str	r5, [r4, #20]
 800b61c:	444e      	add	r6, r9
 800b61e:	eba5 0509 	sub.w	r5, r5, r9
 800b622:	6026      	str	r6, [r4, #0]
 800b624:	60a5      	str	r5, [r4, #8]
 800b626:	463e      	mov	r6, r7
 800b628:	42be      	cmp	r6, r7
 800b62a:	d900      	bls.n	800b62e <__ssputs_r+0x72>
 800b62c:	463e      	mov	r6, r7
 800b62e:	6820      	ldr	r0, [r4, #0]
 800b630:	4632      	mov	r2, r6
 800b632:	4641      	mov	r1, r8
 800b634:	f000 fb6a 	bl	800bd0c <memmove>
 800b638:	68a3      	ldr	r3, [r4, #8]
 800b63a:	1b9b      	subs	r3, r3, r6
 800b63c:	60a3      	str	r3, [r4, #8]
 800b63e:	6823      	ldr	r3, [r4, #0]
 800b640:	4433      	add	r3, r6
 800b642:	6023      	str	r3, [r4, #0]
 800b644:	2000      	movs	r0, #0
 800b646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b64a:	462a      	mov	r2, r5
 800b64c:	f000 ff1d 	bl	800c48a <_realloc_r>
 800b650:	4606      	mov	r6, r0
 800b652:	2800      	cmp	r0, #0
 800b654:	d1e0      	bne.n	800b618 <__ssputs_r+0x5c>
 800b656:	6921      	ldr	r1, [r4, #16]
 800b658:	4650      	mov	r0, sl
 800b65a:	f7fe fc35 	bl	8009ec8 <_free_r>
 800b65e:	230c      	movs	r3, #12
 800b660:	f8ca 3000 	str.w	r3, [sl]
 800b664:	89a3      	ldrh	r3, [r4, #12]
 800b666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b66a:	81a3      	strh	r3, [r4, #12]
 800b66c:	f04f 30ff 	mov.w	r0, #4294967295
 800b670:	e7e9      	b.n	800b646 <__ssputs_r+0x8a>
	...

0800b674 <_svfiprintf_r>:
 800b674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b678:	4698      	mov	r8, r3
 800b67a:	898b      	ldrh	r3, [r1, #12]
 800b67c:	061b      	lsls	r3, r3, #24
 800b67e:	b09d      	sub	sp, #116	@ 0x74
 800b680:	4607      	mov	r7, r0
 800b682:	460d      	mov	r5, r1
 800b684:	4614      	mov	r4, r2
 800b686:	d510      	bpl.n	800b6aa <_svfiprintf_r+0x36>
 800b688:	690b      	ldr	r3, [r1, #16]
 800b68a:	b973      	cbnz	r3, 800b6aa <_svfiprintf_r+0x36>
 800b68c:	2140      	movs	r1, #64	@ 0x40
 800b68e:	f7fc fc71 	bl	8007f74 <_malloc_r>
 800b692:	6028      	str	r0, [r5, #0]
 800b694:	6128      	str	r0, [r5, #16]
 800b696:	b930      	cbnz	r0, 800b6a6 <_svfiprintf_r+0x32>
 800b698:	230c      	movs	r3, #12
 800b69a:	603b      	str	r3, [r7, #0]
 800b69c:	f04f 30ff 	mov.w	r0, #4294967295
 800b6a0:	b01d      	add	sp, #116	@ 0x74
 800b6a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6a6:	2340      	movs	r3, #64	@ 0x40
 800b6a8:	616b      	str	r3, [r5, #20]
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6ae:	2320      	movs	r3, #32
 800b6b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b6b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6b8:	2330      	movs	r3, #48	@ 0x30
 800b6ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b858 <_svfiprintf_r+0x1e4>
 800b6be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b6c2:	f04f 0901 	mov.w	r9, #1
 800b6c6:	4623      	mov	r3, r4
 800b6c8:	469a      	mov	sl, r3
 800b6ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6ce:	b10a      	cbz	r2, 800b6d4 <_svfiprintf_r+0x60>
 800b6d0:	2a25      	cmp	r2, #37	@ 0x25
 800b6d2:	d1f9      	bne.n	800b6c8 <_svfiprintf_r+0x54>
 800b6d4:	ebba 0b04 	subs.w	fp, sl, r4
 800b6d8:	d00b      	beq.n	800b6f2 <_svfiprintf_r+0x7e>
 800b6da:	465b      	mov	r3, fp
 800b6dc:	4622      	mov	r2, r4
 800b6de:	4629      	mov	r1, r5
 800b6e0:	4638      	mov	r0, r7
 800b6e2:	f7ff ff6b 	bl	800b5bc <__ssputs_r>
 800b6e6:	3001      	adds	r0, #1
 800b6e8:	f000 80a7 	beq.w	800b83a <_svfiprintf_r+0x1c6>
 800b6ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6ee:	445a      	add	r2, fp
 800b6f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6f2:	f89a 3000 	ldrb.w	r3, [sl]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	f000 809f 	beq.w	800b83a <_svfiprintf_r+0x1c6>
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	f04f 32ff 	mov.w	r2, #4294967295
 800b702:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b706:	f10a 0a01 	add.w	sl, sl, #1
 800b70a:	9304      	str	r3, [sp, #16]
 800b70c:	9307      	str	r3, [sp, #28]
 800b70e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b712:	931a      	str	r3, [sp, #104]	@ 0x68
 800b714:	4654      	mov	r4, sl
 800b716:	2205      	movs	r2, #5
 800b718:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b71c:	484e      	ldr	r0, [pc, #312]	@ (800b858 <_svfiprintf_r+0x1e4>)
 800b71e:	f7f4 fd5f 	bl	80001e0 <memchr>
 800b722:	9a04      	ldr	r2, [sp, #16]
 800b724:	b9d8      	cbnz	r0, 800b75e <_svfiprintf_r+0xea>
 800b726:	06d0      	lsls	r0, r2, #27
 800b728:	bf44      	itt	mi
 800b72a:	2320      	movmi	r3, #32
 800b72c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b730:	0711      	lsls	r1, r2, #28
 800b732:	bf44      	itt	mi
 800b734:	232b      	movmi	r3, #43	@ 0x2b
 800b736:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b73a:	f89a 3000 	ldrb.w	r3, [sl]
 800b73e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b740:	d015      	beq.n	800b76e <_svfiprintf_r+0xfa>
 800b742:	9a07      	ldr	r2, [sp, #28]
 800b744:	4654      	mov	r4, sl
 800b746:	2000      	movs	r0, #0
 800b748:	f04f 0c0a 	mov.w	ip, #10
 800b74c:	4621      	mov	r1, r4
 800b74e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b752:	3b30      	subs	r3, #48	@ 0x30
 800b754:	2b09      	cmp	r3, #9
 800b756:	d94b      	bls.n	800b7f0 <_svfiprintf_r+0x17c>
 800b758:	b1b0      	cbz	r0, 800b788 <_svfiprintf_r+0x114>
 800b75a:	9207      	str	r2, [sp, #28]
 800b75c:	e014      	b.n	800b788 <_svfiprintf_r+0x114>
 800b75e:	eba0 0308 	sub.w	r3, r0, r8
 800b762:	fa09 f303 	lsl.w	r3, r9, r3
 800b766:	4313      	orrs	r3, r2
 800b768:	9304      	str	r3, [sp, #16]
 800b76a:	46a2      	mov	sl, r4
 800b76c:	e7d2      	b.n	800b714 <_svfiprintf_r+0xa0>
 800b76e:	9b03      	ldr	r3, [sp, #12]
 800b770:	1d19      	adds	r1, r3, #4
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	9103      	str	r1, [sp, #12]
 800b776:	2b00      	cmp	r3, #0
 800b778:	bfbb      	ittet	lt
 800b77a:	425b      	neglt	r3, r3
 800b77c:	f042 0202 	orrlt.w	r2, r2, #2
 800b780:	9307      	strge	r3, [sp, #28]
 800b782:	9307      	strlt	r3, [sp, #28]
 800b784:	bfb8      	it	lt
 800b786:	9204      	strlt	r2, [sp, #16]
 800b788:	7823      	ldrb	r3, [r4, #0]
 800b78a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b78c:	d10a      	bne.n	800b7a4 <_svfiprintf_r+0x130>
 800b78e:	7863      	ldrb	r3, [r4, #1]
 800b790:	2b2a      	cmp	r3, #42	@ 0x2a
 800b792:	d132      	bne.n	800b7fa <_svfiprintf_r+0x186>
 800b794:	9b03      	ldr	r3, [sp, #12]
 800b796:	1d1a      	adds	r2, r3, #4
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	9203      	str	r2, [sp, #12]
 800b79c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b7a0:	3402      	adds	r4, #2
 800b7a2:	9305      	str	r3, [sp, #20]
 800b7a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b868 <_svfiprintf_r+0x1f4>
 800b7a8:	7821      	ldrb	r1, [r4, #0]
 800b7aa:	2203      	movs	r2, #3
 800b7ac:	4650      	mov	r0, sl
 800b7ae:	f7f4 fd17 	bl	80001e0 <memchr>
 800b7b2:	b138      	cbz	r0, 800b7c4 <_svfiprintf_r+0x150>
 800b7b4:	9b04      	ldr	r3, [sp, #16]
 800b7b6:	eba0 000a 	sub.w	r0, r0, sl
 800b7ba:	2240      	movs	r2, #64	@ 0x40
 800b7bc:	4082      	lsls	r2, r0
 800b7be:	4313      	orrs	r3, r2
 800b7c0:	3401      	adds	r4, #1
 800b7c2:	9304      	str	r3, [sp, #16]
 800b7c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7c8:	4824      	ldr	r0, [pc, #144]	@ (800b85c <_svfiprintf_r+0x1e8>)
 800b7ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b7ce:	2206      	movs	r2, #6
 800b7d0:	f7f4 fd06 	bl	80001e0 <memchr>
 800b7d4:	2800      	cmp	r0, #0
 800b7d6:	d036      	beq.n	800b846 <_svfiprintf_r+0x1d2>
 800b7d8:	4b21      	ldr	r3, [pc, #132]	@ (800b860 <_svfiprintf_r+0x1ec>)
 800b7da:	bb1b      	cbnz	r3, 800b824 <_svfiprintf_r+0x1b0>
 800b7dc:	9b03      	ldr	r3, [sp, #12]
 800b7de:	3307      	adds	r3, #7
 800b7e0:	f023 0307 	bic.w	r3, r3, #7
 800b7e4:	3308      	adds	r3, #8
 800b7e6:	9303      	str	r3, [sp, #12]
 800b7e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7ea:	4433      	add	r3, r6
 800b7ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7ee:	e76a      	b.n	800b6c6 <_svfiprintf_r+0x52>
 800b7f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7f4:	460c      	mov	r4, r1
 800b7f6:	2001      	movs	r0, #1
 800b7f8:	e7a8      	b.n	800b74c <_svfiprintf_r+0xd8>
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	3401      	adds	r4, #1
 800b7fe:	9305      	str	r3, [sp, #20]
 800b800:	4619      	mov	r1, r3
 800b802:	f04f 0c0a 	mov.w	ip, #10
 800b806:	4620      	mov	r0, r4
 800b808:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b80c:	3a30      	subs	r2, #48	@ 0x30
 800b80e:	2a09      	cmp	r2, #9
 800b810:	d903      	bls.n	800b81a <_svfiprintf_r+0x1a6>
 800b812:	2b00      	cmp	r3, #0
 800b814:	d0c6      	beq.n	800b7a4 <_svfiprintf_r+0x130>
 800b816:	9105      	str	r1, [sp, #20]
 800b818:	e7c4      	b.n	800b7a4 <_svfiprintf_r+0x130>
 800b81a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b81e:	4604      	mov	r4, r0
 800b820:	2301      	movs	r3, #1
 800b822:	e7f0      	b.n	800b806 <_svfiprintf_r+0x192>
 800b824:	ab03      	add	r3, sp, #12
 800b826:	9300      	str	r3, [sp, #0]
 800b828:	462a      	mov	r2, r5
 800b82a:	4b0e      	ldr	r3, [pc, #56]	@ (800b864 <_svfiprintf_r+0x1f0>)
 800b82c:	a904      	add	r1, sp, #16
 800b82e:	4638      	mov	r0, r7
 800b830:	f7fc fccc 	bl	80081cc <_printf_float>
 800b834:	1c42      	adds	r2, r0, #1
 800b836:	4606      	mov	r6, r0
 800b838:	d1d6      	bne.n	800b7e8 <_svfiprintf_r+0x174>
 800b83a:	89ab      	ldrh	r3, [r5, #12]
 800b83c:	065b      	lsls	r3, r3, #25
 800b83e:	f53f af2d 	bmi.w	800b69c <_svfiprintf_r+0x28>
 800b842:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b844:	e72c      	b.n	800b6a0 <_svfiprintf_r+0x2c>
 800b846:	ab03      	add	r3, sp, #12
 800b848:	9300      	str	r3, [sp, #0]
 800b84a:	462a      	mov	r2, r5
 800b84c:	4b05      	ldr	r3, [pc, #20]	@ (800b864 <_svfiprintf_r+0x1f0>)
 800b84e:	a904      	add	r1, sp, #16
 800b850:	4638      	mov	r0, r7
 800b852:	f7fc ff53 	bl	80086fc <_printf_i>
 800b856:	e7ed      	b.n	800b834 <_svfiprintf_r+0x1c0>
 800b858:	0800c749 	.word	0x0800c749
 800b85c:	0800c753 	.word	0x0800c753
 800b860:	080081cd 	.word	0x080081cd
 800b864:	0800b5bd 	.word	0x0800b5bd
 800b868:	0800c74f 	.word	0x0800c74f

0800b86c <__sfputc_r>:
 800b86c:	6893      	ldr	r3, [r2, #8]
 800b86e:	3b01      	subs	r3, #1
 800b870:	2b00      	cmp	r3, #0
 800b872:	b410      	push	{r4}
 800b874:	6093      	str	r3, [r2, #8]
 800b876:	da08      	bge.n	800b88a <__sfputc_r+0x1e>
 800b878:	6994      	ldr	r4, [r2, #24]
 800b87a:	42a3      	cmp	r3, r4
 800b87c:	db01      	blt.n	800b882 <__sfputc_r+0x16>
 800b87e:	290a      	cmp	r1, #10
 800b880:	d103      	bne.n	800b88a <__sfputc_r+0x1e>
 800b882:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b886:	f7fd bb8c 	b.w	8008fa2 <__swbuf_r>
 800b88a:	6813      	ldr	r3, [r2, #0]
 800b88c:	1c58      	adds	r0, r3, #1
 800b88e:	6010      	str	r0, [r2, #0]
 800b890:	7019      	strb	r1, [r3, #0]
 800b892:	4608      	mov	r0, r1
 800b894:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b898:	4770      	bx	lr

0800b89a <__sfputs_r>:
 800b89a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b89c:	4606      	mov	r6, r0
 800b89e:	460f      	mov	r7, r1
 800b8a0:	4614      	mov	r4, r2
 800b8a2:	18d5      	adds	r5, r2, r3
 800b8a4:	42ac      	cmp	r4, r5
 800b8a6:	d101      	bne.n	800b8ac <__sfputs_r+0x12>
 800b8a8:	2000      	movs	r0, #0
 800b8aa:	e007      	b.n	800b8bc <__sfputs_r+0x22>
 800b8ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8b0:	463a      	mov	r2, r7
 800b8b2:	4630      	mov	r0, r6
 800b8b4:	f7ff ffda 	bl	800b86c <__sfputc_r>
 800b8b8:	1c43      	adds	r3, r0, #1
 800b8ba:	d1f3      	bne.n	800b8a4 <__sfputs_r+0xa>
 800b8bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b8c0 <_vfiprintf_r>:
 800b8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8c4:	460d      	mov	r5, r1
 800b8c6:	b09d      	sub	sp, #116	@ 0x74
 800b8c8:	4614      	mov	r4, r2
 800b8ca:	4698      	mov	r8, r3
 800b8cc:	4606      	mov	r6, r0
 800b8ce:	b118      	cbz	r0, 800b8d8 <_vfiprintf_r+0x18>
 800b8d0:	6a03      	ldr	r3, [r0, #32]
 800b8d2:	b90b      	cbnz	r3, 800b8d8 <_vfiprintf_r+0x18>
 800b8d4:	f7fd faca 	bl	8008e6c <__sinit>
 800b8d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8da:	07d9      	lsls	r1, r3, #31
 800b8dc:	d405      	bmi.n	800b8ea <_vfiprintf_r+0x2a>
 800b8de:	89ab      	ldrh	r3, [r5, #12]
 800b8e0:	059a      	lsls	r2, r3, #22
 800b8e2:	d402      	bmi.n	800b8ea <_vfiprintf_r+0x2a>
 800b8e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8e6:	f7fd fc7e 	bl	80091e6 <__retarget_lock_acquire_recursive>
 800b8ea:	89ab      	ldrh	r3, [r5, #12]
 800b8ec:	071b      	lsls	r3, r3, #28
 800b8ee:	d501      	bpl.n	800b8f4 <_vfiprintf_r+0x34>
 800b8f0:	692b      	ldr	r3, [r5, #16]
 800b8f2:	b99b      	cbnz	r3, 800b91c <_vfiprintf_r+0x5c>
 800b8f4:	4629      	mov	r1, r5
 800b8f6:	4630      	mov	r0, r6
 800b8f8:	f7fd fb92 	bl	8009020 <__swsetup_r>
 800b8fc:	b170      	cbz	r0, 800b91c <_vfiprintf_r+0x5c>
 800b8fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b900:	07dc      	lsls	r4, r3, #31
 800b902:	d504      	bpl.n	800b90e <_vfiprintf_r+0x4e>
 800b904:	f04f 30ff 	mov.w	r0, #4294967295
 800b908:	b01d      	add	sp, #116	@ 0x74
 800b90a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b90e:	89ab      	ldrh	r3, [r5, #12]
 800b910:	0598      	lsls	r0, r3, #22
 800b912:	d4f7      	bmi.n	800b904 <_vfiprintf_r+0x44>
 800b914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b916:	f7fd fc67 	bl	80091e8 <__retarget_lock_release_recursive>
 800b91a:	e7f3      	b.n	800b904 <_vfiprintf_r+0x44>
 800b91c:	2300      	movs	r3, #0
 800b91e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b920:	2320      	movs	r3, #32
 800b922:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b926:	f8cd 800c 	str.w	r8, [sp, #12]
 800b92a:	2330      	movs	r3, #48	@ 0x30
 800b92c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800badc <_vfiprintf_r+0x21c>
 800b930:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b934:	f04f 0901 	mov.w	r9, #1
 800b938:	4623      	mov	r3, r4
 800b93a:	469a      	mov	sl, r3
 800b93c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b940:	b10a      	cbz	r2, 800b946 <_vfiprintf_r+0x86>
 800b942:	2a25      	cmp	r2, #37	@ 0x25
 800b944:	d1f9      	bne.n	800b93a <_vfiprintf_r+0x7a>
 800b946:	ebba 0b04 	subs.w	fp, sl, r4
 800b94a:	d00b      	beq.n	800b964 <_vfiprintf_r+0xa4>
 800b94c:	465b      	mov	r3, fp
 800b94e:	4622      	mov	r2, r4
 800b950:	4629      	mov	r1, r5
 800b952:	4630      	mov	r0, r6
 800b954:	f7ff ffa1 	bl	800b89a <__sfputs_r>
 800b958:	3001      	adds	r0, #1
 800b95a:	f000 80a7 	beq.w	800baac <_vfiprintf_r+0x1ec>
 800b95e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b960:	445a      	add	r2, fp
 800b962:	9209      	str	r2, [sp, #36]	@ 0x24
 800b964:	f89a 3000 	ldrb.w	r3, [sl]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	f000 809f 	beq.w	800baac <_vfiprintf_r+0x1ec>
 800b96e:	2300      	movs	r3, #0
 800b970:	f04f 32ff 	mov.w	r2, #4294967295
 800b974:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b978:	f10a 0a01 	add.w	sl, sl, #1
 800b97c:	9304      	str	r3, [sp, #16]
 800b97e:	9307      	str	r3, [sp, #28]
 800b980:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b984:	931a      	str	r3, [sp, #104]	@ 0x68
 800b986:	4654      	mov	r4, sl
 800b988:	2205      	movs	r2, #5
 800b98a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b98e:	4853      	ldr	r0, [pc, #332]	@ (800badc <_vfiprintf_r+0x21c>)
 800b990:	f7f4 fc26 	bl	80001e0 <memchr>
 800b994:	9a04      	ldr	r2, [sp, #16]
 800b996:	b9d8      	cbnz	r0, 800b9d0 <_vfiprintf_r+0x110>
 800b998:	06d1      	lsls	r1, r2, #27
 800b99a:	bf44      	itt	mi
 800b99c:	2320      	movmi	r3, #32
 800b99e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9a2:	0713      	lsls	r3, r2, #28
 800b9a4:	bf44      	itt	mi
 800b9a6:	232b      	movmi	r3, #43	@ 0x2b
 800b9a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b9ac:	f89a 3000 	ldrb.w	r3, [sl]
 800b9b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9b2:	d015      	beq.n	800b9e0 <_vfiprintf_r+0x120>
 800b9b4:	9a07      	ldr	r2, [sp, #28]
 800b9b6:	4654      	mov	r4, sl
 800b9b8:	2000      	movs	r0, #0
 800b9ba:	f04f 0c0a 	mov.w	ip, #10
 800b9be:	4621      	mov	r1, r4
 800b9c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9c4:	3b30      	subs	r3, #48	@ 0x30
 800b9c6:	2b09      	cmp	r3, #9
 800b9c8:	d94b      	bls.n	800ba62 <_vfiprintf_r+0x1a2>
 800b9ca:	b1b0      	cbz	r0, 800b9fa <_vfiprintf_r+0x13a>
 800b9cc:	9207      	str	r2, [sp, #28]
 800b9ce:	e014      	b.n	800b9fa <_vfiprintf_r+0x13a>
 800b9d0:	eba0 0308 	sub.w	r3, r0, r8
 800b9d4:	fa09 f303 	lsl.w	r3, r9, r3
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	9304      	str	r3, [sp, #16]
 800b9dc:	46a2      	mov	sl, r4
 800b9de:	e7d2      	b.n	800b986 <_vfiprintf_r+0xc6>
 800b9e0:	9b03      	ldr	r3, [sp, #12]
 800b9e2:	1d19      	adds	r1, r3, #4
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	9103      	str	r1, [sp, #12]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	bfbb      	ittet	lt
 800b9ec:	425b      	neglt	r3, r3
 800b9ee:	f042 0202 	orrlt.w	r2, r2, #2
 800b9f2:	9307      	strge	r3, [sp, #28]
 800b9f4:	9307      	strlt	r3, [sp, #28]
 800b9f6:	bfb8      	it	lt
 800b9f8:	9204      	strlt	r2, [sp, #16]
 800b9fa:	7823      	ldrb	r3, [r4, #0]
 800b9fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9fe:	d10a      	bne.n	800ba16 <_vfiprintf_r+0x156>
 800ba00:	7863      	ldrb	r3, [r4, #1]
 800ba02:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba04:	d132      	bne.n	800ba6c <_vfiprintf_r+0x1ac>
 800ba06:	9b03      	ldr	r3, [sp, #12]
 800ba08:	1d1a      	adds	r2, r3, #4
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	9203      	str	r2, [sp, #12]
 800ba0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ba12:	3402      	adds	r4, #2
 800ba14:	9305      	str	r3, [sp, #20]
 800ba16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800baec <_vfiprintf_r+0x22c>
 800ba1a:	7821      	ldrb	r1, [r4, #0]
 800ba1c:	2203      	movs	r2, #3
 800ba1e:	4650      	mov	r0, sl
 800ba20:	f7f4 fbde 	bl	80001e0 <memchr>
 800ba24:	b138      	cbz	r0, 800ba36 <_vfiprintf_r+0x176>
 800ba26:	9b04      	ldr	r3, [sp, #16]
 800ba28:	eba0 000a 	sub.w	r0, r0, sl
 800ba2c:	2240      	movs	r2, #64	@ 0x40
 800ba2e:	4082      	lsls	r2, r0
 800ba30:	4313      	orrs	r3, r2
 800ba32:	3401      	adds	r4, #1
 800ba34:	9304      	str	r3, [sp, #16]
 800ba36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba3a:	4829      	ldr	r0, [pc, #164]	@ (800bae0 <_vfiprintf_r+0x220>)
 800ba3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba40:	2206      	movs	r2, #6
 800ba42:	f7f4 fbcd 	bl	80001e0 <memchr>
 800ba46:	2800      	cmp	r0, #0
 800ba48:	d03f      	beq.n	800baca <_vfiprintf_r+0x20a>
 800ba4a:	4b26      	ldr	r3, [pc, #152]	@ (800bae4 <_vfiprintf_r+0x224>)
 800ba4c:	bb1b      	cbnz	r3, 800ba96 <_vfiprintf_r+0x1d6>
 800ba4e:	9b03      	ldr	r3, [sp, #12]
 800ba50:	3307      	adds	r3, #7
 800ba52:	f023 0307 	bic.w	r3, r3, #7
 800ba56:	3308      	adds	r3, #8
 800ba58:	9303      	str	r3, [sp, #12]
 800ba5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba5c:	443b      	add	r3, r7
 800ba5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba60:	e76a      	b.n	800b938 <_vfiprintf_r+0x78>
 800ba62:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba66:	460c      	mov	r4, r1
 800ba68:	2001      	movs	r0, #1
 800ba6a:	e7a8      	b.n	800b9be <_vfiprintf_r+0xfe>
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	3401      	adds	r4, #1
 800ba70:	9305      	str	r3, [sp, #20]
 800ba72:	4619      	mov	r1, r3
 800ba74:	f04f 0c0a 	mov.w	ip, #10
 800ba78:	4620      	mov	r0, r4
 800ba7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba7e:	3a30      	subs	r2, #48	@ 0x30
 800ba80:	2a09      	cmp	r2, #9
 800ba82:	d903      	bls.n	800ba8c <_vfiprintf_r+0x1cc>
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d0c6      	beq.n	800ba16 <_vfiprintf_r+0x156>
 800ba88:	9105      	str	r1, [sp, #20]
 800ba8a:	e7c4      	b.n	800ba16 <_vfiprintf_r+0x156>
 800ba8c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba90:	4604      	mov	r4, r0
 800ba92:	2301      	movs	r3, #1
 800ba94:	e7f0      	b.n	800ba78 <_vfiprintf_r+0x1b8>
 800ba96:	ab03      	add	r3, sp, #12
 800ba98:	9300      	str	r3, [sp, #0]
 800ba9a:	462a      	mov	r2, r5
 800ba9c:	4b12      	ldr	r3, [pc, #72]	@ (800bae8 <_vfiprintf_r+0x228>)
 800ba9e:	a904      	add	r1, sp, #16
 800baa0:	4630      	mov	r0, r6
 800baa2:	f7fc fb93 	bl	80081cc <_printf_float>
 800baa6:	4607      	mov	r7, r0
 800baa8:	1c78      	adds	r0, r7, #1
 800baaa:	d1d6      	bne.n	800ba5a <_vfiprintf_r+0x19a>
 800baac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800baae:	07d9      	lsls	r1, r3, #31
 800bab0:	d405      	bmi.n	800babe <_vfiprintf_r+0x1fe>
 800bab2:	89ab      	ldrh	r3, [r5, #12]
 800bab4:	059a      	lsls	r2, r3, #22
 800bab6:	d402      	bmi.n	800babe <_vfiprintf_r+0x1fe>
 800bab8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800baba:	f7fd fb95 	bl	80091e8 <__retarget_lock_release_recursive>
 800babe:	89ab      	ldrh	r3, [r5, #12]
 800bac0:	065b      	lsls	r3, r3, #25
 800bac2:	f53f af1f 	bmi.w	800b904 <_vfiprintf_r+0x44>
 800bac6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bac8:	e71e      	b.n	800b908 <_vfiprintf_r+0x48>
 800baca:	ab03      	add	r3, sp, #12
 800bacc:	9300      	str	r3, [sp, #0]
 800bace:	462a      	mov	r2, r5
 800bad0:	4b05      	ldr	r3, [pc, #20]	@ (800bae8 <_vfiprintf_r+0x228>)
 800bad2:	a904      	add	r1, sp, #16
 800bad4:	4630      	mov	r0, r6
 800bad6:	f7fc fe11 	bl	80086fc <_printf_i>
 800bada:	e7e4      	b.n	800baa6 <_vfiprintf_r+0x1e6>
 800badc:	0800c749 	.word	0x0800c749
 800bae0:	0800c753 	.word	0x0800c753
 800bae4:	080081cd 	.word	0x080081cd
 800bae8:	0800b89b 	.word	0x0800b89b
 800baec:	0800c74f 	.word	0x0800c74f

0800baf0 <__sflush_r>:
 800baf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800baf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baf8:	0716      	lsls	r6, r2, #28
 800bafa:	4605      	mov	r5, r0
 800bafc:	460c      	mov	r4, r1
 800bafe:	d454      	bmi.n	800bbaa <__sflush_r+0xba>
 800bb00:	684b      	ldr	r3, [r1, #4]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	dc02      	bgt.n	800bb0c <__sflush_r+0x1c>
 800bb06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	dd48      	ble.n	800bb9e <__sflush_r+0xae>
 800bb0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb0e:	2e00      	cmp	r6, #0
 800bb10:	d045      	beq.n	800bb9e <__sflush_r+0xae>
 800bb12:	2300      	movs	r3, #0
 800bb14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bb18:	682f      	ldr	r7, [r5, #0]
 800bb1a:	6a21      	ldr	r1, [r4, #32]
 800bb1c:	602b      	str	r3, [r5, #0]
 800bb1e:	d030      	beq.n	800bb82 <__sflush_r+0x92>
 800bb20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bb22:	89a3      	ldrh	r3, [r4, #12]
 800bb24:	0759      	lsls	r1, r3, #29
 800bb26:	d505      	bpl.n	800bb34 <__sflush_r+0x44>
 800bb28:	6863      	ldr	r3, [r4, #4]
 800bb2a:	1ad2      	subs	r2, r2, r3
 800bb2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb2e:	b10b      	cbz	r3, 800bb34 <__sflush_r+0x44>
 800bb30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bb32:	1ad2      	subs	r2, r2, r3
 800bb34:	2300      	movs	r3, #0
 800bb36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb38:	6a21      	ldr	r1, [r4, #32]
 800bb3a:	4628      	mov	r0, r5
 800bb3c:	47b0      	blx	r6
 800bb3e:	1c43      	adds	r3, r0, #1
 800bb40:	89a3      	ldrh	r3, [r4, #12]
 800bb42:	d106      	bne.n	800bb52 <__sflush_r+0x62>
 800bb44:	6829      	ldr	r1, [r5, #0]
 800bb46:	291d      	cmp	r1, #29
 800bb48:	d82b      	bhi.n	800bba2 <__sflush_r+0xb2>
 800bb4a:	4a2a      	ldr	r2, [pc, #168]	@ (800bbf4 <__sflush_r+0x104>)
 800bb4c:	40ca      	lsrs	r2, r1
 800bb4e:	07d6      	lsls	r6, r2, #31
 800bb50:	d527      	bpl.n	800bba2 <__sflush_r+0xb2>
 800bb52:	2200      	movs	r2, #0
 800bb54:	6062      	str	r2, [r4, #4]
 800bb56:	04d9      	lsls	r1, r3, #19
 800bb58:	6922      	ldr	r2, [r4, #16]
 800bb5a:	6022      	str	r2, [r4, #0]
 800bb5c:	d504      	bpl.n	800bb68 <__sflush_r+0x78>
 800bb5e:	1c42      	adds	r2, r0, #1
 800bb60:	d101      	bne.n	800bb66 <__sflush_r+0x76>
 800bb62:	682b      	ldr	r3, [r5, #0]
 800bb64:	b903      	cbnz	r3, 800bb68 <__sflush_r+0x78>
 800bb66:	6560      	str	r0, [r4, #84]	@ 0x54
 800bb68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb6a:	602f      	str	r7, [r5, #0]
 800bb6c:	b1b9      	cbz	r1, 800bb9e <__sflush_r+0xae>
 800bb6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb72:	4299      	cmp	r1, r3
 800bb74:	d002      	beq.n	800bb7c <__sflush_r+0x8c>
 800bb76:	4628      	mov	r0, r5
 800bb78:	f7fe f9a6 	bl	8009ec8 <_free_r>
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb80:	e00d      	b.n	800bb9e <__sflush_r+0xae>
 800bb82:	2301      	movs	r3, #1
 800bb84:	4628      	mov	r0, r5
 800bb86:	47b0      	blx	r6
 800bb88:	4602      	mov	r2, r0
 800bb8a:	1c50      	adds	r0, r2, #1
 800bb8c:	d1c9      	bne.n	800bb22 <__sflush_r+0x32>
 800bb8e:	682b      	ldr	r3, [r5, #0]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d0c6      	beq.n	800bb22 <__sflush_r+0x32>
 800bb94:	2b1d      	cmp	r3, #29
 800bb96:	d001      	beq.n	800bb9c <__sflush_r+0xac>
 800bb98:	2b16      	cmp	r3, #22
 800bb9a:	d11e      	bne.n	800bbda <__sflush_r+0xea>
 800bb9c:	602f      	str	r7, [r5, #0]
 800bb9e:	2000      	movs	r0, #0
 800bba0:	e022      	b.n	800bbe8 <__sflush_r+0xf8>
 800bba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bba6:	b21b      	sxth	r3, r3
 800bba8:	e01b      	b.n	800bbe2 <__sflush_r+0xf2>
 800bbaa:	690f      	ldr	r7, [r1, #16]
 800bbac:	2f00      	cmp	r7, #0
 800bbae:	d0f6      	beq.n	800bb9e <__sflush_r+0xae>
 800bbb0:	0793      	lsls	r3, r2, #30
 800bbb2:	680e      	ldr	r6, [r1, #0]
 800bbb4:	bf08      	it	eq
 800bbb6:	694b      	ldreq	r3, [r1, #20]
 800bbb8:	600f      	str	r7, [r1, #0]
 800bbba:	bf18      	it	ne
 800bbbc:	2300      	movne	r3, #0
 800bbbe:	eba6 0807 	sub.w	r8, r6, r7
 800bbc2:	608b      	str	r3, [r1, #8]
 800bbc4:	f1b8 0f00 	cmp.w	r8, #0
 800bbc8:	dde9      	ble.n	800bb9e <__sflush_r+0xae>
 800bbca:	6a21      	ldr	r1, [r4, #32]
 800bbcc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bbce:	4643      	mov	r3, r8
 800bbd0:	463a      	mov	r2, r7
 800bbd2:	4628      	mov	r0, r5
 800bbd4:	47b0      	blx	r6
 800bbd6:	2800      	cmp	r0, #0
 800bbd8:	dc08      	bgt.n	800bbec <__sflush_r+0xfc>
 800bbda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbe2:	81a3      	strh	r3, [r4, #12]
 800bbe4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbec:	4407      	add	r7, r0
 800bbee:	eba8 0800 	sub.w	r8, r8, r0
 800bbf2:	e7e7      	b.n	800bbc4 <__sflush_r+0xd4>
 800bbf4:	20400001 	.word	0x20400001

0800bbf8 <_fflush_r>:
 800bbf8:	b538      	push	{r3, r4, r5, lr}
 800bbfa:	690b      	ldr	r3, [r1, #16]
 800bbfc:	4605      	mov	r5, r0
 800bbfe:	460c      	mov	r4, r1
 800bc00:	b913      	cbnz	r3, 800bc08 <_fflush_r+0x10>
 800bc02:	2500      	movs	r5, #0
 800bc04:	4628      	mov	r0, r5
 800bc06:	bd38      	pop	{r3, r4, r5, pc}
 800bc08:	b118      	cbz	r0, 800bc12 <_fflush_r+0x1a>
 800bc0a:	6a03      	ldr	r3, [r0, #32]
 800bc0c:	b90b      	cbnz	r3, 800bc12 <_fflush_r+0x1a>
 800bc0e:	f7fd f92d 	bl	8008e6c <__sinit>
 800bc12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d0f3      	beq.n	800bc02 <_fflush_r+0xa>
 800bc1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bc1c:	07d0      	lsls	r0, r2, #31
 800bc1e:	d404      	bmi.n	800bc2a <_fflush_r+0x32>
 800bc20:	0599      	lsls	r1, r3, #22
 800bc22:	d402      	bmi.n	800bc2a <_fflush_r+0x32>
 800bc24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc26:	f7fd fade 	bl	80091e6 <__retarget_lock_acquire_recursive>
 800bc2a:	4628      	mov	r0, r5
 800bc2c:	4621      	mov	r1, r4
 800bc2e:	f7ff ff5f 	bl	800baf0 <__sflush_r>
 800bc32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc34:	07da      	lsls	r2, r3, #31
 800bc36:	4605      	mov	r5, r0
 800bc38:	d4e4      	bmi.n	800bc04 <_fflush_r+0xc>
 800bc3a:	89a3      	ldrh	r3, [r4, #12]
 800bc3c:	059b      	lsls	r3, r3, #22
 800bc3e:	d4e1      	bmi.n	800bc04 <_fflush_r+0xc>
 800bc40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc42:	f7fd fad1 	bl	80091e8 <__retarget_lock_release_recursive>
 800bc46:	e7dd      	b.n	800bc04 <_fflush_r+0xc>

0800bc48 <__swhatbuf_r>:
 800bc48:	b570      	push	{r4, r5, r6, lr}
 800bc4a:	460c      	mov	r4, r1
 800bc4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc50:	2900      	cmp	r1, #0
 800bc52:	b096      	sub	sp, #88	@ 0x58
 800bc54:	4615      	mov	r5, r2
 800bc56:	461e      	mov	r6, r3
 800bc58:	da0d      	bge.n	800bc76 <__swhatbuf_r+0x2e>
 800bc5a:	89a3      	ldrh	r3, [r4, #12]
 800bc5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bc60:	f04f 0100 	mov.w	r1, #0
 800bc64:	bf14      	ite	ne
 800bc66:	2340      	movne	r3, #64	@ 0x40
 800bc68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bc6c:	2000      	movs	r0, #0
 800bc6e:	6031      	str	r1, [r6, #0]
 800bc70:	602b      	str	r3, [r5, #0]
 800bc72:	b016      	add	sp, #88	@ 0x58
 800bc74:	bd70      	pop	{r4, r5, r6, pc}
 800bc76:	466a      	mov	r2, sp
 800bc78:	f000 f874 	bl	800bd64 <_fstat_r>
 800bc7c:	2800      	cmp	r0, #0
 800bc7e:	dbec      	blt.n	800bc5a <__swhatbuf_r+0x12>
 800bc80:	9901      	ldr	r1, [sp, #4]
 800bc82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bc86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bc8a:	4259      	negs	r1, r3
 800bc8c:	4159      	adcs	r1, r3
 800bc8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc92:	e7eb      	b.n	800bc6c <__swhatbuf_r+0x24>

0800bc94 <__smakebuf_r>:
 800bc94:	898b      	ldrh	r3, [r1, #12]
 800bc96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc98:	079d      	lsls	r5, r3, #30
 800bc9a:	4606      	mov	r6, r0
 800bc9c:	460c      	mov	r4, r1
 800bc9e:	d507      	bpl.n	800bcb0 <__smakebuf_r+0x1c>
 800bca0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bca4:	6023      	str	r3, [r4, #0]
 800bca6:	6123      	str	r3, [r4, #16]
 800bca8:	2301      	movs	r3, #1
 800bcaa:	6163      	str	r3, [r4, #20]
 800bcac:	b003      	add	sp, #12
 800bcae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bcb0:	ab01      	add	r3, sp, #4
 800bcb2:	466a      	mov	r2, sp
 800bcb4:	f7ff ffc8 	bl	800bc48 <__swhatbuf_r>
 800bcb8:	9f00      	ldr	r7, [sp, #0]
 800bcba:	4605      	mov	r5, r0
 800bcbc:	4639      	mov	r1, r7
 800bcbe:	4630      	mov	r0, r6
 800bcc0:	f7fc f958 	bl	8007f74 <_malloc_r>
 800bcc4:	b948      	cbnz	r0, 800bcda <__smakebuf_r+0x46>
 800bcc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcca:	059a      	lsls	r2, r3, #22
 800bccc:	d4ee      	bmi.n	800bcac <__smakebuf_r+0x18>
 800bcce:	f023 0303 	bic.w	r3, r3, #3
 800bcd2:	f043 0302 	orr.w	r3, r3, #2
 800bcd6:	81a3      	strh	r3, [r4, #12]
 800bcd8:	e7e2      	b.n	800bca0 <__smakebuf_r+0xc>
 800bcda:	89a3      	ldrh	r3, [r4, #12]
 800bcdc:	6020      	str	r0, [r4, #0]
 800bcde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bce2:	81a3      	strh	r3, [r4, #12]
 800bce4:	9b01      	ldr	r3, [sp, #4]
 800bce6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bcea:	b15b      	cbz	r3, 800bd04 <__smakebuf_r+0x70>
 800bcec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcf0:	4630      	mov	r0, r6
 800bcf2:	f000 f849 	bl	800bd88 <_isatty_r>
 800bcf6:	b128      	cbz	r0, 800bd04 <__smakebuf_r+0x70>
 800bcf8:	89a3      	ldrh	r3, [r4, #12]
 800bcfa:	f023 0303 	bic.w	r3, r3, #3
 800bcfe:	f043 0301 	orr.w	r3, r3, #1
 800bd02:	81a3      	strh	r3, [r4, #12]
 800bd04:	89a3      	ldrh	r3, [r4, #12]
 800bd06:	431d      	orrs	r5, r3
 800bd08:	81a5      	strh	r5, [r4, #12]
 800bd0a:	e7cf      	b.n	800bcac <__smakebuf_r+0x18>

0800bd0c <memmove>:
 800bd0c:	4288      	cmp	r0, r1
 800bd0e:	b510      	push	{r4, lr}
 800bd10:	eb01 0402 	add.w	r4, r1, r2
 800bd14:	d902      	bls.n	800bd1c <memmove+0x10>
 800bd16:	4284      	cmp	r4, r0
 800bd18:	4623      	mov	r3, r4
 800bd1a:	d807      	bhi.n	800bd2c <memmove+0x20>
 800bd1c:	1e43      	subs	r3, r0, #1
 800bd1e:	42a1      	cmp	r1, r4
 800bd20:	d008      	beq.n	800bd34 <memmove+0x28>
 800bd22:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd26:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd2a:	e7f8      	b.n	800bd1e <memmove+0x12>
 800bd2c:	4402      	add	r2, r0
 800bd2e:	4601      	mov	r1, r0
 800bd30:	428a      	cmp	r2, r1
 800bd32:	d100      	bne.n	800bd36 <memmove+0x2a>
 800bd34:	bd10      	pop	{r4, pc}
 800bd36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd3e:	e7f7      	b.n	800bd30 <memmove+0x24>

0800bd40 <strncmp>:
 800bd40:	b510      	push	{r4, lr}
 800bd42:	b16a      	cbz	r2, 800bd60 <strncmp+0x20>
 800bd44:	3901      	subs	r1, #1
 800bd46:	1884      	adds	r4, r0, r2
 800bd48:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd4c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bd50:	429a      	cmp	r2, r3
 800bd52:	d103      	bne.n	800bd5c <strncmp+0x1c>
 800bd54:	42a0      	cmp	r0, r4
 800bd56:	d001      	beq.n	800bd5c <strncmp+0x1c>
 800bd58:	2a00      	cmp	r2, #0
 800bd5a:	d1f5      	bne.n	800bd48 <strncmp+0x8>
 800bd5c:	1ad0      	subs	r0, r2, r3
 800bd5e:	bd10      	pop	{r4, pc}
 800bd60:	4610      	mov	r0, r2
 800bd62:	e7fc      	b.n	800bd5e <strncmp+0x1e>

0800bd64 <_fstat_r>:
 800bd64:	b538      	push	{r3, r4, r5, lr}
 800bd66:	4d07      	ldr	r5, [pc, #28]	@ (800bd84 <_fstat_r+0x20>)
 800bd68:	2300      	movs	r3, #0
 800bd6a:	4604      	mov	r4, r0
 800bd6c:	4608      	mov	r0, r1
 800bd6e:	4611      	mov	r1, r2
 800bd70:	602b      	str	r3, [r5, #0]
 800bd72:	f7f6 fa27 	bl	80021c4 <_fstat>
 800bd76:	1c43      	adds	r3, r0, #1
 800bd78:	d102      	bne.n	800bd80 <_fstat_r+0x1c>
 800bd7a:	682b      	ldr	r3, [r5, #0]
 800bd7c:	b103      	cbz	r3, 800bd80 <_fstat_r+0x1c>
 800bd7e:	6023      	str	r3, [r4, #0]
 800bd80:	bd38      	pop	{r3, r4, r5, pc}
 800bd82:	bf00      	nop
 800bd84:	2000071c 	.word	0x2000071c

0800bd88 <_isatty_r>:
 800bd88:	b538      	push	{r3, r4, r5, lr}
 800bd8a:	4d06      	ldr	r5, [pc, #24]	@ (800bda4 <_isatty_r+0x1c>)
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	4604      	mov	r4, r0
 800bd90:	4608      	mov	r0, r1
 800bd92:	602b      	str	r3, [r5, #0]
 800bd94:	f7f6 fa26 	bl	80021e4 <_isatty>
 800bd98:	1c43      	adds	r3, r0, #1
 800bd9a:	d102      	bne.n	800bda2 <_isatty_r+0x1a>
 800bd9c:	682b      	ldr	r3, [r5, #0]
 800bd9e:	b103      	cbz	r3, 800bda2 <_isatty_r+0x1a>
 800bda0:	6023      	str	r3, [r4, #0]
 800bda2:	bd38      	pop	{r3, r4, r5, pc}
 800bda4:	2000071c 	.word	0x2000071c

0800bda8 <nan>:
 800bda8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bdb0 <nan+0x8>
 800bdac:	4770      	bx	lr
 800bdae:	bf00      	nop
 800bdb0:	00000000 	.word	0x00000000
 800bdb4:	7ff80000 	.word	0x7ff80000

0800bdb8 <__assert_func>:
 800bdb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bdba:	4614      	mov	r4, r2
 800bdbc:	461a      	mov	r2, r3
 800bdbe:	4b09      	ldr	r3, [pc, #36]	@ (800bde4 <__assert_func+0x2c>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	4605      	mov	r5, r0
 800bdc4:	68d8      	ldr	r0, [r3, #12]
 800bdc6:	b14c      	cbz	r4, 800bddc <__assert_func+0x24>
 800bdc8:	4b07      	ldr	r3, [pc, #28]	@ (800bde8 <__assert_func+0x30>)
 800bdca:	9100      	str	r1, [sp, #0]
 800bdcc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bdd0:	4906      	ldr	r1, [pc, #24]	@ (800bdec <__assert_func+0x34>)
 800bdd2:	462b      	mov	r3, r5
 800bdd4:	f000 fb94 	bl	800c500 <fiprintf>
 800bdd8:	f000 fba4 	bl	800c524 <abort>
 800bddc:	4b04      	ldr	r3, [pc, #16]	@ (800bdf0 <__assert_func+0x38>)
 800bdde:	461c      	mov	r4, r3
 800bde0:	e7f3      	b.n	800bdca <__assert_func+0x12>
 800bde2:	bf00      	nop
 800bde4:	20000018 	.word	0x20000018
 800bde8:	0800c762 	.word	0x0800c762
 800bdec:	0800c76f 	.word	0x0800c76f
 800bdf0:	0800c79d 	.word	0x0800c79d

0800bdf4 <rshift>:
 800bdf4:	6903      	ldr	r3, [r0, #16]
 800bdf6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bdfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bdfe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800be02:	f100 0414 	add.w	r4, r0, #20
 800be06:	dd45      	ble.n	800be94 <rshift+0xa0>
 800be08:	f011 011f 	ands.w	r1, r1, #31
 800be0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800be10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800be14:	d10c      	bne.n	800be30 <rshift+0x3c>
 800be16:	f100 0710 	add.w	r7, r0, #16
 800be1a:	4629      	mov	r1, r5
 800be1c:	42b1      	cmp	r1, r6
 800be1e:	d334      	bcc.n	800be8a <rshift+0x96>
 800be20:	1a9b      	subs	r3, r3, r2
 800be22:	009b      	lsls	r3, r3, #2
 800be24:	1eea      	subs	r2, r5, #3
 800be26:	4296      	cmp	r6, r2
 800be28:	bf38      	it	cc
 800be2a:	2300      	movcc	r3, #0
 800be2c:	4423      	add	r3, r4
 800be2e:	e015      	b.n	800be5c <rshift+0x68>
 800be30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800be34:	f1c1 0820 	rsb	r8, r1, #32
 800be38:	40cf      	lsrs	r7, r1
 800be3a:	f105 0e04 	add.w	lr, r5, #4
 800be3e:	46a1      	mov	r9, r4
 800be40:	4576      	cmp	r6, lr
 800be42:	46f4      	mov	ip, lr
 800be44:	d815      	bhi.n	800be72 <rshift+0x7e>
 800be46:	1a9a      	subs	r2, r3, r2
 800be48:	0092      	lsls	r2, r2, #2
 800be4a:	3a04      	subs	r2, #4
 800be4c:	3501      	adds	r5, #1
 800be4e:	42ae      	cmp	r6, r5
 800be50:	bf38      	it	cc
 800be52:	2200      	movcc	r2, #0
 800be54:	18a3      	adds	r3, r4, r2
 800be56:	50a7      	str	r7, [r4, r2]
 800be58:	b107      	cbz	r7, 800be5c <rshift+0x68>
 800be5a:	3304      	adds	r3, #4
 800be5c:	1b1a      	subs	r2, r3, r4
 800be5e:	42a3      	cmp	r3, r4
 800be60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800be64:	bf08      	it	eq
 800be66:	2300      	moveq	r3, #0
 800be68:	6102      	str	r2, [r0, #16]
 800be6a:	bf08      	it	eq
 800be6c:	6143      	streq	r3, [r0, #20]
 800be6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be72:	f8dc c000 	ldr.w	ip, [ip]
 800be76:	fa0c fc08 	lsl.w	ip, ip, r8
 800be7a:	ea4c 0707 	orr.w	r7, ip, r7
 800be7e:	f849 7b04 	str.w	r7, [r9], #4
 800be82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800be86:	40cf      	lsrs	r7, r1
 800be88:	e7da      	b.n	800be40 <rshift+0x4c>
 800be8a:	f851 cb04 	ldr.w	ip, [r1], #4
 800be8e:	f847 cf04 	str.w	ip, [r7, #4]!
 800be92:	e7c3      	b.n	800be1c <rshift+0x28>
 800be94:	4623      	mov	r3, r4
 800be96:	e7e1      	b.n	800be5c <rshift+0x68>

0800be98 <__hexdig_fun>:
 800be98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800be9c:	2b09      	cmp	r3, #9
 800be9e:	d802      	bhi.n	800bea6 <__hexdig_fun+0xe>
 800bea0:	3820      	subs	r0, #32
 800bea2:	b2c0      	uxtb	r0, r0
 800bea4:	4770      	bx	lr
 800bea6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800beaa:	2b05      	cmp	r3, #5
 800beac:	d801      	bhi.n	800beb2 <__hexdig_fun+0x1a>
 800beae:	3847      	subs	r0, #71	@ 0x47
 800beb0:	e7f7      	b.n	800bea2 <__hexdig_fun+0xa>
 800beb2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800beb6:	2b05      	cmp	r3, #5
 800beb8:	d801      	bhi.n	800bebe <__hexdig_fun+0x26>
 800beba:	3827      	subs	r0, #39	@ 0x27
 800bebc:	e7f1      	b.n	800bea2 <__hexdig_fun+0xa>
 800bebe:	2000      	movs	r0, #0
 800bec0:	4770      	bx	lr
	...

0800bec4 <__gethex>:
 800bec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bec8:	b085      	sub	sp, #20
 800beca:	468a      	mov	sl, r1
 800becc:	9302      	str	r3, [sp, #8]
 800bece:	680b      	ldr	r3, [r1, #0]
 800bed0:	9001      	str	r0, [sp, #4]
 800bed2:	4690      	mov	r8, r2
 800bed4:	1c9c      	adds	r4, r3, #2
 800bed6:	46a1      	mov	r9, r4
 800bed8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bedc:	2830      	cmp	r0, #48	@ 0x30
 800bede:	d0fa      	beq.n	800bed6 <__gethex+0x12>
 800bee0:	eba9 0303 	sub.w	r3, r9, r3
 800bee4:	f1a3 0b02 	sub.w	fp, r3, #2
 800bee8:	f7ff ffd6 	bl	800be98 <__hexdig_fun>
 800beec:	4605      	mov	r5, r0
 800beee:	2800      	cmp	r0, #0
 800bef0:	d168      	bne.n	800bfc4 <__gethex+0x100>
 800bef2:	49a0      	ldr	r1, [pc, #640]	@ (800c174 <__gethex+0x2b0>)
 800bef4:	2201      	movs	r2, #1
 800bef6:	4648      	mov	r0, r9
 800bef8:	f7ff ff22 	bl	800bd40 <strncmp>
 800befc:	4607      	mov	r7, r0
 800befe:	2800      	cmp	r0, #0
 800bf00:	d167      	bne.n	800bfd2 <__gethex+0x10e>
 800bf02:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bf06:	4626      	mov	r6, r4
 800bf08:	f7ff ffc6 	bl	800be98 <__hexdig_fun>
 800bf0c:	2800      	cmp	r0, #0
 800bf0e:	d062      	beq.n	800bfd6 <__gethex+0x112>
 800bf10:	4623      	mov	r3, r4
 800bf12:	7818      	ldrb	r0, [r3, #0]
 800bf14:	2830      	cmp	r0, #48	@ 0x30
 800bf16:	4699      	mov	r9, r3
 800bf18:	f103 0301 	add.w	r3, r3, #1
 800bf1c:	d0f9      	beq.n	800bf12 <__gethex+0x4e>
 800bf1e:	f7ff ffbb 	bl	800be98 <__hexdig_fun>
 800bf22:	fab0 f580 	clz	r5, r0
 800bf26:	096d      	lsrs	r5, r5, #5
 800bf28:	f04f 0b01 	mov.w	fp, #1
 800bf2c:	464a      	mov	r2, r9
 800bf2e:	4616      	mov	r6, r2
 800bf30:	3201      	adds	r2, #1
 800bf32:	7830      	ldrb	r0, [r6, #0]
 800bf34:	f7ff ffb0 	bl	800be98 <__hexdig_fun>
 800bf38:	2800      	cmp	r0, #0
 800bf3a:	d1f8      	bne.n	800bf2e <__gethex+0x6a>
 800bf3c:	498d      	ldr	r1, [pc, #564]	@ (800c174 <__gethex+0x2b0>)
 800bf3e:	2201      	movs	r2, #1
 800bf40:	4630      	mov	r0, r6
 800bf42:	f7ff fefd 	bl	800bd40 <strncmp>
 800bf46:	2800      	cmp	r0, #0
 800bf48:	d13f      	bne.n	800bfca <__gethex+0x106>
 800bf4a:	b944      	cbnz	r4, 800bf5e <__gethex+0x9a>
 800bf4c:	1c74      	adds	r4, r6, #1
 800bf4e:	4622      	mov	r2, r4
 800bf50:	4616      	mov	r6, r2
 800bf52:	3201      	adds	r2, #1
 800bf54:	7830      	ldrb	r0, [r6, #0]
 800bf56:	f7ff ff9f 	bl	800be98 <__hexdig_fun>
 800bf5a:	2800      	cmp	r0, #0
 800bf5c:	d1f8      	bne.n	800bf50 <__gethex+0x8c>
 800bf5e:	1ba4      	subs	r4, r4, r6
 800bf60:	00a7      	lsls	r7, r4, #2
 800bf62:	7833      	ldrb	r3, [r6, #0]
 800bf64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bf68:	2b50      	cmp	r3, #80	@ 0x50
 800bf6a:	d13e      	bne.n	800bfea <__gethex+0x126>
 800bf6c:	7873      	ldrb	r3, [r6, #1]
 800bf6e:	2b2b      	cmp	r3, #43	@ 0x2b
 800bf70:	d033      	beq.n	800bfda <__gethex+0x116>
 800bf72:	2b2d      	cmp	r3, #45	@ 0x2d
 800bf74:	d034      	beq.n	800bfe0 <__gethex+0x11c>
 800bf76:	1c71      	adds	r1, r6, #1
 800bf78:	2400      	movs	r4, #0
 800bf7a:	7808      	ldrb	r0, [r1, #0]
 800bf7c:	f7ff ff8c 	bl	800be98 <__hexdig_fun>
 800bf80:	1e43      	subs	r3, r0, #1
 800bf82:	b2db      	uxtb	r3, r3
 800bf84:	2b18      	cmp	r3, #24
 800bf86:	d830      	bhi.n	800bfea <__gethex+0x126>
 800bf88:	f1a0 0210 	sub.w	r2, r0, #16
 800bf8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bf90:	f7ff ff82 	bl	800be98 <__hexdig_fun>
 800bf94:	f100 3cff 	add.w	ip, r0, #4294967295
 800bf98:	fa5f fc8c 	uxtb.w	ip, ip
 800bf9c:	f1bc 0f18 	cmp.w	ip, #24
 800bfa0:	f04f 030a 	mov.w	r3, #10
 800bfa4:	d91e      	bls.n	800bfe4 <__gethex+0x120>
 800bfa6:	b104      	cbz	r4, 800bfaa <__gethex+0xe6>
 800bfa8:	4252      	negs	r2, r2
 800bfaa:	4417      	add	r7, r2
 800bfac:	f8ca 1000 	str.w	r1, [sl]
 800bfb0:	b1ed      	cbz	r5, 800bfee <__gethex+0x12a>
 800bfb2:	f1bb 0f00 	cmp.w	fp, #0
 800bfb6:	bf0c      	ite	eq
 800bfb8:	2506      	moveq	r5, #6
 800bfba:	2500      	movne	r5, #0
 800bfbc:	4628      	mov	r0, r5
 800bfbe:	b005      	add	sp, #20
 800bfc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfc4:	2500      	movs	r5, #0
 800bfc6:	462c      	mov	r4, r5
 800bfc8:	e7b0      	b.n	800bf2c <__gethex+0x68>
 800bfca:	2c00      	cmp	r4, #0
 800bfcc:	d1c7      	bne.n	800bf5e <__gethex+0x9a>
 800bfce:	4627      	mov	r7, r4
 800bfd0:	e7c7      	b.n	800bf62 <__gethex+0x9e>
 800bfd2:	464e      	mov	r6, r9
 800bfd4:	462f      	mov	r7, r5
 800bfd6:	2501      	movs	r5, #1
 800bfd8:	e7c3      	b.n	800bf62 <__gethex+0x9e>
 800bfda:	2400      	movs	r4, #0
 800bfdc:	1cb1      	adds	r1, r6, #2
 800bfde:	e7cc      	b.n	800bf7a <__gethex+0xb6>
 800bfe0:	2401      	movs	r4, #1
 800bfe2:	e7fb      	b.n	800bfdc <__gethex+0x118>
 800bfe4:	fb03 0002 	mla	r0, r3, r2, r0
 800bfe8:	e7ce      	b.n	800bf88 <__gethex+0xc4>
 800bfea:	4631      	mov	r1, r6
 800bfec:	e7de      	b.n	800bfac <__gethex+0xe8>
 800bfee:	eba6 0309 	sub.w	r3, r6, r9
 800bff2:	3b01      	subs	r3, #1
 800bff4:	4629      	mov	r1, r5
 800bff6:	2b07      	cmp	r3, #7
 800bff8:	dc0a      	bgt.n	800c010 <__gethex+0x14c>
 800bffa:	9801      	ldr	r0, [sp, #4]
 800bffc:	f7fd ffae 	bl	8009f5c <_Balloc>
 800c000:	4604      	mov	r4, r0
 800c002:	b940      	cbnz	r0, 800c016 <__gethex+0x152>
 800c004:	4b5c      	ldr	r3, [pc, #368]	@ (800c178 <__gethex+0x2b4>)
 800c006:	4602      	mov	r2, r0
 800c008:	21e4      	movs	r1, #228	@ 0xe4
 800c00a:	485c      	ldr	r0, [pc, #368]	@ (800c17c <__gethex+0x2b8>)
 800c00c:	f7ff fed4 	bl	800bdb8 <__assert_func>
 800c010:	3101      	adds	r1, #1
 800c012:	105b      	asrs	r3, r3, #1
 800c014:	e7ef      	b.n	800bff6 <__gethex+0x132>
 800c016:	f100 0a14 	add.w	sl, r0, #20
 800c01a:	2300      	movs	r3, #0
 800c01c:	4655      	mov	r5, sl
 800c01e:	469b      	mov	fp, r3
 800c020:	45b1      	cmp	r9, r6
 800c022:	d337      	bcc.n	800c094 <__gethex+0x1d0>
 800c024:	f845 bb04 	str.w	fp, [r5], #4
 800c028:	eba5 050a 	sub.w	r5, r5, sl
 800c02c:	10ad      	asrs	r5, r5, #2
 800c02e:	6125      	str	r5, [r4, #16]
 800c030:	4658      	mov	r0, fp
 800c032:	f7fe f885 	bl	800a140 <__hi0bits>
 800c036:	016d      	lsls	r5, r5, #5
 800c038:	f8d8 6000 	ldr.w	r6, [r8]
 800c03c:	1a2d      	subs	r5, r5, r0
 800c03e:	42b5      	cmp	r5, r6
 800c040:	dd54      	ble.n	800c0ec <__gethex+0x228>
 800c042:	1bad      	subs	r5, r5, r6
 800c044:	4629      	mov	r1, r5
 800c046:	4620      	mov	r0, r4
 800c048:	f7fe fc11 	bl	800a86e <__any_on>
 800c04c:	4681      	mov	r9, r0
 800c04e:	b178      	cbz	r0, 800c070 <__gethex+0x1ac>
 800c050:	1e6b      	subs	r3, r5, #1
 800c052:	1159      	asrs	r1, r3, #5
 800c054:	f003 021f 	and.w	r2, r3, #31
 800c058:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c05c:	f04f 0901 	mov.w	r9, #1
 800c060:	fa09 f202 	lsl.w	r2, r9, r2
 800c064:	420a      	tst	r2, r1
 800c066:	d003      	beq.n	800c070 <__gethex+0x1ac>
 800c068:	454b      	cmp	r3, r9
 800c06a:	dc36      	bgt.n	800c0da <__gethex+0x216>
 800c06c:	f04f 0902 	mov.w	r9, #2
 800c070:	4629      	mov	r1, r5
 800c072:	4620      	mov	r0, r4
 800c074:	f7ff febe 	bl	800bdf4 <rshift>
 800c078:	442f      	add	r7, r5
 800c07a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c07e:	42bb      	cmp	r3, r7
 800c080:	da42      	bge.n	800c108 <__gethex+0x244>
 800c082:	9801      	ldr	r0, [sp, #4]
 800c084:	4621      	mov	r1, r4
 800c086:	f7fd ffa9 	bl	8009fdc <_Bfree>
 800c08a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c08c:	2300      	movs	r3, #0
 800c08e:	6013      	str	r3, [r2, #0]
 800c090:	25a3      	movs	r5, #163	@ 0xa3
 800c092:	e793      	b.n	800bfbc <__gethex+0xf8>
 800c094:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c098:	2a2e      	cmp	r2, #46	@ 0x2e
 800c09a:	d012      	beq.n	800c0c2 <__gethex+0x1fe>
 800c09c:	2b20      	cmp	r3, #32
 800c09e:	d104      	bne.n	800c0aa <__gethex+0x1e6>
 800c0a0:	f845 bb04 	str.w	fp, [r5], #4
 800c0a4:	f04f 0b00 	mov.w	fp, #0
 800c0a8:	465b      	mov	r3, fp
 800c0aa:	7830      	ldrb	r0, [r6, #0]
 800c0ac:	9303      	str	r3, [sp, #12]
 800c0ae:	f7ff fef3 	bl	800be98 <__hexdig_fun>
 800c0b2:	9b03      	ldr	r3, [sp, #12]
 800c0b4:	f000 000f 	and.w	r0, r0, #15
 800c0b8:	4098      	lsls	r0, r3
 800c0ba:	ea4b 0b00 	orr.w	fp, fp, r0
 800c0be:	3304      	adds	r3, #4
 800c0c0:	e7ae      	b.n	800c020 <__gethex+0x15c>
 800c0c2:	45b1      	cmp	r9, r6
 800c0c4:	d8ea      	bhi.n	800c09c <__gethex+0x1d8>
 800c0c6:	492b      	ldr	r1, [pc, #172]	@ (800c174 <__gethex+0x2b0>)
 800c0c8:	9303      	str	r3, [sp, #12]
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	4630      	mov	r0, r6
 800c0ce:	f7ff fe37 	bl	800bd40 <strncmp>
 800c0d2:	9b03      	ldr	r3, [sp, #12]
 800c0d4:	2800      	cmp	r0, #0
 800c0d6:	d1e1      	bne.n	800c09c <__gethex+0x1d8>
 800c0d8:	e7a2      	b.n	800c020 <__gethex+0x15c>
 800c0da:	1ea9      	subs	r1, r5, #2
 800c0dc:	4620      	mov	r0, r4
 800c0de:	f7fe fbc6 	bl	800a86e <__any_on>
 800c0e2:	2800      	cmp	r0, #0
 800c0e4:	d0c2      	beq.n	800c06c <__gethex+0x1a8>
 800c0e6:	f04f 0903 	mov.w	r9, #3
 800c0ea:	e7c1      	b.n	800c070 <__gethex+0x1ac>
 800c0ec:	da09      	bge.n	800c102 <__gethex+0x23e>
 800c0ee:	1b75      	subs	r5, r6, r5
 800c0f0:	4621      	mov	r1, r4
 800c0f2:	9801      	ldr	r0, [sp, #4]
 800c0f4:	462a      	mov	r2, r5
 800c0f6:	f7fe f981 	bl	800a3fc <__lshift>
 800c0fa:	1b7f      	subs	r7, r7, r5
 800c0fc:	4604      	mov	r4, r0
 800c0fe:	f100 0a14 	add.w	sl, r0, #20
 800c102:	f04f 0900 	mov.w	r9, #0
 800c106:	e7b8      	b.n	800c07a <__gethex+0x1b6>
 800c108:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c10c:	42bd      	cmp	r5, r7
 800c10e:	dd6f      	ble.n	800c1f0 <__gethex+0x32c>
 800c110:	1bed      	subs	r5, r5, r7
 800c112:	42ae      	cmp	r6, r5
 800c114:	dc34      	bgt.n	800c180 <__gethex+0x2bc>
 800c116:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c11a:	2b02      	cmp	r3, #2
 800c11c:	d022      	beq.n	800c164 <__gethex+0x2a0>
 800c11e:	2b03      	cmp	r3, #3
 800c120:	d024      	beq.n	800c16c <__gethex+0x2a8>
 800c122:	2b01      	cmp	r3, #1
 800c124:	d115      	bne.n	800c152 <__gethex+0x28e>
 800c126:	42ae      	cmp	r6, r5
 800c128:	d113      	bne.n	800c152 <__gethex+0x28e>
 800c12a:	2e01      	cmp	r6, #1
 800c12c:	d10b      	bne.n	800c146 <__gethex+0x282>
 800c12e:	9a02      	ldr	r2, [sp, #8]
 800c130:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c134:	6013      	str	r3, [r2, #0]
 800c136:	2301      	movs	r3, #1
 800c138:	6123      	str	r3, [r4, #16]
 800c13a:	f8ca 3000 	str.w	r3, [sl]
 800c13e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c140:	2562      	movs	r5, #98	@ 0x62
 800c142:	601c      	str	r4, [r3, #0]
 800c144:	e73a      	b.n	800bfbc <__gethex+0xf8>
 800c146:	1e71      	subs	r1, r6, #1
 800c148:	4620      	mov	r0, r4
 800c14a:	f7fe fb90 	bl	800a86e <__any_on>
 800c14e:	2800      	cmp	r0, #0
 800c150:	d1ed      	bne.n	800c12e <__gethex+0x26a>
 800c152:	9801      	ldr	r0, [sp, #4]
 800c154:	4621      	mov	r1, r4
 800c156:	f7fd ff41 	bl	8009fdc <_Bfree>
 800c15a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c15c:	2300      	movs	r3, #0
 800c15e:	6013      	str	r3, [r2, #0]
 800c160:	2550      	movs	r5, #80	@ 0x50
 800c162:	e72b      	b.n	800bfbc <__gethex+0xf8>
 800c164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c166:	2b00      	cmp	r3, #0
 800c168:	d1f3      	bne.n	800c152 <__gethex+0x28e>
 800c16a:	e7e0      	b.n	800c12e <__gethex+0x26a>
 800c16c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d1dd      	bne.n	800c12e <__gethex+0x26a>
 800c172:	e7ee      	b.n	800c152 <__gethex+0x28e>
 800c174:	0800c747 	.word	0x0800c747
 800c178:	0800c6dd 	.word	0x0800c6dd
 800c17c:	0800c79e 	.word	0x0800c79e
 800c180:	1e6f      	subs	r7, r5, #1
 800c182:	f1b9 0f00 	cmp.w	r9, #0
 800c186:	d130      	bne.n	800c1ea <__gethex+0x326>
 800c188:	b127      	cbz	r7, 800c194 <__gethex+0x2d0>
 800c18a:	4639      	mov	r1, r7
 800c18c:	4620      	mov	r0, r4
 800c18e:	f7fe fb6e 	bl	800a86e <__any_on>
 800c192:	4681      	mov	r9, r0
 800c194:	117a      	asrs	r2, r7, #5
 800c196:	2301      	movs	r3, #1
 800c198:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c19c:	f007 071f 	and.w	r7, r7, #31
 800c1a0:	40bb      	lsls	r3, r7
 800c1a2:	4213      	tst	r3, r2
 800c1a4:	4629      	mov	r1, r5
 800c1a6:	4620      	mov	r0, r4
 800c1a8:	bf18      	it	ne
 800c1aa:	f049 0902 	orrne.w	r9, r9, #2
 800c1ae:	f7ff fe21 	bl	800bdf4 <rshift>
 800c1b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c1b6:	1b76      	subs	r6, r6, r5
 800c1b8:	2502      	movs	r5, #2
 800c1ba:	f1b9 0f00 	cmp.w	r9, #0
 800c1be:	d047      	beq.n	800c250 <__gethex+0x38c>
 800c1c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c1c4:	2b02      	cmp	r3, #2
 800c1c6:	d015      	beq.n	800c1f4 <__gethex+0x330>
 800c1c8:	2b03      	cmp	r3, #3
 800c1ca:	d017      	beq.n	800c1fc <__gethex+0x338>
 800c1cc:	2b01      	cmp	r3, #1
 800c1ce:	d109      	bne.n	800c1e4 <__gethex+0x320>
 800c1d0:	f019 0f02 	tst.w	r9, #2
 800c1d4:	d006      	beq.n	800c1e4 <__gethex+0x320>
 800c1d6:	f8da 3000 	ldr.w	r3, [sl]
 800c1da:	ea49 0903 	orr.w	r9, r9, r3
 800c1de:	f019 0f01 	tst.w	r9, #1
 800c1e2:	d10e      	bne.n	800c202 <__gethex+0x33e>
 800c1e4:	f045 0510 	orr.w	r5, r5, #16
 800c1e8:	e032      	b.n	800c250 <__gethex+0x38c>
 800c1ea:	f04f 0901 	mov.w	r9, #1
 800c1ee:	e7d1      	b.n	800c194 <__gethex+0x2d0>
 800c1f0:	2501      	movs	r5, #1
 800c1f2:	e7e2      	b.n	800c1ba <__gethex+0x2f6>
 800c1f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1f6:	f1c3 0301 	rsb	r3, r3, #1
 800c1fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c1fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d0f0      	beq.n	800c1e4 <__gethex+0x320>
 800c202:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c206:	f104 0314 	add.w	r3, r4, #20
 800c20a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c20e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c212:	f04f 0c00 	mov.w	ip, #0
 800c216:	4618      	mov	r0, r3
 800c218:	f853 2b04 	ldr.w	r2, [r3], #4
 800c21c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c220:	d01b      	beq.n	800c25a <__gethex+0x396>
 800c222:	3201      	adds	r2, #1
 800c224:	6002      	str	r2, [r0, #0]
 800c226:	2d02      	cmp	r5, #2
 800c228:	f104 0314 	add.w	r3, r4, #20
 800c22c:	d13c      	bne.n	800c2a8 <__gethex+0x3e4>
 800c22e:	f8d8 2000 	ldr.w	r2, [r8]
 800c232:	3a01      	subs	r2, #1
 800c234:	42b2      	cmp	r2, r6
 800c236:	d109      	bne.n	800c24c <__gethex+0x388>
 800c238:	1171      	asrs	r1, r6, #5
 800c23a:	2201      	movs	r2, #1
 800c23c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c240:	f006 061f 	and.w	r6, r6, #31
 800c244:	fa02 f606 	lsl.w	r6, r2, r6
 800c248:	421e      	tst	r6, r3
 800c24a:	d13a      	bne.n	800c2c2 <__gethex+0x3fe>
 800c24c:	f045 0520 	orr.w	r5, r5, #32
 800c250:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c252:	601c      	str	r4, [r3, #0]
 800c254:	9b02      	ldr	r3, [sp, #8]
 800c256:	601f      	str	r7, [r3, #0]
 800c258:	e6b0      	b.n	800bfbc <__gethex+0xf8>
 800c25a:	4299      	cmp	r1, r3
 800c25c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c260:	d8d9      	bhi.n	800c216 <__gethex+0x352>
 800c262:	68a3      	ldr	r3, [r4, #8]
 800c264:	459b      	cmp	fp, r3
 800c266:	db17      	blt.n	800c298 <__gethex+0x3d4>
 800c268:	6861      	ldr	r1, [r4, #4]
 800c26a:	9801      	ldr	r0, [sp, #4]
 800c26c:	3101      	adds	r1, #1
 800c26e:	f7fd fe75 	bl	8009f5c <_Balloc>
 800c272:	4681      	mov	r9, r0
 800c274:	b918      	cbnz	r0, 800c27e <__gethex+0x3ba>
 800c276:	4b1a      	ldr	r3, [pc, #104]	@ (800c2e0 <__gethex+0x41c>)
 800c278:	4602      	mov	r2, r0
 800c27a:	2184      	movs	r1, #132	@ 0x84
 800c27c:	e6c5      	b.n	800c00a <__gethex+0x146>
 800c27e:	6922      	ldr	r2, [r4, #16]
 800c280:	3202      	adds	r2, #2
 800c282:	f104 010c 	add.w	r1, r4, #12
 800c286:	0092      	lsls	r2, r2, #2
 800c288:	300c      	adds	r0, #12
 800c28a:	f7fc ffae 	bl	80091ea <memcpy>
 800c28e:	4621      	mov	r1, r4
 800c290:	9801      	ldr	r0, [sp, #4]
 800c292:	f7fd fea3 	bl	8009fdc <_Bfree>
 800c296:	464c      	mov	r4, r9
 800c298:	6923      	ldr	r3, [r4, #16]
 800c29a:	1c5a      	adds	r2, r3, #1
 800c29c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c2a0:	6122      	str	r2, [r4, #16]
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	615a      	str	r2, [r3, #20]
 800c2a6:	e7be      	b.n	800c226 <__gethex+0x362>
 800c2a8:	6922      	ldr	r2, [r4, #16]
 800c2aa:	455a      	cmp	r2, fp
 800c2ac:	dd0b      	ble.n	800c2c6 <__gethex+0x402>
 800c2ae:	2101      	movs	r1, #1
 800c2b0:	4620      	mov	r0, r4
 800c2b2:	f7ff fd9f 	bl	800bdf4 <rshift>
 800c2b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c2ba:	3701      	adds	r7, #1
 800c2bc:	42bb      	cmp	r3, r7
 800c2be:	f6ff aee0 	blt.w	800c082 <__gethex+0x1be>
 800c2c2:	2501      	movs	r5, #1
 800c2c4:	e7c2      	b.n	800c24c <__gethex+0x388>
 800c2c6:	f016 061f 	ands.w	r6, r6, #31
 800c2ca:	d0fa      	beq.n	800c2c2 <__gethex+0x3fe>
 800c2cc:	4453      	add	r3, sl
 800c2ce:	f1c6 0620 	rsb	r6, r6, #32
 800c2d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c2d6:	f7fd ff33 	bl	800a140 <__hi0bits>
 800c2da:	42b0      	cmp	r0, r6
 800c2dc:	dbe7      	blt.n	800c2ae <__gethex+0x3ea>
 800c2de:	e7f0      	b.n	800c2c2 <__gethex+0x3fe>
 800c2e0:	0800c6dd 	.word	0x0800c6dd

0800c2e4 <L_shift>:
 800c2e4:	f1c2 0208 	rsb	r2, r2, #8
 800c2e8:	0092      	lsls	r2, r2, #2
 800c2ea:	b570      	push	{r4, r5, r6, lr}
 800c2ec:	f1c2 0620 	rsb	r6, r2, #32
 800c2f0:	6843      	ldr	r3, [r0, #4]
 800c2f2:	6804      	ldr	r4, [r0, #0]
 800c2f4:	fa03 f506 	lsl.w	r5, r3, r6
 800c2f8:	432c      	orrs	r4, r5
 800c2fa:	40d3      	lsrs	r3, r2
 800c2fc:	6004      	str	r4, [r0, #0]
 800c2fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800c302:	4288      	cmp	r0, r1
 800c304:	d3f4      	bcc.n	800c2f0 <L_shift+0xc>
 800c306:	bd70      	pop	{r4, r5, r6, pc}

0800c308 <__match>:
 800c308:	b530      	push	{r4, r5, lr}
 800c30a:	6803      	ldr	r3, [r0, #0]
 800c30c:	3301      	adds	r3, #1
 800c30e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c312:	b914      	cbnz	r4, 800c31a <__match+0x12>
 800c314:	6003      	str	r3, [r0, #0]
 800c316:	2001      	movs	r0, #1
 800c318:	bd30      	pop	{r4, r5, pc}
 800c31a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c31e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c322:	2d19      	cmp	r5, #25
 800c324:	bf98      	it	ls
 800c326:	3220      	addls	r2, #32
 800c328:	42a2      	cmp	r2, r4
 800c32a:	d0f0      	beq.n	800c30e <__match+0x6>
 800c32c:	2000      	movs	r0, #0
 800c32e:	e7f3      	b.n	800c318 <__match+0x10>

0800c330 <__hexnan>:
 800c330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c334:	680b      	ldr	r3, [r1, #0]
 800c336:	6801      	ldr	r1, [r0, #0]
 800c338:	115e      	asrs	r6, r3, #5
 800c33a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c33e:	f013 031f 	ands.w	r3, r3, #31
 800c342:	b087      	sub	sp, #28
 800c344:	bf18      	it	ne
 800c346:	3604      	addne	r6, #4
 800c348:	2500      	movs	r5, #0
 800c34a:	1f37      	subs	r7, r6, #4
 800c34c:	4682      	mov	sl, r0
 800c34e:	4690      	mov	r8, r2
 800c350:	9301      	str	r3, [sp, #4]
 800c352:	f846 5c04 	str.w	r5, [r6, #-4]
 800c356:	46b9      	mov	r9, r7
 800c358:	463c      	mov	r4, r7
 800c35a:	9502      	str	r5, [sp, #8]
 800c35c:	46ab      	mov	fp, r5
 800c35e:	784a      	ldrb	r2, [r1, #1]
 800c360:	1c4b      	adds	r3, r1, #1
 800c362:	9303      	str	r3, [sp, #12]
 800c364:	b342      	cbz	r2, 800c3b8 <__hexnan+0x88>
 800c366:	4610      	mov	r0, r2
 800c368:	9105      	str	r1, [sp, #20]
 800c36a:	9204      	str	r2, [sp, #16]
 800c36c:	f7ff fd94 	bl	800be98 <__hexdig_fun>
 800c370:	2800      	cmp	r0, #0
 800c372:	d151      	bne.n	800c418 <__hexnan+0xe8>
 800c374:	9a04      	ldr	r2, [sp, #16]
 800c376:	9905      	ldr	r1, [sp, #20]
 800c378:	2a20      	cmp	r2, #32
 800c37a:	d818      	bhi.n	800c3ae <__hexnan+0x7e>
 800c37c:	9b02      	ldr	r3, [sp, #8]
 800c37e:	459b      	cmp	fp, r3
 800c380:	dd13      	ble.n	800c3aa <__hexnan+0x7a>
 800c382:	454c      	cmp	r4, r9
 800c384:	d206      	bcs.n	800c394 <__hexnan+0x64>
 800c386:	2d07      	cmp	r5, #7
 800c388:	dc04      	bgt.n	800c394 <__hexnan+0x64>
 800c38a:	462a      	mov	r2, r5
 800c38c:	4649      	mov	r1, r9
 800c38e:	4620      	mov	r0, r4
 800c390:	f7ff ffa8 	bl	800c2e4 <L_shift>
 800c394:	4544      	cmp	r4, r8
 800c396:	d952      	bls.n	800c43e <__hexnan+0x10e>
 800c398:	2300      	movs	r3, #0
 800c39a:	f1a4 0904 	sub.w	r9, r4, #4
 800c39e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c3a2:	f8cd b008 	str.w	fp, [sp, #8]
 800c3a6:	464c      	mov	r4, r9
 800c3a8:	461d      	mov	r5, r3
 800c3aa:	9903      	ldr	r1, [sp, #12]
 800c3ac:	e7d7      	b.n	800c35e <__hexnan+0x2e>
 800c3ae:	2a29      	cmp	r2, #41	@ 0x29
 800c3b0:	d157      	bne.n	800c462 <__hexnan+0x132>
 800c3b2:	3102      	adds	r1, #2
 800c3b4:	f8ca 1000 	str.w	r1, [sl]
 800c3b8:	f1bb 0f00 	cmp.w	fp, #0
 800c3bc:	d051      	beq.n	800c462 <__hexnan+0x132>
 800c3be:	454c      	cmp	r4, r9
 800c3c0:	d206      	bcs.n	800c3d0 <__hexnan+0xa0>
 800c3c2:	2d07      	cmp	r5, #7
 800c3c4:	dc04      	bgt.n	800c3d0 <__hexnan+0xa0>
 800c3c6:	462a      	mov	r2, r5
 800c3c8:	4649      	mov	r1, r9
 800c3ca:	4620      	mov	r0, r4
 800c3cc:	f7ff ff8a 	bl	800c2e4 <L_shift>
 800c3d0:	4544      	cmp	r4, r8
 800c3d2:	d936      	bls.n	800c442 <__hexnan+0x112>
 800c3d4:	f1a8 0204 	sub.w	r2, r8, #4
 800c3d8:	4623      	mov	r3, r4
 800c3da:	f853 1b04 	ldr.w	r1, [r3], #4
 800c3de:	f842 1f04 	str.w	r1, [r2, #4]!
 800c3e2:	429f      	cmp	r7, r3
 800c3e4:	d2f9      	bcs.n	800c3da <__hexnan+0xaa>
 800c3e6:	1b3b      	subs	r3, r7, r4
 800c3e8:	f023 0303 	bic.w	r3, r3, #3
 800c3ec:	3304      	adds	r3, #4
 800c3ee:	3401      	adds	r4, #1
 800c3f0:	3e03      	subs	r6, #3
 800c3f2:	42b4      	cmp	r4, r6
 800c3f4:	bf88      	it	hi
 800c3f6:	2304      	movhi	r3, #4
 800c3f8:	4443      	add	r3, r8
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	f843 2b04 	str.w	r2, [r3], #4
 800c400:	429f      	cmp	r7, r3
 800c402:	d2fb      	bcs.n	800c3fc <__hexnan+0xcc>
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	b91b      	cbnz	r3, 800c410 <__hexnan+0xe0>
 800c408:	4547      	cmp	r7, r8
 800c40a:	d128      	bne.n	800c45e <__hexnan+0x12e>
 800c40c:	2301      	movs	r3, #1
 800c40e:	603b      	str	r3, [r7, #0]
 800c410:	2005      	movs	r0, #5
 800c412:	b007      	add	sp, #28
 800c414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c418:	3501      	adds	r5, #1
 800c41a:	2d08      	cmp	r5, #8
 800c41c:	f10b 0b01 	add.w	fp, fp, #1
 800c420:	dd06      	ble.n	800c430 <__hexnan+0x100>
 800c422:	4544      	cmp	r4, r8
 800c424:	d9c1      	bls.n	800c3aa <__hexnan+0x7a>
 800c426:	2300      	movs	r3, #0
 800c428:	f844 3c04 	str.w	r3, [r4, #-4]
 800c42c:	2501      	movs	r5, #1
 800c42e:	3c04      	subs	r4, #4
 800c430:	6822      	ldr	r2, [r4, #0]
 800c432:	f000 000f 	and.w	r0, r0, #15
 800c436:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c43a:	6020      	str	r0, [r4, #0]
 800c43c:	e7b5      	b.n	800c3aa <__hexnan+0x7a>
 800c43e:	2508      	movs	r5, #8
 800c440:	e7b3      	b.n	800c3aa <__hexnan+0x7a>
 800c442:	9b01      	ldr	r3, [sp, #4]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d0dd      	beq.n	800c404 <__hexnan+0xd4>
 800c448:	f1c3 0320 	rsb	r3, r3, #32
 800c44c:	f04f 32ff 	mov.w	r2, #4294967295
 800c450:	40da      	lsrs	r2, r3
 800c452:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c456:	4013      	ands	r3, r2
 800c458:	f846 3c04 	str.w	r3, [r6, #-4]
 800c45c:	e7d2      	b.n	800c404 <__hexnan+0xd4>
 800c45e:	3f04      	subs	r7, #4
 800c460:	e7d0      	b.n	800c404 <__hexnan+0xd4>
 800c462:	2004      	movs	r0, #4
 800c464:	e7d5      	b.n	800c412 <__hexnan+0xe2>

0800c466 <__ascii_mbtowc>:
 800c466:	b082      	sub	sp, #8
 800c468:	b901      	cbnz	r1, 800c46c <__ascii_mbtowc+0x6>
 800c46a:	a901      	add	r1, sp, #4
 800c46c:	b142      	cbz	r2, 800c480 <__ascii_mbtowc+0x1a>
 800c46e:	b14b      	cbz	r3, 800c484 <__ascii_mbtowc+0x1e>
 800c470:	7813      	ldrb	r3, [r2, #0]
 800c472:	600b      	str	r3, [r1, #0]
 800c474:	7812      	ldrb	r2, [r2, #0]
 800c476:	1e10      	subs	r0, r2, #0
 800c478:	bf18      	it	ne
 800c47a:	2001      	movne	r0, #1
 800c47c:	b002      	add	sp, #8
 800c47e:	4770      	bx	lr
 800c480:	4610      	mov	r0, r2
 800c482:	e7fb      	b.n	800c47c <__ascii_mbtowc+0x16>
 800c484:	f06f 0001 	mvn.w	r0, #1
 800c488:	e7f8      	b.n	800c47c <__ascii_mbtowc+0x16>

0800c48a <_realloc_r>:
 800c48a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c48e:	4607      	mov	r7, r0
 800c490:	4614      	mov	r4, r2
 800c492:	460d      	mov	r5, r1
 800c494:	b921      	cbnz	r1, 800c4a0 <_realloc_r+0x16>
 800c496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c49a:	4611      	mov	r1, r2
 800c49c:	f7fb bd6a 	b.w	8007f74 <_malloc_r>
 800c4a0:	b92a      	cbnz	r2, 800c4ae <_realloc_r+0x24>
 800c4a2:	f7fd fd11 	bl	8009ec8 <_free_r>
 800c4a6:	4625      	mov	r5, r4
 800c4a8:	4628      	mov	r0, r5
 800c4aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4ae:	f000 f840 	bl	800c532 <_malloc_usable_size_r>
 800c4b2:	4284      	cmp	r4, r0
 800c4b4:	4606      	mov	r6, r0
 800c4b6:	d802      	bhi.n	800c4be <_realloc_r+0x34>
 800c4b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c4bc:	d8f4      	bhi.n	800c4a8 <_realloc_r+0x1e>
 800c4be:	4621      	mov	r1, r4
 800c4c0:	4638      	mov	r0, r7
 800c4c2:	f7fb fd57 	bl	8007f74 <_malloc_r>
 800c4c6:	4680      	mov	r8, r0
 800c4c8:	b908      	cbnz	r0, 800c4ce <_realloc_r+0x44>
 800c4ca:	4645      	mov	r5, r8
 800c4cc:	e7ec      	b.n	800c4a8 <_realloc_r+0x1e>
 800c4ce:	42b4      	cmp	r4, r6
 800c4d0:	4622      	mov	r2, r4
 800c4d2:	4629      	mov	r1, r5
 800c4d4:	bf28      	it	cs
 800c4d6:	4632      	movcs	r2, r6
 800c4d8:	f7fc fe87 	bl	80091ea <memcpy>
 800c4dc:	4629      	mov	r1, r5
 800c4de:	4638      	mov	r0, r7
 800c4e0:	f7fd fcf2 	bl	8009ec8 <_free_r>
 800c4e4:	e7f1      	b.n	800c4ca <_realloc_r+0x40>

0800c4e6 <__ascii_wctomb>:
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	4608      	mov	r0, r1
 800c4ea:	b141      	cbz	r1, 800c4fe <__ascii_wctomb+0x18>
 800c4ec:	2aff      	cmp	r2, #255	@ 0xff
 800c4ee:	d904      	bls.n	800c4fa <__ascii_wctomb+0x14>
 800c4f0:	228a      	movs	r2, #138	@ 0x8a
 800c4f2:	601a      	str	r2, [r3, #0]
 800c4f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c4f8:	4770      	bx	lr
 800c4fa:	700a      	strb	r2, [r1, #0]
 800c4fc:	2001      	movs	r0, #1
 800c4fe:	4770      	bx	lr

0800c500 <fiprintf>:
 800c500:	b40e      	push	{r1, r2, r3}
 800c502:	b503      	push	{r0, r1, lr}
 800c504:	4601      	mov	r1, r0
 800c506:	ab03      	add	r3, sp, #12
 800c508:	4805      	ldr	r0, [pc, #20]	@ (800c520 <fiprintf+0x20>)
 800c50a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c50e:	6800      	ldr	r0, [r0, #0]
 800c510:	9301      	str	r3, [sp, #4]
 800c512:	f7ff f9d5 	bl	800b8c0 <_vfiprintf_r>
 800c516:	b002      	add	sp, #8
 800c518:	f85d eb04 	ldr.w	lr, [sp], #4
 800c51c:	b003      	add	sp, #12
 800c51e:	4770      	bx	lr
 800c520:	20000018 	.word	0x20000018

0800c524 <abort>:
 800c524:	b508      	push	{r3, lr}
 800c526:	2006      	movs	r0, #6
 800c528:	f000 f834 	bl	800c594 <raise>
 800c52c:	2001      	movs	r0, #1
 800c52e:	f7f5 fdf9 	bl	8002124 <_exit>

0800c532 <_malloc_usable_size_r>:
 800c532:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c536:	1f18      	subs	r0, r3, #4
 800c538:	2b00      	cmp	r3, #0
 800c53a:	bfbc      	itt	lt
 800c53c:	580b      	ldrlt	r3, [r1, r0]
 800c53e:	18c0      	addlt	r0, r0, r3
 800c540:	4770      	bx	lr

0800c542 <_raise_r>:
 800c542:	291f      	cmp	r1, #31
 800c544:	b538      	push	{r3, r4, r5, lr}
 800c546:	4605      	mov	r5, r0
 800c548:	460c      	mov	r4, r1
 800c54a:	d904      	bls.n	800c556 <_raise_r+0x14>
 800c54c:	2316      	movs	r3, #22
 800c54e:	6003      	str	r3, [r0, #0]
 800c550:	f04f 30ff 	mov.w	r0, #4294967295
 800c554:	bd38      	pop	{r3, r4, r5, pc}
 800c556:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c558:	b112      	cbz	r2, 800c560 <_raise_r+0x1e>
 800c55a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c55e:	b94b      	cbnz	r3, 800c574 <_raise_r+0x32>
 800c560:	4628      	mov	r0, r5
 800c562:	f000 f831 	bl	800c5c8 <_getpid_r>
 800c566:	4622      	mov	r2, r4
 800c568:	4601      	mov	r1, r0
 800c56a:	4628      	mov	r0, r5
 800c56c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c570:	f000 b818 	b.w	800c5a4 <_kill_r>
 800c574:	2b01      	cmp	r3, #1
 800c576:	d00a      	beq.n	800c58e <_raise_r+0x4c>
 800c578:	1c59      	adds	r1, r3, #1
 800c57a:	d103      	bne.n	800c584 <_raise_r+0x42>
 800c57c:	2316      	movs	r3, #22
 800c57e:	6003      	str	r3, [r0, #0]
 800c580:	2001      	movs	r0, #1
 800c582:	e7e7      	b.n	800c554 <_raise_r+0x12>
 800c584:	2100      	movs	r1, #0
 800c586:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c58a:	4620      	mov	r0, r4
 800c58c:	4798      	blx	r3
 800c58e:	2000      	movs	r0, #0
 800c590:	e7e0      	b.n	800c554 <_raise_r+0x12>
	...

0800c594 <raise>:
 800c594:	4b02      	ldr	r3, [pc, #8]	@ (800c5a0 <raise+0xc>)
 800c596:	4601      	mov	r1, r0
 800c598:	6818      	ldr	r0, [r3, #0]
 800c59a:	f7ff bfd2 	b.w	800c542 <_raise_r>
 800c59e:	bf00      	nop
 800c5a0:	20000018 	.word	0x20000018

0800c5a4 <_kill_r>:
 800c5a4:	b538      	push	{r3, r4, r5, lr}
 800c5a6:	4d07      	ldr	r5, [pc, #28]	@ (800c5c4 <_kill_r+0x20>)
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	4604      	mov	r4, r0
 800c5ac:	4608      	mov	r0, r1
 800c5ae:	4611      	mov	r1, r2
 800c5b0:	602b      	str	r3, [r5, #0]
 800c5b2:	f7f5 fda7 	bl	8002104 <_kill>
 800c5b6:	1c43      	adds	r3, r0, #1
 800c5b8:	d102      	bne.n	800c5c0 <_kill_r+0x1c>
 800c5ba:	682b      	ldr	r3, [r5, #0]
 800c5bc:	b103      	cbz	r3, 800c5c0 <_kill_r+0x1c>
 800c5be:	6023      	str	r3, [r4, #0]
 800c5c0:	bd38      	pop	{r3, r4, r5, pc}
 800c5c2:	bf00      	nop
 800c5c4:	2000071c 	.word	0x2000071c

0800c5c8 <_getpid_r>:
 800c5c8:	f7f5 bd94 	b.w	80020f4 <_getpid>

0800c5cc <_init>:
 800c5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5ce:	bf00      	nop
 800c5d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5d2:	bc08      	pop	{r3}
 800c5d4:	469e      	mov	lr, r3
 800c5d6:	4770      	bx	lr

0800c5d8 <_fini>:
 800c5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5da:	bf00      	nop
 800c5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5de:	bc08      	pop	{r3}
 800c5e0:	469e      	mov	lr, r3
 800c5e2:	4770      	bx	lr
