{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740170736336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740170736347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 21 15:45:36 2025 " "Processing started: Fri Feb 21 15:45:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740170736347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170736347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_4bit_alu_beh_v -c sls_4bit_alu_beh_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_4bit_alu_beh_v -c sls_4bit_alu_beh_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170736347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740170736839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740170736839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_4bit_alu_beh_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_4bit_alu_beh_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_4bit_alu_beh_v " "Found entity 1: sls_4bit_alu_beh_v" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740170744195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170744195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_4bit_alu_beh_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_4bit_alu_beh_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_4bit_alu_beh_v_tb " "Found entity 1: sls_4bit_alu_beh_v_tb" {  } { { "sls_4bit_alu_beh_v_tb.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740170744200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170744200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_alu_fpga_emulation.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_alu_fpga_emulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_alu_fpga_emulation " "Found entity 1: sls_alu_fpga_emulation" {  } { { "sls_alu_fpga_emulation.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_alu_fpga_emulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740170744205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170744205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_alu_fpga_emulation " "Elaborating entity \"sls_alu_fpga_emulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740170744232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_4bit_alu_beh_v sls_4bit_alu_beh_v:mut " "Elaborating entity \"sls_4bit_alu_beh_v\" for hierarchy \"sls_4bit_alu_beh_v:mut\"" {  } { { "sls_alu_fpga_emulation.v" "mut" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_alu_fpga_emulation.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740170744239 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C_in sls_4bit_alu_beh_v.v(88) " "Verilog HDL Always Construct warning at sls_4bit_alu_beh_v.v(88): variable \"C_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C_in sls_4bit_alu_beh_v.v(91) " "Verilog HDL Always Construct warning at sls_4bit_alu_beh_v.v(91): variable \"C_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C_in sls_4bit_alu_beh_v.v(94) " "Verilog HDL Always Construct warning at sls_4bit_alu_beh_v.v(94): variable \"C_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Arith_Result sls_4bit_alu_beh_v.v(11) " "Verilog HDL Always Construct warning at sls_4bit_alu_beh_v.v(11): inferring latch(es) for variable \"Arith_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow sls_4bit_alu_beh_v.v(11) " "Verilog HDL Always Construct warning at sls_4bit_alu_beh_v.v(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_CNVZ sls_4bit_alu_beh_v.v(11) " "Verilog HDL Always Construct warning at sls_4bit_alu_beh_v.v(11): inferring latch(es) for variable \"ALU_CNVZ\", which holds its previous value in one or more paths through the always construct" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y1sC sls_4bit_alu_beh_v.v(11) " "Verilog HDL Always Construct warning at sls_4bit_alu_beh_v.v(11): inferring latch(es) for variable \"Y1sC\", which holds its previous value in one or more paths through the always construct" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y2sC sls_4bit_alu_beh_v.v(11) " "Verilog HDL Always Construct warning at sls_4bit_alu_beh_v.v(11): inferring latch(es) for variable \"Y2sC\", which holds its previous value in one or more paths through the always construct" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CNVZ\[3\] sls_4bit_alu_beh_v.v(25) " "Inferred latch for \"ALU_CNVZ\[3\]\" at sls_4bit_alu_beh_v.v(25)" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CNVZ\[4\] sls_4bit_alu_beh_v.v(25) " "Inferred latch for \"ALU_CNVZ\[4\]\" at sls_4bit_alu_beh_v.v(25)" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CNVZ\[5\] sls_4bit_alu_beh_v.v(25) " "Inferred latch for \"ALU_CNVZ\[5\]\" at sls_4bit_alu_beh_v.v(25)" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CNVZ\[6\] sls_4bit_alu_beh_v.v(25) " "Inferred latch for \"ALU_CNVZ\[6\]\" at sls_4bit_alu_beh_v.v(25)" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170744240 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CNVZ\[7\] sls_4bit_alu_beh_v.v(25) " "Inferred latch for \"ALU_CNVZ\[7\]\" at sls_4bit_alu_beh_v.v(25)" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170744241 "|sls_alu_fpga_emulation|sls_4bit_alu_beh_v:mut"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sls_4bit_alu_beh_v:mut\|ALU_CNVZ\[3\] " "LATCH primitive \"sls_4bit_alu_beh_v:mut\|ALU_CNVZ\[3\]\" is permanently enabled" {  } { { "sls_4bit_alu_beh_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_4bit_alu_beh_v_new/sls_4bit_alu_beh_v.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1740170744389 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1740170744567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740170744652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740170745014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740170745014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740170745044 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740170745044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740170745044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740170745044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740170745054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 21 15:45:45 2025 " "Processing ended: Fri Feb 21 15:45:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740170745054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740170745054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740170745054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740170745054 ""}
