#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1396142b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x13960a430 .param/l "ADD_OP" 1 3 7, C4<100100010>;
P_0x13960a470 .param/l "B_OP" 1 3 8, C4<000101>;
P_0x13960a4b0 .param/l "CBZ_OP" 1 3 3, C4<10110100>;
P_0x13960a4f0 .param/l "CMP_OP" 1 3 5, C4<11101011001>;
P_0x13960a530 .param/l "MOVZ_OP" 1 3 4, C4<110100101>;
P_0x13960a570 .param/l "SUB_OP" 1 3 6, C4<110100010>;
S_0x13960a5b0 .scope module, "cpu_tb" "cpu_tb" 4 4;
 .timescale -9 -12;
v0x600000c71320_0 .var "clk", 0 0;
L_0x140078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x140078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x1400416c0 .resolv tri, L_0x140078010, L_0x140078058;
v0x600000c713b0_0 .net8 "halted", 0 0, RS_0x1400416c0;  2 drivers
v0x600000c71440_0 .net "pc", 63 0, v0x600000c70fc0_0;  1 drivers
v0x600000c714d0_0 .var "reset", 0 0;
S_0x139609770 .scope module, "uut" "cpu" 4 14, 5 5 0, S_0x13960a5b0;
 .timescale -8 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 64 "pc";
    .port_info 3 /OUTPUT 1 "halted";
P_0x600001075e00 .param/l "INITPC" 1 5 13, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0x600001075e40 .param/l "INITSP" 1 5 14, +C4<00000000000000000000001111101000>;
L_0x600001574a10 .functor OR 1, v0x600000c767f0_0, v0x600000c76400_0, C4<0>, C4<0>;
L_0x6000015768b0 .functor AND 1, v0x600000c76910_0, L_0x600000f74be0, C4<1>, C4<1>;
L_0x600001576920 .functor OR 1, L_0x600001574a10, L_0x6000015768b0, C4<0>, C4<0>;
v0x600000c77ba0_0 .net "ALUOp", 1 0, v0x600000c762e0_0;  1 drivers
v0x600000c77c30_0 .net "ALUSrc", 0 0, v0x600000c76370_0;  1 drivers
v0x600000c77cc0_0 .net "FlagBranch", 0 0, v0x600000c76400_0;  1 drivers
v0x600000c77d50_0 .net "FlagWrite", 0 0, v0x600000c76490_0;  1 drivers
v0x600000c77de0_0 .net "MemRead", 0 0, v0x600000c76520_0;  1 drivers
v0x600000c77e70_0 .net "MemToReg", 0 0, v0x600000c765b0_0;  1 drivers
v0x600000c77f00_0 .net "MemWrite", 0 0, v0x600000c76640_0;  1 drivers
v0x600000c70000_0 .net "Read_d", 63 0, v0x600000c76be0_0;  1 drivers
v0x600000c70090_0 .net "Read_data_1", 63 0, v0x600000c77570_0;  1 drivers
v0x600000c70120_0 .net "Read_data_2", 63 0, v0x600000c77600_0;  1 drivers
v0x600000c701b0_0 .net "Read_register_1", 4 0, L_0x600000f74320;  1 drivers
v0x600000c70240_0 .net "Read_register_2", 4 0, L_0x600000f746e0;  1 drivers
v0x600000c702d0_0 .net "Reg2Loc", 0 0, v0x600000c766d0_0;  1 drivers
v0x600000c70360_0 .net "RegWrite", 0 0, v0x600000c76760_0;  1 drivers
v0x600000c703f0_0 .net "UncondBranch", 0 0, v0x600000c767f0_0;  1 drivers
v0x600000c70480_0 .net "UseSP", 0 0, v0x600000c76880_0;  1 drivers
v0x600000c70510_0 .net "Write_d", 63 0, L_0x600000f74820;  1 drivers
v0x600000c705a0_0 .net "Write_register", 4 0, L_0x600000f74780;  1 drivers
v0x600000c70630_0 .net "ZeroBranch", 0 0, v0x600000c76910_0;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000c706c0_0 .net/2u *"_ivl_16", 63 0, L_0x1400781c0;  1 drivers
v0x600000c70750_0 .net *"_ivl_20", 63 0, L_0x600000f74dc0;  1 drivers
v0x600000c707e0_0 .net *"_ivl_22", 61 0, L_0x600000f74d20;  1 drivers
L_0x140078208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000c70870_0 .net *"_ivl_24", 1 0, L_0x140078208;  1 drivers
v0x600000c70900_0 .net *"_ivl_28", 0 0, L_0x600001574a10;  1 drivers
v0x600000c70990_0 .net *"_ivl_30", 0 0, L_0x6000015768b0;  1 drivers
v0x600000c70a20_0 .net *"_ivl_5", 4 0, L_0x600000f743c0;  1 drivers
v0x600000c70ab0_0 .net *"_ivl_7", 4 0, L_0x600000f74000;  1 drivers
v0x600000c70b40_0 .net "alu_mux", 63 0, L_0x600000f748c0;  1 drivers
v0x600000c70bd0_0 .net "alu_op", 3 0, v0x600000c761c0_0;  1 drivers
v0x600000c70c60_0 .net "alu_result", 63 0, v0x600000c76010_0;  1 drivers
v0x600000c70cf0_0 .net "alu_zero", 0 0, L_0x600000f74be0;  1 drivers
v0x600000c70d80_0 .net "clk", 0 0, v0x600000c71320_0;  1 drivers
v0x600000c70e10_0 .net8 "halted", 0 0, RS_0x1400416c0;  alias, 2 drivers
v0x600000c70ea0_0 .net "instruction", 31 0, L_0x6000015764c0;  1 drivers
v0x600000c70f30_0 .net "padded_imm", 63 0, v0x600000c77450_0;  1 drivers
v0x600000c70fc0_0 .var "pc", 63 0;
v0x600000c71050_0 .net "pc_jump", 63 0, L_0x600000f74e60;  1 drivers
v0x600000c710e0_0 .net "pc_mux", 63 0, L_0x600000f74f00;  1 drivers
v0x600000c71170_0 .net "pc_norm", 63 0, L_0x600000f74c80;  1 drivers
v0x600000c71200_0 .net "pc_select", 0 0, L_0x600001576920;  1 drivers
v0x600000c71290_0 .net "reset", 0 0, v0x600000c714d0_0;  1 drivers
E_0x600002b7c880 .event posedge, v0x600000c77330_0, v0x600000c76d90_0;
L_0x600000f74320 .part L_0x6000015764c0, 5, 5;
L_0x600000f743c0 .part L_0x6000015764c0, 16, 5;
L_0x600000f74000 .part L_0x6000015764c0, 0, 5;
L_0x600000f746e0 .functor MUXZ 5, L_0x600000f74000, L_0x600000f743c0, v0x600000c766d0_0, C4<>;
L_0x600000f74780 .part L_0x6000015764c0, 0, 5;
L_0x600000f74820 .functor MUXZ 64, v0x600000c76be0_0, v0x600000c76010_0, v0x600000c765b0_0, C4<>;
L_0x600000f748c0 .functor MUXZ 64, v0x600000c77450_0, v0x600000c77600_0, v0x600000c76370_0, C4<>;
L_0x600000f74c80 .arith/sum 64, v0x600000c70fc0_0, L_0x1400781c0;
L_0x600000f74d20 .part v0x600000c77450_0, 0, 62;
L_0x600000f74dc0 .concat [ 2 62 0 0], L_0x140078208, L_0x600000f74d20;
L_0x600000f74e60 .arith/sum 64, v0x600000c70fc0_0, L_0x600000f74dc0;
L_0x600000f74f00 .functor MUXZ 64, L_0x600000f74c80, L_0x600000f74e60, L_0x600001576920, C4<>;
S_0x1396098e0 .scope module, "alu" "alu" 5 118, 6 3 0, S_0x139609770;
 .timescale -8 -9;
    .port_info 0 /OUTPUT 1 "zero";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /INPUT 4 "alu_op";
    .port_info 4 /OUTPUT 64 "result";
P_0x139608e90 .param/l "OP_ADD" 1 6 13, C4<0010>;
P_0x139608ed0 .param/l "OP_AND" 1 6 11, C4<0000>;
P_0x139608f10 .param/l "OP_CPZ" 1 6 15, C4<0111>;
P_0x139608f50 .param/l "OP_ORR" 1 6 12, C4<0001>;
P_0x139608f90 .param/l "OP_SUB" 1 6 14, C4<0110>;
v0x600000c75c20_0 .net "A", 63 0, v0x600000c77570_0;  alias, 1 drivers
v0x600000c75cb0_0 .net "B", 63 0, L_0x600000f748c0;  alias, 1 drivers
L_0x1400780e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c75d40_0 .net/2u *"_ivl_0", 63 0, L_0x1400780e8;  1 drivers
v0x600000c75dd0_0 .net *"_ivl_2", 0 0, L_0x600000f74b40;  1 drivers
L_0x140078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000c75e60_0 .net/2u *"_ivl_4", 0 0, L_0x140078130;  1 drivers
L_0x140078178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000c75ef0_0 .net/2u *"_ivl_6", 0 0, L_0x140078178;  1 drivers
v0x600000c75f80_0 .net "alu_op", 3 0, v0x600000c761c0_0;  alias, 1 drivers
v0x600000c76010_0 .var "result", 63 0;
v0x600000c760a0_0 .net "zero", 0 0, L_0x600000f74be0;  alias, 1 drivers
E_0x600002b7ca00 .event anyedge, v0x600000c75f80_0, v0x600000c75c20_0, v0x600000c75cb0_0;
L_0x600000f74b40 .cmp/eq 64, v0x600000c76010_0, L_0x1400780e8;
L_0x600000f74be0 .functor MUXZ 1, L_0x140078178, L_0x140078130, L_0x600000f74b40, C4<>;
S_0x139608fd0 .scope module, "aluctrl" "alu_control" 5 112, 7 3 0, S_0x139609770;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "alu_op";
v0x600000c76130_0 .net "ALUOp", 1 0, v0x600000c762e0_0;  alias, 1 drivers
v0x600000c761c0_0 .var "alu_op", 3 0;
v0x600000c76250_0 .net "instruction", 31 0, L_0x6000015764c0;  alias, 1 drivers
E_0x600002b7ca40 .event anyedge, v0x600000c76130_0, v0x600000c76250_0;
S_0x1396081d0 .scope module, "control_unit" "control" 5 78, 8 5 0, S_0x139609770;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "Reg2Loc";
    .port_info 2 /OUTPUT 1 "UncondBranch";
    .port_info 3 /OUTPUT 1 "FlagBranch";
    .port_info 4 /OUTPUT 1 "ZeroBranch";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "FlagWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 2 "ALUOp";
    .port_info 11 /OUTPUT 1 "RegWrite";
    .port_info 12 /OUTPUT 1 "UseSP";
v0x600000c762e0_0 .var "ALUOp", 1 0;
v0x600000c76370_0 .var "ALUSrc", 0 0;
v0x600000c76400_0 .var "FlagBranch", 0 0;
v0x600000c76490_0 .var "FlagWrite", 0 0;
v0x600000c76520_0 .var "MemRead", 0 0;
v0x600000c765b0_0 .var "MemToReg", 0 0;
v0x600000c76640_0 .var "MemWrite", 0 0;
v0x600000c766d0_0 .var "Reg2Loc", 0 0;
v0x600000c76760_0 .var "RegWrite", 0 0;
v0x600000c767f0_0 .var "UncondBranch", 0 0;
v0x600000c76880_0 .var "UseSP", 0 0;
v0x600000c76910_0 .var "ZeroBranch", 0 0;
v0x600000c769a0_0 .net "instruction", 31 0, L_0x6000015764c0;  alias, 1 drivers
E_0x600002b7ca80 .event anyedge, v0x600000c76250_0;
S_0x139604bc0 .scope module, "data_memory" "dmem" 5 70, 9 3 0, S_0x139609770;
 .timescale -8 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 64 "Write_d";
    .port_info 5 /OUTPUT 64 "Read_d";
P_0x600002b7cac0 .param/l "MEMSIZE" 1 9 12, +C4<00000000000000000000010000000000>;
v0x600000c76ac0_0 .net "MemRead", 0 0, v0x600000c76520_0;  alias, 1 drivers
v0x600000c76b50_0 .net "MemWrite", 0 0, v0x600000c76640_0;  alias, 1 drivers
v0x600000c76be0_0 .var "Read_d", 63 0;
o0x140040850 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600000c76c70_0 .net "Write_d", 63 0, o0x140040850;  0 drivers
v0x600000c76d00_0 .net "address", 63 0, v0x600000c76010_0;  alias, 1 drivers
v0x600000c76d90_0 .net "clk", 0 0, v0x600000c71320_0;  alias, 1 drivers
v0x600000c76e20 .array "d_mem", 1023 0, 63 0;
E_0x600002b7cb40 .event posedge, v0x600000c76d90_0;
S_0x139604d30 .scope module, "instruction_memory" "imem" 5 64, 10 3 0, S_0x139609770;
 .timescale -8 -9;
    .port_info 0 /INPUT 64 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
    .port_info 2 /INPUT 1 "reset";
P_0x600001076100 .param/l "INSTRUCTION_N" 1 10 9, +C4<00000000000000000000000000000111>;
P_0x600001076140 .param/l "MEMSIZE" 1 10 8, +C4<00000000000000000000010000000000>;
L_0x6000015764c0 .functor BUFZ 32, L_0x600000f74960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000c76f40_0 .net *"_ivl_0", 31 0, L_0x600000f74960;  1 drivers
v0x600000c76fd0_0 .net *"_ivl_3", 9 0, L_0x600000f74a00;  1 drivers
v0x600000c77060_0 .net *"_ivl_4", 11 0, L_0x600000f74aa0;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000c770f0_0 .net *"_ivl_7", 1 0, L_0x1400780a0;  1 drivers
v0x600000c77180 .array "i_mem", 1023 0, 31 0;
v0x600000c77210_0 .net "instruction", 31 0, L_0x6000015764c0;  alias, 1 drivers
v0x600000c772a0_0 .net "pc", 63 0, v0x600000c70fc0_0;  alias, 1 drivers
v0x600000c77330_0 .net "reset", 0 0, v0x600000c714d0_0;  alias, 1 drivers
L_0x600000f74960 .array/port v0x600000c77180, L_0x600000f74aa0;
L_0x600000f74a00 .part v0x600000c70fc0_0, 2, 10;
L_0x600000f74aa0 .concat [ 10 2 0 0], L_0x600000f74a00, L_0x1400780a0;
S_0x1396078f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 22, 10 22 0, S_0x139604d30;
 .timescale -8 -9;
v0x600000c76eb0_0 .var/i "i", 31 0;
S_0x139607a60 .scope module, "pad" "pad" 5 107, 11 4 0, S_0x139609770;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "padded_inst";
v0x600000c773c0_0 .net "instruction", 31 0, L_0x6000015764c0;  alias, 1 drivers
v0x600000c77450_0 .var "padded_inst", 63 0;
S_0x139606850 .scope module, "registers" "reg_file" 5 94, 12 2 0, S_0x139609770;
 .timescale -8 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "Read_register_1";
    .port_info 4 /INPUT 5 "Read_register_2";
    .port_info 5 /INPUT 5 "Write_register";
    .port_info 6 /INPUT 64 "Write_d";
    .port_info 7 /INPUT 1 "UseSP";
    .port_info 8 /OUTPUT 64 "Read_data_1";
    .port_info 9 /OUTPUT 64 "Read_data_2";
v0x600000c77570_0 .var "Read_data_1", 63 0;
v0x600000c77600_0 .var "Read_data_2", 63 0;
v0x600000c77690_0 .net "Read_register_1", 4 0, L_0x600000f74320;  alias, 1 drivers
v0x600000c77720_0 .net "Read_register_2", 4 0, L_0x600000f746e0;  alias, 1 drivers
v0x600000c777b0_0 .net "RegWrite", 0 0, v0x600000c76760_0;  alias, 1 drivers
v0x600000c77840_0 .net "UseSP", 0 0, v0x600000c76880_0;  alias, 1 drivers
v0x600000c778d0_0 .net "Write_d", 63 0, L_0x600000f74820;  alias, 1 drivers
v0x600000c77960_0 .net "Write_register", 4 0, L_0x600000f74780;  alias, 1 drivers
v0x600000c779f0 .array "X", 0 31, 63 0;
v0x600000c77a80_0 .net "clk", 0 0, v0x600000c71320_0;  alias, 1 drivers
v0x600000c77b10_0 .net "reset", 0 0, v0x600000c714d0_0;  alias, 1 drivers
v0x600000c779f0_0 .array/port v0x600000c779f0, 0;
v0x600000c779f0_1 .array/port v0x600000c779f0, 1;
E_0x600002b7cd00/0 .event anyedge, v0x600000c77720_0, v0x600000c76880_0, v0x600000c779f0_0, v0x600000c779f0_1;
v0x600000c779f0_2 .array/port v0x600000c779f0, 2;
v0x600000c779f0_3 .array/port v0x600000c779f0, 3;
v0x600000c779f0_4 .array/port v0x600000c779f0, 4;
v0x600000c779f0_5 .array/port v0x600000c779f0, 5;
E_0x600002b7cd00/1 .event anyedge, v0x600000c779f0_2, v0x600000c779f0_3, v0x600000c779f0_4, v0x600000c779f0_5;
v0x600000c779f0_6 .array/port v0x600000c779f0, 6;
v0x600000c779f0_7 .array/port v0x600000c779f0, 7;
v0x600000c779f0_8 .array/port v0x600000c779f0, 8;
v0x600000c779f0_9 .array/port v0x600000c779f0, 9;
E_0x600002b7cd00/2 .event anyedge, v0x600000c779f0_6, v0x600000c779f0_7, v0x600000c779f0_8, v0x600000c779f0_9;
v0x600000c779f0_10 .array/port v0x600000c779f0, 10;
v0x600000c779f0_11 .array/port v0x600000c779f0, 11;
v0x600000c779f0_12 .array/port v0x600000c779f0, 12;
v0x600000c779f0_13 .array/port v0x600000c779f0, 13;
E_0x600002b7cd00/3 .event anyedge, v0x600000c779f0_10, v0x600000c779f0_11, v0x600000c779f0_12, v0x600000c779f0_13;
v0x600000c779f0_14 .array/port v0x600000c779f0, 14;
v0x600000c779f0_15 .array/port v0x600000c779f0, 15;
v0x600000c779f0_16 .array/port v0x600000c779f0, 16;
v0x600000c779f0_17 .array/port v0x600000c779f0, 17;
E_0x600002b7cd00/4 .event anyedge, v0x600000c779f0_14, v0x600000c779f0_15, v0x600000c779f0_16, v0x600000c779f0_17;
v0x600000c779f0_18 .array/port v0x600000c779f0, 18;
v0x600000c779f0_19 .array/port v0x600000c779f0, 19;
v0x600000c779f0_20 .array/port v0x600000c779f0, 20;
v0x600000c779f0_21 .array/port v0x600000c779f0, 21;
E_0x600002b7cd00/5 .event anyedge, v0x600000c779f0_18, v0x600000c779f0_19, v0x600000c779f0_20, v0x600000c779f0_21;
v0x600000c779f0_22 .array/port v0x600000c779f0, 22;
v0x600000c779f0_23 .array/port v0x600000c779f0, 23;
v0x600000c779f0_24 .array/port v0x600000c779f0, 24;
v0x600000c779f0_25 .array/port v0x600000c779f0, 25;
E_0x600002b7cd00/6 .event anyedge, v0x600000c779f0_22, v0x600000c779f0_23, v0x600000c779f0_24, v0x600000c779f0_25;
v0x600000c779f0_26 .array/port v0x600000c779f0, 26;
v0x600000c779f0_27 .array/port v0x600000c779f0, 27;
v0x600000c779f0_28 .array/port v0x600000c779f0, 28;
v0x600000c779f0_29 .array/port v0x600000c779f0, 29;
E_0x600002b7cd00/7 .event anyedge, v0x600000c779f0_26, v0x600000c779f0_27, v0x600000c779f0_28, v0x600000c779f0_29;
v0x600000c779f0_30 .array/port v0x600000c779f0, 30;
v0x600000c779f0_31 .array/port v0x600000c779f0, 31;
E_0x600002b7cd00/8 .event anyedge, v0x600000c779f0_30, v0x600000c779f0_31;
E_0x600002b7cd00 .event/or E_0x600002b7cd00/0, E_0x600002b7cd00/1, E_0x600002b7cd00/2, E_0x600002b7cd00/3, E_0x600002b7cd00/4, E_0x600002b7cd00/5, E_0x600002b7cd00/6, E_0x600002b7cd00/7, E_0x600002b7cd00/8;
E_0x600002b7cd40/0 .event anyedge, v0x600000c77690_0, v0x600000c76880_0, v0x600000c779f0_0, v0x600000c779f0_1;
E_0x600002b7cd40/1 .event anyedge, v0x600000c779f0_2, v0x600000c779f0_3, v0x600000c779f0_4, v0x600000c779f0_5;
E_0x600002b7cd40/2 .event anyedge, v0x600000c779f0_6, v0x600000c779f0_7, v0x600000c779f0_8, v0x600000c779f0_9;
E_0x600002b7cd40/3 .event anyedge, v0x600000c779f0_10, v0x600000c779f0_11, v0x600000c779f0_12, v0x600000c779f0_13;
E_0x600002b7cd40/4 .event anyedge, v0x600000c779f0_14, v0x600000c779f0_15, v0x600000c779f0_16, v0x600000c779f0_17;
E_0x600002b7cd40/5 .event anyedge, v0x600000c779f0_18, v0x600000c779f0_19, v0x600000c779f0_20, v0x600000c779f0_21;
E_0x600002b7cd40/6 .event anyedge, v0x600000c779f0_22, v0x600000c779f0_23, v0x600000c779f0_24, v0x600000c779f0_25;
E_0x600002b7cd40/7 .event anyedge, v0x600000c779f0_26, v0x600000c779f0_27, v0x600000c779f0_28, v0x600000c779f0_29;
E_0x600002b7cd40/8 .event anyedge, v0x600000c779f0_30, v0x600000c779f0_31;
E_0x600002b7cd40 .event/or E_0x600002b7cd40/0, E_0x600002b7cd40/1, E_0x600002b7cd40/2, E_0x600002b7cd40/3, E_0x600002b7cd40/4, E_0x600002b7cd40/5, E_0x600002b7cd40/6, E_0x600002b7cd40/7, E_0x600002b7cd40/8;
S_0x1396069c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 12 38, 12 38 0, S_0x139606850;
 .timescale -8 -9;
v0x600000c774e0_0 .var/2s "i", 31 0;
    .scope S_0x139604d30;
T_0 ;
    %pushi/vec4 3531604104, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c77180, 4, 0;
    %pushi/vec4 3531604000, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c77180, 4, 0;
    %pushi/vec4 1476395137, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c77180, 4, 0;
    %pushi/vec4 3531604386, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c77180, 4, 0;
    %pushi/vec4 3531604008, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c77180, 4, 0;
    %pushi/vec4 3531603968, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c77180, 4, 0;
    %pushi/vec4 3556769793, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c77180, 4, 0;
    %fork t_1, S_0x1396078f0;
    %jmp t_0;
    .scope S_0x1396078f0;
t_1 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x600000c76eb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600000c76eb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 3577766975, 0, 32;
    %ix/getv/s 4, v0x600000c76eb0_0;
    %store/vec4a v0x600000c77180, 4, 0;
    %load/vec4 v0x600000c76eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000c76eb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x139604d30;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x139604bc0;
T_1 ;
    %wait E_0x600002b7cb40;
    %load/vec4 v0x600000c76b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600000c76c70_0;
    %load/vec4 v0x600000c76d00_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c76e20, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x139604bc0;
T_2 ;
    %wait E_0x600002b7cb40;
    %load/vec4 v0x600000c76ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x600000c76d00_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x600000c76e20, 4;
    %store/vec4 v0x600000c76be0_0, 0, 64;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000c76be0_0, 0, 64;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1396081d0;
T_3 ;
    %wait E_0x600002b7ca80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c766d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c767f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c76400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c76910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c76520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c765b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c76640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c76490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c76370_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000c762e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c76760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c76880_0, 0, 1;
    %load/vec4 v0x600000c769a0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c766d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c76910_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000c762e0_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000c769a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c767f0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600000c769a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 421, 0, 11;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c76760_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x600000c769a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1881, 0, 11;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000c762e0_0, 0, 2;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x600000c769a0_0;
    %parti/s 9, 23, 6;
    %cmpi/e 418, 0, 9;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000c762e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c76880_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x600000c769a0_0;
    %parti/s 9, 23, 6;
    %cmpi/e 290, 0, 9;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000c762e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c76880_0, 0, 1;
T_3.10 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x139606850;
T_4 ;
    %wait E_0x600002b7cd40;
    %load/vec4 v0x600000c77690_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x600000c77840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000c779f0, 4;
    %store/vec4 v0x600000c77570_0, 0, 64;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000c77570_0, 0, 64;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000c77690_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600000c779f0, 4;
    %store/vec4 v0x600000c77570_0, 0, 64;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x139606850;
T_5 ;
    %wait E_0x600002b7cd00;
    %load/vec4 v0x600000c77720_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x600000c77840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000c779f0, 4;
    %store/vec4 v0x600000c77600_0, 0, 64;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000c77600_0, 0, 64;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000c77720_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600000c779f0, 4;
    %store/vec4 v0x600000c77600_0, 0, 64;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x139606850;
T_6 ;
    %wait E_0x600002b7cb40;
    %load/vec4 v0x600000c77b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x1396069c0;
    %jmp t_2;
    .scope S_0x1396069c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000c774e0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600000c774e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x600000c774e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c779f0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600000c774e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600000c774e0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x139606850;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000c777b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x600000c778d0_0;
    %load/vec4 v0x600000c77960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c779f0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x139607a60;
T_7 ;
    %wait E_0x600002b7ca80;
    %load/vec4 v0x600000c773c0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 421, 0, 11;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x600000c773c0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000c77450_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000c773c0_0;
    %parti/s 9, 23, 6;
    %cmpi/e 418, 0, 9;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x600000c773c0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0x600000c77450_0, 0, 64;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x600000c773c0_0;
    %parti/s 9, 23, 6;
    %cmpi/e 289, 0, 9;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x600000c773c0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0x600000c77450_0, 0, 64;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000c77450_0, 0, 64;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x139608fd0;
T_8 ;
    %wait E_0x600002b7ca40;
    %load/vec4 v0x600000c76130_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000c761c0_0, 0, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x600000c76250_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600000c761c0_0, 0, 4;
T_8.4 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x600000c76250_0;
    %parti/s 11, 21, 6;
    %cmpi/e 421, 0, 11;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000c761c0_0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600000c76250_0;
    %parti/s 8, 24, 6;
    %pad/u 11;
    %cmpi/e 1881, 0, 11;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600000c761c0_0, 0, 4;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x600000c76250_0;
    %parti/s 9, 23, 6;
    %cmpi/e 418, 0, 9;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600000c761c0_0, 0, 4;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x600000c76250_0;
    %parti/s 9, 23, 6;
    %cmpi/e 290, 0, 9;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000c761c0_0, 0, 4;
T_8.12 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1396098e0;
T_9 ;
    %wait E_0x600002b7ca00;
    %load/vec4 v0x600000c75f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600000c76010_0, 0, 64;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x600000c75c20_0;
    %load/vec4 v0x600000c75cb0_0;
    %and;
    %store/vec4 v0x600000c76010_0, 0, 64;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x600000c75c20_0;
    %load/vec4 v0x600000c75cb0_0;
    %or;
    %store/vec4 v0x600000c76010_0, 0, 64;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x600000c75c20_0;
    %load/vec4 v0x600000c75cb0_0;
    %add;
    %store/vec4 v0x600000c76010_0, 0, 64;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x600000c75c20_0;
    %load/vec4 v0x600000c75cb0_0;
    %sub;
    %store/vec4 v0x600000c76010_0, 0, 64;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x600000c75cb0_0;
    %pushi/vec4 0, 0, 64;
    %or;
    %store/vec4 v0x600000c76010_0, 0, 64;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x139609770;
T_10 ;
    %wait E_0x600002b7c880;
    %load/vec4 v0x600000c71290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x600000c70fc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000c70e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600000c710e0_0;
    %assign/vec4 v0x600000c70fc0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13960a5b0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x600000c71320_0;
    %inv;
    %store/vec4 v0x600000c71320_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13960a5b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c71320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c714d0_0, 0, 1;
    %vpi_call/w 4 31 "$dumpfile", "./debug/cpu.vcd" {0 0 0};
    %vpi_call/w 4 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13960a5b0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c714d0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 4 41 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x13960a5b0;
T_13 ;
    %vpi_call/w 4 46 "$monitor", "Time=%0t clk=%b reset=%b pc=%h ", $time, v0x600000c71320_0, v0x600000c714d0_0, v0x600000c71440_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "./params.vh";
    "./sim/iverilog/cpu_tb.v";
    "cpu/cpu.v";
    "cpu/alu.v";
    "cpu/alu_control.v";
    "cpu/control.v";
    "cpu/dmem.v";
    "cpu/imem.v";
    "cpu/pad.v";
    "cpu/reg_file.v";
