{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525807323095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525807323113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  8 16:22:02 2018 " "Processing started: Tue May  8 16:22:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525807323113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807323113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807323116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525807324050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1525807324050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eRegFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eRegFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eRegFile-aRegfile " "Found design unit 1: eRegFile-aRegfile" {  } { { "eRegFile.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/eRegFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525807386078 ""} { "Info" "ISGN_ENTITY_NAME" "1 eRegFile " "Found entity 1: eRegFile" {  } { { "eRegFile.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/eRegFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525807386078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMem-aMem " "Found design unit 1: eMem-aMem" {  } { { "eMem.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/eMem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525807386090 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMem " "Found entity 1: eMem" {  } { { "eMem.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/eMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525807386090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525807386105 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525807386105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525807386286 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_y alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): signal \"aux_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525807386309 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_y alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"aux_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525807386309 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_y alu.vhd(18) " "VHDL Process Statement warning at alu.vhd(18): inferring latch(es) for signal or variable \"aux_y\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525807386309 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[0\] alu.vhd(18) " "Inferred latch for \"aux_y\[0\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[1\] alu.vhd(18) " "Inferred latch for \"aux_y\[1\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[2\] alu.vhd(18) " "Inferred latch for \"aux_y\[2\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[3\] alu.vhd(18) " "Inferred latch for \"aux_y\[3\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[4\] alu.vhd(18) " "Inferred latch for \"aux_y\[4\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[5\] alu.vhd(18) " "Inferred latch for \"aux_y\[5\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[6\] alu.vhd(18) " "Inferred latch for \"aux_y\[6\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[7\] alu.vhd(18) " "Inferred latch for \"aux_y\[7\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[8\] alu.vhd(18) " "Inferred latch for \"aux_y\[8\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[9\] alu.vhd(18) " "Inferred latch for \"aux_y\[9\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[10\] alu.vhd(18) " "Inferred latch for \"aux_y\[10\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[11\] alu.vhd(18) " "Inferred latch for \"aux_y\[11\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[12\] alu.vhd(18) " "Inferred latch for \"aux_y\[12\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[13\] alu.vhd(18) " "Inferred latch for \"aux_y\[13\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[14\] alu.vhd(18) " "Inferred latch for \"aux_y\[14\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[15\] alu.vhd(18) " "Inferred latch for \"aux_y\[15\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[16\] alu.vhd(18) " "Inferred latch for \"aux_y\[16\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386310 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[17\] alu.vhd(18) " "Inferred latch for \"aux_y\[17\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[18\] alu.vhd(18) " "Inferred latch for \"aux_y\[18\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[19\] alu.vhd(18) " "Inferred latch for \"aux_y\[19\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[20\] alu.vhd(18) " "Inferred latch for \"aux_y\[20\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[21\] alu.vhd(18) " "Inferred latch for \"aux_y\[21\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[22\] alu.vhd(18) " "Inferred latch for \"aux_y\[22\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[23\] alu.vhd(18) " "Inferred latch for \"aux_y\[23\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[24\] alu.vhd(18) " "Inferred latch for \"aux_y\[24\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[25\] alu.vhd(18) " "Inferred latch for \"aux_y\[25\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[26\] alu.vhd(18) " "Inferred latch for \"aux_y\[26\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386314 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[27\] alu.vhd(18) " "Inferred latch for \"aux_y\[27\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386315 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[28\] alu.vhd(18) " "Inferred latch for \"aux_y\[28\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386315 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[29\] alu.vhd(18) " "Inferred latch for \"aux_y\[29\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386315 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[30\] alu.vhd(18) " "Inferred latch for \"aux_y\[30\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386315 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_y\[31\] alu.vhd(18) " "Inferred latch for \"aux_y\[31\]\" at alu.vhd(18)" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807386315 "|alu"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "alu.vhd" "Div0" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525807387842 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525807387842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525807389957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525807389962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525807389962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525807389962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525807389962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525807389962 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525807389962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/db/lpm_divide_rqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525807390176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807390176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525807390202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807390202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525807390449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807390449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525807390928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807390928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[0\] " "Latch aux_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392275 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[1\] " "Latch aux_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392276 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[2\] " "Latch aux_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392276 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[3\] " "Latch aux_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392276 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[4\] " "Latch aux_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392276 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[5\] " "Latch aux_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392276 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[6\] " "Latch aux_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392276 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[7\] " "Latch aux_y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392277 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[8\] " "Latch aux_y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392277 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[9\] " "Latch aux_y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392277 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[10\] " "Latch aux_y\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392279 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[11\] " "Latch aux_y\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392279 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[12\] " "Latch aux_y\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392280 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[13\] " "Latch aux_y\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392280 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[14\] " "Latch aux_y\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392280 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[15\] " "Latch aux_y\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392280 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[16\] " "Latch aux_y\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392280 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[17\] " "Latch aux_y\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392280 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[18\] " "Latch aux_y\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392280 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[19\] " "Latch aux_y\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392280 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[20\] " "Latch aux_y\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392281 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[21\] " "Latch aux_y\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392281 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[22\] " "Latch aux_y\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392281 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[23\] " "Latch aux_y\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392281 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[24\] " "Latch aux_y\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392281 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[25\] " "Latch aux_y\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392281 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[26\] " "Latch aux_y\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392281 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[27\] " "Latch aux_y\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392281 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[28\] " "Latch aux_y\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392287 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[29\] " "Latch aux_y\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392287 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[30\] " "Latch aux_y\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[3\] " "Ports D and ENA on the latch are fed by the same signal OP\[3\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392288 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_y\[31\] " "Latch aux_y\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525807392288 ""}  } { { "alu.vhd" "" { Text "/home/leonardo/Documents/Supelec/1A/project_fpga/projet_synthese_fpga/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525807392288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525807397482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525807401130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525807401130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1793 " "Implemented 1793 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525807402517 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525807402517 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1690 " "Implemented 1690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525807402517 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525807402517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525807402517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525807402545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  8 16:23:22 2018 " "Processing ended: Tue May  8 16:23:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525807402545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525807402545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525807402545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525807402545 ""}
