// Seed: 783905273
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_1 (
    output wor id_0,
    inout supply1 id_1,
    input wor id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8,
    input tri id_9,
    id_28 = 1'b0 + 1 == (id_5),
    input tri id_10,
    output supply0 id_11,
    input tri0 id_12,
    output wand id_13,
    input wand id_14,
    output wand id_15,
    input tri1 id_16,
    input uwire id_17,
    input tri1 id_18,
    input wor id_19,
    input uwire id_20,
    input tri1 id_21,
    output supply0 id_22,
    input wire id_23,
    output uwire id_24,
    input tri0 id_25,
    input supply1 id_26
);
  assign id_24 = id_28;
  xnor primCall (
      id_24,
      id_14,
      id_9,
      id_25,
      id_20,
      id_28,
      id_26,
      id_12,
      id_7,
      id_4,
      id_2,
      id_5,
      id_23,
      id_10,
      id_19,
      id_21,
      id_29,
      id_1,
      id_16,
      id_18
  );
  wire id_29;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29
  );
  wire id_30;
endmodule
