
*** Running vivado
    with args -log top_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_bd_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.031 ; gain = 88.984 ; free physical = 247525 ; free virtual = 285757
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/cad/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2026.754 ; gain = 193.715 ; free physical = 247465 ; free virtual = 285698
Command: link_design -top top_bd_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/top_bd_axi_smc_0.dcp' for cell 'top_bd_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_ila_0_0/top_bd_ila_0_0.dcp' for cell 'top_bd_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps8_0_99M_0/top_bd_rst_ps8_0_99M_0.dcp' for cell 'top_bd_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_top_0_0/top_bd_top_0_0.dcp' for cell 'top_bd_i/top_0'
INFO: [Project 1-454] Reading design checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'top_bd_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_auto_pc_0/top_bd_auto_pc_0.dcp' for cell 'top_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2882.996 ; gain = 1.992 ; free physical = 246517 ; free virtual = 284749
INFO: [Netlist 29-17] Analyzing 4813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_bd_i/ila_0 UUID: 1e2c35ae-3527-5bcc-969f-6c694b47742a 
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'top_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_zynq_ultra_ps_e_0_0/top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'top_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps8_0_99M_0/top_bd_rst_ps8_0_99M_0_board.xdc] for cell 'top_bd_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps8_0_99M_0/top_bd_rst_ps8_0_99M_0_board.xdc] for cell 'top_bd_i/rst_ps8_0_99M/U0'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps8_0_99M_0/top_bd_rst_ps8_0_99M_0.xdc] for cell 'top_bd_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps8_0_99M_0/top_bd_rst_ps8_0_99M_0.xdc] for cell 'top_bd_i/rst_ps8_0_99M/U0'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0_board.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0_board.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_bd_i/ila_0/inst'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_bd_i/ila_0/inst'
Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_bd_i/ila_0/inst'
Finished Parsing XDC File [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_bd_i/ila_0/inst'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3266.293 ; gain = 0.000 ; free physical = 246301 ; free virtual = 284533
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 387 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 120 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 228 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 39 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 3266.293 ; gain = 1239.539 ; free physical = 246301 ; free virtual = 284534
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3266.293 ; gain = 0.000 ; free physical = 246285 ; free virtual = 284517

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 183be0414

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3725.645 ; gain = 459.352 ; free physical = 245908 ; free virtual = 284140

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:35 ; elapsed = 00:00:07 . Memory (MB): peak = 4022.348 ; gain = 0.000 ; free physical = 245671 ; free virtual = 283907
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4022.348 ; gain = 0.000 ; free physical = 245671 ; free virtual = 283907
Phase 1 Generate And Synthesize Debug Cores | Checksum: 0e8da6ab

Time (s): cpu = 00:02:31 ; elapsed = 00:02:55 . Memory (MB): peak = 4022.348 ; gain = 19.848 ; free physical = 245671 ; free virtual = 283907

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq[7]_i_1 into driver instance top_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq[7]_i_1__0 into driver instance top_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_3__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance top_bd_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[15][15]_i_36 into driver instance top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[15][15]_i_34, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[15][15]_i_37 into driver instance top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[15][15]_i_57, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[1][15]_i_44 into driver instance top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[1][15]_i_15, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[1][15]_i_45 into driver instance top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[1][15]_i_13, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[21][15]_i_49 into driver instance top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[21][15]_i_31, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[21][15]_i_50 into driver instance top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[21][15]_i_57, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[3][15]_i_41 into driver instance top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[9][10]_i_24, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[3][15]_i_42 into driver instance top_bd_i/top_0/inst/config_S_AXILite_inst/neighbor_pixels[3][15]_i_30, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 39 inverter(s) to 16766 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell top_bd_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10369337f

Time (s): cpu = 00:02:47 ; elapsed = 00:03:02 . Memory (MB): peak = 4022.348 ; gain = 19.848 ; free physical = 245813 ; free virtual = 284049
INFO: [Opt 31-389] Phase Retarget created 81 cells and removed 402 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 24 load pin(s).
Phase 3 Constant propagation | Checksum: 129b1086c

Time (s): cpu = 00:02:48 ; elapsed = 00:03:03 . Memory (MB): peak = 4022.348 ; gain = 19.848 ; free physical = 245813 ; free virtual = 284049
INFO: [Opt 31-389] Phase Constant propagation created 250 cells and removed 1031 cells
INFO: [Opt 31-1021] In phase Constant propagation, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: e8aab0ae

Time (s): cpu = 00:02:52 ; elapsed = 00:03:07 . Memory (MB): peak = 4022.348 ; gain = 19.848 ; free physical = 245809 ; free virtual = 284045
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 569 cells
INFO: [Opt 31-1021] In phase Sweep, 1031 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: e8aab0ae

Time (s): cpu = 00:02:56 ; elapsed = 00:03:09 . Memory (MB): peak = 4054.363 ; gain = 51.863 ; free physical = 245806 ; free virtual = 284042
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: e8aab0ae

Time (s): cpu = 00:02:56 ; elapsed = 00:03:09 . Memory (MB): peak = 4054.363 ; gain = 51.863 ; free physical = 245806 ; free virtual = 284042
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 7b963e38

Time (s): cpu = 00:02:57 ; elapsed = 00:03:09 . Memory (MB): peak = 4054.363 ; gain = 51.863 ; free physical = 245805 ; free virtual = 284042
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              81  |             402  |                                             81  |
|  Constant propagation         |             250  |            1031  |                                             70  |
|  Sweep                        |               0  |             569  |                                           1031  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             73  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4054.363 ; gain = 0.000 ; free physical = 245806 ; free virtual = 284042
Ending Logic Optimization Task | Checksum: 1697b53b0

Time (s): cpu = 00:03:02 ; elapsed = 00:03:13 . Memory (MB): peak = 4054.363 ; gain = 51.863 ; free physical = 245806 ; free virtual = 284043

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: 1610f088b

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5040.262 ; gain = 0.000 ; free physical = 245322 ; free virtual = 283558
Ending Power Optimization Task | Checksum: 1610f088b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:32 . Memory (MB): peak = 5040.262 ; gain = 985.898 ; free physical = 245390 ; free virtual = 283626

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1610f088b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5040.262 ; gain = 0.000 ; free physical = 245390 ; free virtual = 283626

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5040.262 ; gain = 0.000 ; free physical = 245390 ; free virtual = 283626
Ending Netlist Obfuscation Task | Checksum: 185e7f790

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5040.262 ; gain = 0.000 ; free physical = 245390 ; free virtual = 283626
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:59 ; elapsed = 00:04:00 . Memory (MB): peak = 5040.262 ; gain = 1773.969 ; free physical = 245390 ; free virtual = 283626
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/impl_1/top_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 5040.262 ; gain = 0.000 ; free physical = 245237 ; free virtual = 283497
INFO: [runtcl-4] Executing : report_drc -file top_bd_wrapper_drc_opted.rpt -pb top_bd_wrapper_drc_opted.pb -rpx top_bd_wrapper_drc_opted.rpx
Command: report_drc -file top_bd_wrapper_drc_opted.rpt -pb top_bd_wrapper_drc_opted.pb -rpx top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/impl_1/top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 5315.621 ; gain = 275.359 ; free physical = 244641 ; free virtual = 282901
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5315.621 ; gain = 0.000 ; free physical = 244637 ; free virtual = 282896
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fae83100

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5315.621 ; gain = 0.000 ; free physical = 244637 ; free virtual = 282896
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5315.621 ; gain = 0.000 ; free physical = 244637 ; free virtual = 282896

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 71ce7904

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 5315.621 ; gain = 0.000 ; free physical = 244691 ; free virtual = 282950

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 889057d7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 5366.539 ; gain = 50.918 ; free physical = 244548 ; free virtual = 282807

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 889057d7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 5366.539 ; gain = 50.918 ; free physical = 244547 ; free virtual = 282807
Phase 1 Placer Initialization | Checksum: 889057d7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 5366.539 ; gain = 50.918 ; free physical = 244542 ; free virtual = 282801

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: f5a385f8

Time (s): cpu = 00:01:53 ; elapsed = 00:00:47 . Memory (MB): peak = 5446.574 ; gain = 130.953 ; free physical = 244508 ; free virtual = 282768

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: f5a385f8

Time (s): cpu = 00:01:54 ; elapsed = 00:00:49 . Memory (MB): peak = 5446.574 ; gain = 130.953 ; free physical = 244508 ; free virtual = 282767

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1238b35fb

Time (s): cpu = 00:01:55 ; elapsed = 00:00:49 . Memory (MB): peak = 5446.574 ; gain = 130.953 ; free physical = 244507 ; free virtual = 282767

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1238b35fb

Time (s): cpu = 00:01:57 ; elapsed = 00:00:50 . Memory (MB): peak = 5490.941 ; gain = 175.320 ; free physical = 244478 ; free virtual = 282738

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: e390f83f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 5490.941 ; gain = 175.320 ; free physical = 244475 ; free virtual = 282735

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: e1fd0c49

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244464 ; free virtual = 282724

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: e1fd0c49

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244464 ; free virtual = 282724
Phase 2.1.1 Partition Driven Placement | Checksum: e1fd0c49

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244469 ; free virtual = 282729
Phase 2.1 Floorplanning | Checksum: 72e9bf7e

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244469 ; free virtual = 282729

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 72e9bf7e

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244469 ; free virtual = 282729

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 72e9bf7e

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244469 ; free virtual = 282729

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f23c60ab

Time (s): cpu = 00:03:43 ; elapsed = 00:01:34 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244440 ; free virtual = 282700

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 510 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 222 nets or LUTs. Breaked 0 LUT, combined 222 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 7 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 40 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 40 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5522.953 ; gain = 0.000 ; free physical = 244437 ; free virtual = 282697
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5522.953 ; gain = 0.000 ; free physical = 244440 ; free virtual = 282699

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            222  |                   222  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     7  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            222  |                   229  |           0  |           5  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: e1c53e68

Time (s): cpu = 00:03:57 ; elapsed = 00:01:43 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244437 ; free virtual = 282696
Phase 2.4 Global Placement Core | Checksum: 1623840be

Time (s): cpu = 00:04:08 ; elapsed = 00:01:48 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244432 ; free virtual = 282692
Phase 2 Global Placement | Checksum: 1623840be

Time (s): cpu = 00:04:08 ; elapsed = 00:01:48 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244450 ; free virtual = 282710

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ace80561

Time (s): cpu = 00:04:18 ; elapsed = 00:01:52 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244437 ; free virtual = 282697

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10f163adb

Time (s): cpu = 00:04:37 ; elapsed = 00:02:01 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244419 ; free virtual = 282679

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: a5837028

Time (s): cpu = 00:04:40 ; elapsed = 00:02:03 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244398 ; free virtual = 282658

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 16fd74f41

Time (s): cpu = 00:04:41 ; elapsed = 00:02:04 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244397 ; free virtual = 282657

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: fd65983c

Time (s): cpu = 00:04:46 ; elapsed = 00:02:08 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244383 ; free virtual = 282643
Phase 3.3.3 Slice Area Swap | Checksum: fd65983c

Time (s): cpu = 00:04:46 ; elapsed = 00:02:08 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244382 ; free virtual = 282641
Phase 3.3 Small Shape DP | Checksum: f8233afd

Time (s): cpu = 00:04:55 ; elapsed = 00:02:12 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244389 ; free virtual = 282649

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 14b1527be

Time (s): cpu = 00:05:00 ; elapsed = 00:02:16 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244395 ; free virtual = 282655

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f098e986

Time (s): cpu = 00:05:00 ; elapsed = 00:02:17 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244395 ; free virtual = 282655
Phase 3 Detail Placement | Checksum: 1f098e986

Time (s): cpu = 00:05:01 ; elapsed = 00:02:17 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244396 ; free virtual = 282655

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ba8e7db9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.639 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d3e0429b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 5522.953 ; gain = 0.000 ; free physical = 244370 ; free virtual = 282630
INFO: [Place 46-35] Processed net top_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 16592 loads.
INFO: [Place 46-45] Replicated bufg driver top_bd_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/aggr_inst/aggr_valid, inserted BUFG to drive 3104 loads.
INFO: [Place 46-35] Processed net top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/aggr_inst/aggr_valid, inserted BUFG to drive 3104 loads.
INFO: [Place 46-35] Processed net top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/aggr_inst/aggr_valid, inserted BUFG to drive 3040 loads.
INFO: [Place 46-35] Processed net top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/aggr_inst/aggr_valid, inserted BUFG to drive 1520 loads.
INFO: [Place 46-35] Processed net top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[0].MAC_inst/RSTP, inserted BUFG to drive 1157 loads.
INFO: [Place 46-35] Processed net top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[0].MAC_inst/RSTP, inserted BUFG to drive 1157 loads.
INFO: [Place 46-35] Processed net top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[0].MAC_inst/RSTP, inserted BUFG to drive 1157 loads.
INFO: [Place 46-56] BUFG insertion identified 8 candidate nets. Inserted BUFG: 8, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 151e63d6b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 5522.953 ; gain = 0.000 ; free physical = 244357 ; free virtual = 282617
Phase 4.1.1.1 BUFG Insertion | Checksum: 121619a4f

Time (s): cpu = 00:06:41 ; elapsed = 00:02:48 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244369 ; free virtual = 282629

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.466. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d36e0984

Time (s): cpu = 00:06:42 ; elapsed = 00:02:49 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244369 ; free virtual = 282629

Time (s): cpu = 00:06:42 ; elapsed = 00:02:49 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244369 ; free virtual = 282629
Phase 4.1 Post Commit Optimization | Checksum: 1d36e0984

Time (s): cpu = 00:06:42 ; elapsed = 00:02:50 . Memory (MB): peak = 5522.953 ; gain = 207.332 ; free physical = 244369 ; free virtual = 282629
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5547.953 ; gain = 0.000 ; free physical = 244366 ; free virtual = 282626

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26b50abeb

Time (s): cpu = 00:06:50 ; elapsed = 00:02:56 . Memory (MB): peak = 5547.953 ; gain = 232.332 ; free physical = 244369 ; free virtual = 282629

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26b50abeb

Time (s): cpu = 00:06:50 ; elapsed = 00:02:57 . Memory (MB): peak = 5547.953 ; gain = 232.332 ; free physical = 244372 ; free virtual = 282632
Phase 4.3 Placer Reporting | Checksum: 26b50abeb

Time (s): cpu = 00:06:51 ; elapsed = 00:02:57 . Memory (MB): peak = 5547.953 ; gain = 232.332 ; free physical = 244372 ; free virtual = 282632

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5547.953 ; gain = 0.000 ; free physical = 244373 ; free virtual = 282633

Time (s): cpu = 00:06:51 ; elapsed = 00:02:57 . Memory (MB): peak = 5547.953 ; gain = 232.332 ; free physical = 244373 ; free virtual = 282633
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e6eb8c26

Time (s): cpu = 00:06:52 ; elapsed = 00:02:58 . Memory (MB): peak = 5547.953 ; gain = 232.332 ; free physical = 244373 ; free virtual = 282633
Ending Placer Task | Checksum: 130b6f426

Time (s): cpu = 00:06:52 ; elapsed = 00:02:59 . Memory (MB): peak = 5547.953 ; gain = 232.332 ; free physical = 244373 ; free virtual = 282632
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:01 ; elapsed = 00:03:01 . Memory (MB): peak = 5547.953 ; gain = 232.332 ; free physical = 244498 ; free virtual = 282757
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 5547.953 ; gain = 0.000 ; free physical = 244375 ; free virtual = 282759
INFO: [Common 17-1381] The checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/impl_1/top_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 5547.953 ; gain = 0.000 ; free physical = 244458 ; free virtual = 282754
INFO: [runtcl-4] Executing : report_io -file top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.43 . Memory (MB): peak = 5547.953 ; gain = 0.000 ; free physical = 244438 ; free virtual = 282734
INFO: [runtcl-4] Executing : report_utilization -file top_bd_wrapper_utilization_placed.rpt -pb top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.47 . Memory (MB): peak = 5547.953 ; gain = 0.000 ; free physical = 244459 ; free virtual = 282755
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 5547.953 ; gain = 0.000 ; free physical = 244426 ; free virtual = 282722
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:13 . Memory (MB): peak = 5547.953 ; gain = 0.000 ; free physical = 244426 ; free virtual = 282722
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5547.953 ; gain = 0.000 ; free physical = 244279 ; free virtual = 282697
INFO: [Common 17-1381] The checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/impl_1/top_bd_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 5547.953 ; gain = 0.000 ; free physical = 244369 ; free virtual = 282698
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8c81428e ConstDB: 0 ShapeSum: c530f31 RouteDB: 97e2a267
Nodegraph reading from file.  Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.77 . Memory (MB): peak = 5565.414 ; gain = 0.000 ; free physical = 244227 ; free virtual = 282556
Post Restoration Checksum: NetGraph: ca82d59b NumContArr: 4b323581 Constraints: 23e2ab63 Timing: 0
Phase 1 Build RT Design | Checksum: 13997b67f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:12 . Memory (MB): peak = 5565.414 ; gain = 0.000 ; free physical = 244216 ; free virtual = 282547

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13997b67f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 5565.414 ; gain = 0.000 ; free physical = 244163 ; free virtual = 282493

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13997b67f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 5565.414 ; gain = 0.000 ; free physical = 244159 ; free virtual = 282489

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: f2d89887

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 5645.250 ; gain = 79.836 ; free physical = 244135 ; free virtual = 282466

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1914a138b

Time (s): cpu = 00:01:25 ; elapsed = 00:00:29 . Memory (MB): peak = 5645.250 ; gain = 79.836 ; free physical = 244098 ; free virtual = 282429
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.689  | TNS=0.000  | WHS=-0.077 | THS=-53.750|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1abb43a2f

Time (s): cpu = 00:02:45 ; elapsed = 00:00:52 . Memory (MB): peak = 5715.246 ; gain = 149.832 ; free physical = 244078 ; free virtual = 282409
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.689  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1df62b180

Time (s): cpu = 00:02:45 ; elapsed = 00:00:52 . Memory (MB): peak = 5715.246 ; gain = 149.832 ; free physical = 244077 ; free virtual = 282408

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00230938 %
  Global Horizontal Routing Utilization  = 0.0027847 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 76392
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 73765
  Number of Partially Routed Nets     = 2627
  Number of Node Overlaps             = 6

Phase 2 Router Initialization | Checksum: 263895e83

Time (s): cpu = 00:02:49 ; elapsed = 00:00:54 . Memory (MB): peak = 5715.246 ; gain = 149.832 ; free physical = 244075 ; free virtual = 282405

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 263895e83

Time (s): cpu = 00:02:49 ; elapsed = 00:00:54 . Memory (MB): peak = 5715.246 ; gain = 149.832 ; free physical = 244075 ; free virtual = 282405
Phase 3 Initial Routing | Checksum: 1b32e372e

Time (s): cpu = 00:03:20 ; elapsed = 00:01:04 . Memory (MB): peak = 5745.246 ; gain = 179.832 ; free physical = 244049 ; free virtual = 282379

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6908
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.106  | TNS=0.000  | WHS=-0.040 | THS=-0.647 |

Phase 4.1 Global Iteration 0 | Checksum: 1f388bf8b

Time (s): cpu = 00:05:30 ; elapsed = 00:01:48 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244025 ; free virtual = 282356

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.106  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 35a4e998e

Time (s): cpu = 00:05:45 ; elapsed = 00:01:54 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244034 ; free virtual = 282364
Phase 4 Rip-up And Reroute | Checksum: 35a4e998e

Time (s): cpu = 00:05:46 ; elapsed = 00:01:54 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244034 ; free virtual = 282364

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2b040ff65

Time (s): cpu = 00:05:47 ; elapsed = 00:01:55 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244036 ; free virtual = 282366

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b040ff65

Time (s): cpu = 00:05:47 ; elapsed = 00:01:55 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244037 ; free virtual = 282367
Phase 5 Delay and Skew Optimization | Checksum: 2b040ff65

Time (s): cpu = 00:05:47 ; elapsed = 00:01:55 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244037 ; free virtual = 282367

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22a0fc219

Time (s): cpu = 00:06:16 ; elapsed = 00:02:04 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244033 ; free virtual = 282363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.106  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ccb6bba7

Time (s): cpu = 00:06:17 ; elapsed = 00:02:04 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244032 ; free virtual = 282363
Phase 6 Post Hold Fix | Checksum: 1ccb6bba7

Time (s): cpu = 00:06:17 ; elapsed = 00:02:05 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244032 ; free virtual = 282363

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.71991 %
  Global Horizontal Routing Utilization  = 7.1563 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ccb6bba7

Time (s): cpu = 00:06:19 ; elapsed = 00:02:05 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244029 ; free virtual = 282359

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ccb6bba7

Time (s): cpu = 00:06:20 ; elapsed = 00:02:06 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244027 ; free virtual = 282358

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ccb6bba7

Time (s): cpu = 00:06:27 ; elapsed = 00:02:11 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244045 ; free virtual = 282375

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1ccb6bba7

Time (s): cpu = 00:06:27 ; elapsed = 00:02:12 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244047 ; free virtual = 282377

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.106  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1ccb6bba7

Time (s): cpu = 00:06:37 ; elapsed = 00:02:14 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244051 ; free virtual = 282381
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:38 ; elapsed = 00:02:14 . Memory (MB): peak = 5761.250 ; gain = 195.836 ; free physical = 244144 ; free virtual = 282474

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:03 ; elapsed = 00:02:22 . Memory (MB): peak = 5761.250 ; gain = 213.297 ; free physical = 244144 ; free virtual = 282474
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 5761.258 ; gain = 0.008 ; free physical = 244003 ; free virtual = 282469
report_design_analysis: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5769.254 ; gain = 7.996 ; free physical = 243978 ; free virtual = 282445
INFO: [Common 17-1381] The checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/impl_1/top_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 5769.254 ; gain = 8.004 ; free physical = 244079 ; free virtual = 282450
INFO: [runtcl-4] Executing : report_drc -file top_bd_wrapper_drc_routed.rpt -pb top_bd_wrapper_drc_routed.pb -rpx top_bd_wrapper_drc_routed.rpx
Command: report_drc -file top_bd_wrapper_drc_routed.rpt -pb top_bd_wrapper_drc_routed.pb -rpx top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/impl_1/top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:56 ; elapsed = 00:00:13 . Memory (MB): peak = 5846.668 ; gain = 77.414 ; free physical = 244002 ; free virtual = 282373
INFO: [runtcl-4] Executing : report_methodology -file top_bd_wrapper_methodology_drc_routed.rpt -pb top_bd_wrapper_methodology_drc_routed.pb -rpx top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_bd_wrapper_methodology_drc_routed.rpt -pb top_bd_wrapper_methodology_drc_routed.pb -rpx top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/impl_1/top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:54 ; elapsed = 00:00:14 . Memory (MB): peak = 5846.668 ; gain = 0.000 ; free physical = 244015 ; free virtual = 282386
INFO: [runtcl-4] Executing : report_power -file top_bd_wrapper_power_routed.rpt -pb top_bd_wrapper_power_summary_routed.pb -rpx top_bd_wrapper_power_routed.rpx
Command: report_power -file top_bd_wrapper_power_routed.rpt -pb top_bd_wrapper_power_summary_routed.pb -rpx top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
162 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 5870.680 ; gain = 24.012 ; free physical = 243918 ; free virtual = 282300
INFO: [runtcl-4] Executing : report_route_status -file top_bd_wrapper_route_status.rpt -pb top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_bd_wrapper_timing_summary_routed.rpt -pb top_bd_wrapper_timing_summary_routed.pb -rpx top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_bd_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5870.680 ; gain = 0.000 ; free physical = 243887 ; free virtual = 282270
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bd_wrapper_bus_skew_routed.rpt -pb top_bd_wrapper_bus_skew_routed.pb -rpx top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[9].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[9].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[8].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[8].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[7].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[7].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[6].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[6].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[5].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[5].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[4].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[4].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[3].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[3].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[2].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[2].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[1].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[1].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[15].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[15].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[14].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[14].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[13].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[13].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[12].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[12].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[11].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[11].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[10].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[10].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[0].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/graph_build_inst/global_event_buf_inst/genblk1[0].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/top_0/inst/aegnn_hw_inst/fifo_xpm_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/top_0/inst/aegnn_hw_inst/fifo_xpm_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force top_bd_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[0].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[0].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[0].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[0].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[10].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[10].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[10].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[10].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[11].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[11].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[11].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[11].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[12].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[12].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[12].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[12].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[13].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[13].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[13].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[13].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[14].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[14].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[14].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[14].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[15].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[15].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[15].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[15].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[1].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[1].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[1].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[1].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[2].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[2].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[2].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[2].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[3].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[3].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[3].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[3].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[4].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[4].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[4].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[4].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[5].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[5].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[5].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[5].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[6].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[6].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[6].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[6].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[7].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[7].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[7].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[7].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[8].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[8].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[8].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[8].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[9].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[9].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[9].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[9].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[0].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[0].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[0].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[0].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[10].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[10].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[10].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[10].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[11].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[11].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[11].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[11].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[12].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[12].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[12].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[12].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[13].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[13].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[13].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[13].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[14].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[14].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[14].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[14].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[15].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[15].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[15].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[15].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[16].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[16].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[16].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[16].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[17].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[17].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[17].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[17].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[18].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[18].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[18].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[18].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[19].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[19].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[19].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[19].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[1].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[1].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[1].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[1].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[20].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[20].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[20].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[20].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[21].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[21].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[21].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[21].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[22].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[22].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[22].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[22].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[23].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[23].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[23].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[23].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[24].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[24].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[24].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[24].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[25].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[25].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[25].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[25].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[26].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[26].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[26].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[26].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[27].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[27].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[27].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[27].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[28].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[28].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[28].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[28].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[29].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[29].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[29].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[29].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[2].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[2].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[2].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[2].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[30].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[30].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[30].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[30].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[31].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[31].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[31].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[31].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[3].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[3].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[3].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[3].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[4].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[4].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[4].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[4].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[5].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[5].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[5].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[5].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[6].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[6].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[6].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[6].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[7].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[7].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[7].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[7].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[8].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[8].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[8].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[8].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[9].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[9].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[9].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[9].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[0].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[0].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[0].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[0].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[10].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[10].MAC_inst/accum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[10].MAC_inst/accum_reg input top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[10].MAC_inst/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[0].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[0].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[10].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[10].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[11].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[11].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[12].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[12].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[13].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[13].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[14].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[14].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[15].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[15].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[1].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[1].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[2].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[2].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[3].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[3].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[4].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[4].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[5].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[5].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[6].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[6].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[7].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[7].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[8].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[8].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[9].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/genblk2[9].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[0].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[0].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[10].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[10].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[11].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[11].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[12].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[12].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[13].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[13].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[14].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[14].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[15].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[15].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[16].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[16].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[17].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[17].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[18].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[18].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[19].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[19].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[1].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[1].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[20].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[20].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[21].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[21].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[22].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[22].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[23].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[23].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[24].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[24].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[25].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[25].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[26].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[26].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[27].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[27].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[28].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[28].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[29].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[29].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[2].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[2].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[30].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[30].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[31].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[31].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[3].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[3].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[4].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[4].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[5].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[5].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[6].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[6].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[7].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[7].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[8].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[8].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[9].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/genblk2[9].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[0].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[0].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[10].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[10].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[11].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[11].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[12].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[12].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[13].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[13].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[14].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[14].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[15].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[15].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[16].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[16].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[17].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[17].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[18].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[18].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[19].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[19].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[1].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[1].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[20].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[20].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[21].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[21].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[22].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[22].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[23].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[23].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[24].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[24].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[25].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[25].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[26].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[26].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[27].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[27].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[28].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[28].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[29].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[29].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[2].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[2].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[30].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[30].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[31].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[31].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[3].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[3].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[4].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[4].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[5].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[5].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[6].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[6].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[7].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[7].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[8].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[8].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[9].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/genblk2[9].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[0].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[0].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[10].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[10].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[11].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[11].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[12].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[12].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[13].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[13].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[14].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[14].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[15].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[15].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[16].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[16].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[17].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[17].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[18].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[18].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[19].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[19].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[1].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[1].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[20].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[20].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[21].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[21].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[22].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[22].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[23].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[23].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[24].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[24].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[25].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[25].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[26].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[26].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[27].MAC_inst/product_reg multiplier stage top_bd_i/top_0/inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/genblk2[27].MAC_inst/product_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 346 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_bd_wrapper.bit...
Writing bitstream ./top_bd_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 6083.715 ; gain = 213.035 ; free physical = 243820 ; free virtual = 282220
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 23:14:42 2023...
