// Seed: 1487028721
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    input id_8,
    output id_9
);
  type_12(
      id_5 && id_6
  );
  assign id_0 = (id_5);
  always begin
    id_3 <= id_4;
  end
endmodule
