

================================================================
== Vitis HLS Report for 'gesummv'
================================================================
* Date:           Mon Dec  2 12:52:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37349|    37349|  0.373 ms|  0.373 ms|  37350|  37350|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                     |                          |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |               Instance              |          Module          |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_gesummv_Pipeline_lp1_lp2_fu_204  |gesummv_Pipeline_lp1_lp2  |    16394|    16394|  0.164 ms|  0.164 ms|  16394|  16394|       no|
        |grp_gesummv_Pipeline_lprd_2_fu_214   |gesummv_Pipeline_lprd_2   |       66|       66|  0.660 us|  0.660 us|     66|     66|       no|
        |grp_gesummv_Pipeline_lp3_lp4_fu_228  |gesummv_Pipeline_lp3_lp4  |    16394|    16394|  0.164 ms|  0.164 ms|  16394|  16394|       no|
        |grp_gesummv_Pipeline_lp5_fu_238      |gesummv_Pipeline_lp5      |       71|       71|  0.710 us|  0.710 us|     71|     71|       no|
        |grp_gesummv_Pipeline_lpwr_fu_245     |gesummv_Pipeline_lpwr     |       66|       66|  0.660 us|  0.660 us|     66|     66|       no|
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     4416|     4416|        69|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|    1662|    1424|    -|
|Memory           |       23|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     709|    -|
|Register         |        -|     -|      55|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       23|     5|    1717|    2162|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U31   |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U32    |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |grp_gesummv_Pipeline_lp1_lp2_fu_204  |gesummv_Pipeline_lp1_lp2        |        0|   0|  547|  406|    0|
    |grp_gesummv_Pipeline_lp3_lp4_fu_228  |gesummv_Pipeline_lp3_lp4        |        0|   0|  547|  406|    0|
    |grp_gesummv_Pipeline_lp5_fu_238      |gesummv_Pipeline_lp5            |        0|   0|  187|   99|    0|
    |grp_gesummv_Pipeline_lprd_2_fu_214   |gesummv_Pipeline_lprd_2         |        0|   0|   16|   86|    0|
    |grp_gesummv_Pipeline_lpwr_fu_245     |gesummv_Pipeline_lpwr           |        0|   0|   10|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   5| 1662| 1424|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A_U      |buff_A_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_A_1_U    |buff_A_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_B_U      |buff_A_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_B_1_U    |buff_A_RAM_AUTO_1R1W      |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_x_U      |buff_x_RAM_AUTO_1R1W      |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_x_1_U    |buff_x_RAM_AUTO_1R1W      |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_y_out_U  |buff_y_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |tmp1_U        |buff_y_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |tmp2_U        |buff_y_out_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |       23|  0|   0|    0|  8448|  288|     9|       270336|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_270_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln14_fu_264_p2  |      icmp|   0|  0|  15|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         12|    1|         12|
    |buff_A_1_address0    |  14|          3|   11|         33|
    |buff_A_1_ce0         |  14|          3|    1|          3|
    |buff_A_1_ce1         |   9|          2|    1|          2|
    |buff_A_1_we0         |   9|          2|    1|          2|
    |buff_A_address0      |  14|          3|   11|         33|
    |buff_A_ce0           |  14|          3|    1|          3|
    |buff_A_ce1           |   9|          2|    1|          2|
    |buff_A_we0           |   9|          2|    1|          2|
    |buff_B_1_address0    |  14|          3|   11|         33|
    |buff_B_1_ce0         |  14|          3|    1|          3|
    |buff_B_1_ce1         |   9|          2|    1|          2|
    |buff_B_1_we0         |   9|          2|    1|          2|
    |buff_B_address0      |  14|          3|   11|         33|
    |buff_B_ce0           |  14|          3|    1|          3|
    |buff_B_ce1           |   9|          2|    1|          2|
    |buff_B_we0           |   9|          2|    1|          2|
    |buff_x_1_address0    |  20|          4|    5|         20|
    |buff_x_1_address1    |  14|          3|    5|         15|
    |buff_x_1_ce0         |  20|          4|    1|          4|
    |buff_x_1_ce1         |  14|          3|    1|          3|
    |buff_x_address0      |  20|          4|    5|         20|
    |buff_x_address1      |  14|          3|    5|         15|
    |buff_x_ce0           |  20|          4|    1|          4|
    |buff_x_ce1           |  14|          3|    1|          3|
    |buff_y_out_address0  |  20|          4|    6|         24|
    |buff_y_out_ce0       |  20|          4|    1|          4|
    |buff_y_out_d0        |  14|          3|   32|         96|
    |buff_y_out_we0       |  14|          3|    1|          3|
    |grp_fu_375_ce        |  20|          4|    1|          4|
    |grp_fu_375_p0        |  20|          4|   32|        128|
    |grp_fu_375_p1        |  20|          4|   32|        128|
    |grp_fu_379_ce        |  14|          3|    1|          3|
    |grp_fu_379_p0        |  14|          3|   32|         96|
    |grp_fu_379_p1        |  14|          3|   32|         96|
    |i_fu_76              |   9|          2|    7|         14|
    |tmp1_address0        |  20|          4|    6|         24|
    |tmp1_ce0             |  20|          4|    1|          4|
    |tmp1_d0              |  14|          3|   32|         96|
    |tmp1_we0             |  14|          3|    1|          3|
    |tmp2_address0        |  20|          4|    6|         24|
    |tmp2_ce0             |  20|          4|    1|          4|
    |tmp2_d0              |  14|          3|   32|         96|
    |tmp2_we0             |  14|          3|    1|          3|
    |y_out_write          |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 709|        147|  339|       1108|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln14_reg_344                                  |   7|   0|    7|          0|
    |ap_CS_fsm                                         |  11|   0|   11|          0|
    |grp_gesummv_Pipeline_lp1_lp2_fu_204_ap_start_reg  |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lp3_lp4_fu_228_ap_start_reg  |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lp5_fu_238_ap_start_reg      |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lprd_2_fu_214_ap_start_reg   |   1|   0|    1|          0|
    |grp_gesummv_Pipeline_lpwr_fu_245_ap_start_reg     |   1|   0|    1|          0|
    |i_fu_76                                           |   7|   0|    7|          0|
    |lshr_ln6_reg_360                                  |   5|   0|    5|          0|
    |tmp_reg_370                                       |   6|   0|   12|          6|
    |trunc_ln14_1_reg_356                              |   1|   0|    1|          0|
    |trunc_ln14_reg_335                                |   6|   0|    6|          0|
    |zext_ln14_reg_349                                 |   7|   0|   64|         57|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |  55|   0|  118|         63|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       gesummv|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       gesummv|  return value|
|alpha         |   in|   32|     ap_none|         alpha|        scalar|
|beta          |   in|   32|     ap_none|          beta|        scalar|
|A_address0    |  out|   12|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|B_address0    |  out|   12|   ap_memory|             B|         array|
|B_ce0         |  out|    1|   ap_memory|             B|         array|
|B_q0          |   in|   32|   ap_memory|             B|         array|
|x_address0    |  out|    6|   ap_memory|             x|         array|
|x_ce0         |  out|    1|   ap_memory|             x|         array|
|x_q0          |   in|   32|   ap_memory|             x|         array|
|y_out_din     |  out|   32|     ap_fifo|         y_out|       pointer|
|y_out_full_n  |   in|    1|     ap_fifo|         y_out|       pointer|
|y_out_write   |  out|    1|     ap_fifo|         y_out|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/gesummv.c:6]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [src/gesummv.c:4]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 26 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 27 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%buff_A = alloca i64 1" [src/gesummv.c:7]   --->   Operation 28 'alloca' 'buff_A' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%buff_A_1 = alloca i64 1" [src/gesummv.c:7]   --->   Operation 29 'alloca' 'buff_A_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%buff_B = alloca i64 1" [src/gesummv.c:8]   --->   Operation 30 'alloca' 'buff_B' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%buff_B_1 = alloca i64 1" [src/gesummv.c:8]   --->   Operation 31 'alloca' 'buff_B_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%buff_x = alloca i64 1" [src/gesummv.c:9]   --->   Operation 32 'alloca' 'buff_x' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%buff_x_1 = alloca i64 1" [src/gesummv.c:9]   --->   Operation 33 'alloca' 'buff_x_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%buff_y_out = alloca i64 1" [src/gesummv.c:10]   --->   Operation 34 'alloca' 'buff_y_out' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%tmp1 = alloca i64 1" [src/gesummv.c:11]   --->   Operation 35 'alloca' 'tmp1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%tmp2 = alloca i64 1" [src/gesummv.c:12]   --->   Operation 36 'alloca' 'tmp2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/gesummv.c:6]   --->   Operation 37 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln14 = br void %lprd_2" [src/gesummv.c:14]   --->   Operation 38 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [src/gesummv.c:14]   --->   Operation 39 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i7 %i_3" [src/gesummv.c:14]   --->   Operation 40 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_3, i7 64" [src/gesummv.c:14]   --->   Operation 41 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln14 = add i7 %i_3, i7 1" [src/gesummv.c:14]   --->   Operation 42 'add' 'add_ln14' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %lprd_2.split, void %for.inc46.preheader" [src/gesummv.c:14]   --->   Operation 43 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %i_3" [src/gesummv.c:14]   --->   Operation 44 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = trunc i7 %i_3" [src/gesummv.c:14]   --->   Operation 45 'trunc' 'trunc_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_3, i32 1, i32 5" [src/gesummv.c:6]   --->   Operation 46 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln14" [src/gesummv.c:15]   --->   Operation 47 'getelementptr' 'x_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%x_load = load i6 %x_addr" [src/gesummv.c:15]   --->   Operation 48 'load' 'x_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %alpha_read, i32 %buff_x, i32 %buff_x_1, i32 %tmp1"   --->   Operation 49 'call' 'call_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln14, i6 0" [src/gesummv.c:20]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/gesummv.c:6]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/gesummv.c:14]   --->   Operation 52 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6" [src/gesummv.c:6]   --->   Operation 53 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (1.23ns)   --->   "%x_load = load i6 %x_addr" [src/gesummv.c:15]   --->   Operation 54 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %x_load" [src/gesummv.c:15]   --->   Operation 55 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %zext_ln6" [src/gesummv.c:15]   --->   Operation 56 'getelementptr' 'buff_x_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln6" [src/gesummv.c:15]   --->   Operation 57 'getelementptr' 'buff_x_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %trunc_ln14_1, void %arrayidx2.case.0, void %arrayidx2.case.1" [src/gesummv.c:15]   --->   Operation 58 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i5 %buff_x_addr" [src/gesummv.c:15]   --->   Operation 59 'store' 'store_ln15' <Predicate = (!trunc_ln14_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.exit" [src/gesummv.c:15]   --->   Operation 60 'br' 'br_ln15' <Predicate = (!trunc_ln14_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i5 %buff_x_1_addr" [src/gesummv.c:15]   --->   Operation 61 'store' 'store_ln15' <Predicate = (trunc_ln14_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx2.exit" [src/gesummv.c:15]   --->   Operation 62 'br' 'br_ln15' <Predicate = (trunc_ln14_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln14" [src/gesummv.c:16]   --->   Operation 63 'getelementptr' 'tmp1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 0, i6 %tmp1_addr" [src/gesummv.c:16]   --->   Operation 64 'store' 'store_ln16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln14" [src/gesummv.c:17]   --->   Operation 65 'getelementptr' 'tmp2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 0, i6 %tmp2_addr" [src/gesummv.c:17]   --->   Operation 66 'store' 'store_ln17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln14" [src/gesummv.c:18]   --->   Operation 67 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 0, i6 %buff_y_out_addr" [src/gesummv.c:18]   --->   Operation 68 'store' 'store_ln18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 69 [2/2] (2.04ns)   --->   "%call_ln20 = call void @gesummv_Pipeline_lprd_2, i12 %tmp, i32 %A, i32 %B, i6 %trunc_ln14, i32 %buff_A, i32 %buff_A_1, i32 %buff_B, i32 %buff_B_1" [src/gesummv.c:20]   --->   Operation 69 'call' 'call_ln20' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln14, i7 %i" [src/gesummv.c:6]   --->   Operation 70 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln20 = call void @gesummv_Pipeline_lprd_2, i12 %tmp, i32 %A, i32 %B, i6 %trunc_ln14, i32 %buff_A, i32 %buff_A_1, i32 %buff_B, i32 %buff_B_1" [src/gesummv.c:20]   --->   Operation 71 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln14 = br void %lprd_2" [src/gesummv.c:14]   --->   Operation 72 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %alpha_read, i32 %buff_x, i32 %buff_x_1, i32 %tmp1"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp3_lp4, i32 %buff_B, i32 %buff_B_1, i32 %beta_read, i32 %buff_x, i32 %buff_x_1, i32 %tmp2"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp3_lp4, i32 %buff_B, i32 %buff_B_1, i32 %beta_read, i32 %buff_x, i32 %buff_x_1, i32 %tmp2"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp5, i32 %tmp1, i32 %tmp2, i32 %buff_y_out"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp5, i32 %tmp1, i32 %tmp2, i32 %buff_y_out"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 78 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lpwr, i32 %buff_y_out, i32 %y_out"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lpwr, i32 %buff_y_out, i32 %y_out"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [src/gesummv.c:44]   --->   Operation 81 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011110000000]
spectopmodule_ln4     (spectopmodule    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
beta_read             (read             ) [ 001111110000]
alpha_read            (read             ) [ 001111000000]
buff_A                (alloca           ) [ 001111000000]
buff_A_1              (alloca           ) [ 001111000000]
buff_B                (alloca           ) [ 001111110000]
buff_B_1              (alloca           ) [ 001111110000]
buff_x                (alloca           ) [ 001111110000]
buff_x_1              (alloca           ) [ 001111110000]
buff_y_out            (alloca           ) [ 001111111111]
tmp1                  (alloca           ) [ 001111111100]
tmp2                  (alloca           ) [ 001111111100]
store_ln6             (store            ) [ 000000000000]
br_ln14               (br               ) [ 000000000000]
i_3                   (load             ) [ 000000000000]
trunc_ln14            (trunc            ) [ 000110000000]
icmp_ln14             (icmp             ) [ 001110000000]
add_ln14              (add              ) [ 000100000000]
br_ln14               (br               ) [ 000000000000]
zext_ln14             (zext             ) [ 000100000000]
trunc_ln14_1          (trunc            ) [ 000100000000]
lshr_ln6              (partselect       ) [ 000100000000]
x_addr                (getelementptr    ) [ 000100000000]
tmp                   (bitconcatenate   ) [ 000010000000]
speclooptripcount_ln6 (speclooptripcount) [ 000000000000]
specloopname_ln14     (specloopname     ) [ 000000000000]
zext_ln6              (zext             ) [ 000000000000]
x_load                (load             ) [ 000000000000]
bitcast_ln15          (bitcast          ) [ 000000000000]
buff_x_addr           (getelementptr    ) [ 000000000000]
buff_x_1_addr         (getelementptr    ) [ 000000000000]
br_ln15               (br               ) [ 000000000000]
store_ln15            (store            ) [ 000000000000]
br_ln15               (br               ) [ 000000000000]
store_ln15            (store            ) [ 000000000000]
br_ln15               (br               ) [ 000000000000]
tmp1_addr             (getelementptr    ) [ 000000000000]
store_ln16            (store            ) [ 000000000000]
tmp2_addr             (getelementptr    ) [ 000000000000]
store_ln17            (store            ) [ 000000000000]
buff_y_out_addr       (getelementptr    ) [ 000000000000]
store_ln18            (store            ) [ 000000000000]
store_ln6             (store            ) [ 000000000000]
call_ln20             (call             ) [ 000000000000]
br_ln14               (br               ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
empty                 (wait             ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
ret_ln44              (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alpha">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="beta">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gesummv_Pipeline_lp1_lp2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gesummv_Pipeline_lprd_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gesummv_Pipeline_lp3_lp4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gesummv_Pipeline_lp5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gesummv_Pipeline_lpwr"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buff_A_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buff_A_1_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buff_B_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_B/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buff_B_1_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_B_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buff_x_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_x/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buff_x_1_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_x_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buff_y_out_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y_out/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp1_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp2_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="beta_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="alpha_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="x_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buff_x_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="buff_x_1_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="5" slack="0"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_1_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln15_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln15_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp1_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="1"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln16_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp2_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="1"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln17_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="buff_y_out_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="7" slack="1"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln18_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_gesummv_Pipeline_lp1_lp2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="3" bw="32" slack="1"/>
<pin id="209" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="212" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_gesummv_Pipeline_lprd_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="12" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="0" index="3" bw="32" slack="0"/>
<pin id="219" dir="0" index="4" bw="6" slack="1"/>
<pin id="220" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="224" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_gesummv_Pipeline_lp3_lp4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="3" bw="32" slack="3"/>
<pin id="233" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="236" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_gesummv_Pipeline_lp5_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_gesummv_Pipeline_lpwr_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln6_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_3_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="1"/>
<pin id="259" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln14_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln14_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="7" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln14_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln14_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln14_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="lshr_ln6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="7" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="0" index="3" bw="4" slack="0"/>
<pin id="290" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="1"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="bitcast_ln15_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln6_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="0" index="1" bw="7" slack="2"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="325" class="1005" name="beta_read_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="3"/>
<pin id="327" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="330" class="1005" name="alpha_read_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="trunc_ln14_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="1"/>
<pin id="337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="344" class="1005" name="add_ln14_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="1"/>
<pin id="346" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="349" class="1005" name="zext_ln14_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="356" class="1005" name="trunc_ln14_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln14_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="lshr_ln6_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="1"/>
<pin id="362" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln6 "/>
</bind>
</comp>

<comp id="365" class="1005" name="x_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="1"/>
<pin id="367" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="1"/>
<pin id="372" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="378" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 add_1/13 add_2/17 add_3/21 add2/9 add68_1/13 add68_2/17 add68_3/21 add1/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_1/4 mul_2/5 mul1/6 mul43_1/7 mul43_2/8 mul_3/9 mul43_3/12 mul2/3 mul62_1/4 mul62_2/5 mul3/6 mul65_1/7 mul65_2/8 mul62_3/9 mul65_3/12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="141" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="147" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="244"><net_src comp="70" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="74" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="257" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="257" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="257" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="284"><net_src comp="257" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="257" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="311"><net_src comp="135" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="321"><net_src comp="76" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="328"><net_src comp="116" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="228" pin=3"/></net>

<net id="333"><net_src comp="122" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="204" pin=3"/></net>

<net id="338"><net_src comp="260" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="347"><net_src comp="270" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="352"><net_src comp="276" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="359"><net_src comp="281" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="285" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="368"><net_src comp="128" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="373"><net_src comp="295" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="214" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_out | {10 11 }
 - Input state : 
	Port: gesummv : alpha | {1 }
	Port: gesummv : beta | {1 }
	Port: gesummv : A | {3 4 }
	Port: gesummv : B | {3 4 }
	Port: gesummv : x | {2 3 }
  - Chain level:
	State 1
		store_ln6 : 1
	State 2
		trunc_ln14 : 1
		icmp_ln14 : 1
		add_ln14 : 1
		br_ln14 : 2
		zext_ln14 : 1
		trunc_ln14_1 : 1
		lshr_ln6 : 1
		x_addr : 2
		x_load : 3
	State 3
		bitcast_ln15 : 1
		buff_x_addr : 1
		buff_x_1_addr : 1
		store_ln15 : 2
		store_ln15 : 2
		store_ln16 : 1
		store_ln17 : 1
		store_ln18 : 1
		call_ln20 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          | grp_gesummv_Pipeline_lp1_lp2_fu_204 |    5    |  6.139  |   1005  |   613   |
|          |  grp_gesummv_Pipeline_lprd_2_fu_214 |    0    |  0.854  |    43   |    65   |
|   call   | grp_gesummv_Pipeline_lp3_lp4_fu_228 |    5    |  6.139  |   1005  |   613   |
|          |   grp_gesummv_Pipeline_lp5_fu_238   |    2    |  0.854  |   407   |   260   |
|          |   grp_gesummv_Pipeline_lpwr_fu_245  |    0    |  0.427  |    13   |    37   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fadd   |              grp_fu_375             |    2    |    0    |   227   |   214   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fmul   |              grp_fu_379             |    3    |    0    |   128   |   135   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   icmp   |           icmp_ln14_fu_264          |    0    |    0    |    0    |    14   |
|----------|-------------------------------------|---------|---------|---------|---------|
|    add   |           add_ln14_fu_270           |    0    |    0    |    0    |    14   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   read   |        beta_read_read_fu_116        |    0    |    0    |    0    |    0    |
|          |        alpha_read_read_fu_122       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   trunc  |          trunc_ln14_fu_260          |    0    |    0    |    0    |    0    |
|          |         trunc_ln14_1_fu_281         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   zext   |           zext_ln14_fu_276          |    0    |    0    |    0    |    0    |
|          |           zext_ln6_fu_303           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|partselect|           lshr_ln6_fu_285           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|bitconcatenate|              tmp_fu_295             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    17   |  14.413 |   2828  |   1965  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|  buff_A  |    4   |    0   |    0   |    0   |
| buff_A_1 |    4   |    0   |    0   |    0   |
|  buff_B  |    4   |    0   |    0   |    0   |
| buff_B_1 |    4   |    0   |    0   |    0   |
|  buff_x  |    2   |    0   |    0   |    0   |
| buff_x_1 |    2   |    0   |    0   |    0   |
|buff_y_out|    1   |    0   |    0   |    0   |
|   tmp1   |    1   |    0   |    0   |    0   |
|   tmp2   |    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   23   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln14_reg_344  |    7   |
| alpha_read_reg_330 |   32   |
|  beta_read_reg_325 |   32   |
|      i_reg_318     |    7   |
|  lshr_ln6_reg_360  |    5   |
|     tmp_reg_370    |   12   |
|trunc_ln14_1_reg_356|    1   |
| trunc_ln14_reg_335 |    6   |
|   x_addr_reg_365   |    6   |
|  zext_ln14_reg_349 |   64   |
+--------------------+--------+
|        Total       |   172  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_135         |  p0  |   2  |   6  |   12   ||    9    |
| grp_gesummv_Pipeline_lprd_2_fu_214 |  p1  |   2  |  12  |   24   ||    9    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   36   ||  0.854  ||    18   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   17   |   14   |  2828  |  1965  |    -   |
|   Memory  |   23   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   172  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   23   |   17   |   15   |  3000  |  1983  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
