main_am_addmul_7ns_7ns_9ns_17_4_1
main_flow_control_loop_pipe_sequential_init
main_mul_7ns_9ns_15_3_1
main_urem_7ns_3ns_2_11_1
main_sparsemux_7_2_32_1_1
main_mul_4ns_32s_32_5_1
main_sparsemux_7_2_32_1_1
main_mac_muladd_7ns_7ns_7ns_14_4_1
main_flow_control_loop_pipe_sequential_init
main_main_Pipeline_VITIS_LOOP_32_4_data1_RAM_AUTO_1R1W
main_flow_control_loop_pipe_sequential_init
main_w_ROM_AUTO_1R
main_data_RAM_AUTO_1R1W
main_az_RAM_AUTO_1R1W
main_Pipeline_VITIS_LOOP_17_1
main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1
main_Pipeline_VITIS_LOOP_32_4
main
