INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/jaswanth/toolsEDA/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling core.cpp_pre.cpp.tb.cpp
   Compiling apatb_openhab_controls.cpp
   Compiling tb_core.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
5.500000 
6.500000 

5.500000 
6.500000 

5.500000 
6.500000 

5.500000 
6.500000 

5.500000 
6.500000 

5.500000 
6.500000 

5.500000 
4.500000 

5.500000 
4.500000 

5.500000 
4.500000 

5.500000 
4.500000 

Value is 6.500000
5.500000 
 0 
 Value is 6.500000
5.500000 
 0 
 Value is 6.500000
5.500000 
 0 
 Value is 6.500000
5.500000 
 0 
 Value is 6.500000
5.500000 
 0 
 Value is 6.500000
5.500000 
 0 
 Value is 4.500000
5.500000 
 1 
 Value is 4.500000
5.500000 
 1 
 Value is 4.500000
5.500000 
 1 
 Value is 4.500000
5.500000 
 1 
 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/jaswanth/toolsEDA/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/jaswanth/toolsEDA/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_openhab_controls_top glbl -prj openhab_controls.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/jaswanth/toolsEDA/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s openhab_controls 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/openhab_controls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openhab_controls
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/openhab_controls.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_openhab_controls_top
INFO: [VRFC 10-2458] undeclared symbol braminputData_V_Rst_A, assumed default net type wire [/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/openhab_controls.autotb.v:180]
INFO: [VRFC 10-2458] undeclared symbol braminputData_V_Rst_B, assumed default net type wire [/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/openhab_controls.autotb.v:187]
INFO: [VRFC 10-2458] undeclared symbol bramthresholds_V_Rst_A, assumed default net type wire [/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/openhab_controls.autotb.v:225]
INFO: [VRFC 10-2458] undeclared symbol bramthresholds_V_Rst_B, assumed default net type wire [/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/openhab_controls.autotb.v:232]
INFO: [VRFC 10-2458] undeclared symbol bramoutData_Rst_A, assumed default net type wire [/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/openhab_controls.autotb.v:270]
INFO: [VRFC 10-2458] undeclared symbol bramoutData_Rst_B, assumed default net type wire [/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/openhab_controls.autotb.v:277]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/AESL_autobram_inputData_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_inputData_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/AESL_autobram_outData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_outData
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/AESL_autobram_thresholds_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_thresholds_V
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.openhab_controls
Compiling module xil_defaultlib.AESL_autobram_inputData_V
Compiling module xil_defaultlib.AESL_autobram_thresholds_V
Compiling module xil_defaultlib.AESL_autobram_outData
Compiling module xil_defaultlib.apatb_openhab_controls_top
Compiling module work.glbl
Built simulation snapshot openhab_controls

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/xsim.dir/openhab_controls/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/xsim.dir/openhab_controls/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 24 11:02:15 2021. For additional details about this file, please refer to the WebTalk help file at /home/jaswanth/toolsEDA/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 24 11:02:15 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/openhab_controls/xsim_script.tcl
# xsim {openhab_controls} -autoloadwcfg -tclbatch {openhab_controls.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source openhab_controls.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "355000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 395 ns : File "/home/jaswanth/workspace/hls_ip/openhab_controls_bram/openhab_controls_bram/solution1/sim/verilog/openhab_controls.autotb.v" Line 353
## quit
INFO: [Common 17-206] Exiting xsim at Wed Mar 24 11:02:28 2021...
5.500000 
6.500000 

5.500000 
6.500000 

5.500000 
6.500000 

5.500000 
6.500000 

5.500000 
6.500000 

5.500000 
6.500000 

5.500000 
4.500000 

5.500000 
4.500000 

5.500000 
4.500000 

5.500000 
4.500000 

Value is 6.500000
5.500000 
 0 
 Value is 6.500000
5.500000 
 0 
 Value is 6.500000
5.500000 
 0 
 Value is 6.500000
5.500000 
 0 
 Value is 6.500000
5.500000 
 0 
 Value is 6.500000
5.500000 
 0 
 Value is 4.500000
5.500000 
 1 
 Value is 4.500000
5.500000 
 1 
 Value is 4.500000
5.500000 
 1 
 Value is 4.500000
5.500000 
 1 
 
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
