INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JFSR00/Vivado/Project_16/Project_16.srcs/sim_1/new/REG_N_bits_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_N_bits_tb
