Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 11 20:03:57 2023
| Host         : DESKTOP-ULAG8G7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_my_prj_accelerator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_my_prj_accelerator_0_0 (xilinx.com:hls:my_prj_accelerator:1.0) from (Rev. 2113334356) to (Rev. 2113334522)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 11 17:17:23 2023
| Host         : DESKTOP-ULAG8G7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_my_prj_accelerator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_my_prj_accelerator_0_0 (xilinx.com:hls:my_prj_accelerator:1.0) from (Rev. 2113334218) to (Rev. 2113334356)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 11 15:01:10 2023
| Host         : DESKTOP-ULAG8G7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_my_prj_accelerator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_my_prj_accelerator_0_0 (xilinx.com:hls:my_prj_accelerator:1.0) from (Rev. 2113333011) to (Rev. 2113334218)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 10 18:52:58 2023
| Host         : DESKTOP-ULAG8G7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_my_prj_accelerator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_my_prj_accelerator_0_0 (xilinx.com:hls:my_prj_accelerator:1.0) from (Rev. 2113332663) to (Rev. 2113333011)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 10 13:05:53 2023
| Host         : DESKTOP-ULAG8G7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_my_prj_accelerator_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_my_prj_accelerator_0_0 (xilinx.com:hls:my_prj_accelerator:1.0) from (Rev. 2113331433) to (Rev. 2113332663)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_my_prj_accelerator_0_0'. These changes may impact your design.


-Upgraded port 's_axi_control_ARADDR' width 5 differs from original width 6

-Upgraded port 's_axi_control_AWADDR' width 5 differs from original width 6







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  9 16:35:15 2023
| Host         : DESKTOP-ULAG8G7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_my_prj_accelerator_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_my_prj_accelerator_0_0 (xilinx.com:hls:my_prj_accelerator:1.0) from (Rev. 2113330268) to (Rev. 2113331433)

