Classic Timing Analyzer report for SCOMP_SRAM
Wed Apr 15 12:45:10 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_50'
  7. Clock Hold: 'clk_50'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 18.988 ns                        ; CHIP_EMULATOR:inst4|SRAM~238       ; SRAM_DQ[14]                    ; clk_50     ; --       ; 0            ;
; Clock Setup: 'clk_50'        ; N/A                                      ; None          ; 39.40 MHz ( period = 25.378 ns ) ; CHIP_EMULATOR:inst4|SRAM~494       ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; 0            ;
; Clock Hold: 'clk_50'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7] ; CHIP_EMULATOR:inst4|SRAM~231   ; clk_50     ; clk_50   ; 7750         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                ;            ;          ; 7750         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50'                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 39.40 MHz ( period = 25.378 ns )                    ; CHIP_EMULATOR:inst4|SRAM~494 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.323 ns                ;
; N/A                                     ; 39.57 MHz ( period = 25.274 ns )                    ; CHIP_EMULATOR:inst4|SRAM~494 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.272 ns                ;
; N/A                                     ; 39.95 MHz ( period = 25.034 ns )                    ; CHIP_EMULATOR:inst4|SRAM~63  ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.195 ns                ;
; N/A                                     ; 40.45 MHz ( period = 24.724 ns )                    ; CHIP_EMULATOR:inst4|SRAM~239 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.108 ns                ;
; N/A                                     ; 40.52 MHz ( period = 24.678 ns )                    ; CHIP_EMULATOR:inst4|SRAM~430 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.311 ns                ;
; N/A                                     ; 40.54 MHz ( period = 24.668 ns )                    ; CHIP_EMULATOR:inst4|SRAM~271 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.571 ns                ;
; N/A                                     ; 40.69 MHz ( period = 24.574 ns )                    ; CHIP_EMULATOR:inst4|SRAM~430 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.260 ns                ;
; N/A                                     ; 40.72 MHz ( period = 24.556 ns )                    ; CHIP_EMULATOR:inst4|SRAM~366 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.586 ns                ;
; N/A                                     ; 40.90 MHz ( period = 24.452 ns )                    ; CHIP_EMULATOR:inst4|SRAM~366 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.535 ns                ;
; N/A                                     ; 41.21 MHz ( period = 24.266 ns )                    ; CHIP_EMULATOR:inst4|SRAM~57  ; SCOMP:inst|AC[9]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.853 ns                ;
; N/A                                     ; 41.25 MHz ( period = 24.242 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.271 ns                ;
; N/A                                     ; 41.26 MHz ( period = 24.236 ns )                    ; CHIP_EMULATOR:inst4|SRAM~225 ; SCOMP:inst|AC[1]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.870 ns                ;
; N/A                                     ; 41.27 MHz ( period = 24.230 ns )                    ; CHIP_EMULATOR:inst4|SRAM~238 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 41.30 MHz ( period = 24.216 ns )                    ; CHIP_EMULATOR:inst4|SRAM~494 ; SRAM_CONTROLLER:inst7|DATA[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.743 ns                ;
; N/A                                     ; 41.40 MHz ( period = 24.154 ns )                    ; CHIP_EMULATOR:inst4|SRAM~15  ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 41.42 MHz ( period = 24.144 ns )                    ; CHIP_EMULATOR:inst4|SRAM~168 ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 6.206 ns                ;
; N/A                                     ; 41.43 MHz ( period = 24.138 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 41.45 MHz ( period = 24.126 ns )                    ; CHIP_EMULATOR:inst4|SRAM~238 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 41.45 MHz ( period = 24.126 ns )                    ; CHIP_EMULATOR:inst4|SRAM~57  ; SRAM_CONTROLLER:inst7|DATA[9]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 41.46 MHz ( period = 24.118 ns )                    ; CHIP_EMULATOR:inst4|SRAM~138 ; SRAM_CONTROLLER:inst7|ADDR[10] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 41.55 MHz ( period = 24.068 ns )                    ; CHIP_EMULATOR:inst4|SRAM~136 ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.897 ns                ;
; N/A                                     ; 41.63 MHz ( period = 24.022 ns )                    ; CHIP_EMULATOR:inst4|SRAM~63  ; SCOMP:inst|AC[15]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.692 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.994 ns )                    ; CHIP_EMULATOR:inst4|SRAM~302 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 41.69 MHz ( period = 23.988 ns )                    ; CHIP_EMULATOR:inst4|SRAM~237 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.623 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.902 ns )                    ; CHIP_EMULATOR:inst4|SRAM~429 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 41.86 MHz ( period = 23.890 ns )                    ; CHIP_EMULATOR:inst4|SRAM~302 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 41.89 MHz ( period = 23.874 ns )                    ; CHIP_EMULATOR:inst4|SRAM~142 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 41.92 MHz ( period = 23.854 ns )                    ; CHIP_EMULATOR:inst4|SRAM~225 ; SRAM_CONTROLLER:inst7|ADDR[1]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.680 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.816 ns )                    ; CHIP_EMULATOR:inst4|SRAM~172 ; SCOMP:inst|AC[12]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.958 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.814 ns )                    ; CHIP_EMULATOR:inst4|SRAM~415 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.051 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.812 ns )                    ; CHIP_EMULATOR:inst4|SRAM~233 ; SCOMP:inst|AC[9]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.694 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.808 ns )                    ; CHIP_EMULATOR:inst4|SRAM~170 ; SRAM_CONTROLLER:inst7|ADDR[10] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 42.07 MHz ( period = 23.770 ns )                    ; CHIP_EMULATOR:inst4|SRAM~142 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.911 ns                ;
; N/A                                     ; 42.09 MHz ( period = 23.756 ns )                    ; CHIP_EMULATOR:inst4|SRAM~491 ; SCOMP:inst|AC[11]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 42.14 MHz ( period = 23.728 ns )                    ; CHIP_EMULATOR:inst4|SRAM~138 ; SCOMP:inst|AC[10]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 42.17 MHz ( period = 23.712 ns )                    ; CHIP_EMULATOR:inst4|SRAM~239 ; SCOMP:inst|AC[15]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 42.18 MHz ( period = 23.706 ns )                    ; CHIP_EMULATOR:inst4|SRAM~360 ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 42.20 MHz ( period = 23.694 ns )                    ; CHIP_EMULATOR:inst4|SRAM~495 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.331 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.672 ns )                    ; CHIP_EMULATOR:inst4|SRAM~218 ; SRAM_CONTROLLER:inst7|ADDR[10] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.085 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.672 ns )                    ; CHIP_EMULATOR:inst4|SRAM~233 ; SRAM_CONTROLLER:inst7|DATA[9]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.623 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.656 ns )                    ; CHIP_EMULATOR:inst4|SRAM~271 ; SCOMP:inst|AC[15]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.068 ns                ;
; N/A                                     ; 42.29 MHz ( period = 23.644 ns )                    ; CHIP_EMULATOR:inst4|SRAM~54  ; SRAM_CONTROLLER:inst7|DATA[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.374 ns                ;
; N/A                                     ; 42.31 MHz ( period = 23.636 ns )                    ; CHIP_EMULATOR:inst4|SRAM~270 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.239 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.630 ns )                    ; CHIP_EMULATOR:inst4|SRAM~397 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.270 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.592 ns )                    ; CHIP_EMULATOR:inst4|SRAM~486 ; SRAM_CONTROLLER:inst7|DATA[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.590 ns )                    ; CHIP_EMULATOR:inst4|SRAM~313 ; SCOMP:inst|AC[9]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 42.42 MHz ( period = 23.572 ns )                    ; CHIP_EMULATOR:inst4|SRAM~319 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 42.47 MHz ( period = 23.546 ns )                    ; CHIP_EMULATOR:inst4|SRAM~316 ; SCOMP:inst|AC[12]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.869 ns                ;
; N/A                                     ; 42.50 MHz ( period = 23.532 ns )                    ; CHIP_EMULATOR:inst4|SRAM~270 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.188 ns                ;
; N/A                                     ; 42.52 MHz ( period = 23.516 ns )                    ; CHIP_EMULATOR:inst4|SRAM~430 ; SRAM_CONTROLLER:inst7|DATA[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.731 ns                ;
; N/A                                     ; 42.54 MHz ( period = 23.508 ns )                    ; CHIP_EMULATOR:inst4|SRAM~140 ; SCOMP:inst|AC[12]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.684 ns                ;
; N/A                                     ; 42.55 MHz ( period = 23.504 ns )                    ; CHIP_EMULATOR:inst4|SRAM~351 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.169 ns                ;
; N/A                                     ; 42.59 MHz ( period = 23.480 ns )                    ; CHIP_EMULATOR:inst4|SRAM~412 ; SCOMP:inst|AC[12]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.877 ns                ;
; N/A                                     ; 42.61 MHz ( period = 23.468 ns )                    ; CHIP_EMULATOR:inst4|SRAM~488 ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 42.62 MHz ( period = 23.464 ns )                    ; CHIP_EMULATOR:inst4|SRAM~428 ; SCOMP:inst|AC[12]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.856 ns                ;
; N/A                                     ; 42.64 MHz ( period = 23.450 ns )                    ; CHIP_EMULATOR:inst4|SRAM~313 ; SRAM_CONTROLLER:inst7|DATA[9]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.823 ns                ;
; N/A                                     ; 42.68 MHz ( period = 23.430 ns )                    ; CHIP_EMULATOR:inst4|SRAM~31  ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.653 ns                ;
; N/A                                     ; 42.70 MHz ( period = 23.418 ns )                    ; CHIP_EMULATOR:inst4|SRAM~170 ; SCOMP:inst|AC[10]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.884 ns                ;
; N/A                                     ; 42.72 MHz ( period = 23.408 ns )                    ; CHIP_EMULATOR:inst4|SRAM~214 ; SRAM_CONTROLLER:inst7|DATA[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 42.75 MHz ( period = 23.394 ns )                    ; CHIP_EMULATOR:inst4|SRAM~366 ; SRAM_CONTROLLER:inst7|DATA[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 42.76 MHz ( period = 23.384 ns )                    ; CHIP_EMULATOR:inst4|SRAM~53  ; SCOMP:inst|AC[5]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.384 ns                ;
; N/A                                     ; 42.78 MHz ( period = 23.378 ns )                    ; CHIP_EMULATOR:inst4|SRAM~52  ; SCOMP:inst|AC[4]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 42.78 MHz ( period = 23.376 ns )                    ; CHIP_EMULATOR:inst4|SRAM~4   ; SCOMP:inst|AC[4]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.956 ns                ;
; N/A                                     ; 42.79 MHz ( period = 23.368 ns )                    ; CHIP_EMULATOR:inst4|SRAM~227 ; SRAM_CONTROLLER:inst7|DATA[3]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.463 ns                ;
; N/A                                     ; 42.80 MHz ( period = 23.366 ns )                    ; CHIP_EMULATOR:inst4|SRAM~269 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.967 ns                ;
; N/A                                     ; 42.80 MHz ( period = 23.362 ns )                    ; CHIP_EMULATOR:inst4|SRAM~262 ; SRAM_CONTROLLER:inst7|DATA[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 6.538 ns                ;
; N/A                                     ; 42.82 MHz ( period = 23.352 ns )                    ; CHIP_EMULATOR:inst4|SRAM~47  ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.497 ns                ;
; N/A                                     ; 42.86 MHz ( period = 23.334 ns )                    ; CHIP_EMULATOR:inst4|SRAM~492 ; SCOMP:inst|AC[12]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.242 ns                ;
; N/A                                     ; 42.86 MHz ( period = 23.332 ns )                    ; CHIP_EMULATOR:inst4|SRAM~237 ; SRAM_CONTROLLER:inst7|DATA[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 42.86 MHz ( period = 23.330 ns )                    ; CHIP_EMULATOR:inst4|SRAM~431 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.649 ns                ;
; N/A                                     ; 42.87 MHz ( period = 23.328 ns )                    ; CHIP_EMULATOR:inst4|SRAM~408 ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.816 ns                ;
; N/A                                     ; 42.87 MHz ( period = 23.328 ns )                    ; CHIP_EMULATOR:inst4|SRAM~3   ; SRAM_CONTROLLER:inst7|DATA[3]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.936 ns                ;
; N/A                                     ; 42.90 MHz ( period = 23.312 ns )                    ; CHIP_EMULATOR:inst4|SRAM~406 ; SRAM_CONTROLLER:inst7|DATA[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.745 ns                ;
; N/A                                     ; 42.90 MHz ( period = 23.312 ns )                    ; CHIP_EMULATOR:inst4|SRAM~266 ; SRAM_CONTROLLER:inst7|ADDR[10] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.304 ns                ;
; N/A                                     ; 42.94 MHz ( period = 23.286 ns )                    ; CHIP_EMULATOR:inst4|SRAM~79  ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.461 ns                ;
; N/A                                     ; 42.95 MHz ( period = 23.284 ns )                    ; CHIP_EMULATOR:inst4|SRAM~318 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 42.95 MHz ( period = 23.282 ns )                    ; CHIP_EMULATOR:inst4|SRAM~218 ; SCOMP:inst|AC[10]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.274 ns )                    ; CHIP_EMULATOR:inst4|SRAM~54  ; SCOMP:inst|AC[6]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.270 ns )                    ; CHIP_EMULATOR:inst4|SRAM~174 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 42.98 MHz ( period = 23.266 ns )                    ; CHIP_EMULATOR:inst4|SRAM~236 ; SCOMP:inst|AC[12]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.252 ns                ;
; N/A                                     ; 43.01 MHz ( period = 23.248 ns )                    ; CHIP_EMULATOR:inst4|SRAM~1   ; SCOMP:inst|AC[1]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.928 ns                ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; CHIP_EMULATOR:inst4|SRAM~429 ; SRAM_CONTROLLER:inst7|DATA[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.607 ns                ;
; N/A                                     ; 43.03 MHz ( period = 23.240 ns )                    ; CHIP_EMULATOR:inst4|SRAM~168 ; SRAM_CONTROLLER:inst7|ADDR[8]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 43.03 MHz ( period = 23.240 ns )                    ; CHIP_EMULATOR:inst4|SRAM~446 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.946 ns                ;
; N/A                                     ; 43.04 MHz ( period = 23.234 ns )                    ; CHIP_EMULATOR:inst4|SRAM~63  ; SRAM_CONTROLLER:inst7|DATA[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.226 ns )                    ; CHIP_EMULATOR:inst4|SRAM~364 ; SCOMP:inst|AC[12]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.917 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.222 ns )                    ; CHIP_EMULATOR:inst4|SRAM~486 ; SCOMP:inst|AC[6]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.207 ns                ;
; N/A                                     ; 43.07 MHz ( period = 23.220 ns )                    ; CHIP_EMULATOR:inst4|SRAM~166 ; SRAM_CONTROLLER:inst7|DATA[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 43.09 MHz ( period = 23.206 ns )                    ; CHIP_EMULATOR:inst4|SRAM~491 ; SRAM_CONTROLLER:inst7|ADDR[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.226 ns                ;
; N/A                                     ; 43.11 MHz ( period = 23.196 ns )                    ; CHIP_EMULATOR:inst4|SRAM~227 ; SCOMP:inst|AC[3]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 43.12 MHz ( period = 23.190 ns )                    ; CHIP_EMULATOR:inst4|SRAM~256 ; SRAM_CONTROLLER:inst7|ADDR[0]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 43.13 MHz ( period = 23.186 ns )                    ; CHIP_EMULATOR:inst4|SRAM~265 ; SCOMP:inst|AC[9]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 43.14 MHz ( period = 23.180 ns )                    ; CHIP_EMULATOR:inst4|SRAM~318 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 43.14 MHz ( period = 23.178 ns )                    ; CHIP_EMULATOR:inst4|SRAM~51  ; SRAM_CONTROLLER:inst7|DATA[3]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 43.15 MHz ( period = 23.174 ns )                    ; CHIP_EMULATOR:inst4|SRAM~267 ; SCOMP:inst|AC[11]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.063 ns                ;
; N/A                                     ; 43.15 MHz ( period = 23.174 ns )                    ; CHIP_EMULATOR:inst4|SRAM~152 ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.746 ns                ;
; N/A                                     ; 43.16 MHz ( period = 23.170 ns )                    ; CHIP_EMULATOR:inst4|SRAM~72  ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 6.307 ns                ;
; N/A                                     ; 43.17 MHz ( period = 23.166 ns )                    ; CHIP_EMULATOR:inst4|SRAM~174 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.636 ns                ;
; N/A                                     ; 43.17 MHz ( period = 23.164 ns )                    ; CHIP_EMULATOR:inst4|SRAM~136 ; SRAM_CONTROLLER:inst7|ADDR[8]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.447 ns                ;
; N/A                                     ; 43.17 MHz ( period = 23.164 ns )                    ; CHIP_EMULATOR:inst4|SRAM~207 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.755 ns                ;
; N/A                                     ; 43.17 MHz ( period = 23.162 ns )                    ; CHIP_EMULATOR:inst4|SRAM~350 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.985 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.156 ns )                    ; CHIP_EMULATOR:inst4|SRAM~3   ; SCOMP:inst|AC[3]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.853 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.156 ns )                    ; CHIP_EMULATOR:inst4|SRAM~111 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.336 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.152 ns )                    ; CHIP_EMULATOR:inst4|SRAM~210 ; SCOMP:inst|AC[2]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.146 ns )                    ; CHIP_EMULATOR:inst4|SRAM~256 ; SCOMP:inst|AC[0]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.956 ns                ;
; N/A                                     ; 43.21 MHz ( period = 23.142 ns )                    ; CHIP_EMULATOR:inst4|SRAM~15  ; SCOMP:inst|AC[15]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 43.21 MHz ( period = 23.142 ns )                    ; CHIP_EMULATOR:inst4|SRAM~208 ; SRAM_CONTROLLER:inst7|ADDR[0]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.825 ns                ;
; N/A                                     ; 43.21 MHz ( period = 23.142 ns )                    ; CHIP_EMULATOR:inst4|SRAM~206 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 43.22 MHz ( period = 23.136 ns )                    ; CHIP_EMULATOR:inst4|SRAM~349 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.855 ns                ;
; N/A                                     ; 43.22 MHz ( period = 23.136 ns )                    ; CHIP_EMULATOR:inst4|SRAM~446 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 43.28 MHz ( period = 23.106 ns )                    ; CHIP_EMULATOR:inst4|SRAM~308 ; SCOMP:inst|AC[4]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.771 ns                ;
; N/A                                     ; 43.29 MHz ( period = 23.098 ns )                    ; CHIP_EMULATOR:inst4|SRAM~208 ; SCOMP:inst|AC[0]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 43.31 MHz ( period = 23.092 ns )                    ; CHIP_EMULATOR:inst4|SRAM~398 ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.845 ns                ;
; N/A                                     ; 43.31 MHz ( period = 23.090 ns )                    ; CHIP_EMULATOR:inst4|SRAM~53  ; SRAM_CONTROLLER:inst7|ADDR[5]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.240 ns                ;
; N/A                                     ; 43.32 MHz ( period = 23.082 ns )                    ; CHIP_EMULATOR:inst4|SRAM~263 ; SCOMP:inst|AC[7]               ; clk_50     ; clk_50   ; None                        ; None                      ; 6.185 ns                ;
; N/A                                     ; 43.33 MHz ( period = 23.080 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; SRAM_CONTROLLER:inst7|DATA[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 43.34 MHz ( period = 23.076 ns )                    ; CHIP_EMULATOR:inst4|SRAM~49  ; SCOMP:inst|AC[1]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 43.35 MHz ( period = 23.068 ns )                    ; CHIP_EMULATOR:inst4|SRAM~238 ; SRAM_CONTROLLER:inst7|DATA[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 43.35 MHz ( period = 23.066 ns )                    ; CHIP_EMULATOR:inst4|SRAM~257 ; SCOMP:inst|AC[1]               ; clk_50     ; clk_50   ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 43.36 MHz ( period = 23.064 ns )                    ; CHIP_EMULATOR:inst4|SRAM~205 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.857 ns                ;
; N/A                                     ; 43.37 MHz ( period = 23.060 ns )                    ; CHIP_EMULATOR:inst4|SRAM~66  ; SCOMP:inst|AC[2]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 43.37 MHz ( period = 23.058 ns )                    ; CHIP_EMULATOR:inst4|SRAM~350 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.934 ns                ;
; N/A                                     ; 43.37 MHz ( period = 23.058 ns )                    ; CHIP_EMULATOR:inst4|SRAM~300 ; SCOMP:inst|AC[12]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.395 ns                ;
; N/A                                     ; 43.37 MHz ( period = 23.058 ns )                    ; CHIP_EMULATOR:inst4|SRAM~416 ; SRAM_CONTROLLER:inst7|ADDR[0]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.490 ns                ;
; N/A                                     ; 43.38 MHz ( period = 23.054 ns )                    ; CHIP_EMULATOR:inst4|SRAM~57  ; SRAM_CONTROLLER:inst7|ADDR[9]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.246 ns                ;
; N/A                                     ; 43.38 MHz ( period = 23.054 ns )                    ; CHIP_EMULATOR:inst4|SRAM~225 ; SRAM_CONTROLLER:inst7|DATA[1]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 43.39 MHz ( period = 23.048 ns )                    ; CHIP_EMULATOR:inst4|SRAM~56  ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.242 ns                ;
; N/A                                     ; 43.39 MHz ( period = 23.046 ns )                    ; CHIP_EMULATOR:inst4|SRAM~265 ; SRAM_CONTROLLER:inst7|DATA[9]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.602 ns                ;
; N/A                                     ; 43.41 MHz ( period = 23.038 ns )                    ; CHIP_EMULATOR:inst4|SRAM~214 ; SCOMP:inst|AC[6]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.793 ns                ;
; N/A                                     ; 43.41 MHz ( period = 23.038 ns )                    ; CHIP_EMULATOR:inst4|SRAM~253 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.354 ns                ;
; N/A                                     ; 43.41 MHz ( period = 23.038 ns )                    ; CHIP_EMULATOR:inst4|SRAM~206 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; CHIP_EMULATOR:inst4|SRAM~411 ; SCOMP:inst|AC[11]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; CHIP_EMULATOR:inst4|SRAM~317 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 43.43 MHz ( period = 23.024 ns )                    ; CHIP_EMULATOR:inst4|SRAM~75  ; SCOMP:inst|AC[11]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 43.44 MHz ( period = 23.020 ns )                    ; CHIP_EMULATOR:inst4|SRAM~95  ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 43.45 MHz ( period = 23.014 ns )                    ; CHIP_EMULATOR:inst4|SRAM~416 ; SCOMP:inst|AC[0]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 43.45 MHz ( period = 23.014 ns )                    ; CHIP_EMULATOR:inst4|SRAM~129 ; SCOMP:inst|AC[1]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.369 ns                ;
; N/A                                     ; 43.47 MHz ( period = 23.006 ns )                    ; CHIP_EMULATOR:inst4|SRAM~51  ; SCOMP:inst|AC[3]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.192 ns                ;
; N/A                                     ; 43.47 MHz ( period = 23.004 ns )                    ; CHIP_EMULATOR:inst4|SRAM~97  ; SCOMP:inst|AC[1]               ; clk_50     ; clk_50   ; None                        ; None                      ; 6.437 ns                ;
; N/A                                     ; 43.49 MHz ( period = 22.992 ns )                    ; CHIP_EMULATOR:inst4|SRAM~262 ; SCOMP:inst|AC[6]               ; clk_50     ; clk_50   ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 43.50 MHz ( period = 22.988 ns )                    ; CHIP_EMULATOR:inst4|SRAM~398 ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.794 ns                ;
; N/A                                     ; 43.51 MHz ( period = 22.984 ns )                    ; CHIP_EMULATOR:inst4|SRAM~226 ; SCOMP:inst|AC[2]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 43.52 MHz ( period = 22.978 ns )                    ; CHIP_EMULATOR:inst4|SRAM~493 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.249 ns                ;
; N/A                                     ; 43.53 MHz ( period = 22.974 ns )                    ; CHIP_EMULATOR:inst4|SRAM~397 ; SRAM_CONTROLLER:inst7|DATA[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.940 ns                ;
; N/A                                     ; 43.55 MHz ( period = 22.964 ns )                    ; CHIP_EMULATOR:inst4|SRAM~285 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.132 ns                ;
; N/A                                     ; 43.56 MHz ( period = 22.956 ns )                    ; CHIP_EMULATOR:inst4|SRAM~172 ; SRAM_CONTROLLER:inst7|ADDR[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.524 ns                ;
; N/A                                     ; 43.57 MHz ( period = 22.952 ns )                    ; CHIP_EMULATOR:inst4|SRAM~9   ; SCOMP:inst|AC[9]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.746 ns                ;
; N/A                                     ; 43.58 MHz ( period = 22.946 ns )                    ; CHIP_EMULATOR:inst4|SRAM~82  ; SCOMP:inst|AC[2]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 43.58 MHz ( period = 22.944 ns )                    ; CHIP_EMULATOR:inst4|SRAM~314 ; SRAM_CONTROLLER:inst7|ADDR[10] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.485 ns                ;
; N/A                                     ; 43.59 MHz ( period = 22.942 ns )                    ; CHIP_EMULATOR:inst4|SRAM~406 ; SCOMP:inst|AC[6]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.556 ns                ;
; N/A                                     ; 43.60 MHz ( period = 22.936 ns )                    ; CHIP_EMULATOR:inst4|SRAM~484 ; SCOMP:inst|AC[4]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 43.61 MHz ( period = 22.930 ns )                    ; CHIP_EMULATOR:inst4|SRAM~216 ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.761 ns                ;
; N/A                                     ; 43.62 MHz ( period = 22.926 ns )                    ; CHIP_EMULATOR:inst4|SRAM~383 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.277 ns                ;
; N/A                                     ; 43.62 MHz ( period = 22.924 ns )                    ; CHIP_EMULATOR:inst4|SRAM~239 ; SRAM_CONTROLLER:inst7|DATA[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.211 ns                ;
; N/A                                     ; 43.63 MHz ( period = 22.922 ns )                    ; CHIP_EMULATOR:inst4|SRAM~266 ; SCOMP:inst|AC[10]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.111 ns                ;
; N/A                                     ; 43.63 MHz ( period = 22.918 ns )                    ; CHIP_EMULATOR:inst4|SRAM~48  ; SRAM_CONTROLLER:inst7|ADDR[0]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.151 ns                ;
; N/A                                     ; 43.66 MHz ( period = 22.902 ns )                    ; CHIP_EMULATOR:inst4|SRAM~143 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 43.68 MHz ( period = 22.892 ns )                    ; CHIP_EMULATOR:inst4|SRAM~155 ; SCOMP:inst|AC[11]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 43.71 MHz ( period = 22.878 ns )                    ; CHIP_EMULATOR:inst4|SRAM~41  ; SCOMP:inst|AC[9]               ; clk_50     ; clk_50   ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 43.71 MHz ( period = 22.876 ns )                    ; CHIP_EMULATOR:inst4|SRAM~127 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 43.72 MHz ( period = 22.874 ns )                    ; CHIP_EMULATOR:inst4|SRAM~48  ; SCOMP:inst|AC[0]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 43.73 MHz ( period = 22.870 ns )                    ; CHIP_EMULATOR:inst4|SRAM~164 ; SCOMP:inst|AC[4]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 43.73 MHz ( period = 22.868 ns )                    ; CHIP_EMULATOR:inst4|SRAM~271 ; SRAM_CONTROLLER:inst7|DATA[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.674 ns                ;
; N/A                                     ; 43.73 MHz ( period = 22.866 ns )                    ; CHIP_EMULATOR:inst4|SRAM~1   ; SRAM_CONTROLLER:inst7|ADDR[1]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 43.74 MHz ( period = 22.862 ns )                    ; CHIP_EMULATOR:inst4|SRAM~139 ; SCOMP:inst|AC[11]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.465 ns                ;
; N/A                                     ; 43.75 MHz ( period = 22.856 ns )                    ; CHIP_EMULATOR:inst4|SRAM~420 ; SCOMP:inst|AC[4]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 43.76 MHz ( period = 22.854 ns )                    ; CHIP_EMULATOR:inst4|SRAM~134 ; SRAM_CONTROLLER:inst7|DATA[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.465 ns                ;
; N/A                                     ; 43.76 MHz ( period = 22.850 ns )                    ; CHIP_EMULATOR:inst4|SRAM~166 ; SCOMP:inst|AC[6]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.473 ns                ;
; N/A                                     ; 43.77 MHz ( period = 22.848 ns )                    ; CHIP_EMULATOR:inst4|SRAM~88  ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 6.031 ns                ;
; N/A                                     ; 43.77 MHz ( period = 22.848 ns )                    ; CHIP_EMULATOR:inst4|SRAM~109 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.970 ns                ;
; N/A                                     ; 43.77 MHz ( period = 22.846 ns )                    ; CHIP_EMULATOR:inst4|SRAM~330 ; SRAM_CONTROLLER:inst7|ADDR[10] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.171 ns                ;
; N/A                                     ; 43.78 MHz ( period = 22.844 ns )                    ; CHIP_EMULATOR:inst4|SRAM~14  ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.664 ns                ;
; N/A                                     ; 43.78 MHz ( period = 22.842 ns )                    ; CHIP_EMULATOR:inst4|SRAM~135 ; SCOMP:inst|AC[7]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 43.79 MHz ( period = 22.836 ns )                    ; CHIP_EMULATOR:inst4|SRAM~362 ; SRAM_CONTROLLER:inst7|ADDR[10] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 43.80 MHz ( period = 22.832 ns )                    ; CHIP_EMULATOR:inst4|SRAM~333 ; SCOMP:inst|AC[13]              ; clk_50     ; clk_50   ; None                        ; None                      ; 6.465 ns                ;
; N/A                                     ; 43.80 MHz ( period = 22.832 ns )                    ; CHIP_EMULATOR:inst4|SRAM~302 ; SRAM_CONTROLLER:inst7|DATA[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 43.81 MHz ( period = 22.824 ns )                    ; CHIP_EMULATOR:inst4|SRAM~59  ; SCOMP:inst|AC[11]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 43.82 MHz ( period = 22.820 ns )                    ; CHIP_EMULATOR:inst4|SRAM~320 ; SRAM_CONTROLLER:inst7|ADDR[0]  ; clk_50     ; clk_50   ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 43.84 MHz ( period = 22.812 ns )                    ; CHIP_EMULATOR:inst4|SRAM~232 ; SCOMP:inst|AC[8]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 43.84 MHz ( period = 22.812 ns )                    ; CHIP_EMULATOR:inst4|SRAM~9   ; SRAM_CONTROLLER:inst7|DATA[9]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.675 ns                ;
; N/A                                     ; 43.84 MHz ( period = 22.810 ns )                    ; CHIP_EMULATOR:inst4|SRAM~46  ; SRAM_CONTROLLER:inst7|ADDR[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.589 ns                ;
; N/A                                     ; 43.85 MHz ( period = 22.806 ns )                    ; CHIP_EMULATOR:inst4|SRAM~481 ; SCOMP:inst|AC[1]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.802 ns )                    ; CHIP_EMULATOR:inst4|SRAM~415 ; SCOMP:inst|AC[15]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.548 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.802 ns )                    ; CHIP_EMULATOR:inst4|SRAM~360 ; SRAM_CONTROLLER:inst7|ADDR[8]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.693 ns                ;
; N/A                                     ; 43.89 MHz ( period = 22.784 ns )                    ; CHIP_EMULATOR:inst4|SRAM~261 ; SCOMP:inst|AC[5]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 43.90 MHz ( period = 22.778 ns )                    ; CHIP_EMULATOR:inst4|SRAM~485 ; SCOMP:inst|AC[5]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.024 ns                ;
; N/A                                     ; 43.91 MHz ( period = 22.776 ns )                    ; CHIP_EMULATOR:inst4|SRAM~320 ; SCOMP:inst|AC[0]               ; clk_50     ; clk_50   ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 43.92 MHz ( period = 22.768 ns )                    ; CHIP_EMULATOR:inst4|SRAM~480 ; SRAM_CONTROLLER:inst7|ADDR[0]  ; clk_50     ; clk_50   ; None                        ; None                      ; 4.982 ns                ;
; N/A                                     ; 43.94 MHz ( period = 22.756 ns )                    ; CHIP_EMULATOR:inst4|SRAM~363 ; SCOMP:inst|AC[11]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 43.94 MHz ( period = 22.756 ns )                    ; CHIP_EMULATOR:inst4|SRAM~230 ; SRAM_CONTROLLER:inst7|DATA[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 43.96 MHz ( period = 22.748 ns )                    ; CHIP_EMULATOR:inst4|SRAM~326 ; SRAM_CONTROLLER:inst7|DATA[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 43.96 MHz ( period = 22.748 ns )                    ; CHIP_EMULATOR:inst4|SRAM~399 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 43.96 MHz ( period = 22.746 ns )                    ; CHIP_EMULATOR:inst4|SRAM~241 ; SCOMP:inst|AC[1]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.214 ns                ;
; N/A                                     ; 43.98 MHz ( period = 22.740 ns )                    ; CHIP_EMULATOR:inst4|SRAM~14  ; SCOMP:inst|AC[14]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 43.98 MHz ( period = 22.738 ns )                    ; CHIP_EMULATOR:inst4|SRAM~287 ; SRAM_CONTROLLER:inst7|ADDR[15] ; clk_50     ; clk_50   ; None                        ; None                      ; 5.936 ns                ;
; N/A                                     ; 43.98 MHz ( period = 22.738 ns )                    ; CHIP_EMULATOR:inst4|SRAM~41  ; SRAM_CONTROLLER:inst7|DATA[9]  ; clk_50     ; clk_50   ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 43.98 MHz ( period = 22.736 ns )                    ; CHIP_EMULATOR:inst4|SRAM~425 ; SCOMP:inst|AC[9]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 44.01 MHz ( period = 22.724 ns )                    ; CHIP_EMULATOR:inst4|SRAM~480 ; SCOMP:inst|AC[0]               ; clk_50     ; clk_50   ; None                        ; None                      ; 4.959 ns                ;
; N/A                                     ; 44.01 MHz ( period = 22.722 ns )                    ; CHIP_EMULATOR:inst4|SRAM~188 ; SCOMP:inst|AC[12]              ; clk_50     ; clk_50   ; None                        ; None                      ; 5.606 ns                ;
; N/A                                     ; 44.02 MHz ( period = 22.718 ns )                    ; CHIP_EMULATOR:inst4|SRAM~407 ; SCOMP:inst|AC[7]               ; clk_50     ; clk_50   ; None                        ; None                      ; 5.352 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_50'                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~231 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~132 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~484 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~245 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~247 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~228 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~52  ; clk_50     ; clk_50   ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~356 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~215 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~213 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~244 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~487 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~180 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~420 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~61  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~60  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~55  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~229 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~53  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~164 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~197 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~485 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~11  ; clk_50     ; clk_50   ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~132 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~388 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~484 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~404 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~260 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~292 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~148 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~100 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~228 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~4   ; clk_50     ; clk_50   ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~56  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~52  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~212 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~165 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~308 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~149 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~133 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~452 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[13]                      ; CHIP_EMULATOR:inst4|SRAM~61  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~356 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~45  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~60  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~196 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~423 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~251 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~39  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~20  ; clk_50     ; clk_50   ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~244 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~427 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[14]                 ; CHIP_EMULATOR:inst4|SRAM~30  ; clk_50     ; clk_50   ; None                       ; None                       ; 1.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~491 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~180 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~340 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~44  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~50  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~311 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~468 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~61  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~167 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~420 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~421 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~13  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~359 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~500 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~84  ; clk_50     ; clk_50   ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~12  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~116 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~357 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~436 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_OE_N                     ; CHIP_EMULATOR:inst4|SRAM~132 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~235 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~5   ; clk_50     ; clk_50   ; None                       ; None                       ; 2.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~7   ; clk_50     ; clk_50   ; None                       ; None                       ; 2.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~43  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[14]                 ; CHIP_EMULATOR:inst4|SRAM~238 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~503 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~60  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~405 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~36  ; clk_50     ; clk_50   ; None                       ; None                       ; 1.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_OE_N                     ; CHIP_EMULATOR:inst4|SRAM~484 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~372 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~471 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~324 ; clk_50     ; clk_50   ; None                       ; None                       ; 1.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~164 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~59  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~68  ; clk_50     ; clk_50   ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~87  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~276 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[14]                 ; CHIP_EMULATOR:inst4|SRAM~62  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~181 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~392 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~439 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~219 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_OE_N                     ; CHIP_EMULATOR:inst4|SRAM~228 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[4]                  ; CHIP_EMULATOR:inst4|SRAM~50  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~50  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~232 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_OE_N                     ; CHIP_EMULATOR:inst4|SRAM~52  ; clk_50     ; clk_50   ; None                       ; None                       ; 3.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~388 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~407 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[13]                      ; CHIP_EMULATOR:inst4|SRAM~45  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~264 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~404 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~183 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~341 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[2]                       ; CHIP_EMULATOR:inst4|SRAM~50  ; clk_50     ; clk_50   ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~11  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~260 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[14]                 ; CHIP_EMULATOR:inst4|SRAM~398 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~292 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~27  ; clk_50     ; clk_50   ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~148 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~203 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~128 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~100 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~245 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[14]                 ; CHIP_EMULATOR:inst4|SRAM~494 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~309 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[14]                 ; CHIP_EMULATOR:inst4|SRAM~462 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_OE_N                     ; CHIP_EMULATOR:inst4|SRAM~356 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~488 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~231 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~501 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~61  ; clk_50     ; clk_50   ; None                       ; None                       ; 3.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~119 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[14]                 ; CHIP_EMULATOR:inst4|SRAM~110 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~315 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~8   ; clk_50     ; clk_50   ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~492 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~4   ; clk_50     ; clk_50   ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~212 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[6]                       ; CHIP_EMULATOR:inst4|SRAM~134 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~28  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~308 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~56  ; clk_50     ; clk_50   ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~44  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~452 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~136 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~424 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~171 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~347 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~507 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_OE_N                     ; CHIP_EMULATOR:inst4|SRAM~244 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[14]                 ; CHIP_EMULATOR:inst4|SRAM~46  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~247 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[13]                      ; CHIP_EMULATOR:inst4|SRAM~13  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~139 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~45  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~279 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~134 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_OE_N                     ; CHIP_EMULATOR:inst4|SRAM~180 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~453 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~12  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~495 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~456 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~103 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~37  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[6]                       ; CHIP_EMULATOR:inst4|SRAM~54  ; clk_50     ; clk_50   ; None                       ; None                       ; 3.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~375 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[6]                       ; CHIP_EMULATOR:inst4|SRAM~358 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~71  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~196 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~134 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~363 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[12]                      ; CHIP_EMULATOR:inst4|SRAM~60  ; clk_50     ; clk_50   ; None                       ; None                       ; 3.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~85  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~437 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~469 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~168 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_OE_N                     ; CHIP_EMULATOR:inst4|SRAM~420 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[14]                 ; CHIP_EMULATOR:inst4|SRAM~254 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[4]                  ; CHIP_EMULATOR:inst4|SRAM~245 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~379 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~267 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~20  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~331 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~245 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~42  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~480 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~54  ; clk_50     ; clk_50   ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~358 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~493 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~29  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~135 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[14]                 ; CHIP_EMULATOR:inst4|SRAM~94  ; clk_50     ; clk_50   ; None                       ; None                       ; 2.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~213 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~408 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~443 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~248 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~54  ; clk_50     ; clk_50   ; None                       ; None                       ; 3.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~236 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~358 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~340 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~389 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~128 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~261 ; clk_50     ; clk_50   ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~231 ; clk_50     ; clk_50   ; None                       ; None                       ; 3.332 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                         ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 18.988 ns  ; CHIP_EMULATOR:inst4|SRAM~238 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.901 ns  ; CHIP_EMULATOR:inst4|SRAM~271 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.849 ns  ; CHIP_EMULATOR:inst4|SRAM~494 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.818 ns  ; CHIP_EMULATOR:inst4|SRAM~138 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.810 ns  ; CHIP_EMULATOR:inst4|SRAM~142 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.663 ns  ; CHIP_EMULATOR:inst4|SRAM~170 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.595 ns  ; CHIP_EMULATOR:inst4|SRAM~218 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.508 ns  ; CHIP_EMULATOR:inst4|SRAM~174 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.499 ns  ; CHIP_EMULATOR:inst4|SRAM~430 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.474 ns  ; CHIP_EMULATOR:inst4|SRAM~415 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.444 ns  ; CHIP_EMULATOR:inst4|SRAM~206 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.441 ns  ; CHIP_EMULATOR:inst4|SRAM~63  ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.438 ns  ; CHIP_EMULATOR:inst4|SRAM~366 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.414 ns  ; CHIP_EMULATOR:inst4|SRAM~495 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.353 ns  ; CHIP_EMULATOR:inst4|SRAM~319 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.319 ns  ; CHIP_EMULATOR:inst4|SRAM~351 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.295 ns  ; CHIP_EMULATOR:inst4|SRAM~14  ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.286 ns  ; CHIP_EMULATOR:inst4|SRAM~239 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.281 ns  ; CHIP_EMULATOR:inst4|SRAM~486 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.281 ns  ; CHIP_EMULATOR:inst4|SRAM~414 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.278 ns  ; CHIP_EMULATOR:inst4|SRAM~46  ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.232 ns  ; CHIP_EMULATOR:inst4|SRAM~431 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.202 ns  ; CHIP_EMULATOR:inst4|SRAM~62  ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.196 ns  ; CHIP_EMULATOR:inst4|SRAM~54  ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.193 ns  ; CHIP_EMULATOR:inst4|SRAM~190 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.166 ns  ; CHIP_EMULATOR:inst4|SRAM~262 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.157 ns  ; CHIP_EMULATOR:inst4|SRAM~302 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.141 ns  ; CHIP_EMULATOR:inst4|SRAM~406 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.125 ns  ; CHIP_EMULATOR:inst4|SRAM~266 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.120 ns  ; CHIP_EMULATOR:inst4|SRAM~254 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.115 ns  ; CHIP_EMULATOR:inst4|SRAM~222 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.078 ns  ; CHIP_EMULATOR:inst4|SRAM~214 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.064 ns  ; CHIP_EMULATOR:inst4|SRAM~90  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.061 ns  ; CHIP_EMULATOR:inst4|SRAM~57  ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.030 ns  ; CHIP_EMULATOR:inst4|SRAM~383 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.006 ns  ; CHIP_EMULATOR:inst4|SRAM~313 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.001 ns  ; CHIP_EMULATOR:inst4|SRAM~15  ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.991 ns  ; CHIP_EMULATOR:inst4|SRAM~158 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.984 ns  ; CHIP_EMULATOR:inst4|SRAM~166 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.978 ns  ; CHIP_EMULATOR:inst4|SRAM~270 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.941 ns  ; CHIP_EMULATOR:inst4|SRAM~314 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.941 ns  ; CHIP_EMULATOR:inst4|SRAM~399 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.940 ns  ; CHIP_EMULATOR:inst4|SRAM~74  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.936 ns  ; CHIP_EMULATOR:inst4|SRAM~287 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.893 ns  ; CHIP_EMULATOR:inst4|SRAM~256 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.892 ns  ; CHIP_EMULATOR:inst4|SRAM~330 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.887 ns  ; CHIP_EMULATOR:inst4|SRAM~362 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.859 ns  ; CHIP_EMULATOR:inst4|SRAM~326 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.853 ns  ; CHIP_EMULATOR:inst4|SRAM~78  ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.853 ns  ; CHIP_EMULATOR:inst4|SRAM~463 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.852 ns  ; CHIP_EMULATOR:inst4|SRAM~58  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.851 ns  ; CHIP_EMULATOR:inst4|SRAM~208 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.846 ns  ; CHIP_EMULATOR:inst4|SRAM~94  ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.834 ns  ; CHIP_EMULATOR:inst4|SRAM~233 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.827 ns  ; CHIP_EMULATOR:inst4|SRAM~416 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.804 ns  ; CHIP_EMULATOR:inst4|SRAM~265 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.802 ns  ; CHIP_EMULATOR:inst4|SRAM~318 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.801 ns  ; CHIP_EMULATOR:inst4|SRAM~134 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.796 ns  ; CHIP_EMULATOR:inst4|SRAM~110 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.795 ns  ; CHIP_EMULATOR:inst4|SRAM~410 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.780 ns  ; CHIP_EMULATOR:inst4|SRAM~446 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.752 ns  ; CHIP_EMULATOR:inst4|SRAM~230 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.741 ns  ; CHIP_EMULATOR:inst4|SRAM~350 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.739 ns  ; CHIP_EMULATOR:inst4|SRAM~48  ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.729 ns  ; CHIP_EMULATOR:inst4|SRAM~394 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.722 ns  ; CHIP_EMULATOR:inst4|SRAM~316 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.708 ns  ; CHIP_EMULATOR:inst4|SRAM~320 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.707 ns  ; CHIP_EMULATOR:inst4|SRAM~22  ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.706 ns  ; CHIP_EMULATOR:inst4|SRAM~398 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.689 ns  ; CHIP_EMULATOR:inst4|SRAM~412 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.682 ns  ; CHIP_EMULATOR:inst4|SRAM~480 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.681 ns  ; CHIP_EMULATOR:inst4|SRAM~428 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.666 ns  ; CHIP_EMULATOR:inst4|SRAM~202 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.657 ns  ; CHIP_EMULATOR:inst4|SRAM~335 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.648 ns  ; CHIP_EMULATOR:inst4|SRAM~422 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.639 ns  ; CHIP_EMULATOR:inst4|SRAM~31  ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.637 ns  ; CHIP_EMULATOR:inst4|SRAM~192 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.635 ns  ; CHIP_EMULATOR:inst4|SRAM~6   ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.616 ns  ; CHIP_EMULATOR:inst4|SRAM~492 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.612 ns  ; CHIP_EMULATOR:inst4|SRAM~490 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.610 ns  ; CHIP_EMULATOR:inst4|SRAM~447 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.609 ns  ; CHIP_EMULATOR:inst4|SRAM~26  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.602 ns  ; CHIP_EMULATOR:inst4|SRAM~42  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.600 ns  ; CHIP_EMULATOR:inst4|SRAM~47  ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.594 ns  ; CHIP_EMULATOR:inst4|SRAM~234 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.593 ns  ; CHIP_EMULATOR:inst4|SRAM~240 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.584 ns  ; CHIP_EMULATOR:inst4|SRAM~225 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.579 ns  ; CHIP_EMULATOR:inst4|SRAM~425 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.578 ns  ; CHIP_EMULATOR:inst4|SRAM~150 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.573 ns  ; CHIP_EMULATOR:inst4|SRAM~298 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.567 ns  ; CHIP_EMULATOR:inst4|SRAM~79  ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.564 ns  ; CHIP_EMULATOR:inst4|SRAM~448 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.563 ns  ; CHIP_EMULATOR:inst4|SRAM~442 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.562 ns  ; CHIP_EMULATOR:inst4|SRAM~364 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.562 ns  ; CHIP_EMULATOR:inst4|SRAM~479 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.550 ns  ; CHIP_EMULATOR:inst4|SRAM~172 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.545 ns  ; CHIP_EMULATOR:inst4|SRAM~224 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.541 ns  ; CHIP_EMULATOR:inst4|SRAM~393 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.517 ns  ; CHIP_EMULATOR:inst4|SRAM~250 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.506 ns  ; CHIP_EMULATOR:inst4|SRAM~384 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.506 ns  ; CHIP_EMULATOR:inst4|SRAM~207 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.502 ns  ; CHIP_EMULATOR:inst4|SRAM~111 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.500 ns  ; CHIP_EMULATOR:inst4|SRAM~96  ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.496 ns  ; CHIP_EMULATOR:inst4|SRAM~237 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.479 ns  ; CHIP_EMULATOR:inst4|SRAM~182 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.478 ns  ; CHIP_EMULATOR:inst4|SRAM~300 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.468 ns  ; CHIP_EMULATOR:inst4|SRAM~160 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.462 ns  ; CHIP_EMULATOR:inst4|SRAM~53  ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.455 ns  ; CHIP_EMULATOR:inst4|SRAM~64  ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.453 ns  ; CHIP_EMULATOR:inst4|SRAM~154 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.449 ns  ; CHIP_EMULATOR:inst4|SRAM~377 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.444 ns  ; CHIP_EMULATOR:inst4|SRAM~429 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.439 ns  ; CHIP_EMULATOR:inst4|SRAM~334 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.438 ns  ; CHIP_EMULATOR:inst4|SRAM~462 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.434 ns  ; CHIP_EMULATOR:inst4|SRAM~95  ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.433 ns  ; CHIP_EMULATOR:inst4|SRAM~367 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.404 ns  ; CHIP_EMULATOR:inst4|SRAM~9   ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.402 ns  ; CHIP_EMULATOR:inst4|SRAM~263 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.396 ns  ; CHIP_EMULATOR:inst4|SRAM~458 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.396 ns  ; CHIP_EMULATOR:inst4|SRAM~140 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.376 ns  ; CHIP_EMULATOR:inst4|SRAM~282 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.375 ns  ; CHIP_EMULATOR:inst4|SRAM~506 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.375 ns  ; CHIP_EMULATOR:inst4|SRAM~126 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.375 ns  ; CHIP_EMULATOR:inst4|SRAM~143 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.370 ns  ; CHIP_EMULATOR:inst4|SRAM~210 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.367 ns  ; CHIP_EMULATOR:inst4|SRAM~41  ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.362 ns  ; CHIP_EMULATOR:inst4|SRAM~127 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.358 ns  ; CHIP_EMULATOR:inst4|SRAM~489 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.357 ns  ; CHIP_EMULATOR:inst4|SRAM~135 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.357 ns  ; CHIP_EMULATOR:inst4|SRAM~511 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.352 ns  ; CHIP_EMULATOR:inst4|SRAM~286 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.346 ns  ; CHIP_EMULATOR:inst4|SRAM~454 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.331 ns  ; CHIP_EMULATOR:inst4|SRAM~310 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.327 ns  ; CHIP_EMULATOR:inst4|SRAM~198 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.324 ns  ; CHIP_EMULATOR:inst4|SRAM~66  ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.313 ns  ; CHIP_EMULATOR:inst4|SRAM~112 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.308 ns  ; CHIP_EMULATOR:inst4|SRAM~397 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.301 ns  ; CHIP_EMULATOR:inst4|SRAM~168 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.290 ns  ; CHIP_EMULATOR:inst4|SRAM~227 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.286 ns  ; CHIP_EMULATOR:inst4|SRAM~226 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.280 ns  ; CHIP_EMULATOR:inst4|SRAM~352 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.275 ns  ; CHIP_EMULATOR:inst4|SRAM~360 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.275 ns  ; CHIP_EMULATOR:inst4|SRAM~236 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.273 ns  ; CHIP_EMULATOR:inst4|SRAM~257 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.273 ns  ; CHIP_EMULATOR:inst4|SRAM~106 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.270 ns  ; CHIP_EMULATOR:inst4|SRAM~128 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.270 ns  ; CHIP_EMULATOR:inst4|SRAM~3   ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.267 ns  ; CHIP_EMULATOR:inst4|SRAM~82  ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.264 ns  ; CHIP_EMULATOR:inst4|SRAM~426 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.263 ns  ; CHIP_EMULATOR:inst4|SRAM~136 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.248 ns  ; CHIP_EMULATOR:inst4|SRAM~255 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.247 ns  ; CHIP_EMULATOR:inst4|SRAM~10  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.244 ns  ; CHIP_EMULATOR:inst4|SRAM~159 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.237 ns  ; CHIP_EMULATOR:inst4|SRAM~80  ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.220 ns  ; CHIP_EMULATOR:inst4|SRAM~407 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.218 ns  ; CHIP_EMULATOR:inst4|SRAM~38  ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.195 ns  ; CHIP_EMULATOR:inst4|SRAM~51  ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.193 ns  ; CHIP_EMULATOR:inst4|SRAM~105 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.187 ns  ; CHIP_EMULATOR:inst4|SRAM~7   ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.180 ns  ; CHIP_EMULATOR:inst4|SRAM~400 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.180 ns  ; CHIP_EMULATOR:inst4|SRAM~346 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.180 ns  ; CHIP_EMULATOR:inst4|SRAM~186 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.177 ns  ; CHIP_EMULATOR:inst4|SRAM~151 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.176 ns  ; CHIP_EMULATOR:inst4|SRAM~269 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.165 ns  ; CHIP_EMULATOR:inst4|SRAM~438 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.159 ns  ; CHIP_EMULATOR:inst4|SRAM~249 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.157 ns  ; CHIP_EMULATOR:inst4|SRAM~25  ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.156 ns  ; CHIP_EMULATOR:inst4|SRAM~488 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.143 ns  ; CHIP_EMULATOR:inst4|SRAM~481 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.120 ns  ; CHIP_EMULATOR:inst4|SRAM~478 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.118 ns  ; CHIP_EMULATOR:inst4|SRAM~409 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.110 ns  ; CHIP_EMULATOR:inst4|SRAM~345 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.093 ns  ; CHIP_EMULATOR:inst4|SRAM~217 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.090 ns  ; CHIP_EMULATOR:inst4|SRAM~1   ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.090 ns  ; CHIP_EMULATOR:inst4|SRAM~474 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.089 ns  ; CHIP_EMULATOR:inst4|SRAM~390 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.087 ns  ; CHIP_EMULATOR:inst4|SRAM~268 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.086 ns  ; CHIP_EMULATOR:inst4|SRAM~408 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.078 ns  ; CHIP_EMULATOR:inst4|SRAM~281 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.076 ns  ; CHIP_EMULATOR:inst4|SRAM~358 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.062 ns  ; CHIP_EMULATOR:inst4|SRAM~343 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.061 ns  ; CHIP_EMULATOR:inst4|SRAM~349 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.061 ns  ; CHIP_EMULATOR:inst4|SRAM~223 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.053 ns  ; CHIP_EMULATOR:inst4|SRAM~449 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.047 ns  ; CHIP_EMULATOR:inst4|SRAM~5   ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.045 ns  ; CHIP_EMULATOR:inst4|SRAM~337 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.044 ns  ; CHIP_EMULATOR:inst4|SRAM~39  ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.043 ns  ; CHIP_EMULATOR:inst4|SRAM~199 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.042 ns  ; CHIP_EMULATOR:inst4|SRAM~32  ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.036 ns  ; CHIP_EMULATOR:inst4|SRAM~162 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.034 ns  ; CHIP_EMULATOR:inst4|SRAM~205 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.031 ns  ; CHIP_EMULATOR:inst4|SRAM~332 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.029 ns  ; CHIP_EMULATOR:inst4|SRAM~284 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.021 ns  ; CHIP_EMULATOR:inst4|SRAM~253 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.013 ns  ; CHIP_EMULATOR:inst4|SRAM~201 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.011 ns  ; CHIP_EMULATOR:inst4|SRAM~441 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.007 ns  ; CHIP_EMULATOR:inst4|SRAM~317 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.004 ns  ; CHIP_EMULATOR:inst4|SRAM~49  ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.004 ns  ; CHIP_EMULATOR:inst4|SRAM~303 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.003 ns  ; CHIP_EMULATOR:inst4|SRAM~188 ; SRAM_DQ[12] ; clk_50     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 15 12:45:09 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~503" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~439" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~487" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~359" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~247" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~215" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~167" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~183" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~502" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~374" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~342" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~470" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~118" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~102" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~230" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~246" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~311" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~375" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~295" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~423" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~471" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~407" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~327" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~455" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~231" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~199" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~87" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~119" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~39" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~55" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~151" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~135" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~438" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~310" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~278" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~406" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~390" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~454" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~486" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~422" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~70" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~86" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~182" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~150" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~22" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~54" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~214" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~198" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~279" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~343" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~263" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~391" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~71" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~103" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~7" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~23" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~262" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~326" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~294" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~358" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~134" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~166" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~6" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~38" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~506" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~378" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~474" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~346" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~106" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~122" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~250" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~234" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~241" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~209" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~177" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~161" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~433" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~497" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~481" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~353" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~363" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~491" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~507" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~443" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~171" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~187" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~219" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~251" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~114" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~98" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~226" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~242" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~498" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~370" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~466" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~338" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~437" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~501" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~485" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~357" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~213" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~245" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~181" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~165" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~120" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~104" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~248" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~232" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~376" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~504" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~472" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~344" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~505" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~441" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~361" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~489" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~185" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~169" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~217" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~249" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~96" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~112" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~240" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~224" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~368" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~496" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~464" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~336" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~314" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~442" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~282" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~410" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~426" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~490" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~458" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~394" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~90" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~74" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~202" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~218" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~26" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~58" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~154" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~186" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~511" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~447" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~367" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~495" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~191" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~175" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~223" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~255" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~225" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~193" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~129" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~145" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~81" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~113" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~33" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~49" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~305" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~369" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~289" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~417" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~449" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~321" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~465" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~401" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~299" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~427" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~315" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~379" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~459" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~331" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~475" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~411" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~139" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~155" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~123" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~91" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~43" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~59" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~203" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~235" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~66" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~82" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~18" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~50" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~178" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~146" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~194" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~210" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~306" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~434" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~274" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~402" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~418" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~482" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~386" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~450" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~435" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~499" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~355" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~483" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~179" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~163" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~243" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~211" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~500" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~372" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~468" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~340" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~100" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~116" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~228" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~244" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~373" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~309" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~293" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~421" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~453" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~325" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~469" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~405" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~53" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~37" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~85" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~117" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~197" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~229" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~133" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~149" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~72" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~88" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~152" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~184" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~24" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~56" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~200" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~216" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~440" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~312" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~280" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~408" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~488" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~424" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~392" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~456" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~313" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~377" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~297" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~425" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~329" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~457" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~473" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~409" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~153" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~137" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~201" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~233" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~121" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~89" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~41" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~57" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~64" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~80" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~208" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~192" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~16" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~48" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~176" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~144" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~432" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~304" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~448" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~384" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~480" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~416" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~272" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~400" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~298" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~362" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~266" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~330" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~42" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~10" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~138" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~170" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~383" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~319" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~463" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~335" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~415" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~479" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~303" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~431" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~143" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~159" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~207" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~239" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~127" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~95" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~47" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~63" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~97" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~65" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~1" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~17" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~257" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~385" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~273" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~337" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~267" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~395" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~347" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~283" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~75" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~107" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~27" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~11" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~2" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~34" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~162" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~130" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~354" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~290" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~258" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~322" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~307" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~371" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~291" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~419" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~323" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~451" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~403" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~467" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~131" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~147" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~83" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~115" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~35" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~51" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~195" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~227" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~308" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~436" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~276" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~404" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~452" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~388" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~420" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~484" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~68" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~84" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~20" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~52" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~180" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~148" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~196" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~212" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~389" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~261" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~277" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~341" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~21" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~5" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~69" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~101" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~168" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~136" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~40" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~8" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~360" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~296" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~264" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~328" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~265" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~393" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~281" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~345" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~105" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~73" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~25" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~9" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~110" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~126" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~238" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~254" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~382" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~510" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~478" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~350" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~32" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~0" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~160" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~128" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~320" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~256" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~288" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~352" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~271" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~399" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~287" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~351" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~79" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~111" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~31" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~15" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~387" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~259" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~339" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~275" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~67" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~99" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~3" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~19" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~324" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~260" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~356" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~292" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~4" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~36" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~132" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~164" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~78" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~94" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~190" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~158" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~30" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~62" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~206" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~222" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~446" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~318" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~286" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~414" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~398" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~462" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~430" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~494" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~189" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~173" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~221" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~253" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~445" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~509" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~365" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~493" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~142" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~174" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~46" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~14" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~270" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~334" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~302" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~366" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~108" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~124" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~236" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~252" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~508" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~380" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~476" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~348" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~141" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~157" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~93" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~125" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~45" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~61" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~205" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~237" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~317" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~381" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~333" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~461" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~477" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~413" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~429" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~301" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~92" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~76" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~188" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~156" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~28" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~60" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~204" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~220" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~316" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~444" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~284" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~412" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~428" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~492" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~460" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~396" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~109" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~77" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~13" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~29" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~397" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~269" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~285" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~349" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~172" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~140" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~44" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~12" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~300" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~364" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~332" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~268" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50" is an undefined clock
Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "rtl~10" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~842" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~836" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~841" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~838" as buffer
    Info: Detected gated clock "rtl~2" as buffer
    Info: Detected gated clock "rtl~1" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~833" as buffer
    Info: Detected gated clock "rtl~11" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~834" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~837" as buffer
    Info: Detected gated clock "rtl~14" as buffer
    Info: Detected gated clock "rtl~26" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~843" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~840" as buffer
    Info: Detected gated clock "rtl~20" as buffer
    Info: Detected gated clock "rtl~17" as buffer
    Info: Detected gated clock "rtl~18" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~835" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~846" as buffer
    Info: Detected gated clock "rtl~13" as buffer
    Info: Detected gated clock "rtl~9" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~832" as buffer
    Info: Detected gated clock "rtl~6" as buffer
    Info: Detected gated clock "rtl~25" as buffer
    Info: Detected gated clock "rtl~22" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~839" as buffer
    Info: Detected gated clock "rtl~21" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~845" as buffer
    Info: Detected gated clock "rtl~0" as buffer
    Info: Detected gated clock "rtl~8" as buffer
    Info: Detected gated clock "rtl~4" as buffer
    Info: Detected gated clock "rtl~12" as buffer
    Info: Detected gated clock "rtl~15" as buffer
    Info: Detected gated clock "rtl~27" as buffer
    Info: Detected gated clock "rtl~24" as buffer
    Info: Detected gated clock "rtl~16" as buffer
    Info: Detected gated clock "rtl~19" as buffer
    Info: Detected gated clock "rtl~30" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~844" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~847" as buffer
    Info: Detected gated clock "rtl~5" as buffer
    Info: Detected gated clock "rtl~7" as buffer
    Info: Detected gated clock "rtl~23" as buffer
    Info: Detected gated clock "rtl~29" as buffer
    Info: Detected gated clock "rtl~3" as buffer
    Info: Detected gated clock "rtl~28" as buffer
    Info: Detected gated clock "rtl~31" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_ADDR[2]" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_ADDR[0]" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_ADDR[3]" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_ADDR[1]" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_ADDR[4]" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_WE_N" as buffer
Info: Clock "clk_50" has Internal fmax of 39.4 MHz between source register "CHIP_EMULATOR:inst4|SRAM~494" and destination register "SRAM_CONTROLLER:inst7|ADDR[14]" (period= 25.378 ns)
    Info: + Longest register to register delay is 6.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~494'
        Info: 2: + IC(0.457 ns) + CELL(0.271 ns) = 0.728 ns; Loc. = LCCOMB_X35_Y21_N26; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~535'
        Info: 3: + IC(0.986 ns) + CELL(0.150 ns) = 1.864 ns; Loc. = LCCOMB_X31_Y19_N8; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~538'
        Info: 4: + IC(0.738 ns) + CELL(0.150 ns) = 2.752 ns; Loc. = LCCOMB_X32_Y21_N2; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~541'
        Info: 5: + IC(0.985 ns) + CELL(0.150 ns) = 3.887 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|DATA[14]~27'
        Info: 6: + IC(0.448 ns) + CELL(0.149 ns) = 4.484 ns; Loc. = LCCOMB_X29_Y19_N4; Fanout = 33; COMB Node = 'CHIP_EMULATOR:inst4|DATA[14]~85'
        Info: 7: + IC(1.025 ns) + CELL(0.150 ns) = 5.659 ns; Loc. = LCCOMB_X25_Y21_N24; Fanout = 3; COMB Node = 'SCOMP:inst|lpm_bustri:IO_BUS|dout[14]~1'
        Info: 8: + IC(0.431 ns) + CELL(0.149 ns) = 6.239 ns; Loc. = LCCOMB_X24_Y21_N22; Fanout = 1; COMB Node = 'SRAM_CONTROLLER:inst7|ADDR[14]~feeder'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 6.323 ns; Loc. = LCFF_X24_Y21_N23; Fanout = 1; REG Node = 'SRAM_CONTROLLER:inst7|ADDR[14]'
        Info: Total cell delay = 1.253 ns ( 19.82 % )
        Info: Total interconnect delay = 5.070 ns ( 80.18 % )
    Info: - Smallest clock skew is -6.402 ns
        Info: + Shortest clock path from clock "clk_50" to destination register is 2.688 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 369; COMB Node = 'clk_50~clkctrl'
            Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X24_Y21_N23; Fanout = 1; REG Node = 'SRAM_CONTROLLER:inst7|ADDR[14]'
            Info: Total cell delay = 1.536 ns ( 57.14 % )
            Info: Total interconnect delay = 1.152 ns ( 42.86 % )
        Info: - Longest clock path from clock "clk_50" to source register is 9.090 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk_50'
            Info: 2: + IC(1.526 ns) + CELL(0.787 ns) = 3.312 ns; Loc. = LCFF_X30_Y19_N25; Fanout = 138; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_ADDR[2]'
            Info: 3: + IC(0.814 ns) + CELL(0.413 ns) = 4.539 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~835'
            Info: 4: + IC(0.726 ns) + CELL(0.408 ns) = 5.673 ns; Loc. = LCCOMB_X28_Y19_N0; Fanout = 1; COMB Node = 'rtl~19'
            Info: 5: + IC(1.806 ns) + CELL(0.000 ns) = 7.479 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'rtl~19clkctrl'
            Info: 6: + IC(1.336 ns) + CELL(0.275 ns) = 9.090 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~494'
            Info: Total cell delay = 2.882 ns ( 31.71 % )
            Info: Total interconnect delay = 6.208 ns ( 68.29 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "SRAM_CONTROLLER:inst7|SRAM_ADDR[7]" and destination pin or register "CHIP_EMULATOR:inst4|SRAM~231" for clock "clk_50" (Hold time is 4.307 ns)
    Info: + Largest clock skew is 6.303 ns
        Info: + Longest clock path from clock "clk_50" to destination register is 8.996 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk_50'
            Info: 2: + IC(1.526 ns) + CELL(0.787 ns) = 3.312 ns; Loc. = LCFF_X30_Y19_N25; Fanout = 138; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_ADDR[2]'
            Info: 3: + IC(0.814 ns) + CELL(0.413 ns) = 4.539 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~835'
            Info: 4: + IC(0.710 ns) + CELL(0.275 ns) = 5.524 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 1; COMB Node = 'rtl~13'
            Info: 5: + IC(1.949 ns) + CELL(0.000 ns) = 7.473 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'rtl~13clkctrl'
            Info: 6: + IC(1.373 ns) + CELL(0.150 ns) = 8.996 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~231'
            Info: Total cell delay = 2.624 ns ( 29.17 % )
            Info: Total interconnect delay = 6.372 ns ( 70.83 % )
        Info: - Shortest clock path from clock "clk_50" to source register is 2.693 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 369; COMB Node = 'clk_50~clkctrl'
            Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X29_Y16_N9; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_ADDR[7]'
            Info: Total cell delay = 1.536 ns ( 57.04 % )
            Info: Total interconnect delay = 1.157 ns ( 42.96 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.746 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N9; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_ADDR[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X29_Y16_N8; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|DATA[7]~57'
        Info: 3: + IC(0.261 ns) + CELL(0.420 ns) = 1.004 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 33; COMB Node = 'CHIP_EMULATOR:inst4|DATA[7]~92'
        Info: 4: + IC(0.304 ns) + CELL(0.438 ns) = 1.746 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~231'
        Info: Total cell delay = 1.181 ns ( 67.64 % )
        Info: Total interconnect delay = 0.565 ns ( 32.36 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk_50" to destination pin "SRAM_DQ[14]" through register "CHIP_EMULATOR:inst4|SRAM~238" is 18.988 ns
    Info: + Longest clock path from clock "clk_50" to source register is 9.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk_50'
        Info: 2: + IC(1.526 ns) + CELL(0.787 ns) = 3.312 ns; Loc. = LCFF_X30_Y19_N25; Fanout = 138; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_ADDR[2]'
        Info: 3: + IC(0.814 ns) + CELL(0.413 ns) = 4.539 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~835'
        Info: 4: + IC(0.710 ns) + CELL(0.275 ns) = 5.524 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 1; COMB Node = 'rtl~13'
        Info: 5: + IC(1.949 ns) + CELL(0.000 ns) = 7.473 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'rtl~13clkctrl'
        Info: 6: + IC(1.354 ns) + CELL(0.275 ns) = 9.102 ns; Loc. = LCCOMB_X28_Y14_N26; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~238'
        Info: Total cell delay = 2.749 ns ( 30.20 % )
        Info: Total interconnect delay = 6.353 ns ( 69.80 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 9.886 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y14_N26; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~238'
        Info: 2: + IC(0.664 ns) + CELL(0.420 ns) = 1.084 ns; Loc. = LCCOMB_X30_Y14_N22; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~550'
        Info: 3: + IC(1.587 ns) + CELL(0.150 ns) = 2.821 ns; Loc. = LCCOMB_X29_Y19_N26; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~551'
        Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 3.211 ns; Loc. = LCCOMB_X29_Y19_N18; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|DATA[14]~28'
        Info: 5: + IC(1.333 ns) + CELL(0.149 ns) = 4.693 ns; Loc. = LCCOMB_X28_Y19_N8; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|DATA[14]~30'
        Info: 6: + IC(2.571 ns) + CELL(2.622 ns) = 9.886 ns; Loc. = PIN_L10; Fanout = 0; PIN Node = 'SRAM_DQ[14]'
        Info: Total cell delay = 3.491 ns ( 35.31 % )
        Info: Total interconnect delay = 6.395 ns ( 64.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 516 warnings
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Wed Apr 15 12:45:10 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


