$date
	Mon Nov  5 17:48:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pump_ctrl_tb $end
$var wire 1 ! P $end
$var reg 1 " B1 $end
$var reg 1 # B2 $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module test_module $end
$var wire 1 " B1 $end
$var wire 1 # B2 $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & next_state $end
$var reg 1 ' curr_state $end
$var reg 1 ! use_pump $end
$scope function fsm_function $end
$var reg 1 ( B1 $end
$var reg 1 ) B2 $end
$var reg 1 * curr_state $end
$var reg 1 + fsm_function $end
$upscope $end
$scope begin FSM_SEQ $end
$upscope $end
$scope begin OUTPUT_LOGIC $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
x*
0)
0(
x'
0&
1%
0$
0#
0"
x!
$end
#1
0*
0!
0'
#4
1(
1"
#5
1$
#6
0%
#7
1!
#10
0$
#14
1&
1+
1)
0(
1#
0"
#15
1$
#16
1*
1'
0&
0+
0)
1(
0#
1"
#17
0!
#20
0$
#24
1&
1+
1)
0(
1#
0"
#25
1$
#30
0$
#35
1$
#40
0$
#44
1(
1"
#45
1$
#47
1%
#48
0&
0+
0*
0'
#50
0$
#55
1$
#57
0%
#58
1!
#60
0$
#64
0)
0#
#65
1$
#70
0$
#75
1$
#80
0$
#84
0(
0"
#85
1$
#90
0$
#94
1)
1(
1#
1"
#95
1$
#100
0$
#104
0)
0#
#105
1$
#110
0$
#114
1&
1+
1)
0(
1#
0"
#115
1$
#116
1*
1'
#117
0!
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
