################################################################################
#                            DONOT REMOVE THIS FILE
# Unified simulation database file for selected simulation model for IP
#
# File: ssm.db (Sun May 19 15:46:53 2024)
#
# This file is generated by the unified simulation automation and contains the
# selected simulation model information for the IP/BD instances.
#                            DONOT REMOVE THIS FILE
################################################################################
assignment_3_AND_gate_0_0,rtl
assignment_3_Falling_edge_detector_0_0,rtl
assignment_3_Rising_edge_detector_0_0,rtl
assignment_3_SPI_sub_0,rtl
assignment_3_clock_div_0_0,rtl
assignment_3_clock_div_0_1,rtl
assignment_3_latch_1_0_0,rtl
assignment_3_rx_mod_0_0,rtl
assignment_3_synchronizer_0_0,rtl
assignment_3_synchronizer_0_1,rtl
assignment_3_synchronizer_0_2,rtl
assignment_3_synchronizer_0_3,rtl
assignment_3_tx_mod_0_0,rtl
sub_spi_AND_gate_0_0,rtl
sub_spi_Falling_edge_detector_0_0,rtl
sub_spi_Rising_edge_detector_0_0,rtl
sub_spi_clock_div_0_0,rtl
sub_spi_fsm_template_0_0,rtl
sub_spi_latch_1_0_0,rtl
sub_spi_rx_mod_0_0,rtl
sub_spi_synchronizer_0_0,rtl
sub_spi_synchronizer_0_1,rtl
sub_spi_synchronizer_0_2,rtl
sub_spi_synchronizer_0_3,rtl
sub_spi_tx_mod_0_0,rtl
uart_loop_clock_div_0_0,rtl
uart_loop_rx_mod_0_0,rtl
uart_loop_synchronizer_0_0,rtl
uart_loop_tx_mod_0_0,rtl
uart_loop_uart_loop_mod_0_0,rtl
uart_loop_xlconstant_0_0,rtl
