{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "03", "@year": "2020", "@timestamp": "2020-01-03T11:15:36.000036-05:00", "@month": "01"}, "ait:date-sort": {"@day": "20", "@year": "2015", "@month": "10"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA/IT"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Joao", "preferred-name": {"ce:given-name": "Joao", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "@type": "auth", "ce:surname": "Silva", "@auid": "57212234933", "ce:indexed-name": "Silva J."}]}, {"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Computer Department"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip", "abstracts": "\u00a9 2015 IEEE.Zynq-7000 devices from Xilinx incorporate a dual-core processing unit running software, programmable logic that can be customized to implement different hardware circuits, and interfaces enabling interactions and data exchange between software and hardware components to be provided. Such devices permit complete solutions for embedded systems to be integrated on a chip. The paper compares different types of Zynq-based systems and studies communications between the processing unit and the programmable logic. Thorough evaluation of the available on-chip high-performance interfaces is done based on the results of numerous experiments. Two types of projects that are data sorters and popcount computations were chosen for particular assessments. We found that efficiency of software/hardware solutions depends on many mutually related factors such as the volume of processed data, applied parallelism, and involved high-performance ports. Concrete recommendations based on experiments and comparisons are given and discussed.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Communication overheads", "@xml:lang": "eng"}, {"$": "High-performance ports", "@xml:lang": "eng"}, {"$": "Programmable system-on-chip", "@xml:lang": "eng"}, {"$": "Software/hardware systems", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "Proceedings - 18th Euromicro Conference on Digital System Design, DSD 2015", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "345", "@last": "352"}}, "@type": "p", "isbn": {"$": "9781467380355", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confevent": {"confname": "18th Euromicro Conference on Digital System Design, DSD 2015", "confsponsors": {"confsponsor": [{"$": "INESC TEC"}, {"$": "Synopsys"}], "@complete": "n"}, "confnumber": "18", "confcatnumber": "E5625", "confseriestitle": "Euromicro Conference on Digital System Design", "conflocation": {"@country": "prt", "city": "Madeira"}, "confcode": "117072", "confdate": {"enddate": {"@day": "28", "@year": "2015", "@month": "08"}, "startdate": {"@day": "26", "@year": "2015", "@month": "08"}}}}}, "sourcetitle": "Proceedings - 18th Euromicro Conference on Digital System Design, DSD 2015", "publicationdate": {"month": "10", "year": "2015", "date-text": {"@xfab-added": "true", "$": "20 October 2015"}, "day": "20"}, "sourcetitle-abbrev": "Proc. - Euromicro Conf. Digit. Syst. Des., DSD", "@country": "usa", "issuetitle": "Proceedings - 18th Euromicro Conference on Digital System Design, DSD 2015", "publicationyear": {"@first": "2015"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "7302295", "@srcid": "21100775543"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "1710"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "961", "classification-description": "Systems Science"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2016 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "05", "@year": "2016", "@timestamp": "BST 13:37:14", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "608441270", "@idtype": "PUI"}, {"$": "645799261", "@idtype": "CAR-ID"}, {"$": "20160801969913", "@idtype": "CPX"}, {"$": "84983127575", "@idtype": "SCP"}, {"$": "84983127575", "@idtype": "SGR"}], "ce:doi": "10.1109/DSD.2015.45"}}, "tail": {"bibliography": {"@refcount": "20", "reference": [{"ref-fulltext": "Xilinx, Inc., Zynq-7000 All Programmable SoC Technical Reference Manual, 2014.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc", "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, and C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip. TUT Press, 2014.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "D. G. Bailey, Design for Embedded Image Processing on FPGAs. John Wiley and Sons, 2011.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84891583373", "@idtype": "SGR"}}, "ref-text": "John Wiley and Sons", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.G.", "@_fa": "true", "ce:surname": "Bailey", "ce:indexed-name": "Bailey D.G."}]}, "ref-sourcetitle": "Design for Embedded Image Processing on FPGAs"}}, {"ref-fulltext": "L. Hao and G. Stitt, \"Bandwidth-Sensitivity-Aware Arbitration for FPGAs, \" IEEE Embedded Systems Letters, vol. 4, no. 3, 2012, pp. 73-76.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Bandwidth-sensitivity-Aware arbitration for FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84866631052", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4", "@issue": "3"}, "pagerange": {"@first": "73", "@last": "76"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Hao", "ce:indexed-name": "Hao L."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Stitt", "ce:indexed-name": "Stitt G."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "M. Fons, F. Fons, E. Cant\u00f3, and M. L\u00f3pez, \"FPGA-based Personal Authentication Using Fingerprints, \" Journal of Signal Processing Systems, vol. 66, no. 2, 2012, pp. 153-188.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "FPGA-based personal authentication using fingerprints"}, "refd-itemidlist": {"itemid": {"$": "84856750904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "66", "@issue": "2"}, "pagerange": {"@first": "153", "@last": "188"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Fons", "ce:indexed-name": "Fons M."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Fons", "ce:indexed-name": "Fons F."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Cant\u00f3", "ce:indexed-name": "Canto E."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "L\u00f3pez", "ce:indexed-name": "Lopez M."}]}, "ref-sourcetitle": "Journal of Signal Processing Systems"}}, {"ref-fulltext": "S. W. Al-Haj Baddar and K. E. Batcher, Designing Sorting Networks. A New Paradigm. Springer, 2011.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "A New Paradigm Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Al-Haj Baddar", "ce:indexed-name": "Al-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks"}}, {"ref-fulltext": "M. Santarini, \"All Eyes on Zynq SoC for Smart Vision, \" XCell Journal, vol. 83, no. 2, pp. 8-15, 2013.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "All eyes on zynq soc for smart vision"}, "refd-itemidlist": {"itemid": {"$": "84924288236", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "83", "@issue": "2"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "A. Cristo, K. Fisher, A. J. Gualtieri, R. M. P\u00e9rez, and P. Mart\u00ednez, \"Optimization of Processor-To-Hardware Module Communications on Spaceborne Hybrid FPGA-based Architectures, \" IEEE Embedded Systems Letters, vol. 5, no. 4, December 2013, pp. 77-80.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Optimization of processor-To-hardware module communications on spaceborne hybrid fpga-based Architectures"}, "refd-itemidlist": {"itemid": {"$": "84889241834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "4"}, "pagerange": {"@first": "77", "@last": "80"}}, "ref-text": "December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Cristo", "ce:indexed-name": "Cristo A."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Fisher", "ce:indexed-name": "Fisher K."}, {"@seq": "3", "ce:initials": "A.J.", "@_fa": "true", "ce:surname": "Gualtieri", "ce:indexed-name": "Gualtieri A.J."}, {"@seq": "4", "ce:initials": "R.M.", "@_fa": "true", "ce:surname": "P\u00e9rez", "ce:indexed-name": "Perez R.M."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Mart\u00ednez", "ce:indexed-name": "Martinez P."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "F. Fons, M. Fons, E. Cant\u00f3, and M. L\u00f3pez, \"Deployment of Run-Time Reconfigurable Hardware Coprocessor into Compute-Intensive Embedded Applications, \" Journal of Signal Processing Systems, vol. 66, no. 2, pp. 191-221, 2012.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Deployment of run-Time reconfigurable hardware coprocessor into compute-intensive embedded Applications"}, "refd-itemidlist": {"itemid": {"$": "84856748054", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "66", "@issue": "2"}, "pagerange": {"@first": "191", "@last": "221"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Fons", "ce:indexed-name": "Fons F."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Fons", "ce:indexed-name": "Fons M."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Cant\u00f3", "ce:indexed-name": "Canto E."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "L\u00f3pez", "ce:indexed-name": "Lopez M."}]}, "ref-sourcetitle": "Journal of Signal Processing Systems"}}, {"ref-fulltext": "C. Dick, \"Xilinx All Programmable Devices Enable Smarter Wireless Networks, \" XCell Journal, vol. 83, no. 2, pp. 16-23, 2013.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Xilinx all programmable devices enable smarter wireless networks"}, "refd-itemidlist": {"itemid": {"$": "84936953687", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "83", "@issue": "2"}, "pagerange": {"@first": "16", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Dick", "ce:indexed-name": "Dick C."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "A. Canedo, H. Ludwig, and M. A. Al Faruque, \"High Communication Throughput and Low Scan Cycle Time with Multi/Many-Core Programmable Logic Controllers, \" IEEE Embedded Systems Letters, vol. 6, no. 2, June 2014, pp. 21-24.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High communication throughput and low scan cycle time with multi/many-core programmable logic Controllers"}, "refd-itemidlist": {"itemid": {"$": "84902190442", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "6", "@issue": "2"}, "pagerange": {"@first": "21", "@last": "24"}}, "ref-text": "June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Canedo", "ce:indexed-name": "Canedo A."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Ludwig", "ce:indexed-name": "Ludwig H."}, {"@seq": "3", "ce:initials": "M.A.", "@_fa": "true", "ce:surname": "Al Faruque", "ce:indexed-name": "Al Faruque M.A."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "Xilinx, Inc., AXI Reference Guide, 2012, http://www.xilinx.com/support/documentation/ip-documentation/axi-ref-guide/latest/ug761-Axi-reference-guide.pdf", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug761_axi_reference_guide.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84983200900", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc. AXI Reference Guide"}}, {"ref-fulltext": "S. Neuendorffer and F. Martinez-Vallina, \"Building Zynq Accelerators with Vivado High Level Synthesis, \" Proc. of Int. Symp. on Field-Programmable Gate Arrays-FPGA13, CA, USA, pp. 1, 2013.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Building zynq accelerators with vivado high level syn thesis"}, "refd-itemidlist": {"itemid": {"$": "84897843178", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Neuendorffer", "ce:indexed-name": "Neuendorffer S."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Martinez-Vallina", "ce:indexed-name": "Martinez-Vallina F."}]}, "ref-sourcetitle": "Proc. of Int Symp. on Field-Programmable Gate Arrays-FPGA13, CA, USA"}}, {"ref-fulltext": "M. Sadri, C. Weis, N. When, and L. Benini, \"Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ, \" Proc. 10th FPGAWorld Conference, Copenhagen/Stockholm, 2013.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Energy and performance exploration of accelerator coherency port using xilinx ZYNQ"}, "refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sadri", "ce:indexed-name": "Sadri M."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Weis", "ce:indexed-name": "Weis C."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "When", "ce:indexed-name": "When N."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}]}, "ref-sourcetitle": "Proc. 10th FPGAWorld Conference, Copenhagen/Stockholm"}}, {"ref-fulltext": "J. Silva, V. Sklyarov, and I. Skliarova, \"Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip, \" IEEE Embedded Systems Letters, vol. 7, no. 1, 2015, pp. 31-34.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of on-chip communications in zynq-7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "A. K. Jain, K. D. Pham, J. Cui, S. A. Fahmy, D. L. Maskell, \"Virtualized Execution and Management of Hardware Tasks on a Hybrid ARMFPGA Platform, \" Journal of Signal Processing Systems, vol. 77, nos. 1-2, 2014, pp. 61-76.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Virtualized execution and management of hardware tasks on a hybrid armfpga platform"}, "refd-itemidlist": {"itemid": {"$": "84920260637", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "77", "@issue": "1-2"}, "pagerange": {"@first": "61", "@last": "76"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.K.", "@_fa": "true", "ce:surname": "Jain", "ce:indexed-name": "Jain A.K."}, {"@seq": "2", "ce:initials": "K.D.", "@_fa": "true", "ce:surname": "Pham", "ce:indexed-name": "Pham K.D."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Cui", "ce:indexed-name": "Cui J."}, {"@seq": "4", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Fahmy", "ce:indexed-name": "Fahmy S.A."}, {"@seq": "5", "ce:initials": "D.L.", "@_fa": "true", "ce:surname": "Maskell", "ce:indexed-name": "Maskell D.L."}]}, "ref-sourcetitle": "Journal of Signal Processing Systems"}}, {"ref-fulltext": "Xilinx, Inc., OS and Libraries Document Collection UG647, 2014.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84936941766", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc", "ref-sourcetitle": "OS and Libraries Document Collection UG647"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Multi-core DSP-based Vector Set Bits Counters/Comparators, \" Journal of Signal Processing Systems, vol. 80, no. 3, 2015, pp. 309-322.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Multi-core DSP-based vector set bits counters/comparators"}, "refd-itemidlist": {"itemid": {"$": "84928376304", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "80", "@issue": "3"}, "pagerange": {"@first": "309", "@last": "322"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Journal of Signal Processing Systems"}}, {"ref-fulltext": "Avnet, Inc., ZedBoard (ZynqTM Evaluation and Development) Hardware Users Guide. 2014.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-text": "Avnet Inc", "ref-sourcetitle": "ZedBoard (ZynqTM Evaluation and Development) Hardware Users Guide"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA\", Microprocessors and Microsystems, vol. 38, no. 5, 2014, pp. 470-484.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84983127575", "dc:description": "\u00a9 2015 IEEE.Zynq-7000 devices from Xilinx incorporate a dual-core processing unit running software, programmable logic that can be customized to implement different hardware circuits, and interfaces enabling interactions and data exchange between software and hardware components to be provided. Such devices permit complete solutions for embedded systems to be integrated on a chip. The paper compares different types of Zynq-based systems and studies communications between the processing unit and the programmable logic. Thorough evaluation of the available on-chip high-performance interfaces is done based on the results of numerous experiments. Two types of projects that are data sorters and popcount computations were chosen for particular assessments. We found that efficiency of software/hardware solutions depends on many mutually related factors such as the volume of processed data, applied parallelism, and involved high-performance ports. Concrete recommendations based on experiments and comparisons are given and discussed.", "prism:coverDate": "2015-10-20", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84983127575", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84983127575"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84983127575&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84983127575&origin=inward"}], "prism:isbn": "9781467380355", "prism:publicationName": "Proceedings - 18th Euromicro Conference on Digital System Design, DSD 2015", "source-id": "21100775543", "citedby-count": "12", "subtype": "cp", "prism:pageRange": "345-352", "dc:title": "Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip", "prism:endingPage": "352", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/DSD.2015.45", "prism:startingPage": "345", "article-number": "7302295", "dc:identifier": "SCOPUS_ID:84983127575", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Communication overheads", "@weight": "b", "@candidate": "n"}, {"$": "Complete solutions", "@weight": "b", "@candidate": "n"}, {"$": "Hardware acceleration", "@weight": "b", "@candidate": "n"}, {"$": "High-performance ports", "@weight": "b", "@candidate": "n"}, {"$": "Programmable system on chips", "@weight": "b", "@candidate": "n"}, {"$": "Programmable systems", "@weight": "b", "@candidate": "n"}, {"$": "Software and hardwares", "@weight": "b", "@candidate": "n"}, {"$": "Software/hardware", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Communication overheads"}, {"@_fa": "true", "$": "High-performance ports"}, {"@_fa": "true", "$": "Programmable system-on-chip"}, {"@_fa": "true", "$": "Software/hardware systems"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Joao", "preferred-name": {"ce:given-name": "Joao", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Silva", "@auid": "57212234933", "author-url": "https://api.elsevier.com/content/author/author_id/57212234933", "ce:indexed-name": "Silva J."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}