{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 20:29:42 2023 " "Info: Processing started: Mon Oct 23 20:29:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "src/ALU.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Info: Found entity 1: adder32" {  } { { "src/adder32.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/adder32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crtgenerator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/crtgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 crtgenerator " "Info: Found entity 1: crtgenerator" {  } { { "src/crtgenerator.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/crtgenerator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/extend32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/extend32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend32 " "Info: Found entity 1: extend32" {  } { { "src/extend32.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/extend32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/xor32'.v " "Warning: Can't analyze file -- file src/xor32'.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Info: Found entity 1: or32" {  } { { "src/or32.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/or32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux3to1_32bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/mux3to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1_32bit " "Info: Found entity 1: mux3to1_32bit" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2to1_1bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/mux2to1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1bit " "Info: Found entity 1: mux2to1_1bit" {  } { { "src/mux2to1_1bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux2to1_1bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2to1_32bit_01mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/mux2to1_32bit_01mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit_01mux " "Info: Found entity 1: mux2to1_32bit_01mux" {  } { { "src/mux2to1_32bit_01mux.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux2to1_32bit_01mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xor32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/xor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Info: Found entity 1: xor32" {  } { { "src/xor32.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/xor32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crtgenerator crtgenerator:gen " "Info: Elaborating entity \"crtgenerator\" for hierarchy \"crtgenerator:gen\"" {  } { { "src/ALU.v" "gen" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OPctr\[2\] crtgenerator.v(5) " "Warning (10034): Output port \"OPctr\[2\]\" at crtgenerator.v(5) has no driver" {  } { { "src/crtgenerator.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/crtgenerator.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend32 extend32:extend " "Info: Elaborating entity \"extend32\" for hierarchy \"extend32:extend\"" {  } { { "src/ALU.v" "extend" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 xor32:x " "Info: Elaborating entity \"xor32\" for hierarchy \"xor32:x\"" {  } { { "src/ALU.v" "x" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 adder32:adder " "Info: Elaborating entity \"adder32\" for hierarchy \"adder32:adder\"" {  } { { "src/ALU.v" "adder" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_1bit mux2to1_1bit:mux1 " "Info: Elaborating entity \"mux2to1_1bit\" for hierarchy \"mux2to1_1bit:mux1\"" {  } { { "src/ALU.v" "mux1" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit_01mux mux2to1_32bit_01mux:mux2 " "Info: Elaborating entity \"mux2to1_32bit_01mux\" for hierarchy \"mux2to1_32bit_01mux:mux2\"" {  } { { "src/ALU.v" "mux2" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 or32:or_gate " "Info: Elaborating entity \"or32\" for hierarchy \"or32:or_gate\"" {  } { { "src/ALU.v" "or_gate" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1_32bit mux3to1_32bit:mux3 " "Info: Elaborating entity \"mux3to1_32bit\" for hierarchy \"mux3to1_32bit:mux3\"" {  } { { "src/ALU.v" "mux3" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/ALU.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux3to1_32bit.v(10) " "Warning (10270): Verilog HDL Case Statement warning at mux3to1_32bit.v(10): incomplete case statement has no default case item" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux3to1_32bit.v(10) " "Warning (10240): Verilog HDL Always Construct warning at mux3to1_32bit.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[0\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[1\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[2\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[3\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[4\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[5\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[6\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[7\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[8\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[9\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[10\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[11\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[12\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[13\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[14\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[15\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[16\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[17\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[18\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[19\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[20\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[21\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[22\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[23\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[24\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[25\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[26\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[27\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[28\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[29\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[30\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux3to1_32bit.v(10) " "Info (10041): Inferred latch for \"out\[31\]\" at mux3to1_32bit.v(10)" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[0\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[0\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[1\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[1\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[2\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[2\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[3\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[3\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[4\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[4\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[5\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[5\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[6\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[6\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[7\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[7\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[8\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[8\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[9\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[9\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[10\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[10\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[11\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[11\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[12\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[12\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[13\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[13\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[14\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[14\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[15\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[15\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[16\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[16\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[17\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[17\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[18\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[18\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[19\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[19\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[20\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[20\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[21\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[21\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[22\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[22\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[23\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[23\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[24\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[24\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[25\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[25\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[26\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[26\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[27\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[27\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[28\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[28\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[29\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[29\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[30\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[30\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3to1_32bit:mux3\|out\[31\] " "Warning: LATCH primitive \"mux3to1_32bit:mux3\|out\[31\]\" is permanently enabled" {  } { { "src/mux3to1_32bit.v" "" { Text "C:/Users/袁睿/Desktop/计组/Computer_Organization_lab/ALU/src/mux3to1_32bit.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Info: Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Info: Implemented 67 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Info: Implemented 114 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 20:29:43 2023 " "Info: Processing ended: Mon Oct 23 20:29:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
