ARM GAS  /tmp/ccG98sVl.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f0xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f0xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f0xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f0xx_hal_msp.c ****   *
  18:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f0xx_hal_msp.c ****   */
  20:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f0xx_hal_msp.c **** 
  22:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** 
  28:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/ccG98sVl.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f0xx_hal_msp.c **** /**
  62:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f0xx_hal_msp.c ****   */
  64:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 70 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
ARM GAS  /tmp/ccG98sVl.s 			page 3


  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 70 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 71 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 71 3 view .LVU8
  55              		.loc 1 71 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 71 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 71 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 78 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_UART_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_UART_MspInit:
  89              	.LVL0:
  90              	.LFB41:
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c **** /**
  81:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
  82:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
  84:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccG98sVl.s 			page 4


  85:Core/Src/stm32f0xx_hal_msp.c **** */
  86:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  87:Core/Src/stm32f0xx_hal_msp.c **** {
  91              		.loc 1 87 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 87 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 88B0     		sub	sp, sp, #32
 102              	.LCFI2:
 103              		.cfi_def_cfa_offset 40
 104 0004 0400     		movs	r4, r0
  88:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 88 3 is_stmt 1 view .LVU16
 106              		.loc 1 88 20 is_stmt 0 view .LVU17
 107 0006 1422     		movs	r2, #20
 108 0008 0021     		movs	r1, #0
 109 000a 03A8     		add	r0, sp, #12
 110              	.LVL1:
 111              		.loc 1 88 20 view .LVU18
 112 000c FFF7FEFF 		bl	memset
 113              	.LVL2:
  89:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 114              		.loc 1 89 3 is_stmt 1 view .LVU19
 115              		.loc 1 89 11 is_stmt 0 view .LVU20
 116 0010 2268     		ldr	r2, [r4]
 117              		.loc 1 89 5 view .LVU21
 118 0012 174B     		ldr	r3, .L7
 119 0014 9A42     		cmp	r2, r3
 120 0016 01D0     		beq	.L6
 121              	.L4:
  90:Core/Src/stm32f0xx_hal_msp.c ****   {
  91:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  92:Core/Src/stm32f0xx_hal_msp.c **** 
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
  99:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 100:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 101:Core/Src/stm32f0xx_hal_msp.c ****     */
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 107:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f0xx_hal_msp.c **** 
 109:Core/Src/stm32f0xx_hal_msp.c ****     /* USART1 interrupt Init */
 110:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
ARM GAS  /tmp/ccG98sVl.s 			page 5


 111:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 112:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 113:Core/Src/stm32f0xx_hal_msp.c **** 
 114:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 115:Core/Src/stm32f0xx_hal_msp.c ****   }
 116:Core/Src/stm32f0xx_hal_msp.c **** 
 117:Core/Src/stm32f0xx_hal_msp.c **** }
 122              		.loc 1 117 1 view .LVU22
 123 0018 08B0     		add	sp, sp, #32
 124              		@ sp needed
 125              	.LVL3:
 126              		.loc 1 117 1 view .LVU23
 127 001a 10BD     		pop	{r4, pc}
 128              	.LVL4:
 129              	.L6:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 130              		.loc 1 95 5 is_stmt 1 view .LVU24
 131              	.LBB4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 132              		.loc 1 95 5 view .LVU25
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 133              		.loc 1 95 5 view .LVU26
 134 001c 154B     		ldr	r3, .L7+4
 135 001e 9969     		ldr	r1, [r3, #24]
 136 0020 8020     		movs	r0, #128
 137 0022 C001     		lsls	r0, r0, #7
 138 0024 0143     		orrs	r1, r0
 139 0026 9961     		str	r1, [r3, #24]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 140              		.loc 1 95 5 view .LVU27
 141 0028 9A69     		ldr	r2, [r3, #24]
 142 002a 0240     		ands	r2, r0
 143 002c 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 144              		.loc 1 95 5 view .LVU28
 145 002e 019A     		ldr	r2, [sp, #4]
 146              	.LBE4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 147              		.loc 1 95 5 view .LVU29
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 148              		.loc 1 97 5 view .LVU30
 149              	.LBB5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 150              		.loc 1 97 5 view .LVU31
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 151              		.loc 1 97 5 view .LVU32
 152 0030 5A69     		ldr	r2, [r3, #20]
 153 0032 8021     		movs	r1, #128
 154 0034 8902     		lsls	r1, r1, #10
 155 0036 0A43     		orrs	r2, r1
 156 0038 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 157              		.loc 1 97 5 view .LVU33
 158 003a 5B69     		ldr	r3, [r3, #20]
 159 003c 0B40     		ands	r3, r1
 160 003e 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  /tmp/ccG98sVl.s 			page 6


 161              		.loc 1 97 5 view .LVU34
 162 0040 029B     		ldr	r3, [sp, #8]
 163              	.LBE5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 164              		.loc 1 97 5 view .LVU35
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 165              		.loc 1 102 5 view .LVU36
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 166              		.loc 1 102 25 is_stmt 0 view .LVU37
 167 0042 C023     		movs	r3, #192
 168 0044 DB00     		lsls	r3, r3, #3
 169 0046 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 103 5 is_stmt 1 view .LVU38
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 103 26 is_stmt 0 view .LVU39
 172 0048 0223     		movs	r3, #2
 173 004a 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 174              		.loc 1 104 5 is_stmt 1 view .LVU40
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 175              		.loc 1 105 5 view .LVU41
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 176              		.loc 1 105 27 is_stmt 0 view .LVU42
 177 004c 0133     		adds	r3, r3, #1
 178 004e 0693     		str	r3, [sp, #24]
 106:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 179              		.loc 1 106 5 is_stmt 1 view .LVU43
 106:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 106 31 is_stmt 0 view .LVU44
 181 0050 023B     		subs	r3, r3, #2
 182 0052 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f0xx_hal_msp.c **** 
 183              		.loc 1 107 5 is_stmt 1 view .LVU45
 184 0054 9020     		movs	r0, #144
 185 0056 03A9     		add	r1, sp, #12
 186 0058 C005     		lsls	r0, r0, #23
 187 005a FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL5:
 110:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 189              		.loc 1 110 5 view .LVU46
 190 005e 0022     		movs	r2, #0
 191 0060 0021     		movs	r1, #0
 192 0062 1B20     		movs	r0, #27
 193 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 194              	.LVL6:
 111:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 195              		.loc 1 111 5 view .LVU47
 196 0068 1B20     		movs	r0, #27
 197 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 198              	.LVL7:
 199              		.loc 1 117 1 is_stmt 0 view .LVU48
 200 006e D3E7     		b	.L4
 201              	.L8:
 202              		.align	2
 203              	.L7:
 204 0070 00380140 		.word	1073821696
ARM GAS  /tmp/ccG98sVl.s 			page 7


 205 0074 00100240 		.word	1073876992
 206              		.cfi_endproc
 207              	.LFE41:
 209              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_UART_MspDeInit
 212              		.syntax unified
 213              		.code	16
 214              		.thumb_func
 215              		.fpu softvfp
 217              	HAL_UART_MspDeInit:
 218              	.LVL8:
 219              	.LFB42:
 118:Core/Src/stm32f0xx_hal_msp.c **** 
 119:Core/Src/stm32f0xx_hal_msp.c **** /**
 120:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 121:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 123:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f0xx_hal_msp.c **** */
 125:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 126:Core/Src/stm32f0xx_hal_msp.c **** {
 220              		.loc 1 126 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		.loc 1 126 1 is_stmt 0 view .LVU50
 225 0000 10B5     		push	{r4, lr}
 226              	.LCFI3:
 227              		.cfi_def_cfa_offset 8
 228              		.cfi_offset 4, -8
 229              		.cfi_offset 14, -4
 127:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 230              		.loc 1 127 3 is_stmt 1 view .LVU51
 231              		.loc 1 127 11 is_stmt 0 view .LVU52
 232 0002 0268     		ldr	r2, [r0]
 233              		.loc 1 127 5 view .LVU53
 234 0004 094B     		ldr	r3, .L12
 235 0006 9A42     		cmp	r2, r3
 236 0008 00D0     		beq	.L11
 237              	.LVL9:
 238              	.L9:
 128:Core/Src/stm32f0xx_hal_msp.c ****   {
 129:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 130:Core/Src/stm32f0xx_hal_msp.c **** 
 131:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 132:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 134:Core/Src/stm32f0xx_hal_msp.c **** 
 135:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 136:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 137:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 138:Core/Src/stm32f0xx_hal_msp.c ****     */
 139:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 142:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
ARM GAS  /tmp/ccG98sVl.s 			page 8


 143:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 144:Core/Src/stm32f0xx_hal_msp.c **** 
 145:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 146:Core/Src/stm32f0xx_hal_msp.c ****   }
 147:Core/Src/stm32f0xx_hal_msp.c **** 
 148:Core/Src/stm32f0xx_hal_msp.c **** }
 239              		.loc 1 148 1 view .LVU54
 240              		@ sp needed
 241 000a 10BD     		pop	{r4, pc}
 242              	.LVL10:
 243              	.L11:
 133:Core/Src/stm32f0xx_hal_msp.c **** 
 244              		.loc 1 133 5 is_stmt 1 view .LVU55
 245 000c 084A     		ldr	r2, .L12+4
 246 000e 9369     		ldr	r3, [r2, #24]
 247 0010 0849     		ldr	r1, .L12+8
 248 0012 0B40     		ands	r3, r1
 249 0014 9361     		str	r3, [r2, #24]
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 250              		.loc 1 139 5 view .LVU56
 251 0016 C021     		movs	r1, #192
 252 0018 9020     		movs	r0, #144
 253              	.LVL11:
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 254              		.loc 1 139 5 is_stmt 0 view .LVU57
 255 001a C900     		lsls	r1, r1, #3
 256 001c C005     		lsls	r0, r0, #23
 257 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 258              	.LVL12:
 142:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 259              		.loc 1 142 5 is_stmt 1 view .LVU58
 260 0022 1B20     		movs	r0, #27
 261 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 262              	.LVL13:
 263              		.loc 1 148 1 is_stmt 0 view .LVU59
 264 0028 EFE7     		b	.L9
 265              	.L13:
 266 002a C046     		.align	2
 267              	.L12:
 268 002c 00380140 		.word	1073821696
 269 0030 00100240 		.word	1073876992
 270 0034 FFBFFFFF 		.word	-16385
 271              		.cfi_endproc
 272              	.LFE42:
 274              		.text
 275              	.Letext0:
 276              		.file 2 "/home/quangnt/stm32/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/machine/_default
 277              		.file 3 "/home/quangnt/stm32/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/sys/_stdint.h"
 278              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 279              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 280              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 281              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 282              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 283              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 284              		.file 10 "<built-in>"
ARM GAS  /tmp/ccG98sVl.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/ccG98sVl.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccG98sVl.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccG98sVl.s:76     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccG98sVl.s:81     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccG98sVl.s:88     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccG98sVl.s:204    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccG98sVl.s:210    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccG98sVl.s:217    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccG98sVl.s:268    .text.HAL_UART_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
