<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>Vivado使用系列：IP Integrator HDL - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="Vivado使用系列：IP Integrator HDL" />
<meta property="og:description" content="测试平台Vivado 2017.2
在Vivado的Block设计里，全IP化逐渐形成了一种新型的设计方案，受Vivado内的IP可配置的GUI界面影响，使用IP要比RTL代码更有良好的用户体验；然而，在Block设计里，并不是只有IP这一种可添加并可配置，RTL也可实现上述功能，只需要在Block内右键Add Module..，会弹出下面界面：
选择我之前写的模块add，点击ok，
这样就添加了一个add的RTL Module到Block Design内了。默认Vivado左边是输入端口，右边是输出端口。
上面是一个很简单的操作，接下来进入正题，讲解如何利用IP Integrator HDL语言使我们的RTL Module在Block内更像一个IP，IP Integrator HDL语言支持Verilog、VHDL，这里只用Verilog进行演示。
先看一下Xilinx提供的IP Integrator HDL的Language Templates:
分析一下结构，得出以下几点结论：
1.每个端口定义都是以(*起始，并以*)结束，并写在端口定义之前；
2.每个端口定义结构满足 X_INTERFACE_INFO = &#34;{存在的接口类型} {接口的名字} 接口内的端口（必须与接口类型定义的端口一致)&#34;
3.除了端口定义，还有Parameter定义，以X_INTERFACE_PARAMETER = &#34;开始，内部采用键值对，即Param = value型结构；
下面是vivado内的原话：
//
// Verilog attributes are used to declare signal interfaces and set parameters on them.
// Due to the language, the attributes need to be placed before a port which is part of the interface.
// When adding one or more parameters for an interface, a single attribute with multiple" />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/80b0d2f14e4b6b420854a41a95afe25e/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2020-04-21T09:25:18+08:00" />
<meta property="article:modified_time" content="2020-04-21T09:25:18+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">Vivado使用系列：IP Integrator HDL</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p>测试平台Vivado 2017.2</p> 
<p>在Vivado的Block设计里，全IP化逐渐形成了一种新型的设计方案，受Vivado内的IP可配置的GUI界面影响，使用IP要比RTL代码更有良好的用户体验；然而，在Block设计里，并不是只有IP这一种可添加并可配置，RTL也可实现上述功能，只需要在Block内右键Add Module..，会弹出下面界面：</p> 
<p><img alt="" class="has" src="https://images2.imgbox.com/5b/f9/jfctqJ6M_o.png"></p> 
<p>选择我之前写的模块add，点击ok，</p> 
<p><img alt="" class="has" src="https://images2.imgbox.com/7a/d3/yqNrQUr4_o.png"></p> 
<p>这样就添加了一个add的RTL Module到Block Design内了。默认Vivado左边是输入端口，右边是输出端口。</p> 
<p>上面是一个很简单的操作，接下来进入正题，讲解如何利用IP Integrator HDL语言使我们的RTL Module在Block内更像一个IP，IP Integrator HDL语言支持Verilog、VHDL，这里只用Verilog进行演示。</p> 
<p>先看一下Xilinx提供的IP Integrator HDL的Language Templates:</p> 
<p><img alt="" class="has" src="https://images2.imgbox.com/79/2a/wS0SOI8C_o.png"></p> 
<p>分析一下结构，得出以下几点结论：</p> 
<p>1.每个端口定义都是以(*起始，并以*)结束，并写在端口定义之前；</p> 
<p>2.每个端口定义结构满足 X_INTERFACE_INFO = "{存在的接口类型} {接口的名字} 接口内的端口（必须与接口类型定义的端口一致)"</p> 
<p>3.除了端口定义，还有Parameter定义，以X_INTERFACE_PARAMETER = "开始，内部采用键值对，即Param = value型结构；</p> 
<p>下面是vivado内的原话：</p> 
<p>//</p> 
<p>// Verilog attributes are used to declare signal interfaces and set parameters on them.</p> 
<p>// Due to the language, the attributes need to be placed before a port which is part of the interface.</p> 
<p>// When adding one or more parameters for an interface, a single attribute with multiple</p> 
<p>// key value pairs should be added to before of the ports that is mapped into the interface.</p> 
<p>// Generally, the form of the attributes are:</p> 
<p>// (* X_INTERFACE_INFO = "&lt;interface vlnv&gt; &lt;interface_name&gt; &lt;logical_port_name&gt;" *)</p> 
<p>// (* X_INTERFACE_PARAMETER = "&lt;parameter_name1&gt; &lt;parameter_value1&gt;, &lt;parameter_name2&gt; &lt;parameter_value2&gt;" *)</p> 
<p>// input &lt;portname&gt;;</p> 
<p>接下来以一个AXI4_controller模块做例子演示一下。</p> 
<p>首先按上述步骤添加一个AXI4_controller模块到Block内：</p> 
<p> </p> 
<pre class="has"><code class="language-cpp">module axi4_controller_top #(
    parameter DATA_WIDTH = 'h100, 
    parameter ADDR_WIDTH = 'h20, 
    parameter LENGTH_WIDTH = 'h8,
    parameter ID_WIDTH = 'h2,
    parameter MASTER_ID = 'h1,
    parameter CLK_FREQ = 'hc8,
    parameter BASE_ADDR = 'h000000
)(
//
//Other Port
//
    input s_axil_aclk0,
    input s_axil_aresetn0,
    input [31:0] s_axil_awaddr0,
    input s_axil_awvalid0,
    output s_axil_awready0,
    input [31:0] s_axil_wdata0,
    input [3:0] s_axil_wstrb0,
    input s_axil_wvalid0,
    output s_axil_wready0,
    output [1:0] s_axil_bresp0,
    output s_axil_bvalid0,
    input s_axil_bready0,
    input [31:0] s_axil_araddr0,
    input s_axil_arvalid0,
    output s_axil_arready0,
    output [31:0] s_axil_rdata0,
    output [1:0] s_axil_rresp0,
    output s_axil_rvalid0,
    input s_axil_rready0,
    // AXI4_master
    output m_axi_aclk0,
    output m_axi_aresetn0,
    output [AXI4_ID_WIDTH-1:0] m_axi_awid0,
    output [AXI4_ADDR_WIDTH-1:0] m_axi_awaddr0,
    output [AXI4_LENGTH_WIDTH-1:0] m_axi_awlen0,
    output [2:0] m_axi_awsize0,
    output [1:0] m_axi_awburst0,
    output [3:0] m_axi_awcache0,
    output [2:0] m_axi_awprot0,
    output m_axi_awvalid0,
    input m_axi_awready0,
    output [AXI4_DATA_WIDTH-1:0] m_axi_wdata0,
    output [AXI4_DATA_WIDTH/8-1:0] m_axi_wstrb0,
    output m_axi_wlast0,
    output m_axi_wvalid0,
    input m_axi_wready0,
    input [AXI4_ID_WIDTH-1:0] m_axi_bid0,
    input [1:0] m_axi_bresp0,
    input m_axi_bvalid0,
    output m_axi_bready0,
    output [AXI4_ID_WIDTH-1:0] m_axi_arid0,
    output [AXI4_ADDR_WIDTH-1:0] m_axi_araddr0,
    output [AXI4_LENGTH_WIDTH-1:0] m_axi_arlen0,
    output [2:0] m_axi_arsize0,
    output [1:0] m_axi_arburst0,
    output [3:0] m_axi_arcache0,
    output [2:0] m_axi_arprot0,
    output m_axi_arvalid0,
    input m_axi_arready0,
    input [AXI4_ID_WIDTH-1:0] m_axi_rid0,
    input [AXI4_DATA_WIDTH-1:0] m_axi_rdata0,
    input [1:0] m_axi_rresp0,
    input m_axi_rlast0,
    input m_axi_rvalid0,
    output m_axi_rready0
);

endmodule</code></pre> 
<p><img alt="" class="has" src="https://images2.imgbox.com/ed/4b/TRUXkBDB_o.png"></p> 
<p>看到了Vivado有两条axi总线，一条Master一条Slave，我们现在要做的就是用IP Integretor HDL语言强制将两条AXI总线指定出来，并让它们以总线形式显示。</p> 
<p>我添加好的axi_dma_controller的代码：</p> 
<pre><code>module axi4_controller_top #(
    parameter DATA_WIDTH = 'h100,
    parameter ADDR_WIDTH = 'h20,
    parameter LENGTH_WIDTH = 'h8,
    parameter ID_WIDTH = 'h2,
    parameter MASTER_ID = 'h1,
    parameter CLK_FREQ = 'hc8,
    parameter ADDR = 'h109000
)(
    //Other port
    // AXI4Lite_slave
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite AWADDR" *)
    input [31:0] s_axil_awaddr0, // Write address (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite AWVALID" *)
    input s_axil_awvalid0, // Write address valid (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite AWREADY" *)
    output s_axil_awready0, // Write address ready (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite WDATA" *)
    input [31:0] s_axil_wdata0, // Write data (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite WSTRB" *)
    input [3:0] s_axil_wstrb0, // Write strobes (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite WVALID" *)
    input s_axil_wvalid0, // Write valid (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite WREADY" *)
    output s_axil_wready0, // Write ready (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite BRESP" *)
    output [1:0] s_axil_bresp0, // Write response (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite BVALID" *)
    output s_axil_bvalid0, // Write response valid (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite BREADY" *)
    input s_axil_bready0, // Write response ready (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite ARADDR" *)
    input [31:0] s_axil_araddr0, // Read address (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite ARVALID" *)
    input s_axil_arvalid0, // Read address valid (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite ARREADY" *)
    output s_axil_arready0, // Read address ready (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite RDATA" *)
    output [31:0] s_axil_rdata0, // Read data (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite RRESP" *)
    output [1:0] s_axil_rresp0, // Read response (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite RVALID" *)
    output s_axil_rvalid0, // Read valid (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_Lite RREADY" *)
    input s_axil_rready0, // Read ready (optional)
    (* X_INTERFACE_PARAMETER = "ASSOCIATED_BUSIF S_AXI_Lite, ASSOCIATED_RESET s_axil_aresetn0, FREQ_HZ 100000000" *)
    (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axil_aclk0 CLK" *)
    input s_axil_aclk0,
    (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_LOW" *)
    (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axil_aresetn0 RST" *) 
    output s_axi_aresetn0,
    // AXI4_master
    output [AXI4_ID_WIDTH-1:0] m_axi_awid0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *)
    output [AXI4_ADDR_WIDTH-1:0] m_axi_awaddr0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *)
    output [AXI4_LENGTH_WIDTH-1:0] m_axi_awlen0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *)
    output [2:0] m_axi_awsize0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *)
    output [1:0] m_axi_awburst0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *)
    output [3:0] m_axi_awcache0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *)
    output [2:0] m_axi_awprot0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *)
    input m_axil_awvalid0, // Write address valid (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *)
    output m_axil_awready0, // Write address ready (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *)
    output [AXI4_DATA_WIDTH-1:0] m_axi_wdata0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *)
    output [AXI4_DATA_WIDTH/8-1:0] m_axi_wstrb0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *)
    output m_axi_wlast0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *)
    input m_axil_wvalid0, // Write valid (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *)
    output m_axil_wready0, // Write ready (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BID" *)
    input [AXI4_ID_WIDTH-1:0] m_axi_bid0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *)
    output [1:0] m_axil_bresp0, // Write response (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *)
    output m_axil_bvalid0, // Write response valid (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *)
    input m_axil_bready0, // Write response ready (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *)
    output [AXI4_ID_WIDTH-1:0] m_axi_arid0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *)
    output [AXI4_ADDR_WIDTH-1:0] m_axi_araddr0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *)
    output [AXI4_LENGTH_WIDTH-1:0] m_axi_arlen0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *)
    output [2:0] m_axi_arsize0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *)
    output [1:0] m_axi_arburst0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *)
    output [3:0] m_axi_arcache0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *)
    output [2:0] m_axi_arprot0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *)
    input m_axil_arvalid0, // Read address valid (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *)
    output m_axil_arready0, // Read address ready (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RID" *)
    input [AXI4_ID_WIDTH-1:0] m_axi_rid0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *)
    input [AXI4_DATA_WIDTH-1:0] m_axi_rdata0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *)
    output [1:0] m_axil_rresp0, // Read response (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *)
    input m_axi_rlast0,
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *)
    output m_axil_rvalid0, // Read valid (optional)
    (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *)
    input m_axil_rready0, // Read ready (optional)

    (* X_INTERFACE_PARAMETER = "ASSOCIATED_BUSIF M_AXI, ASSOCIATED_RESET m_axi_aresetn0, FREQ_HZ 100000000" *)
    (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axil_aclk0 CLK" *)
    output m_axi_aclk0,
    (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_LOW" *)
    (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_axil_aresetn0 RST" *)
    output m_axi_aresetn0
);

endmodule</code></pre> 
<p><img alt="" class="has" src="https://images2.imgbox.com/95/88/TrmyyrMk_o.png"></p> 
<p> </p> 
<p>可以看到Slave AXI和Master AXI已经以总线图标显示，并能以总线接口进行连线，这是System Verilog才具有的功能，但是Vivado通过Block将其应用在Verilog和VHDL上了。</p> 
<p>有的时候Vivado可以根据RTL Module自动推断出模块内的接口，这时候可以不用，但是自动推断的接口，经常会有莫名其妙的问题。如果系统内没有满足自己需要的接口，可以自定义接口，同样可以被IP Integrator HDL使用。</p> 
<p> </p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/36af83a8500f6f6b6ac0636fd53c2894/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">smith圆图学习笔记</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/cddba236ddae863fba19d59a2f18f85d/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">分布式事务--补偿模式&#43;Mq/TCC</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>