{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501017452558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501017452563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 17:17:32 2017 " "Processing started: Tue Jul 25 17:17:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501017452563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017452563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fivesons -c Fivesons " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fivesons -c Fivesons" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017452563 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1501017452835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Y_Coordinate_Select_Write.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Y_Coordinate_Select_Write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Coordinate_Select_Write " "Found entity 1: Y_Coordinate_Select_Write" {  } { { "Project/memory/Y_Coordinate_Select_Write.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Y_Coordinate_Select_Write.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Y_Coordinate_Select_Read.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Y_Coordinate_Select_Read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Coordinate_Select_Read " "Found entity 1: Y_Coordinate_Select_Read" {  } { { "Project/memory/Y_Coordinate_Select_Read.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Y_Coordinate_Select_Read.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Select16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Select16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select16to1 " "Found entity 1: Select16to1" {  } { { "Project/memory/Select16to1.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select16to1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Select1to16.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Select1to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select1to16 " "Found entity 1: Select1to16" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/PointInfor.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/PointInfor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PointInfor " "Found entity 1: PointInfor" {  } { { "Project/memory/PointInfor.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/PointInfor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Memory_Write.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Memory_Write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Write " "Found entity 1: Memory_Write" {  } { { "Project/memory/Memory_Write.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Write.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Memory_Read.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Memory_Read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Read " "Found entity 1: Memory_Read" {  } { { "Project/memory/Memory_Read.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Read.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Enable_select.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Enable_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 Enable_select " "Found entity 1: Enable_select" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/D_Flip_Flop.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/D_Flip_Flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop " "Found entity 1: D_Flip_Flop" {  } { { "Project/memory/D_Flip_Flop.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/D_Flip_Flop.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/pospulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/pospulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pospulse_gen " "Found entity 1: pospulse_gen" {  } { { "Project/logic_part/pospulse_gen.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/pospulse_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pointer " "Found entity 1: pointer" {  } { { "Project/logic_part/pointer.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS overall_check.v(45) " "Verilog HDL Declaration information at overall_check.v(45): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017460345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/overall_check.v 2 2 " "Found 2 design units, including 2 entities, in source file Project/logic_part/overall_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 overall_check " "Found entity 1: overall_check" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460346 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/mux2218.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/mux2218.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2218 " "Found entity 1: mux2218" {  } { { "Project/logic_part/mux2218.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/mux2218.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/mux2212.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/mux2212.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2212 " "Found entity 1: mux2212" {  } { { "Project/logic_part/mux2212.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/mux2212.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "play PLAY Main.v(26) " "Verilog HDL Declaration information at Main.v(26): object \"play\" differs only in case from object \"PLAY\" in the same scope" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017460368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/Main.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/Main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fivesons " "Found entity 1: Fivesons" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(11) " "Verilog HDL Declaration information at counters.v(11): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017460377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(7) " "Verilog HDL Declaration information at counters.v(7): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017460377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(122) " "Verilog HDL Declaration information at counters.v(122): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 122 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017460378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(118) " "Verilog HDL Declaration information at counters.v(118): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017460378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(236) " "Verilog HDL Declaration information at counters.v(236): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 236 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017460379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(232) " "Verilog HDL Declaration information at counters.v(232): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017460379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(383) " "Verilog HDL Declaration information at counters.v(383): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 383 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017460380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(379) " "Verilog HDL Declaration information at counters.v(379): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 379 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017460380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/counters.v 4 4 " "Found 4 design units, including 4 entities, in source file Project/logic_part/counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_check " "Found entity 1: horizontal_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460382 ""} { "Info" "ISGN_ENTITY_NAME" "2 verticle_check " "Found entity 2: verticle_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460382 ""} { "Info" "ISGN_ENTITY_NAME" "3 lean1_check " "Found entity 3: lean1_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460382 ""} { "Info" "ISGN_ENTITY_NAME" "4 lean2_check " "Found entity 4: lean2_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "Project/display/vga_pll.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Project/display/vga_controller.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "Project/display/vga_address_translator.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "Project/display/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/painter.v 3 3 " "Found 3 design units, including 3 entities, in source file Project/display/painter.v" { { "Info" "ISGN_ENTITY_NAME" "1 painter " "Found entity 1: painter" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460437 ""} { "Info" "ISGN_ENTITY_NAME" "2 paint_chess " "Found entity 2: paint_chess" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460437 ""} { "Info" "ISGN_ENTITY_NAME" "3 paint_pic " "Found entity 3: paint_pic" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/llabs.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/llabs.v" { { "Info" "ISGN_ENTITY_NAME" "1 llabs " "Found entity 1: llabs" {  } { { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017460445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/header.v 0 0 " "Found 0 design units, including 0 entities, in source file Project/display/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gaming_status Main.v(50) " "Verilog HDL Implicit Net warning at Main.v(50): created implicit net for \"gaming_status\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017460452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fivesons " "Elaborating entity \"Fivesons\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501017460714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_state Main.v(29) " "Verilog HDL or VHDL warning at Main.v(29): object \"game_state\" assigned a value but never read" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501017460717 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "play Main.v(151) " "Verilog HDL Always Construct warning at Main.v(151): variable \"play\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_player Main.v(152) " "Verilog HDL Always Construct warning at Main.v(152): variable \"curr_player\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "play Main.v(156) " "Verilog HDL Always Construct warning at Main.v(156): variable \"play\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer Main.v(157) " "Verilog HDL Always Construct warning at Main.v(157): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check_reset Main.v(160) " "Verilog HDL Always Construct warning at Main.v(160): variable \"check_reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check_activate Main.v(162) " "Verilog HDL Always Construct warning at Main.v(162): variable \"check_activate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_player Main.v(164) " "Verilog HDL Always Construct warning at Main.v(164): variable \"curr_player\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check_reset Main.v(167) " "Verilog HDL Always Construct warning at Main.v(167): variable \"check_reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_player Main.v(168) " "Verilog HDL Always Construct warning at Main.v(168): variable \"curr_player\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Main.v(148) " "Verilog HDL Case Statement warning at Main.v(148): incomplete case statement has no default case item" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 148 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Main.v(148) " "Verilog HDL Case Statement information at Main.v(148): all case item expressions in this case statement are onehot" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "play Main.v(147) " "Verilog HDL Always Construct warning at Main.v(147): inferring latch(es) for variable \"play\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr_player Main.v(147) " "Verilog HDL Always Construct warning at Main.v(147): inferring latch(es) for variable \"curr_player\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prev_add Main.v(147) " "Verilog HDL Always Construct warning at Main.v(147): inferring latch(es) for variable \"prev_add\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check_reset Main.v(147) " "Verilog HDL Always Construct warning at Main.v(147): inferring latch(es) for variable \"check_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check_activate Main.v(147) " "Verilog HDL Always Construct warning at Main.v(147): inferring latch(es) for variable \"check_activate\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check_activate Main.v(147) " "Inferred latch for \"check_activate\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check_reset Main.v(147) " "Inferred latch for \"check_reset\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[0\] Main.v(147) " "Inferred latch for \"prev_add\[0\]\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[1\] Main.v(147) " "Inferred latch for \"prev_add\[1\]\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[2\] Main.v(147) " "Inferred latch for \"prev_add\[2\]\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[3\] Main.v(147) " "Inferred latch for \"prev_add\[3\]\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[4\] Main.v(147) " "Inferred latch for \"prev_add\[4\]\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[5\] Main.v(147) " "Inferred latch for \"prev_add\[5\]\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[6\] Main.v(147) " "Inferred latch for \"prev_add\[6\]\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_add\[7\] Main.v(147) " "Inferred latch for \"prev_add\[7\]\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_player\[0\] Main.v(147) " "Inferred latch for \"curr_player\[0\]\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_player\[1\] Main.v(147) " "Inferred latch for \"curr_player\[1\]\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "play Main.v(147) " "Inferred latch for \"play\" at Main.v(147)" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017460718 "|Fivesons"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llabs llabs:labs " "Elaborating entity \"llabs\" for hierarchy \"llabs:labs\"" {  } { { "Project/logic_part/Main.v" "labs" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017460720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "painter llabs:labs\|painter:pt " "Elaborating entity \"painter\" for hierarchy \"llabs:labs\|painter:pt\"" {  } { { "Project/display/llabs.v" "pt" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017460724 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "painter.v(330) " "Verilog HDL Case Statement information at painter.v(330): all case item expressions in this case statement are onehot" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 330 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1501017460749 "|Fivesons|llabs:labs|painter:pt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paint_chess llabs:labs\|painter:pt\|paint_chess:pc " "Elaborating entity \"paint_chess\" for hierarchy \"llabs:labs\|painter:pt\|paint_chess:pc\"" {  } { { "Project/display/painter.v" "pc" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017460750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 painter.v(529) " "Verilog HDL assignment warning at painter.v(529): truncated value with size 32 to match size of target (8)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501017460753 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 painter.v(530) " "Verilog HDL assignment warning at painter.v(530): truncated value with size 32 to match size of target (8)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501017460753 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 painter.v(547) " "Verilog HDL assignment warning at painter.v(547): truncated value with size 8 to match size of target (7)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501017460753 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 painter.v(548) " "Verilog HDL assignment warning at painter.v(548): truncated value with size 8 to match size of target (7)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501017460753 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 painter.v(587) " "Verilog HDL assignment warning at painter.v(587): truncated value with size 32 to match size of target (8)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501017460753 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 painter.v(588) " "Verilog HDL assignment warning at painter.v(588): truncated value with size 32 to match size of target (8)" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501017460753 "|Fivesons|llabs:labs|painter:pt|paint_chess:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paint_pic llabs:labs\|painter:pt\|paint_pic:paint_board " "Elaborating entity \"paint_pic\" for hierarchy \"llabs:labs\|painter:pt\|paint_pic:paint_board\"" {  } { { "Project/display/painter.v" "paint_board" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017460754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter llabs:labs\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"llabs:labs\|vga_adapter:VGA\"" {  } { { "Project/display/llabs.v" "VGA" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017462798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator llabs:labs\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "Project/display/vga_adapter.v" "user_input_translator" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017462801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "Project/display/vga_adapter.v" "VideoMemory" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017462839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "Project/display/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017462841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017462842 ""}  } { { "Project/display/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501017462842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/altsyncram_60g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017462879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017462879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017462879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017462915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017462915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017462915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017462952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017462952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/altsyncram_60g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017462952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017462989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017462989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/altsyncram_60g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017462990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll llabs:labs\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "Project/display/vga_adapter.v" "mypll" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017462994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "Project/display/vga_pll.v" "altpll_component" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "Project/display/vga_pll.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"llabs:labs\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017463040 ""}  } { { "Project/display/vga_pll.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501017463040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller llabs:labs\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"llabs:labs\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "Project/display/vga_adapter.v" "controller" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pospulse_gen pospulse_gen:p2 " "Elaborating entity \"pospulse_gen\" for hierarchy \"pospulse_gen:p2\"" {  } { { "Project/logic_part/Main.v" "p2" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2218 mux2218:mx1 " "Elaborating entity \"mux2218\" for hierarchy \"mux2218:mx1\"" {  } { { "Project/logic_part/Main.v" "mx1" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2212 mux2212:mx2 " "Elaborating entity \"mux2212\" for hierarchy \"mux2212:mx2\"" {  } { { "Project/logic_part/Main.v" "mx2" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Write Memory_Write:mem " "Elaborating entity \"Memory_Write\" for hierarchy \"Memory_Write:mem\"" {  } { { "Project/logic_part/Main.v" "mem" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select1to16 Memory_Write:mem\|Select1to16:transDataToRow " "Elaborating entity \"Select1to16\" for hierarchy \"Memory_Write:mem\|Select1to16:transDataToRow\"" {  } { { "Project/memory/Memory_Write.v" "transDataToRow" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Write.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463073 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_out Select1to16.v(14) " "Verilog HDL Always Construct warning at Select1to16.v(14): inferring latch(es) for variable \"reg_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[0\] Select1to16.v(14) " "Inferred latch for \"reg_out\[0\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[1\] Select1to16.v(14) " "Inferred latch for \"reg_out\[1\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[2\] Select1to16.v(14) " "Inferred latch for \"reg_out\[2\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[3\] Select1to16.v(14) " "Inferred latch for \"reg_out\[3\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[4\] Select1to16.v(14) " "Inferred latch for \"reg_out\[4\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[5\] Select1to16.v(14) " "Inferred latch for \"reg_out\[5\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[6\] Select1to16.v(14) " "Inferred latch for \"reg_out\[6\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[7\] Select1to16.v(14) " "Inferred latch for \"reg_out\[7\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[8\] Select1to16.v(14) " "Inferred latch for \"reg_out\[8\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[9\] Select1to16.v(14) " "Inferred latch for \"reg_out\[9\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[10\] Select1to16.v(14) " "Inferred latch for \"reg_out\[10\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[11\] Select1to16.v(14) " "Inferred latch for \"reg_out\[11\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[12\] Select1to16.v(14) " "Inferred latch for \"reg_out\[12\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[13\] Select1to16.v(14) " "Inferred latch for \"reg_out\[13\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[14\] Select1to16.v(14) " "Inferred latch for \"reg_out\[14\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[15\] Select1to16.v(14) " "Inferred latch for \"reg_out\[15\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[16\] Select1to16.v(14) " "Inferred latch for \"reg_out\[16\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463075 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[17\] Select1to16.v(14) " "Inferred latch for \"reg_out\[17\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[18\] Select1to16.v(14) " "Inferred latch for \"reg_out\[18\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[19\] Select1to16.v(14) " "Inferred latch for \"reg_out\[19\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[20\] Select1to16.v(14) " "Inferred latch for \"reg_out\[20\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[21\] Select1to16.v(14) " "Inferred latch for \"reg_out\[21\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[22\] Select1to16.v(14) " "Inferred latch for \"reg_out\[22\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[23\] Select1to16.v(14) " "Inferred latch for \"reg_out\[23\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[24\] Select1to16.v(14) " "Inferred latch for \"reg_out\[24\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[25\] Select1to16.v(14) " "Inferred latch for \"reg_out\[25\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[26\] Select1to16.v(14) " "Inferred latch for \"reg_out\[26\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[27\] Select1to16.v(14) " "Inferred latch for \"reg_out\[27\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[28\] Select1to16.v(14) " "Inferred latch for \"reg_out\[28\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[29\] Select1to16.v(14) " "Inferred latch for \"reg_out\[29\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[30\] Select1to16.v(14) " "Inferred latch for \"reg_out\[30\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[31\] Select1to16.v(14) " "Inferred latch for \"reg_out\[31\]\" at Select1to16.v(14)" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463076 "|Fivesons|Memory_Write:mem|Select1to16:transDataToRow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enable_select Memory_Write:mem\|Enable_select:enableEachRow " "Elaborating entity \"Enable_select\" for hierarchy \"Memory_Write:mem\|Enable_select:enableEachRow\"" {  } { { "Project/memory/Memory_Write.v" "enableEachRow" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Write.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Coordinate_Select_Write Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0 " "Elaborating entity \"Y_Coordinate_Select_Write\" for hierarchy \"Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\"" {  } { { "Project/memory/Memory_Write.v" "rowin0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Write.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PointInfor Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|PointInfor:point0 " "Elaborating entity \"PointInfor\" for hierarchy \"Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|PointInfor:point0\"" {  } { { "Project/memory/Y_Coordinate_Select_Write.v" "point0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Y_Coordinate_Select_Write.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|PointInfor:point0\|D_Flip_Flop:first_bit " "Elaborating entity \"D_Flip_Flop\" for hierarchy \"Memory_Write:mem\|Y_Coordinate_Select_Write:rowin0\|PointInfor:point0\|D_Flip_Flop:first_bit\"" {  } { { "Project/memory/PointInfor.v" "first_bit" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/PointInfor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Read Memory_Read:mr " "Elaborating entity \"Memory_Read\" for hierarchy \"Memory_Read:mr\"" {  } { { "Project/logic_part/Main.v" "mr" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Coordinate_Select_Read Memory_Read:mr\|Y_Coordinate_Select_Read:rowout0 " "Elaborating entity \"Y_Coordinate_Select_Read\" for hierarchy \"Memory_Read:mr\|Y_Coordinate_Select_Read:rowout0\"" {  } { { "Project/memory/Memory_Read.v" "rowout0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Read.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select16to1 Memory_Read:mr\|Y_Coordinate_Select_Read:rowout0\|Select16to1:getDataFromPoint " "Elaborating entity \"Select16to1\" for hierarchy \"Memory_Read:mr\|Y_Coordinate_Select_Read:rowout0\|Select16to1:getDataFromPoint\"" {  } { { "Project/memory/Y_Coordinate_Select_Read.v" "getDataFromPoint" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Y_Coordinate_Select_Read.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pointer pointer:pt " "Elaborating entity \"pointer\" for hierarchy \"pointer:pt\"" {  } { { "Project/logic_part/Main.v" "pt" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overall_check overall_check:oc " "Elaborating entity \"overall_check\" for hierarchy \"overall_check:oc\"" {  } { { "Project/logic_part/Main.v" "oc" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control overall_check:oc\|control:counters_control " "Elaborating entity \"control\" for hierarchy \"overall_check:oc\|control:counters_control\"" {  } { { "Project/logic_part/overall_check.v" "counters_control" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463381 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state overall_check.v(77) " "Verilog HDL Always Construct warning at overall_check.v(77): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463382 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set overall_check.v(148) " "Verilog HDL Always Construct warning at overall_check.v(148): inferring latch(es) for variable \"set\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463383 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "active overall_check.v(148) " "Verilog HDL Always Construct warning at overall_check.v(148): inferring latch(es) for variable \"active\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463383 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_suc overall_check.v(148) " "Verilog HDL Always Construct warning at overall_check.v(148): inferring latch(es) for variable \"final_suc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463383 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_fai overall_check.v(148) " "Verilog HDL Always Construct warning at overall_check.v(148): inferring latch(es) for variable \"final_fai\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463383 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_fai overall_check.v(148) " "Inferred latch for \"final_fai\" at overall_check.v(148)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463384 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_suc overall_check.v(148) " "Inferred latch for \"final_suc\" at overall_check.v(148)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463384 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active\[0\] overall_check.v(148) " "Inferred latch for \"active\[0\]\" at overall_check.v(148)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463384 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active\[1\] overall_check.v(148) " "Inferred latch for \"active\[1\]\" at overall_check.v(148)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463384 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active\[2\] overall_check.v(148) " "Inferred latch for \"active\[2\]\" at overall_check.v(148)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463384 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active\[3\] overall_check.v(148) " "Inferred latch for \"active\[3\]\" at overall_check.v(148)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463384 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set overall_check.v(148) " "Inferred latch for \"set\" at overall_check.v(148)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463384 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INITIAL_WAIT overall_check.v(77) " "Inferred latch for \"next_state.INITIAL_WAIT\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463385 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INITIAL overall_check.v(77) " "Inferred latch for \"next_state.INITIAL\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463385 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FAIL overall_check.v(77) " "Inferred latch for \"next_state.FAIL\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463385 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SUCCESS overall_check.v(77) " "Inferred latch for \"next_state.SUCCESS\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463385 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LEAN_TWO_WAIT overall_check.v(77) " "Inferred latch for \"next_state.LEAN_TWO_WAIT\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463385 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LEAN_TWO_CHECK overall_check.v(77) " "Inferred latch for \"next_state.LEAN_TWO_CHECK\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463385 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LEAN_ONE_WAIT overall_check.v(77) " "Inferred latch for \"next_state.LEAN_ONE_WAIT\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463385 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LEAN_ONE_CHECK overall_check.v(77) " "Inferred latch for \"next_state.LEAN_ONE_CHECK\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463385 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.VERTI_WAIT overall_check.v(77) " "Inferred latch for \"next_state.VERTI_WAIT\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463385 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.VERTI_CHECK overall_check.v(77) " "Inferred latch for \"next_state.VERTI_CHECK\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463385 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HORI_WAIT overall_check.v(77) " "Inferred latch for \"next_state.HORI_WAIT\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463386 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HORI_CHECK overall_check.v(77) " "Inferred latch for \"next_state.HORI_CHECK\" at overall_check.v(77)" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463386 "|Fivesons|overall_check:oc|control:counters_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_check overall_check:oc\|horizontal_check:ck0 " "Elaborating entity \"horizontal_check\" for hierarchy \"overall_check:oc\|horizontal_check:ck0\"" {  } { { "Project/logic_part/overall_check.v" "ck0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463422 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chess counters.v(69) " "Verilog HDL Always Construct warning at counters.v(69): variable \"chess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463424 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(70) " "Verilog HDL Always Construct warning at counters.v(70): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463424 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(72) " "Verilog HDL Always Construct warning at counters.v(72): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463424 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(73) " "Verilog HDL Always Construct warning at counters.v(73): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463425 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(75) " "Verilog HDL Always Construct warning at counters.v(75): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463425 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(77) " "Verilog HDL Always Construct warning at counters.v(77): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463425 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(78) " "Verilog HDL Always Construct warning at counters.v(78): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463425 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(82) " "Verilog HDL Always Construct warning at counters.v(82): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463425 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(83) " "Verilog HDL Always Construct warning at counters.v(83): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463425 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currstate counters.v(87) " "Verilog HDL Always Construct warning at counters.v(87): variable \"currstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463425 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ches counters.v(88) " "Verilog HDL Always Construct warning at counters.v(88): variable \"ches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463425 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count counters.v(88) " "Verilog HDL Always Construct warning at counters.v(88): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463426 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curradd counters.v(91) " "Verilog HDL Always Construct warning at counters.v(91): variable \"curradd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463426 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curradd counters.v(57) " "Verilog HDL Always Construct warning at counters.v(57): inferring latch(es) for variable \"curradd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463426 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endadd counters.v(57) " "Verilog HDL Always Construct warning at counters.v(57): inferring latch(es) for variable \"endadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463426 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count counters.v(57) " "Verilog HDL Always Construct warning at counters.v(57): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463426 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curstate counters.v(57) " "Verilog HDL Always Construct warning at counters.v(57): inferring latch(es) for variable \"curstate\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463426 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ches counters.v(57) " "Verilog HDL Always Construct warning at counters.v(57): inferring latch(es) for variable \"ches\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463426 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actnex counters.v(57) " "Verilog HDL Always Construct warning at counters.v(57): inferring latch(es) for variable \"actnex\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463426 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "suc counters.v(57) " "Verilog HDL Always Construct warning at counters.v(57): inferring latch(es) for variable \"suc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463426 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "suc counters.v(57) " "Inferred latch for \"suc\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463428 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actnex counters.v(57) " "Inferred latch for \"actnex\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[0\] counters.v(57) " "Inferred latch for \"ches\[0\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[1\] counters.v(57) " "Inferred latch for \"ches\[1\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counters.v(57) " "Inferred latch for \"count\[0\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counters.v(57) " "Inferred latch for \"count\[1\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] counters.v(57) " "Inferred latch for \"count\[2\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[0\] counters.v(57) " "Inferred latch for \"endadd\[0\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[1\] counters.v(57) " "Inferred latch for \"endadd\[1\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[2\] counters.v(57) " "Inferred latch for \"endadd\[2\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[3\] counters.v(57) " "Inferred latch for \"endadd\[3\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[4\] counters.v(57) " "Inferred latch for \"endadd\[4\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[5\] counters.v(57) " "Inferred latch for \"endadd\[5\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[6\] counters.v(57) " "Inferred latch for \"endadd\[6\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463429 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[7\] counters.v(57) " "Inferred latch for \"endadd\[7\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463430 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[0\] counters.v(57) " "Inferred latch for \"curradd\[0\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463430 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[1\] counters.v(57) " "Inferred latch for \"curradd\[1\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463430 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[2\] counters.v(57) " "Inferred latch for \"curradd\[2\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463430 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[3\] counters.v(57) " "Inferred latch for \"curradd\[3\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463430 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[4\] counters.v(57) " "Inferred latch for \"curradd\[4\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463430 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[5\] counters.v(57) " "Inferred latch for \"curradd\[5\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463430 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[6\] counters.v(57) " "Inferred latch for \"curradd\[6\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463430 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[7\] counters.v(57) " "Inferred latch for \"curradd\[7\]\" at counters.v(57)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463430 "|Fivesons|overall_check:oc|horizontal_check:ck0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verticle_check overall_check:oc\|verticle_check:ck1 " "Elaborating entity \"verticle_check\" for hierarchy \"overall_check:oc\|verticle_check:ck1\"" {  } { { "Project/logic_part/overall_check.v" "ck1" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463497 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chess counters.v(183) " "Verilog HDL Always Construct warning at counters.v(183): variable \"chess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463500 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(184) " "Verilog HDL Always Construct warning at counters.v(184): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463500 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(186) " "Verilog HDL Always Construct warning at counters.v(186): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463500 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(187) " "Verilog HDL Always Construct warning at counters.v(187): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463500 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(189) " "Verilog HDL Always Construct warning at counters.v(189): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463500 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(191) " "Verilog HDL Always Construct warning at counters.v(191): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463500 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(192) " "Verilog HDL Always Construct warning at counters.v(192): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463500 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(196) " "Verilog HDL Always Construct warning at counters.v(196): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463501 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(197) " "Verilog HDL Always Construct warning at counters.v(197): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463501 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currstate counters.v(201) " "Verilog HDL Always Construct warning at counters.v(201): variable \"currstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463501 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ches counters.v(202) " "Verilog HDL Always Construct warning at counters.v(202): variable \"ches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463501 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count counters.v(202) " "Verilog HDL Always Construct warning at counters.v(202): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463501 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curradd counters.v(205) " "Verilog HDL Always Construct warning at counters.v(205): variable \"curradd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463501 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curradd counters.v(171) " "Verilog HDL Always Construct warning at counters.v(171): inferring latch(es) for variable \"curradd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463502 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endadd counters.v(171) " "Verilog HDL Always Construct warning at counters.v(171): inferring latch(es) for variable \"endadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463502 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count counters.v(171) " "Verilog HDL Always Construct warning at counters.v(171): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463502 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curstate counters.v(171) " "Verilog HDL Always Construct warning at counters.v(171): inferring latch(es) for variable \"curstate\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463502 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ches counters.v(171) " "Verilog HDL Always Construct warning at counters.v(171): inferring latch(es) for variable \"ches\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463502 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actnex counters.v(171) " "Verilog HDL Always Construct warning at counters.v(171): inferring latch(es) for variable \"actnex\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463502 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "suc counters.v(171) " "Verilog HDL Always Construct warning at counters.v(171): inferring latch(es) for variable \"suc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463502 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "suc counters.v(171) " "Inferred latch for \"suc\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463504 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actnex counters.v(171) " "Inferred latch for \"actnex\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463504 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[0\] counters.v(171) " "Inferred latch for \"ches\[0\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463504 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[1\] counters.v(171) " "Inferred latch for \"ches\[1\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463504 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counters.v(171) " "Inferred latch for \"count\[0\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463504 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counters.v(171) " "Inferred latch for \"count\[1\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463504 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] counters.v(171) " "Inferred latch for \"count\[2\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463504 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[0\] counters.v(171) " "Inferred latch for \"endadd\[0\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[1\] counters.v(171) " "Inferred latch for \"endadd\[1\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[2\] counters.v(171) " "Inferred latch for \"endadd\[2\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[3\] counters.v(171) " "Inferred latch for \"endadd\[3\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[4\] counters.v(171) " "Inferred latch for \"endadd\[4\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[5\] counters.v(171) " "Inferred latch for \"endadd\[5\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[6\] counters.v(171) " "Inferred latch for \"endadd\[6\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[7\] counters.v(171) " "Inferred latch for \"endadd\[7\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[0\] counters.v(171) " "Inferred latch for \"curradd\[0\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[1\] counters.v(171) " "Inferred latch for \"curradd\[1\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[2\] counters.v(171) " "Inferred latch for \"curradd\[2\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[3\] counters.v(171) " "Inferred latch for \"curradd\[3\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[4\] counters.v(171) " "Inferred latch for \"curradd\[4\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[5\] counters.v(171) " "Inferred latch for \"curradd\[5\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463505 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[6\] counters.v(171) " "Inferred latch for \"curradd\[6\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463506 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[7\] counters.v(171) " "Inferred latch for \"curradd\[7\]\" at counters.v(171)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463506 "|Fivesons|overall_check:oc|verticle_check:ck1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lean1_check overall_check:oc\|lean1_check:ck2 " "Elaborating entity \"lean1_check\" for hierarchy \"overall_check:oc\|lean1_check:ck2\"" {  } { { "Project/logic_part/overall_check.v" "ck2" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463560 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chess counters.v(296) " "Verilog HDL Always Construct warning at counters.v(296): variable \"chess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463562 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(297) " "Verilog HDL Always Construct warning at counters.v(297): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463562 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(298) " "Verilog HDL Always Construct warning at counters.v(298): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463562 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(299) " "Verilog HDL Always Construct warning at counters.v(299): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463562 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(302) " "Verilog HDL Always Construct warning at counters.v(302): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463562 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(303) " "Verilog HDL Always Construct warning at counters.v(303): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463562 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(304) " "Verilog HDL Always Construct warning at counters.v(304): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463562 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(307) " "Verilog HDL Always Construct warning at counters.v(307): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463562 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(308) " "Verilog HDL Always Construct warning at counters.v(308): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463563 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(309) " "Verilog HDL Always Construct warning at counters.v(309): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463563 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(312) " "Verilog HDL Always Construct warning at counters.v(312): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463563 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(313) " "Verilog HDL Always Construct warning at counters.v(313): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463563 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(314) " "Verilog HDL Always Construct warning at counters.v(314): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463563 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(317) " "Verilog HDL Always Construct warning at counters.v(317): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463563 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(318) " "Verilog HDL Always Construct warning at counters.v(318): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 318 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463563 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(319) " "Verilog HDL Always Construct warning at counters.v(319): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463563 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(320) " "Verilog HDL Always Construct warning at counters.v(320): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463563 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(323) " "Verilog HDL Always Construct warning at counters.v(323): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463563 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(324) " "Verilog HDL Always Construct warning at counters.v(324): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463564 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(325) " "Verilog HDL Always Construct warning at counters.v(325): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463564 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(326) " "Verilog HDL Always Construct warning at counters.v(326): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463564 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(329) " "Verilog HDL Always Construct warning at counters.v(329): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463564 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(330) " "Verilog HDL Always Construct warning at counters.v(330): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463564 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(331) " "Verilog HDL Always Construct warning at counters.v(331): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463564 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(334) " "Verilog HDL Always Construct warning at counters.v(334): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463564 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(335) " "Verilog HDL Always Construct warning at counters.v(335): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463564 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(336) " "Verilog HDL Always Construct warning at counters.v(336): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463564 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(340) " "Verilog HDL Always Construct warning at counters.v(340): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463564 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(341) " "Verilog HDL Always Construct warning at counters.v(341): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463565 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currstate counters.v(345) " "Verilog HDL Always Construct warning at counters.v(345): variable \"currstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463565 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ches counters.v(346) " "Verilog HDL Always Construct warning at counters.v(346): variable \"ches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463565 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count counters.v(346) " "Verilog HDL Always Construct warning at counters.v(346): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463565 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curradd counters.v(350) " "Verilog HDL Always Construct warning at counters.v(350): variable \"curradd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463566 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curradd counters.v(284) " "Verilog HDL Always Construct warning at counters.v(284): inferring latch(es) for variable \"curradd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463566 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endadd counters.v(284) " "Verilog HDL Always Construct warning at counters.v(284): inferring latch(es) for variable \"endadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463566 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count counters.v(284) " "Verilog HDL Always Construct warning at counters.v(284): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463566 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curstate counters.v(284) " "Verilog HDL Always Construct warning at counters.v(284): inferring latch(es) for variable \"curstate\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463566 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ches counters.v(284) " "Verilog HDL Always Construct warning at counters.v(284): inferring latch(es) for variable \"ches\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463566 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actnex counters.v(284) " "Verilog HDL Always Construct warning at counters.v(284): inferring latch(es) for variable \"actnex\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463566 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "suc counters.v(284) " "Verilog HDL Always Construct warning at counters.v(284): inferring latch(es) for variable \"suc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463566 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "suc counters.v(284) " "Inferred latch for \"suc\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463568 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actnex counters.v(284) " "Inferred latch for \"actnex\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463568 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[0\] counters.v(284) " "Inferred latch for \"ches\[0\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463568 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[1\] counters.v(284) " "Inferred latch for \"ches\[1\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463568 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counters.v(284) " "Inferred latch for \"count\[0\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463568 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counters.v(284) " "Inferred latch for \"count\[1\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463568 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] counters.v(284) " "Inferred latch for \"count\[2\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463568 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[0\] counters.v(284) " "Inferred latch for \"endadd\[0\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[1\] counters.v(284) " "Inferred latch for \"endadd\[1\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[2\] counters.v(284) " "Inferred latch for \"endadd\[2\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[3\] counters.v(284) " "Inferred latch for \"endadd\[3\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[4\] counters.v(284) " "Inferred latch for \"endadd\[4\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[5\] counters.v(284) " "Inferred latch for \"endadd\[5\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[6\] counters.v(284) " "Inferred latch for \"endadd\[6\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[7\] counters.v(284) " "Inferred latch for \"endadd\[7\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[0\] counters.v(284) " "Inferred latch for \"curradd\[0\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[1\] counters.v(284) " "Inferred latch for \"curradd\[1\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[2\] counters.v(284) " "Inferred latch for \"curradd\[2\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[3\] counters.v(284) " "Inferred latch for \"curradd\[3\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[4\] counters.v(284) " "Inferred latch for \"curradd\[4\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[5\] counters.v(284) " "Inferred latch for \"curradd\[5\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[6\] counters.v(284) " "Inferred latch for \"curradd\[6\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[7\] counters.v(284) " "Inferred latch for \"curradd\[7\]\" at counters.v(284)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463569 "|Fivesons|overall_check:oc|lean1_check:ck2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lean2_check overall_check:oc\|lean2_check:ck3 " "Elaborating entity \"lean2_check\" for hierarchy \"overall_check:oc\|lean2_check:ck3\"" {  } { { "Project/logic_part/overall_check.v" "ck3" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017463626 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chess counters.v(443) " "Verilog HDL Always Construct warning at counters.v(443): variable \"chess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 443 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463627 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(444) " "Verilog HDL Always Construct warning at counters.v(444): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 444 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463628 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(445) " "Verilog HDL Always Construct warning at counters.v(445): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 445 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463628 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(446) " "Verilog HDL Always Construct warning at counters.v(446): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 446 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463628 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(449) " "Verilog HDL Always Construct warning at counters.v(449): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 449 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463628 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(450) " "Verilog HDL Always Construct warning at counters.v(450): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 450 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463628 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(451) " "Verilog HDL Always Construct warning at counters.v(451): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463628 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(454) " "Verilog HDL Always Construct warning at counters.v(454): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463628 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(455) " "Verilog HDL Always Construct warning at counters.v(455): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 455 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463629 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(456) " "Verilog HDL Always Construct warning at counters.v(456): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463629 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(459) " "Verilog HDL Always Construct warning at counters.v(459): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 459 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463629 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(460) " "Verilog HDL Always Construct warning at counters.v(460): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 460 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463629 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(461) " "Verilog HDL Always Construct warning at counters.v(461): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 461 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463629 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(464) " "Verilog HDL Always Construct warning at counters.v(464): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 464 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463629 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(465) " "Verilog HDL Always Construct warning at counters.v(465): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 465 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463629 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(466) " "Verilog HDL Always Construct warning at counters.v(466): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463629 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(469) " "Verilog HDL Always Construct warning at counters.v(469): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 469 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463629 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(470) " "Verilog HDL Always Construct warning at counters.v(470): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463629 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(471) " "Verilog HDL Always Construct warning at counters.v(471): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 471 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463630 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(474) " "Verilog HDL Always Construct warning at counters.v(474): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 474 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463630 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(475) " "Verilog HDL Always Construct warning at counters.v(475): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 475 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463630 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(476) " "Verilog HDL Always Construct warning at counters.v(476): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 476 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463630 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(477) " "Verilog HDL Always Construct warning at counters.v(477): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 477 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463630 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(480) " "Verilog HDL Always Construct warning at counters.v(480): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 480 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463630 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(481) " "Verilog HDL Always Construct warning at counters.v(481): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 481 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463630 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(482) " "Verilog HDL Always Construct warning at counters.v(482): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463630 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(483) " "Verilog HDL Always Construct warning at counters.v(483): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 483 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463631 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(487) " "Verilog HDL Always Construct warning at counters.v(487): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463631 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pointer counters.v(488) " "Verilog HDL Always Construct warning at counters.v(488): variable \"pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 488 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463631 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currstate counters.v(492) " "Verilog HDL Always Construct warning at counters.v(492): variable \"currstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 492 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463631 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ches counters.v(493) " "Verilog HDL Always Construct warning at counters.v(493): variable \"ches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463632 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count counters.v(493) " "Verilog HDL Always Construct warning at counters.v(493): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463632 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curradd counters.v(497) " "Verilog HDL Always Construct warning at counters.v(497): variable \"curradd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 497 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501017463632 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curradd counters.v(431) " "Verilog HDL Always Construct warning at counters.v(431): inferring latch(es) for variable \"curradd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463632 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endadd counters.v(431) " "Verilog HDL Always Construct warning at counters.v(431): inferring latch(es) for variable \"endadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463632 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count counters.v(431) " "Verilog HDL Always Construct warning at counters.v(431): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463632 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curstate counters.v(431) " "Verilog HDL Always Construct warning at counters.v(431): inferring latch(es) for variable \"curstate\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463632 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ches counters.v(431) " "Verilog HDL Always Construct warning at counters.v(431): inferring latch(es) for variable \"ches\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463632 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actnex counters.v(431) " "Verilog HDL Always Construct warning at counters.v(431): inferring latch(es) for variable \"actnex\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463632 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "suc counters.v(431) " "Verilog HDL Always Construct warning at counters.v(431): inferring latch(es) for variable \"suc\", which holds its previous value in one or more paths through the always construct" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501017463632 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "suc counters.v(431) " "Inferred latch for \"suc\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actnex counters.v(431) " "Inferred latch for \"actnex\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[0\] counters.v(431) " "Inferred latch for \"ches\[0\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ches\[1\] counters.v(431) " "Inferred latch for \"ches\[1\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counters.v(431) " "Inferred latch for \"count\[0\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counters.v(431) " "Inferred latch for \"count\[1\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] counters.v(431) " "Inferred latch for \"count\[2\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[0\] counters.v(431) " "Inferred latch for \"endadd\[0\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[1\] counters.v(431) " "Inferred latch for \"endadd\[1\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[2\] counters.v(431) " "Inferred latch for \"endadd\[2\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[3\] counters.v(431) " "Inferred latch for \"endadd\[3\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[4\] counters.v(431) " "Inferred latch for \"endadd\[4\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[5\] counters.v(431) " "Inferred latch for \"endadd\[5\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[6\] counters.v(431) " "Inferred latch for \"endadd\[6\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endadd\[7\] counters.v(431) " "Inferred latch for \"endadd\[7\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[0\] counters.v(431) " "Inferred latch for \"curradd\[0\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463635 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[1\] counters.v(431) " "Inferred latch for \"curradd\[1\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463636 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[2\] counters.v(431) " "Inferred latch for \"curradd\[2\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463636 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[3\] counters.v(431) " "Inferred latch for \"curradd\[3\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463636 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[4\] counters.v(431) " "Inferred latch for \"curradd\[4\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463636 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[5\] counters.v(431) " "Inferred latch for \"curradd\[5\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463636 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[6\] counters.v(431) " "Inferred latch for \"curradd\[6\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463636 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curradd\[7\] counters.v(431) " "Inferred latch for \"curradd\[7\]\" at counters.v(431)" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017463636 "|Fivesons|overall_check:oc|lean2_check:ck3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|Div1\"" {  } { { "Project/display/painter.v" "Div1" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017483932 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "llabs:labs\|painter:pt\|paint_pic:paint_board\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"llabs:labs\|painter:pt\|paint_pic:paint_board\|Mult0\"" {  } { { "Project/display/painter.v" "Mult0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017483932 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|Mult6\"" {  } { { "Project/display/painter.v" "Mult6" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017483932 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|Mult7\"" {  } { { "Project/display/painter.v" "Mult7" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017483932 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "llabs:labs\|painter:pt\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"llabs:labs\|painter:pt\|Mult0\"" {  } { { "Project/display/painter.v" "Mult0" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 287 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017483932 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1501017483932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_divide:Div1\"" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017483951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_divide:Div1 " "Instantiated megafunction \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017483951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017483951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017483951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017483951 ""}  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501017483951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017483984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017483984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017483996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017483996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017484052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017484052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017484106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017484106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017484145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017484145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\"" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017484191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Instantiated megafunction \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484191 ""}  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501017484191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017484218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017484226 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017484238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017484270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017484270 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|altshift:external_latency_ffs llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"llabs:labs\|painter:pt\|paint_pic:paint_board\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017484281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\"" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017484287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6 " "Instantiated megafunction \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484287 ""}  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501017484287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_l5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017484319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017484319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\"" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017484330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7 " "Instantiated megafunction \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484330 ""}  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501017484330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m5t " "Found entity 1: mult_m5t" {  } { { "db/mult_m5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_m5t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017484363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017484363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "llabs:labs\|painter:pt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"llabs:labs\|painter:pt\|lpm_mult:Mult0\"" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017484374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "llabs:labs\|painter:pt\|lpm_mult:Mult0 " "Instantiated megafunction \"llabs:labs\|painter:pt\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017484374 ""}  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501017484374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_73t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017484407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017484407 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_mult1 " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_m5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_m5t.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017484583 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult7|mult_m5t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_mult3 " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_mult3\"" {  } { { "db/mult_m5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_m5t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017484583 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult7|mult_m5t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|w158w\[0\] " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|w158w\[0\]\"" {  } { { "db/mult_m5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_m5t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017484583 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult7|mult_m5t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_out4 " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult7\|mult_m5t:auto_generated\|mac_out4\"" {  } { { "db/mult_m5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_m5t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017484583 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult7|mult_m5t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\|mult_l5t:auto_generated\|mac_mult1 " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_l5t.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017484583 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult6|mult_l5t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\|mult_l5t:auto_generated\|mac_out2 " "Synthesized away node \"llabs:labs\|painter:pt\|paint_chess:victory_chess\|lpm_mult:Mult6\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/db/mult_l5t.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 583 -1 0 } } { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 236 0 0 } } { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 67 0 0 } } { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017484583 "|Fivesons|llabs:labs|painter:pt|paint_chess:victory_chess|lpm_mult:Mult6|mult_l5t:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1501017484583 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1501017484583 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501017485059 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|horizontal_check:ck0\|curradd\[4\] overall_check:oc\|horizontal_check:ck0\|endadd\[4\] " "Duplicate LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|curradd\[4\]\" merged with LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|endadd\[4\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017485126 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|horizontal_check:ck0\|curradd\[5\] overall_check:oc\|horizontal_check:ck0\|endadd\[5\] " "Duplicate LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|curradd\[5\]\" merged with LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|endadd\[5\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017485126 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|horizontal_check:ck0\|curradd\[6\] overall_check:oc\|horizontal_check:ck0\|endadd\[6\] " "Duplicate LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|curradd\[6\]\" merged with LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|endadd\[6\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017485126 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|horizontal_check:ck0\|curradd\[7\] overall_check:oc\|horizontal_check:ck0\|endadd\[7\] " "Duplicate LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|curradd\[7\]\" merged with LATCH primitive \"overall_check:oc\|horizontal_check:ck0\|endadd\[7\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017485126 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|verticle_check:ck1\|curradd\[0\] overall_check:oc\|verticle_check:ck1\|endadd\[0\] " "Duplicate LATCH primitive \"overall_check:oc\|verticle_check:ck1\|curradd\[0\]\" merged with LATCH primitive \"overall_check:oc\|verticle_check:ck1\|endadd\[0\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017485126 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|verticle_check:ck1\|curradd\[1\] overall_check:oc\|verticle_check:ck1\|endadd\[1\] " "Duplicate LATCH primitive \"overall_check:oc\|verticle_check:ck1\|curradd\[1\]\" merged with LATCH primitive \"overall_check:oc\|verticle_check:ck1\|endadd\[1\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017485126 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|verticle_check:ck1\|curradd\[2\] overall_check:oc\|verticle_check:ck1\|endadd\[2\] " "Duplicate LATCH primitive \"overall_check:oc\|verticle_check:ck1\|curradd\[2\]\" merged with LATCH primitive \"overall_check:oc\|verticle_check:ck1\|endadd\[2\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017485126 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "overall_check:oc\|verticle_check:ck1\|curradd\[3\] overall_check:oc\|verticle_check:ck1\|endadd\[3\] " "Duplicate LATCH primitive \"overall_check:oc\|verticle_check:ck1\|curradd\[3\]\" merged with LATCH primitive \"overall_check:oc\|verticle_check:ck1\|endadd\[3\]\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1501017485126 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1501017485126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[6\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485137 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[14\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485137 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[18\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[26\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[2\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[10\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[22\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[30\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[16\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[20\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[8\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[12\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[0\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[4\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[24\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[28\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[23\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[19\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485138 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[21\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[17\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[13\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[11\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[9\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[15\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[5\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[3\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[1\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[7\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[31\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[29\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[27\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[25\] " "Latch Memory_Write:mem\|Select1to16:transDataToRow\|reg_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|final_suc " "Latch overall_check:oc\|control:counters_control\|final_suc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|control:counters_control\|current_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|control:counters_control\|current_state.SUCCESS" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|final_fai " "Latch overall_check:oc\|control:counters_control\|final_fai has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|control:counters_control\|current_state.FAIL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|control:counters_control\|current_state.FAIL" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485139 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|next_state.SUCCESS_492 " "Latch overall_check:oc\|control:counters_control\|next_state.SUCCESS_492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|control:counters_control\|current_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|control:counters_control\|current_state.SUCCESS" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|next_state.FAIL_472 " "Latch overall_check:oc\|control:counters_control\|next_state.FAIL_472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|actnex " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|actnex" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|actnex " "Latch overall_check:oc\|horizontal_check:ck0\|actnex has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.FAIL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|actnex " "Latch overall_check:oc\|verticle_check:ck1\|actnex has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.FAIL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.FAIL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|actnex " "Latch overall_check:oc\|lean1_check:ck2\|actnex has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.FAIL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.FAIL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|actnex " "Latch overall_check:oc\|lean2_check:ck3\|actnex has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.FAIL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.FAIL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|suc " "Latch overall_check:oc\|horizontal_check:ck0\|suc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.SUCCESS" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|suc " "Latch overall_check:oc\|verticle_check:ck1\|suc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.SUCCESS" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|suc " "Latch overall_check:oc\|lean1_check:ck2\|suc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.SUCCESS" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|suc " "Latch overall_check:oc\|lean2_check:ck3\|suc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.SUCCESS" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[0\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[1\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[2\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[3\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[4\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485140 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[5\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[6\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|endadd\[7\] " "Latch overall_check:oc\|horizontal_check:ck0\|endadd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[0\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[1\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[2\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[3\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[4\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[5\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[6\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|endadd\[7\] " "Latch overall_check:oc\|verticle_check:ck1\|endadd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[0\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[1\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[2\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[3\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485141 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[4\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[5\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[6\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|endadd\[7\] " "Latch overall_check:oc\|lean1_check:ck2\|endadd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[0\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[1\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[2\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[3\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[4\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[5\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[6\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|endadd\[7\] " "Latch overall_check:oc\|lean2_check:ck3\|endadd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|count\[0\] " "Latch overall_check:oc\|horizontal_check:ck0\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|count\[1\] " "Latch overall_check:oc\|horizontal_check:ck0\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485142 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|count\[2\] " "Latch overall_check:oc\|horizontal_check:ck0\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|count\[0\] " "Latch overall_check:oc\|verticle_check:ck1\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|count\[1\] " "Latch overall_check:oc\|verticle_check:ck1\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|count\[2\] " "Latch overall_check:oc\|verticle_check:ck1\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|count\[0\] " "Latch overall_check:oc\|lean1_check:ck2\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|count\[1\] " "Latch overall_check:oc\|lean1_check:ck2\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|count\[2\] " "Latch overall_check:oc\|lean1_check:ck2\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|count\[1\] " "Latch overall_check:oc\|lean2_check:ck3\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|count\[0\] " "Latch overall_check:oc\|lean2_check:ck3\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|count\[2\] " "Latch overall_check:oc\|lean2_check:ck3\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.COUNT " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.COUNT" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|next_state.LEAN_ONE_CHECK_572 " "Latch overall_check:oc\|control:counters_control\|next_state.LEAN_ONE_CHECK_572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|actnex " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|actnex" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|next_state.LEAN_TWO_CHECK_532 " "Latch overall_check:oc\|control:counters_control\|next_state.LEAN_TWO_CHECK_532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|actnex " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|actnex" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|control:counters_control\|next_state.VERTI_CHECK_612 " "Latch overall_check:oc\|control:counters_control\|next_state.VERTI_CHECK_612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|actnex " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|actnex" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|ches\[1\] " "Latch overall_check:oc\|horizontal_check:ck0\|ches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|horizontal_check:ck0\|ches\[0\] " "Latch overall_check:oc\|horizontal_check:ck0\|ches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|horizontal_check:ck0\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|ches\[1\] " "Latch overall_check:oc\|verticle_check:ck1\|ches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485143 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|verticle_check:ck1\|ches\[0\] " "Latch overall_check:oc\|verticle_check:ck1\|ches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|verticle_check:ck1\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485144 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|ches\[1\] " "Latch overall_check:oc\|lean1_check:ck2\|ches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485144 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean1_check:ck2\|ches\[0\] " "Latch overall_check:oc\|lean1_check:ck2\|ches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean1_check:ck2\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485144 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|ches\[1\] " "Latch overall_check:oc\|lean2_check:ck3\|ches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485144 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overall_check:oc\|lean2_check:ck3\|ches\[0\] " "Latch overall_check:oc\|lean2_check:ck3\|ches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL " "Ports D and ENA on the latch are fed by the same signal overall_check:oc\|lean2_check:ck3\|curr_state.INITIAL" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501017485144 ""}  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 431 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501017485144 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501017487852 "|Fivesons|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501017487852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1501017488040 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501017496599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58s17/lishuha2/git/fivesons/output_files/Fivesons.map.smsg " "Generated suppressed messages file /courses/courses/cscb58s17/lishuha2/git/fivesons/output_files/Fivesons.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017496772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501017497612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017497612 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501017498238 "|Fivesons|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1501017498238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5912 " "Implemented 5912 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501017498239 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501017498239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5843 " "Implemented 5843 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501017498239 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1501017498239 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1501017498239 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1501017498239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501017498239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 377 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 377 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1412 " "Peak virtual memory: 1412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501017498534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 17:18:18 2017 " "Processing ended: Tue Jul 25 17:18:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501017498534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501017498534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501017498534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017498534 ""}
