============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 10 2021  04:07:02 pm
  Module:                 Simpler_Cipher_Decryption
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin               Type      Fanout  Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock clk)             launch                                    0 R 
CT_address_reg[0]/CLK                               0             0 R 
CT_address_reg[0]/Q     SDFFSNQ_X1      13  13.9   24   +24      24 R 
CT/address[0] 
  g114765/I                                              +0      24   
  g114765/ZN            INV_X1           8   9.7   18   +15      39 F 
  g114601/A2                                             +0      39   
  g114601/ZN            NOR2_X2         87  78.6  107   +62     101 R 
  g114590/I                                              +0     101   
  g114590/ZN            INV_X1           1   3.3   22   +14     116 F 
  g114588/I                                              +0     116   
  g114588/ZN            INV_X4         131 117.9   51   +35     151 R 
  g114371/B1                                             +0     151   
  g114371/ZN            AOI22_X1         1   0.9   17   +11     161 F 
  g112638/A2                                             +0     161   
  g112638/ZN            NAND4_X1         1   0.9    8    +6     168 R 
  g110286/B1                                             +0     168   
  g110286/ZN            AOI22_X1         1   0.8   16    +5     173 F 
  g106101/A4                                             +0     173   
  g106101/ZN            NAND4_X1         1   1.0    7    +8     180 R 
  g106067/A1                                             +0     180   
  g106067/ZN            AOI22_X1         1   0.8    9    +4     184 F 
  g106053/A3                                             +0     184   
  g106053/ZN            NAND3_X1         1   0.6    4    +5     189 R 
  q_reg[4]/D            DFFSNQ_X1                        +0     189   
  q_reg[4]/CLK          setup                       0    +9     198 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                 200 R 
----------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :       2ps 
Start-point  : CT_address_reg[0]/CLK
End-point    : CT/q_reg[4]/D
