$comment
	File created using the following command:
		vcd file Relogio.msim.vcd -direction
$end
$date
	Sat Oct  3 18:59:01 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module cpu_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " decodificadorEnd [9] $end
$var wire 1 # decodificadorEnd [8] $end
$var wire 1 $ decodificadorEnd [7] $end
$var wire 1 % decodificadorEnd [6] $end
$var wire 1 & decodificadorEnd [5] $end
$var wire 1 ' decodificadorEnd [4] $end
$var wire 1 ( decodificadorEnd [3] $end
$var wire 1 ) decodificadorEnd [2] $end
$var wire 1 * decodificadorEnd [1] $end
$var wire 1 + decodificadorEnd [0] $end
$var wire 1 , entrada_dados [9] $end
$var wire 1 - entrada_dados [8] $end
$var wire 1 . entrada_dados [7] $end
$var wire 1 / entrada_dados [6] $end
$var wire 1 0 entrada_dados [5] $end
$var wire 1 1 entrada_dados [4] $end
$var wire 1 2 entrada_dados [3] $end
$var wire 1 3 entrada_dados [2] $end
$var wire 1 4 entrada_dados [1] $end
$var wire 1 5 entrada_dados [0] $end
$var wire 1 6 saida_dados [9] $end
$var wire 1 7 saida_dados [8] $end
$var wire 1 8 saida_dados [7] $end
$var wire 1 9 saida_dados [6] $end
$var wire 1 : saida_dados [5] $end
$var wire 1 ; saida_dados [4] $end
$var wire 1 < saida_dados [3] $end
$var wire 1 = saida_dados [2] $end
$var wire 1 > saida_dados [1] $end
$var wire 1 ? saida_dados [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var wire 1 C devoe $end
$var wire 1 D devclrn $end
$var wire 1 E devpor $end
$var wire 1 F ww_devoe $end
$var wire 1 G ww_devclrn $end
$var wire 1 H ww_devpor $end
$var wire 1 I ww_CLOCK_50 $end
$var wire 1 J ww_entrada_dados [9] $end
$var wire 1 K ww_entrada_dados [8] $end
$var wire 1 L ww_entrada_dados [7] $end
$var wire 1 M ww_entrada_dados [6] $end
$var wire 1 N ww_entrada_dados [5] $end
$var wire 1 O ww_entrada_dados [4] $end
$var wire 1 P ww_entrada_dados [3] $end
$var wire 1 Q ww_entrada_dados [2] $end
$var wire 1 R ww_entrada_dados [1] $end
$var wire 1 S ww_entrada_dados [0] $end
$var wire 1 T ww_decodificadorEnd [9] $end
$var wire 1 U ww_decodificadorEnd [8] $end
$var wire 1 V ww_decodificadorEnd [7] $end
$var wire 1 W ww_decodificadorEnd [6] $end
$var wire 1 X ww_decodificadorEnd [5] $end
$var wire 1 Y ww_decodificadorEnd [4] $end
$var wire 1 Z ww_decodificadorEnd [3] $end
$var wire 1 [ ww_decodificadorEnd [2] $end
$var wire 1 \ ww_decodificadorEnd [1] $end
$var wire 1 ] ww_decodificadorEnd [0] $end
$var wire 1 ^ ww_saida_dados [9] $end
$var wire 1 _ ww_saida_dados [8] $end
$var wire 1 ` ww_saida_dados [7] $end
$var wire 1 a ww_saida_dados [6] $end
$var wire 1 b ww_saida_dados [5] $end
$var wire 1 c ww_saida_dados [4] $end
$var wire 1 d ww_saida_dados [3] $end
$var wire 1 e ww_saida_dados [2] $end
$var wire 1 f ww_saida_dados [1] $end
$var wire 1 g ww_saida_dados [0] $end
$var wire 1 h \entrada_dados[0]~input_o\ $end
$var wire 1 i \entrada_dados[1]~input_o\ $end
$var wire 1 j \entrada_dados[2]~input_o\ $end
$var wire 1 k \entrada_dados[3]~input_o\ $end
$var wire 1 l \entrada_dados[4]~input_o\ $end
$var wire 1 m \entrada_dados[5]~input_o\ $end
$var wire 1 n \entrada_dados[6]~input_o\ $end
$var wire 1 o \entrada_dados[7]~input_o\ $end
$var wire 1 p \entrada_dados[8]~input_o\ $end
$var wire 1 q \entrada_dados[9]~input_o\ $end
$var wire 1 r \CLOCK_50~input_o\ $end
$var wire 1 s \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 t \~GND~combout\ $end
$var wire 1 u \FD|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 v \FD|somaUm|Add0~45_sumout\ $end
$var wire 1 w \FD|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 x \FD|ROM|memROM~14_combout\ $end
$var wire 1 y \FD|somaUm|Add0~26\ $end
$var wire 1 z \FD|somaUm|Add0~2\ $end
$var wire 1 { \FD|somaUm|Add0~21_sumout\ $end
$var wire 1 | \FD|somaUm|Add0~22\ $end
$var wire 1 } \FD|somaUm|Add0~17_sumout\ $end
$var wire 1 ~ \FD|somaUm|Add0~18\ $end
$var wire 1 !! \FD|somaUm|Add0~13_sumout\ $end
$var wire 1 "! \FD|PC|DOUT[9]~DUPLICATE_q\ $end
$var wire 1 #! \FD|somaUm|Add0~14\ $end
$var wire 1 $! \FD|somaUm|Add0~9_sumout\ $end
$var wire 1 %! \FD|ROM|memROM~12_combout\ $end
$var wire 1 &! \FD|ROM|memROM~13_combout\ $end
$var wire 1 '! \FD|PC|DOUT[10]~DUPLICATE_q\ $end
$var wire 1 (! \FD|somaUm|Add0~10\ $end
$var wire 1 )! \FD|somaUm|Add0~5_sumout\ $end
$var wire 1 *! \FD|ROM|memROM~10_combout\ $end
$var wire 1 +! \FD|ROM|memROM~11_combout\ $end
$var wire 1 ,! \FD|ROM|memROM~0_combout\ $end
$var wire 1 -! \FD|ROM|memROM~15_combout\ $end
$var wire 1 .! \FD|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 /! \FD|ROM|memROM~18_combout\ $end
$var wire 1 0! \FD|ROM|memROM~19_combout\ $end
$var wire 1 1! \FD|somaUm|Add0~46\ $end
$var wire 1 2! \FD|somaUm|Add0~41_sumout\ $end
$var wire 1 3! \FD|ROM|memROM~16_combout\ $end
$var wire 1 4! \FD|ROM|memROM~17_combout\ $end
$var wire 1 5! \FD|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 6! \FD|somaUm|Add0~42\ $end
$var wire 1 7! \FD|somaUm|Add0~37_sumout\ $end
$var wire 1 8! \FD|somaUm|Add0~38\ $end
$var wire 1 9! \FD|somaUm|Add0~33_sumout\ $end
$var wire 1 :! \FD|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ;! \FD|somaUm|Add0~34\ $end
$var wire 1 <! \FD|somaUm|Add0~29_sumout\ $end
$var wire 1 =! \FD|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 >! \FD|somaUm|Add0~30\ $end
$var wire 1 ?! \FD|somaUm|Add0~25_sumout\ $end
$var wire 1 @! \FD|ROM|memROM~1_combout\ $end
$var wire 1 A! \FD|ROM|memROM~2_combout\ $end
$var wire 1 B! \FD|ROM|memROM~6_combout\ $end
$var wire 1 C! \FD|ROM|memROM~4_combout\ $end
$var wire 1 D! \UC|Equal0~0_combout\ $end
$var wire 1 E! \FD|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 F! \FD|somaUm|Add0~1_sumout\ $end
$var wire 1 G! \FD|ROM|memROM~3_combout\ $end
$var wire 1 H! \FD|ROM|memROM~5_combout\ $end
$var wire 1 I! \FD|ROM|memROM~7_combout\ $end
$var wire 1 J! \FD|ULA|Add0~1_sumout\ $end
$var wire 1 K! \FD|muxULA_Imediato|saida_MUX[0]~0_combout\ $end
$var wire 1 L! \FD|ROM|memROM~8_combout\ $end
$var wire 1 M! \FD|ROM|memROM~9_combout\ $end
$var wire 1 N! \FD|bancoReg|registrador~181_combout\ $end
$var wire 1 O! \FD|bancoReg|registrador~45_q\ $end
$var wire 1 P! \FD|bancoReg|registrador~179_combout\ $end
$var wire 1 Q! \FD|bancoReg|registrador~25_q\ $end
$var wire 1 R! \FD|bancoReg|registrador~178_combout\ $end
$var wire 1 S! \FD|bancoReg|registrador~15_q\ $end
$var wire 1 T! \FD|bancoReg|registrador~180_combout\ $end
$var wire 1 U! \FD|bancoReg|registrador~35_q\ $end
$var wire 1 V! \FD|bancoReg|registrador~175_combout\ $end
$var wire 1 W! \FD|ULA|Add0~2\ $end
$var wire 1 X! \FD|ULA|Add0~5_sumout\ $end
$var wire 1 Y! \FD|muxULA_Imediato|saida_MUX[1]~1_combout\ $end
$var wire 1 Z! \FD|bancoReg|registrador~36_q\ $end
$var wire 1 [! \FD|bancoReg|registrador~26_q\ $end
$var wire 1 \! \FD|bancoReg|registrador~16_q\ $end
$var wire 1 ]! \FD|bancoReg|registrador~46_q\ $end
$var wire 1 ^! \FD|bancoReg|registrador~176_combout\ $end
$var wire 1 _! \FD|ULA|Add0~6\ $end
$var wire 1 `! \FD|ULA|Add0~9_sumout\ $end
$var wire 1 a! \FD|muxULA_Imediato|saida_MUX[2]~2_combout\ $end
$var wire 1 b! \FD|bancoReg|registrador~47_q\ $end
$var wire 1 c! \FD|bancoReg|registrador~27_q\ $end
$var wire 1 d! \FD|bancoReg|registrador~37_q\ $end
$var wire 1 e! \FD|bancoReg|registrador~17_q\ $end
$var wire 1 f! \FD|bancoReg|registrador~177_combout\ $end
$var wire 1 g! \FD|PC|DOUT\ [11] $end
$var wire 1 h! \FD|PC|DOUT\ [10] $end
$var wire 1 i! \FD|PC|DOUT\ [9] $end
$var wire 1 j! \FD|PC|DOUT\ [8] $end
$var wire 1 k! \FD|PC|DOUT\ [7] $end
$var wire 1 l! \FD|PC|DOUT\ [6] $end
$var wire 1 m! \FD|PC|DOUT\ [5] $end
$var wire 1 n! \FD|PC|DOUT\ [4] $end
$var wire 1 o! \FD|PC|DOUT\ [3] $end
$var wire 1 p! \FD|PC|DOUT\ [2] $end
$var wire 1 q! \FD|PC|DOUT\ [1] $end
$var wire 1 r! \FD|PC|DOUT\ [0] $end
$var wire 1 s! \FD|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 t! \FD|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 u! \FD|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 v! \FD|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 w! \FD|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 x! \FD|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 y! \FD|PC|ALT_INV_DOUT[9]~DUPLICATE_q\ $end
$var wire 1 z! \FD|PC|ALT_INV_DOUT[10]~DUPLICATE_q\ $end
$var wire 1 {! \FD|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 |! \FD|ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 }! \FD|ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 ~! \FD|ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 !" \FD|ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 "" \FD|ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 #" \FD|ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 $" \FD|ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 %" \FD|ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 &" \FD|ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 '" \FD|ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 (" \FD|bancoReg|ALT_INV_registrador~177_combout\ $end
$var wire 1 )" \FD|bancoReg|ALT_INV_registrador~47_q\ $end
$var wire 1 *" \FD|bancoReg|ALT_INV_registrador~37_q\ $end
$var wire 1 +" \FD|bancoReg|ALT_INV_registrador~27_q\ $end
$var wire 1 ," \FD|bancoReg|ALT_INV_registrador~17_q\ $end
$var wire 1 -" \FD|bancoReg|ALT_INV_registrador~176_combout\ $end
$var wire 1 ." \FD|bancoReg|ALT_INV_registrador~46_q\ $end
$var wire 1 /" \FD|bancoReg|ALT_INV_registrador~36_q\ $end
$var wire 1 0" \FD|bancoReg|ALT_INV_registrador~26_q\ $end
$var wire 1 1" \FD|bancoReg|ALT_INV_registrador~16_q\ $end
$var wire 1 2" \FD|bancoReg|ALT_INV_registrador~175_combout\ $end
$var wire 1 3" \FD|ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 4" \FD|ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 5" \FD|bancoReg|ALT_INV_registrador~45_q\ $end
$var wire 1 6" \FD|bancoReg|ALT_INV_registrador~35_q\ $end
$var wire 1 7" \FD|bancoReg|ALT_INV_registrador~25_q\ $end
$var wire 1 8" \FD|bancoReg|ALT_INV_registrador~15_q\ $end
$var wire 1 9" \FD|ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 :" \FD|ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 ;" \FD|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 <" \FD|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 =" \FD|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 >" \FD|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 ?" \FD|ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 @" \FD|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 A" \FD|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 B" \FD|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 C" \FD|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 D" \FD|PC|ALT_INV_DOUT\ [11] $end
$var wire 1 E" \FD|PC|ALT_INV_DOUT\ [10] $end
$var wire 1 F" \FD|PC|ALT_INV_DOUT\ [9] $end
$var wire 1 G" \FD|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 H" \FD|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 I" \FD|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 J" \FD|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 K" \FD|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 L" \FD|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 M" \FD|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 N" \FD|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 O" \FD|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0@
1A
xB
1C
1D
1E
1F
1G
1H
0I
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
1v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
1%!
1&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
01!
02!
13!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
1s!
1t!
1u!
1v!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
0~!
0!"
1""
1#"
0$"
0%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
14"
15"
16"
17"
18"
19"
1:"
1;"
1<"
1="
1>"
0?"
0@"
1A"
1B"
0C"
0,
0-
0.
0/
00
01
02
03
04
05
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
06
07
08
09
0:
0;
0<
0=
0>
0?
$end
#20000
1!
1I
1r
1s
1w
1r!
1[!
00"
0O"
0s!
1x
0%!
1*!
1/!
0v
11!
0}!
0'"
1%"
0#"
12!
1-!
0&!
1+!
10!
0|!
0&"
1$"
0""
1a!
0P!
1T!
1K!
#40000
0!
0I
0r
0s
#60000
1!
1I
1r
1s
0w
0r!
15!
1q!
1U!
1Z!
1d!
0*"
0/"
06"
0N"
0t!
1O"
1s!
1v
01!
1%!
02!
16!
03!
1!"
0%"
17!
12!
06!
1&!
04!
07!
1~!
0$"
1N!
0T!
0Y!
#80000
0!
0I
0r
0s
#100000
1!
1I
1r
1s
1w
1r!
1O!
1b!
0)"
05"
0O"
0s!
1B!
1L!
0v
11!
04"
0:"
02!
16!
1I!
1M!
17!
03"
09"
0K!
1Y!
0a!
0N!
1^!
0-"
1U
1X!
1#
0B"
1f
1>
#120000
0!
0I
0r
0s
#140000
1!
1I
1r
1s
0w
1.!
0r!
05!
1p!
0q!
1N"
0M"
1t!
1O"
0u!
1s!
1v
01!
0x
12!
06!
13!
0B!
07!
18!
0L!
14"
1:"
0!"
1#"
19!
17!
08!
02!
0-!
14!
0I!
0M!
09!
13"
19"
0~!
1""
1K!
1N!
0^!
1-"
0U
0X!
0#
1B"
0f
0>
#160000
0!
0I
0r
0s
#180000
1!
1I
1r
1s
1w
1r!
1]!
0b!
1)"
0."
0O"
0s!
0/!
03!
1A!
1B!
1C!
1L!
0v
11!
04"
0<"
0:"
0>"
1!"
1}!
12!
00!
04!
1G!
1I!
1H!
1M!
03"
0;"
09"
0="
1~!
1|!
0K!
0N!
1V!
1^!
0-"
02"
1V
1U
1W
0J!
1W!
1X!
1%
1$
1#
0B"
1C"
1f
1g
0X!
1_!
1B"
1?
1>
1`!
0A"
#200000
0!
0I
0r
0s
#220000
1!
1I
1r
1s
0w
0r!
15!
1q!
0N"
0t!
1O"
1s!
1v
01!
0%!
0*!
02!
16!
0A!
0L!
14"
1>"
1'"
1%"
07!
18!
12!
06!
0&!
0+!
1D!
0G!
0M!
17!
08!
19!
13"
1="
1&"
1$"
0V!
0^!
09!
1-"
12"
0W
1J!
0W!
1X!
0_!
0%
0B"
0C"
0f
0g
0`!
0X!
1B"
1A"
0?
0>
#240000
0!
0I
0r
0s
#260000
1!
1I
1r
1s
0.!
05!
0p!
0q!
1N"
1M"
1t!
1u!
1%!
02!
13!
0B!
0C!
07!
1<"
1:"
0!"
0%"
1&!
14!
0I!
0D!
0H!
1;"
19"
0~!
0$"
1P!
0V
0U
0$
0#
#280000
0!
0I
0r
0s
#300000
1!
1I
1r
1s
1w
1r!
0O"
0s!
1x
0%!
1*!
1/!
0v
11!
0}!
0'"
1%"
0#"
12!
1-!
0&!
1+!
10!
0|!
0&"
1$"
0""
1a!
0P!
1T!
1K!
#320000
0!
0I
0r
0s
#340000
1!
1I
1r
1s
0w
0r!
15!
1q!
0N"
0t!
1O"
1s!
1v
01!
1%!
02!
16!
03!
1!"
0%"
17!
12!
06!
1&!
04!
07!
1~!
0$"
1N!
0T!
0Y!
#360000
0!
0I
0r
0s
#380000
1!
1I
1r
1s
1w
1r!
0]!
1b!
0)"
1."
0O"
0s!
1B!
1L!
0v
11!
04"
0:"
02!
16!
1I!
1M!
17!
03"
09"
0K!
1Y!
0a!
0N!
1^!
0-"
1U
1X!
1#
0B"
1f
1>
#400000
0!
0I
0r
0s
#420000
1!
1I
1r
1s
0w
1.!
0r!
05!
1p!
0q!
1N"
0M"
1t!
1O"
0u!
1s!
1v
01!
0x
12!
06!
13!
0B!
07!
18!
0L!
14"
1:"
0!"
1#"
19!
17!
08!
02!
0-!
14!
0I!
0M!
09!
13"
19"
0~!
1""
1K!
1N!
0^!
1-"
0U
0X!
0#
1B"
0f
0>
#440000
0!
0I
0r
0s
#460000
1!
1I
1r
1s
1w
1r!
1]!
0b!
1)"
0."
0O"
0s!
0/!
03!
1A!
1B!
1C!
1L!
0v
11!
04"
0<"
0:"
0>"
1!"
1}!
12!
00!
04!
1G!
1I!
1H!
1M!
03"
0;"
09"
0="
1~!
1|!
0K!
0N!
1V!
1^!
0-"
02"
1V
1U
1W
0J!
1W!
1X!
1%
1$
1#
0B"
1C"
1f
1g
0X!
1_!
1B"
1?
1>
1`!
0A"
#480000
0!
0I
0r
0s
#500000
1!
1I
1r
1s
0w
0r!
15!
1q!
0N"
0t!
1O"
1s!
1v
01!
0%!
0*!
02!
16!
0A!
0L!
14"
1>"
1'"
1%"
07!
18!
12!
06!
0&!
0+!
1D!
0G!
0M!
17!
08!
19!
13"
1="
1&"
1$"
0V!
0^!
09!
1-"
12"
0W
1J!
0W!
1X!
0_!
0%
0B"
0C"
0f
0g
0`!
0X!
1B"
1A"
0?
0>
#520000
0!
0I
0r
0s
#540000
1!
1I
1r
1s
0.!
05!
0p!
0q!
1N"
1M"
1t!
1u!
1%!
02!
13!
0B!
0C!
07!
1<"
1:"
0!"
0%"
1&!
14!
0I!
0D!
0H!
1;"
19"
0~!
0$"
1P!
0V
0U
0$
0#
#560000
0!
0I
0r
0s
#580000
1!
1I
1r
1s
1w
1r!
0O"
0s!
1x
0%!
1*!
1/!
0v
11!
0}!
0'"
1%"
0#"
12!
1-!
0&!
1+!
10!
0|!
0&"
1$"
0""
1a!
0P!
1T!
1K!
#600000
0!
0I
0r
0s
#620000
1!
1I
1r
1s
0w
0r!
15!
1q!
0N"
0t!
1O"
1s!
1v
01!
1%!
02!
16!
03!
1!"
0%"
17!
12!
06!
1&!
04!
07!
1~!
0$"
1N!
0T!
0Y!
#640000
0!
0I
0r
0s
#660000
1!
1I
1r
1s
1w
1r!
0]!
1b!
0)"
1."
0O"
0s!
1B!
1L!
0v
11!
04"
0:"
02!
16!
1I!
1M!
17!
03"
09"
0K!
1Y!
0a!
0N!
1^!
0-"
1U
1X!
1#
0B"
1f
1>
#680000
0!
0I
0r
0s
#700000
1!
1I
1r
1s
0w
1.!
0r!
05!
1p!
0q!
1N"
0M"
1t!
1O"
0u!
1s!
1v
01!
0x
12!
06!
13!
0B!
07!
18!
0L!
14"
1:"
0!"
1#"
19!
17!
08!
02!
0-!
14!
0I!
0M!
09!
13"
19"
0~!
1""
1K!
1N!
0^!
1-"
0U
0X!
0#
1B"
0f
0>
#720000
0!
0I
0r
0s
#740000
1!
1I
1r
1s
1w
1r!
1]!
0b!
1)"
0."
0O"
0s!
0/!
03!
1A!
1B!
1C!
1L!
0v
11!
04"
0<"
0:"
0>"
1!"
1}!
12!
00!
04!
1G!
1I!
1H!
1M!
03"
0;"
09"
0="
1~!
1|!
0K!
0N!
1V!
1^!
0-"
02"
1V
1U
1W
0J!
1W!
1X!
1%
1$
1#
0B"
1C"
1f
1g
0X!
1_!
1B"
1?
1>
1`!
0A"
#760000
0!
0I
0r
0s
#780000
1!
1I
1r
1s
0w
0r!
15!
1q!
0N"
0t!
1O"
1s!
1v
01!
0%!
0*!
02!
16!
0A!
0L!
14"
1>"
1'"
1%"
07!
18!
12!
06!
0&!
0+!
1D!
0G!
0M!
17!
08!
19!
13"
1="
1&"
1$"
0V!
0^!
09!
1-"
12"
0W
1J!
0W!
1X!
0_!
0%
0B"
0C"
0f
0g
0`!
0X!
1B"
1A"
0?
0>
#800000
0!
0I
0r
0s
#820000
1!
1I
1r
1s
0.!
05!
0p!
0q!
1N"
1M"
1t!
1u!
1%!
02!
13!
0B!
0C!
07!
1<"
1:"
0!"
0%"
1&!
14!
0I!
0D!
0H!
1;"
19"
0~!
0$"
1P!
0V
0U
0$
0#
#840000
0!
0I
0r
0s
#860000
1!
1I
1r
1s
1w
1r!
0O"
0s!
1x
0%!
1*!
1/!
0v
11!
0}!
0'"
1%"
0#"
12!
1-!
0&!
1+!
10!
0|!
0&"
1$"
0""
1a!
0P!
1T!
1K!
#880000
0!
0I
0r
0s
#900000
1!
1I
1r
1s
0w
0r!
15!
1q!
0N"
0t!
1O"
1s!
1v
01!
1%!
02!
16!
03!
1!"
0%"
17!
12!
06!
1&!
04!
07!
1~!
0$"
1N!
0T!
0Y!
#920000
0!
0I
0r
0s
#940000
1!
1I
1r
1s
1w
1r!
0]!
1b!
0)"
1."
0O"
0s!
1B!
1L!
0v
11!
04"
0:"
02!
16!
1I!
1M!
17!
03"
09"
0K!
1Y!
0a!
0N!
1^!
0-"
1U
1X!
1#
0B"
1f
1>
#960000
0!
0I
0r
0s
#980000
1!
1I
1r
1s
0w
1.!
0r!
05!
1p!
0q!
1N"
0M"
1t!
1O"
0u!
1s!
1v
01!
0x
12!
06!
13!
0B!
07!
18!
0L!
14"
1:"
0!"
1#"
19!
17!
08!
02!
0-!
14!
0I!
0M!
09!
13"
19"
0~!
1""
1K!
1N!
0^!
1-"
0U
0X!
0#
1B"
0f
0>
#1000000
