/*
 *-----------------------------------------------------------------------------
 * Copyright 2020 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED
 * by ssreekan on Tue Mar 18 11:51:23 2014 using:
 *
 *  $ ./merge_regs.py --always-add-macro --macro (rev) --compare ACREV_GE(rev,${ver}) --max 70 -o /projects/hnd_software_ext9/work/ssreekan/BISON_BRANCH_7_10/src/wl/phy/wlc_phyreg_ac.h --extended-version-checks ACPHY_Version ./data/phy_regs/dot11acphy_regs_rev0.h ./data/phy_regs/dot11acphy_regs_rev1.h ./data/phy_regs/dot11acphy_regs_rev10.h ./data/phy_regs/dot11acphy_regs_rev11.h ./data/phy_regs/dot11acphy_regs_rev12.h ./data/phy_regs/dot11acphy_regs_rev13.h ./data/phy_regs/dot11acphy_regs_rev14.h ./data/phy_regs/dot11acphy_regs_rev15.h ./data/phy_regs/dot11acphy_regs_rev17.h ./data/phy_regs/dot11acphy_regs_rev18.h ./data/phy_regs/dot11acphy_regs_rev2.h ./data/phy_regs/dot11acphy_regs_rev3.h ./data/phy_regs/dot11acphy_regs_rev4.h ./data/phy_regs/dot11acphy_regs_rev5.h ./data/phy_regs/dot11acphy_regs_rev6.h ./data/phy_regs/dot11acphy_regs_rev7.h ./data/phy_regs/dot11acphy_regs_rev8.h ./data/phy_regs/dot11acphy_regs_rev9.h
 *
 * $Id$
 */
/* FILE-CSTYLED */

#ifndef WLC_PHYREG_AC_H_
#define WLC_PHYREG_AC_H_

#include "wlc_phy_int.h"

/* Register ACPHY_Version */
#define ACPHY_Version(rev)                     (ACREV_GE(rev,19) ? INVALID_ADDRESS : (ACREV_GE(rev,17) ? 0x000 : (ACREV_GE(rev,16) ? INVALID_ADDRESS : 0x000)))
#define ACPHY_Version_analogType_SHIFT(rev)    12
#define ACPHY_Version_analogType_MASK(rev)     (ACREV_GE(rev,19) ? INVALID_MASK : (ACREV_GE(rev,17) ? (0xf << ACPHY_Version_analogType_SHIFT(rev)) : (ACREV_GE(rev,16) ? INVALID_MASK : (0xf << ACPHY_Version_analogType_SHIFT(rev)))))
#define ACPHY_Version_phyType_SHIFT(rev)       8
#define ACPHY_Version_phyType_MASK(rev)        (ACREV_GE(rev,19) ? INVALID_MASK : (ACREV_GE(rev,17) ? (0xf << ACPHY_Version_phyType_SHIFT(rev)) : (ACREV_GE(rev,16) ? INVALID_MASK : (0xf << ACPHY_Version_phyType_SHIFT(rev)))))
#define ACPHY_Version_version_SHIFT(rev)       0
#define ACPHY_Version_version_MASK(rev)        (ACREV_GE(rev,19) ? INVALID_MASK : (ACREV_GE(rev,17) ? (0xf << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,16) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0xf << ACPHY_Version_version_SHIFT(rev)) : (ACREV_GE(rev,12) ? (0xff << ACPHY_Version_version_SHIFT(rev)) : (0xf << ACPHY_Version_version_SHIFT(rev)))))))
#define ACPHY_Version_version_hi_SHIFT(rev)    4
#define ACPHY_Version_version_hi_MASK(rev)     (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,17) ? (0x1 << ACPHY_Version_version_hi_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Version_version_hibit_SHIFT(rev) 4
#define ACPHY_Version_version_hibit_MASK(rev)  (ACREV_GE(rev,19) ? INVALID_MASK : (ACREV_GE(rev,18) ? (0x1 << ACPHY_Version_version_hibit_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BBConfig */
#define ACPHY_BBConfig(rev)                                                    0x001
#define ACPHY_BBConfig_resample_clk160_SHIFT(rev)                              15
#define ACPHY_BBConfig_resample_clk160_MASK(rev)                               (0x1 << ACPHY_BBConfig_resample_clk160_SHIFT(rev))
#define ACPHY_BBConfig_resetCCA_SHIFT(rev)                                     14
#define ACPHY_BBConfig_resetCCA_MASK(rev)                                      (0x1 << ACPHY_BBConfig_resetCCA_SHIFT(rev))
#define ACPHY_BBConfig_resamplerFreq_SHIFT(rev)                                13
#define ACPHY_BBConfig_resamplerFreq_MASK(rev)                                 (0x1 << ACPHY_BBConfig_resamplerFreq_SHIFT(rev))
#define ACPHY_BBConfig_chk_pwr_en_SHIFT(rev)                                   0
#define ACPHY_BBConfig_chk_pwr_en_MASK(rev)                                    (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_BBConfig_chk_pwr_en_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_BBConfig_chk_pwr_en_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_BBConfig_chk_pwr_en_SHIFT(rev)))))))
#define ACPHY_BBConfig_txpwrctrl_disable_boostsel_SHIFT(rev)                   12
#define ACPHY_BBConfig_txpwrctrl_disable_boostsel_MASK(rev)                    (ACREV_GE(rev,18) ? (0x1 << ACPHY_BBConfig_txpwrctrl_disable_boostsel_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_BBConfig_txpwrctrl_disable_boostsel_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_BBConfig_txpwrctrl_disable_boostsel_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_BBConfig_txpwrctrl_disable_boostsel_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_BBConfig_dcc_retrain_during_11bpacket_enable_SHIFT(rev)          11
#define ACPHY_BBConfig_dcc_retrain_during_11bpacket_enable_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_BBConfig_dcc_retrain_during_11bpacket_enable_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_BBConfig_dcc_retrain_during_11bpacket_enable_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_BBConfig_dcc_retrain_during_11bpacket_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BBConfig_lna1_gaincode_threshold_for_dcc_retrain_11bpacket_SHIFT(rev) 8
#define ACPHY_BBConfig_lna1_gaincode_threshold_for_dcc_retrain_11bpacket_MASK(rev) (ACREV_GE(rev,18) ? (0x7 << ACPHY_BBConfig_lna1_gaincode_threshold_for_dcc_retrain_11bpacket_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BBConfig_lna1_gaincode_threshold_for_dcc_retrain_11bpacket_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7 << ACPHY_BBConfig_lna1_gaincode_threshold_for_dcc_retrain_11bpacket_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BBConfig_dcc_wakeup_restart_en_SHIFT(rev)                        7
#define ACPHY_BBConfig_dcc_wakeup_restart_en_MASK(rev)                         (ACREV_GE(rev,18) ? (0x1 << ACPHY_BBConfig_dcc_wakeup_restart_en_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_BBConfig_dcc_wakeup_restart_en_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_BBConfig_dcc_wakeup_restart_en_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BBConfig_dcc_wakeup_restart_delay_SHIFT(rev)                     0
#define ACPHY_BBConfig_dcc_wakeup_restart_delay_MASK(rev)                      (ACREV_GE(rev,18) ? (0x7f << ACPHY_BBConfig_dcc_wakeup_restart_delay_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_BBConfig_dcc_wakeup_restart_delay_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_BBConfig_dcc_wakeup_restart_delay_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ChannelControl */
#define ACPHY_ChannelControl(rev)                      0x003
#define ACPHY_ChannelControl_currentBand_SHIFT(rev)    8
#define ACPHY_ChannelControl_currentBand_MASK(rev)     (0x1 << ACPHY_ChannelControl_currentBand_SHIFT(rev))
#define ACPHY_ChannelControl_currentChannel_SHIFT(rev) 0
#define ACPHY_ChannelControl_currentChannel_MASK(rev)  (0xff << ACPHY_ChannelControl_currentChannel_SHIFT(rev))

/* Register ACPHY_ChannelSwitch */
#define ACPHY_ChannelSwitch(rev)                            0x004
#define ACPHY_ChannelSwitch_CoreRFPLL_SHIFT(rev)            4
#define ACPHY_ChannelSwitch_CoreRFPLL_MASK(rev)             (0x1 << ACPHY_ChannelSwitch_CoreRFPLL_SHIFT(rev))
#define ACPHY_ChannelSwitch_PHY_PLL_reset_reqd_SHIFT(rev)   3
#define ACPHY_ChannelSwitch_PHY_PLL_reset_reqd_MASK(rev)    (0x1 << ACPHY_ChannelSwitch_PHY_PLL_reset_reqd_SHIFT(rev))
#define ACPHY_ChannelSwitch_VCO_cal_reqd_SHIFT(rev)         2
#define ACPHY_ChannelSwitch_VCO_cal_reqd_MASK(rev)          (0x1 << ACPHY_ChannelSwitch_VCO_cal_reqd_SHIFT(rev))
#define ACPHY_ChannelSwitch_SwitchTrigger_SHIFT(rev)        1
#define ACPHY_ChannelSwitch_SwitchTrigger_MASK(rev)         (0x1 << ACPHY_ChannelSwitch_SwitchTrigger_SHIFT(rev))
#define ACPHY_ChannelSwitch_ChannelIndicator_SHIFT(rev)     0
#define ACPHY_ChannelSwitch_ChannelIndicator_MASK(rev)      (0x1 << ACPHY_ChannelSwitch_ChannelIndicator_SHIFT(rev))
#define ACPHY_ChannelSwitch_RX2SRTrigger_SHIFT(rev)         6
#define ACPHY_ChannelSwitch_RX2SRTrigger_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_ChannelSwitch_RX2SRTrigger_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ChannelSwitch_RX2SRTrigger_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ChannelSwitch_RX2SRTrigger_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ChannelSwitch_ACIMitigationTrigger_SHIFT(rev) 5
#define ACPHY_ChannelSwitch_ACIMitigationTrigger_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_ChannelSwitch_ACIMitigationTrigger_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ChannelSwitch_ACIMitigationTrigger_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxError */
#define ACPHY_TxError(rev)                            0x007
#define ACPHY_TxError_invalidRate_SHIFT(rev)          13
#define ACPHY_TxError_invalidRate_MASK(rev)           (0x1 << ACPHY_TxError_invalidRate_SHIFT(rev))
#define ACPHY_TxError_illegal_frame_type_SHIFT(rev)   12
#define ACPHY_TxError_illegal_frame_type_MASK(rev)    (0x1 << ACPHY_TxError_illegal_frame_type_SHIFT(rev))
#define ACPHY_TxError_COMBUnsupport_SHIFT(rev)        11
#define ACPHY_TxError_COMBUnsupport_MASK(rev)         (0x1 << ACPHY_TxError_COMBUnsupport_SHIFT(rev))
#define ACPHY_TxError_txInCal_SHIFT(rev)              10
#define ACPHY_TxError_txInCal_MASK(rev)               (0x1 << ACPHY_TxError_txInCal_SHIFT(rev))
#define ACPHY_TxError_unsupportedmcs_SHIFT(rev)       9
#define ACPHY_TxError_unsupportedmcs_MASK(rev)        (ACREV_GE(rev,5) ? (0x1 << ACPHY_TxError_unsupportedmcs_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_TxError_unsupportedmcs_SHIFT(rev))))
#define ACPHY_TxError_NDPError_SHIFT(rev)             7
#define ACPHY_TxError_NDPError_MASK(rev)              (0x1 << ACPHY_TxError_NDPError_SHIFT(rev))
#define ACPHY_TxError_RsvdBitError_SHIFT(rev)         6
#define ACPHY_TxError_RsvdBitError_MASK(rev)          (0x1 << ACPHY_TxError_RsvdBitError_SHIFT(rev))
#define ACPHY_TxError_BWUnsupport_SHIFT(rev)          5
#define ACPHY_TxError_BWUnsupport_MASK(rev)           (0x1 << ACPHY_TxError_BWUnsupport_SHIFT(rev))
#define ACPHY_TxError_lengthmismatch_long_SHIFT(rev)  2
#define ACPHY_TxError_lengthmismatch_long_MASK(rev)   (0x1 << ACPHY_TxError_lengthmismatch_long_SHIFT(rev))
#define ACPHY_TxError_lengthmismatch_short_SHIFT(rev) 1
#define ACPHY_TxError_lengthmismatch_short_MASK(rev)  (0x1 << ACPHY_TxError_lengthmismatch_short_SHIFT(rev))
#define ACPHY_TxError_send_frame_low_SHIFT(rev)       0
#define ACPHY_TxError_send_frame_low_MASK(rev)        (0x1 << ACPHY_TxError_send_frame_low_SHIFT(rev))

/* Register ACPHY_PhyCapability0 */
#define ACPHY_PhyCapability0(rev)                           0x00b
#define ACPHY_PhyCapability0_NumberOfSTBCStreams_SHIFT(rev) 12
#define ACPHY_PhyCapability0_NumberOfSTBCStreams_MASK(rev)  (0x7 << ACPHY_PhyCapability0_NumberOfSTBCStreams_SHIFT(rev))
#define ACPHY_PhyCapability0_SupportSTBC_SHIFT(rev)         11
#define ACPHY_PhyCapability0_SupportSTBC_MASK(rev)          (0x1 << ACPHY_PhyCapability0_SupportSTBC_SHIFT(rev))
#define ACPHY_PhyCapability0_Support160MHzBw_SHIFT(rev)     10
#define ACPHY_PhyCapability0_Support160MHzBw_MASK(rev)      (0x1 << ACPHY_PhyCapability0_Support160MHzBw_SHIFT(rev))
#define ACPHY_PhyCapability0_Support80MHzBw_SHIFT(rev)      9
#define ACPHY_PhyCapability0_Support80MHzBw_MASK(rev)       (0x1 << ACPHY_PhyCapability0_Support80MHzBw_SHIFT(rev))
#define ACPHY_PhyCapability0_Support40MHzBw_SHIFT(rev)      8
#define ACPHY_PhyCapability0_Support40MHzBw_MASK(rev)       (0x1 << ACPHY_PhyCapability0_Support40MHzBw_SHIFT(rev))
#define ACPHY_PhyCapability0_Support20MHzBw_SHIFT(rev)      7
#define ACPHY_PhyCapability0_Support20MHzBw_MASK(rev)       (0x1 << ACPHY_PhyCapability0_Support20MHzBw_SHIFT(rev))
#define ACPHY_PhyCapability0_Support5GHz_SHIFT(rev)         6
#define ACPHY_PhyCapability0_Support5GHz_MASK(rev)          (0x1 << ACPHY_PhyCapability0_Support5GHz_SHIFT(rev))
#define ACPHY_PhyCapability0_NumberOfAntennas_SHIFT(rev)    3
#define ACPHY_PhyCapability0_NumberOfAntennas_MASK(rev)     (0x7 << ACPHY_PhyCapability0_NumberOfAntennas_SHIFT(rev))
#define ACPHY_PhyCapability0_NumberOfStreams_SHIFT(rev)     0
#define ACPHY_PhyCapability0_NumberOfStreams_MASK(rev)      (0x7 << ACPHY_PhyCapability0_NumberOfStreams_SHIFT(rev))

/* Register ACPHY_PhyCapability1 */
#define ACPHY_PhyCapability1(rev)                           0x00c
#define ACPHY_PhyCapability1_SupportQAM256_5G_SHIFT(rev)    12
#define ACPHY_PhyCapability1_SupportQAM256_5G_MASK(rev)     (0x1 << ACPHY_PhyCapability1_SupportQAM256_5G_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportMU_MIMO_AP_SHIFT(rev)   11
#define ACPHY_PhyCapability1_SupportMU_MIMO_AP_MASK(rev)    (0x1 << ACPHY_PhyCapability1_SupportMU_MIMO_AP_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportMU_MIMO_STA_SHIFT(rev)  10
#define ACPHY_PhyCapability1_SupportMU_MIMO_STA_MASK(rev)   (0x1 << ACPHY_PhyCapability1_SupportMU_MIMO_STA_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportTxBFImplicit_SHIFT(rev) 9
#define ACPHY_PhyCapability1_SupportTxBFImplicit_MASK(rev)  (0x1 << ACPHY_PhyCapability1_SupportTxBFImplicit_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportTxBeamformee_SHIFT(rev) 8
#define ACPHY_PhyCapability1_SupportTxBeamformee_MASK(rev)  (0x1 << ACPHY_PhyCapability1_SupportTxBeamformee_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportTxBeamformer_SHIFT(rev) 7
#define ACPHY_PhyCapability1_SupportTxBeamformer_MASK(rev)  (0x1 << ACPHY_PhyCapability1_SupportTxBeamformer_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportLDPCRx_SHIFT(rev)       6
#define ACPHY_PhyCapability1_SupportLDPCRx_MASK(rev)        (0x1 << ACPHY_PhyCapability1_SupportLDPCRx_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportLDPCTx_SHIFT(rev)       5
#define ACPHY_PhyCapability1_SupportLDPCTx_MASK(rev)        (0x1 << ACPHY_PhyCapability1_SupportLDPCTx_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportSGI_SHIFT(rev)          4
#define ACPHY_PhyCapability1_SupportSGI_MASK(rev)           (0x1 << ACPHY_PhyCapability1_SupportSGI_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportGF_SHIFT(rev)           3
#define ACPHY_PhyCapability1_SupportGF_MASK(rev)            (0x1 << ACPHY_PhyCapability1_SupportGF_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportQAM256_24G_SHIFT(rev)   2
#define ACPHY_PhyCapability1_SupportQAM256_24G_MASK(rev)    (0x1 << ACPHY_PhyCapability1_SupportQAM256_24G_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportMCS3375_SHIFT(rev)      1
#define ACPHY_PhyCapability1_SupportMCS3375_MASK(rev)       (0x1 << ACPHY_PhyCapability1_SupportMCS3375_SHIFT(rev))
#define ACPHY_PhyCapability1_SupportMCS32_SHIFT(rev)        0
#define ACPHY_PhyCapability1_SupportMCS32_MASK(rev)         (0x1 << ACPHY_PhyCapability1_SupportMCS32_SHIFT(rev))
#define ACPHY_PhyCapability1_Support80p80MHzBW_SHIFT(rev)   13
#define ACPHY_PhyCapability1_Support80p80MHzBW_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PhyCapability1_Support80p80MHzBW_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_PhyCapability1_SupportTiny_SHIFT(rev)         14
#define ACPHY_PhyCapability1_SupportTiny_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_PhyCapability1_SupportTiny_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PhyCapability1_SupportTiny_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PhyCapability1_SupportOCL_SHIFT(rev)          13
#define ACPHY_PhyCapability1_SupportOCL_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_PhyCapability1_SupportOCL_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PhyCapability1_SupportOCL_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TableID */
#define ACPHY_TableID(rev)             0x00d
#define ACPHY_TableID_Table_SHIFT(rev) 0
#define ACPHY_TableID_Table_MASK(rev)  (0xff << ACPHY_TableID_Table_SHIFT(rev))

/* Register ACPHY_TableOffset */
#define ACPHY_TableOffset(rev)              0x00e
#define ACPHY_TableOffset_Offset_SHIFT(rev) 0
#define ACPHY_TableOffset_Offset_MASK(rev)  (0xffff << ACPHY_TableOffset_Offset_SHIFT(rev))

/* Register ACPHY_TableDataLo */
#define ACPHY_TableDataLo(rev)                   0x00f
#define ACPHY_TableDataLo_TableDataLo_SHIFT(rev) 0
#define ACPHY_TableDataLo_TableDataLo_MASK(rev)  (0xffff << ACPHY_TableDataLo_TableDataLo_SHIFT(rev))

/* Register ACPHY_TableDataHi */
#define ACPHY_TableDataHi(rev)                   0x010
#define ACPHY_TableDataHi_TableDataHi_SHIFT(rev) 0
#define ACPHY_TableDataHi_TableDataHi_MASK(rev)  (0xffff << ACPHY_TableDataHi_TableDataHi_SHIFT(rev))

/* Register ACPHY_TableDataWide */
#define ACPHY_TableDataWide(rev)                     0x011
#define ACPHY_TableDataWide_TableDataWide_SHIFT(rev) 0
#define ACPHY_TableDataWide_TableDataWide_MASK(rev)  (0xffff << ACPHY_TableDataWide_TableDataWide_SHIFT(rev))

/* Register ACPHY_gpioLoOut */
#define ACPHY_gpioLoOut(rev)                 0x012
#define ACPHY_gpioLoOut_gpioLoOut_SHIFT(rev) 0
#define ACPHY_gpioLoOut_gpioLoOut_MASK(rev)  (0xffff << ACPHY_gpioLoOut_gpioLoOut_SHIFT(rev))

/* Register ACPHY_gpioHiOut */
#define ACPHY_gpioHiOut(rev)                 0x013
#define ACPHY_gpioHiOut_gpioHiOut_SHIFT(rev) 0
#define ACPHY_gpioHiOut_gpioHiOut_MASK(rev)  (0xffff << ACPHY_gpioHiOut_gpioHiOut_SHIFT(rev))

/* Register ACPHY_TableAccessCnt */
#define ACPHY_TableAccessCnt(rev)                                0x014
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev) (ACREV_GE(rev,18) ? 5 : (ACREV_GE(rev,14) ? 3 : (ACREV_GE(rev,9) ? 5 : (ACREV_GE(rev,8) ? 3 : (ACREV_GE(rev,7) ? 5 : 3)))))
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (ACREV_GE(rev,14) ? (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (ACREV_GE(rev,9) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (ACREV_GE(rev,8) ? (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (ACREV_GE(rev,7) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)) : (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT(rev)))))))
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)   0
#define ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_MASK(rev)    (ACREV_GE(rev,18) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (ACREV_GE(rev,14) ? (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (ACREV_GE(rev,9) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (ACREV_GE(rev,8) ? (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (ACREV_GE(rev,7) ? (0x1f << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)) : (0x7 << ACPHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT(rev)))))))

/* Register ACPHY_TxMacIfHoldOff */
#define ACPHY_TxMacIfHoldOff(rev)                  0x020
#define ACPHY_TxMacIfHoldOff_holdoffval_SHIFT(rev) 0
#define ACPHY_TxMacIfHoldOff_holdoffval_MASK(rev)  (0xff << ACPHY_TxMacIfHoldOff_holdoffval_SHIFT(rev))

/* Register ACPHY_TxServiceField */
#define ACPHY_TxServiceField(rev)                      0x022
#define ACPHY_TxServiceField_TxServiceField_SHIFT(rev) 0
#define ACPHY_TxServiceField_TxServiceField_MASK(rev)  (0xffff << ACPHY_TxServiceField_TxServiceField_SHIFT(rev))

/* Register ACPHY_BFMControl0 */
#define ACPHY_BFMControl0(rev)                        0x023
#define ACPHY_BFMControl0_bfmIntegrationEn_SHIFT(rev) 15
#define ACPHY_BFMControl0_bfmIntegrationEn_MASK(rev)  (0x1 << ACPHY_BFMControl0_bfmIntegrationEn_SHIFT(rev))
#define ACPHY_BFMControl0_fd_spmaplut_SHIFT(rev)      0
#define ACPHY_BFMControl0_fd_spmaplut_MASK(rev)       (0x3f << ACPHY_BFMControl0_fd_spmaplut_SHIFT(rev))

/* Register ACPHY_VHTsigBcrcOvrReg */
#define ACPHY_VHTsigBcrcOvrReg(rev)                     0x024
#define ACPHY_VHTsigBcrcOvrReg_sigbcrcOvren_SHIFT(rev)  0
#define ACPHY_VHTsigBcrcOvrReg_sigbcrcOvren_MASK(rev)   (0x1 << ACPHY_VHTsigBcrcOvrReg_sigbcrcOvren_SHIFT(rev))
#define ACPHY_VHTsigBcrcOvrReg_SigBcrcOvrVal_SHIFT(rev) 8
#define ACPHY_VHTsigBcrcOvrReg_SigBcrcOvrVal_MASK(rev)  (0xff << ACPHY_VHTsigBcrcOvrReg_SigBcrcOvrVal_SHIFT(rev))

/* Register ACPHY_TxRifsFrameDelay */
#define ACPHY_TxRifsFrameDelay(rev)                      0x025
#define ACPHY_TxRifsFrameDelay_rifsframedelay_SHIFT(rev) 0
#define ACPHY_TxRifsFrameDelay_rifsframedelay_MASK(rev)  (0x3ff << ACPHY_TxRifsFrameDelay_rifsframedelay_SHIFT(rev))

/* Register ACPHY_TxRealFrameDelay */
#define ACPHY_TxRealFrameDelay(rev)                      0x026
#define ACPHY_TxRealFrameDelay_realframedelay_SHIFT(rev) 0
#define ACPHY_TxRealFrameDelay_realframedelay_MASK(rev)  (0x3ff << ACPHY_TxRealFrameDelay_realframedelay_SHIFT(rev))

/* Register ACPHY_TxMacDelay */
#define ACPHY_TxMacDelay(rev)                0x027
#define ACPHY_TxMacDelay_macdelay_SHIFT(rev) 0
#define ACPHY_TxMacDelay_macdelay_MASK(rev)  (0x7ff << ACPHY_TxMacDelay_macdelay_SHIFT(rev))

/* Register ACPHY_TxFrameDelay */
#define ACPHY_TxFrameDelay(rev)                  0x028
#define ACPHY_TxFrameDelay_framedelay_SHIFT(rev) 0
#define ACPHY_TxFrameDelay_framedelay_MASK(rev)  (0x7ff << ACPHY_TxFrameDelay_framedelay_SHIFT(rev))

/* Register ACPHY_txPsdulengthCtr */
#define ACPHY_txPsdulengthCtr(rev)                     0x029
#define ACPHY_txPsdulengthCtr_psdulengthctr_SHIFT(rev) 0
#define ACPHY_txPsdulengthCtr_psdulengthctr_MASK(rev)  (0xffff << ACPHY_txPsdulengthCtr_psdulengthctr_SHIFT(rev))

/* Register ACPHY_txPktLength */
#define ACPHY_txPktLength(rev)                   0x02a
#define ACPHY_txPktLength_txPktLength_SHIFT(rev) 0
#define ACPHY_txPktLength_txPktLength_MASK(rev)  (0xffff << ACPHY_txPktLength_txPktLength_SHIFT(rev))

/* Register ACPHY_txErrorCtrl */
#define ACPHY_txErrorCtrl(rev)                              0x02b
#define ACPHY_txErrorCtrl_enablenphycheck_SHIFT(rev)        0
#define ACPHY_txErrorCtrl_enablenphycheck_MASK(rev)         (0x1 << ACPHY_txErrorCtrl_enablenphycheck_SHIFT(rev))
#define ACPHY_txErrorCtrl_enableacphycheck_SHIFT(rev)       1
#define ACPHY_txErrorCtrl_enableacphycheck_MASK(rev)        (0x1 << ACPHY_txErrorCtrl_enableacphycheck_SHIFT(rev))
#define ACPHY_txErrorCtrl_enableacphynewlencheck_SHIFT(rev) 2
#define ACPHY_txErrorCtrl_enableacphynewlencheck_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_txErrorCtrl_enableacphynewlencheck_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_txErrorCtrl_enableacphynewlencheck_SHIFT(rev))))

/* Register ACPHY_sigstartbitCtrl */
#define ACPHY_sigstartbitCtrl(rev)                    0x030
#define ACPHY_sigstartbitCtrl_UseMtxparity_SHIFT(rev) 14
#define ACPHY_sigstartbitCtrl_UseMtxparity_MASK(rev)  (0x1 << ACPHY_sigstartbitCtrl_UseMtxparity_SHIFT(rev))

/* Register ACPHY_ScramSigCtrl */
#define ACPHY_ScramSigCtrl(rev)                       0x040
#define ACPHY_ScramSigCtrl_initStateValue_SHIFT(rev)  0
#define ACPHY_ScramSigCtrl_initStateValue_MASK(rev)   (0x7f << ACPHY_ScramSigCtrl_initStateValue_SHIFT(rev))
#define ACPHY_ScramSigCtrl_scramCtrlMode_SHIFT(rev)   7
#define ACPHY_ScramSigCtrl_scramCtrlMode_MASK(rev)    (0x1 << ACPHY_ScramSigCtrl_scramCtrlMode_SHIFT(rev))
#define ACPHY_ScramSigCtrl_scramindexctlEn_SHIFT(rev) 8
#define ACPHY_ScramSigCtrl_scramindexctlEn_MASK(rev)  (0x1 << ACPHY_ScramSigCtrl_scramindexctlEn_SHIFT(rev))
#define ACPHY_ScramSigCtrl_scramstartbit_SHIFT(rev)   9
#define ACPHY_ScramSigCtrl_scramstartbit_MASK(rev)    (0x7f << ACPHY_ScramSigCtrl_scramstartbit_SHIFT(rev))

/* Register ACPHY_NsyncscramInit0 */
#define ACPHY_NsyncscramInit0(rev)                       0x041
#define ACPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT(rev) 0
#define ACPHY_NsyncscramInit0_Nsyncscram0Init_MASK(rev)  (0x7f << ACPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT(rev))
#define ACPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT(rev) 7
#define ACPHY_NsyncscramInit0_Nsyncscram1Init_MASK(rev)  (0x7f << ACPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT(rev))

/* Register ACPHY_NsyncscramInit1 */
#define ACPHY_NsyncscramInit1(rev)                        0x042
#define ACPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT(rev)  0
#define ACPHY_NsyncscramInit1_Nsyncscram2Init_MASK(rev)   (0x7f << ACPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT(rev))
#define ACPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT(rev)  7
#define ACPHY_NsyncscramInit1_Nsyncscram3Init_MASK(rev)   (0x7f << ACPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT(rev))
#define ACPHY_NsyncscramInit1_autoScramEn_SHIFT(rev)      14
#define ACPHY_NsyncscramInit1_autoScramEn_MASK(rev)       (0x1 << ACPHY_NsyncscramInit1_autoScramEn_SHIFT(rev))
#define ACPHY_NsyncscramInit1_scramb_dyn_bw_en_SHIFT(rev) 15
#define ACPHY_NsyncscramInit1_scramb_dyn_bw_en_MASK(rev)  (0x1 << ACPHY_NsyncscramInit1_scramb_dyn_bw_en_SHIFT(rev))

/* Register ACPHY_sigfieldmod */
#define ACPHY_sigfieldmod(rev)                  0x043
#define ACPHY_sigfieldmod_stbcswapEn_SHIFT(rev) 12
#define ACPHY_sigfieldmod_stbcswapEn_MASK(rev)  (0x1 << ACPHY_sigfieldmod_stbcswapEn_SHIFT(rev))

/* Register ACPHY_DupModeShift */
#define ACPHY_DupModeShift(rev)                       0x044
#define ACPHY_DupModeShift_DupModeShiftNum_SHIFT(rev) 0
#define ACPHY_DupModeShift_DupModeShiftNum_MASK(rev)  (0x3f << ACPHY_DupModeShift_DupModeShiftNum_SHIFT(rev))
#define ACPHY_DupModeShift_DupModeShiftEn_SHIFT(rev)  6
#define ACPHY_DupModeShift_DupModeShiftEn_MASK(rev)   (0x1 << ACPHY_DupModeShift_DupModeShiftEn_SHIFT(rev))

/* Register ACPHY_txTailCountValue */
#define ACPHY_txTailCountValue(rev)                      0x045
#define ACPHY_txTailCountValue_TailCountValue_SHIFT(rev) 0
#define ACPHY_txTailCountValue_TailCountValue_MASK(rev)  (0xff << ACPHY_txTailCountValue_TailCountValue_SHIFT(rev))

/* Register ACPHY_cyclicDelayNsts1 */
#define ACPHY_cyclicDelayNsts1(rev)                       0x046
#define ACPHY_cyclicDelayNsts1_Nsts1Ant0offset_SHIFT(rev) 0
#define ACPHY_cyclicDelayNsts1_Nsts1Ant0offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts1_Nsts1Ant0offset_SHIFT(rev))

/* Register ACPHY_cyclicDelayNsts2 */
#define ACPHY_cyclicDelayNsts2(rev)                       0x047
#define ACPHY_cyclicDelayNsts2_Nsts2Ant0offset_SHIFT(rev) 0
#define ACPHY_cyclicDelayNsts2_Nsts2Ant0offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts2_Nsts2Ant0offset_SHIFT(rev))
#define ACPHY_cyclicDelayNsts2_Nsts2Ant1offset_SHIFT(rev) 5
#define ACPHY_cyclicDelayNsts2_Nsts2Ant1offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts2_Nsts2Ant1offset_SHIFT(rev))

/* Register ACPHY_cyclicDelayNsts3 */
#define ACPHY_cyclicDelayNsts3(rev)                       0x048
#define ACPHY_cyclicDelayNsts3_Nsts3Ant0offset_SHIFT(rev) 0
#define ACPHY_cyclicDelayNsts3_Nsts3Ant0offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts3_Nsts3Ant0offset_SHIFT(rev))
#define ACPHY_cyclicDelayNsts3_Nsts3Ant1offset_SHIFT(rev) 5
#define ACPHY_cyclicDelayNsts3_Nsts3Ant1offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts3_Nsts3Ant1offset_SHIFT(rev))
#define ACPHY_cyclicDelayNsts3_Nsts3Ant2offset_SHIFT(rev) 10
#define ACPHY_cyclicDelayNsts3_Nsts3Ant2offset_MASK(rev)  (0x1f << ACPHY_cyclicDelayNsts3_Nsts3Ant2offset_SHIFT(rev))

/* Register ACPHY_TXSpatMapper0 */
#define ACPHY_TXSpatMapper0(rev)                 0x049
#define ACPHY_TXSpatMapper0_spatmap00_SHIFT(rev) 0
#define ACPHY_TXSpatMapper0_spatmap00_MASK(rev)  (0xff << ACPHY_TXSpatMapper0_spatmap00_SHIFT(rev))

/* Register ACPHY_TXSpatMapper1 */
#define ACPHY_TXSpatMapper1(rev)                 0x04a
#define ACPHY_TXSpatMapper1_spatmap01_SHIFT(rev) 0
#define ACPHY_TXSpatMapper1_spatmap01_MASK(rev)  (0xff << ACPHY_TXSpatMapper1_spatmap01_SHIFT(rev))

/* Register ACPHY_TXSpatMapper2 */
#define ACPHY_TXSpatMapper2(rev)                 0x04b
#define ACPHY_TXSpatMapper2_spatmap10_SHIFT(rev) 0
#define ACPHY_TXSpatMapper2_spatmap10_MASK(rev)  (0xff << ACPHY_TXSpatMapper2_spatmap10_SHIFT(rev))

/* Register ACPHY_TXSpatMapper3 */
#define ACPHY_TXSpatMapper3(rev)                 0x04c
#define ACPHY_TXSpatMapper3_spatmap11_SHIFT(rev) 0
#define ACPHY_TXSpatMapper3_spatmap11_MASK(rev)  (0xff << ACPHY_TXSpatMapper3_spatmap11_SHIFT(rev))

/* Register ACPHY_TXSpatMapper4 */
#define ACPHY_TXSpatMapper4(rev)                 0x04d
#define ACPHY_TXSpatMapper4_spatmap20_SHIFT(rev) 0
#define ACPHY_TXSpatMapper4_spatmap20_MASK(rev)  (0xff << ACPHY_TXSpatMapper4_spatmap20_SHIFT(rev))

/* Register ACPHY_TXSpatMapper5 */
#define ACPHY_TXSpatMapper5(rev)                 0x04e
#define ACPHY_TXSpatMapper5_spatmap21_SHIFT(rev) 0
#define ACPHY_TXSpatMapper5_spatmap21_MASK(rev)  (0xff << ACPHY_TXSpatMapper5_spatmap21_SHIFT(rev))

/* Register ACPHY_BypassPredacRound */
#define ACPHY_BypassPredacRound(rev)                       0x04f
#define ACPHY_BypassPredacRound_bypassPredacRnd_SHIFT(rev) 0
#define ACPHY_BypassPredacRound_bypassPredacRnd_MASK(rev)  (0x1 << ACPHY_BypassPredacRound_bypassPredacRnd_SHIFT(rev))

/* Register ACPHY_TX_iqcal_gain_bwAddress */
#define ACPHY_TX_iqcal_gain_bwAddress(rev)                               0x060
#define ACPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_SHIFT(rev) 0
#define ACPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_MASK(rev)  (0x1ff << ACPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_SHIFT(rev))

/* Register ACPHY_TX_loft_fine_iAddress */
#define ACPHY_TX_loft_fine_iAddress(rev)                             0x061
#define ACPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_SHIFT(rev) 0
#define ACPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_MASK(rev)  (0x1ff << ACPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_SHIFT(rev))

/* Register ACPHY_TX_loft_fine_qAddress */
#define ACPHY_TX_loft_fine_qAddress(rev)                             0x062
#define ACPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_SHIFT(rev) 0
#define ACPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_MASK(rev)  (0x1ff << ACPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_SHIFT(rev))

/* Register ACPHY_TX_loft_coarse_iAddress */
#define ACPHY_TX_loft_coarse_iAddress(rev)                               0x063
#define ACPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_SHIFT(rev) 0
#define ACPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_MASK(rev)  (0x1ff << ACPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_SHIFT(rev))

/* Register ACPHY_TX_loft_coarse_qAddress */
#define ACPHY_TX_loft_coarse_qAddress(rev)                               0x064
#define ACPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_SHIFT(rev) 0
#define ACPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_MASK(rev)  (0x1ff << ACPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_SHIFT(rev))

/* Register ACPHY_txfdiqImbN_offcenter_scale_str */
#define ACPHY_txfdiqImbN_offcenter_scale_str(rev)                         0x065
#define ACPHY_txfdiqImbN_offcenter_scale_str_N_offcenter_scale_SHIFT(rev) 0
#define ACPHY_txfdiqImbN_offcenter_scale_str_N_offcenter_scale_MASK(rev)  (0x7 << ACPHY_txfdiqImbN_offcenter_scale_str_N_offcenter_scale_SHIFT(rev))

/* Register ACPHY_fdiqImbCompEnable */
#define ACPHY_fdiqImbCompEnable(rev)                           0x066
#define ACPHY_fdiqImbCompEnable_txfdiq_iorq_SHIFT(rev)         1
#define ACPHY_fdiqImbCompEnable_txfdiq_iorq_MASK(rev)          (0x1 << ACPHY_fdiqImbCompEnable_txfdiq_iorq_SHIFT(rev))
#define ACPHY_fdiqImbCompEnable_txfdiqImbCompEnable_SHIFT(rev) 0
#define ACPHY_fdiqImbCompEnable_txfdiqImbCompEnable_MASK(rev)  (0x1 << ACPHY_fdiqImbCompEnable_txfdiqImbCompEnable_SHIFT(rev))

/* Register ACPHY_fdiqi_tx_comp_Nshift_out */
#define ACPHY_fdiqi_tx_comp_Nshift_out(rev)                  0x067
#define ACPHY_fdiqi_tx_comp_Nshift_out_Nshift_out_SHIFT(rev) 0
#define ACPHY_fdiqi_tx_comp_Nshift_out_Nshift_out_MASK(rev)  (0xf << ACPHY_fdiqi_tx_comp_Nshift_out_Nshift_out_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlCmd */
#define ACPHY_TxPwrCtrlCmd(rev)                            0x070
#define ACPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT(rev)         15
#define ACPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK(rev)          (0x1 << ACPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT(rev)       14
#define ACPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK(rev)        (0x1 << ACPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT(rev)   13
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK(rev)    (0x1 << ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_txpwrctrlReset_SHIFT(rev)       12
#define ACPHY_TxPwrCtrlCmd_txpwrctrlReset_MASK(rev)        (0x1 << ACPHY_TxPwrCtrlCmd_txpwrctrlReset_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_SHIFT(rev) 11
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT(rev) 10
#define ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_bbMultInt_en_SHIFT(rev)         8
#define ACPHY_TxPwrCtrlCmd_bbMultInt_en_MASK(rev)          (0x1 << ACPHY_TxPwrCtrlCmd_bbMultInt_en_SHIFT(rev))
#define ACPHY_TxPwrCtrlCmd_trigger_tssi_SHIFT(rev)         0
#define ACPHY_TxPwrCtrlCmd_trigger_tssi_MASK(rev)          (ACREV_GE(rev,5) ? (0x1 << ACPHY_TxPwrCtrlCmd_trigger_tssi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_TxPwrCtrlCmd_trigger_tssi_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxPwrCtrlNnum */
#define ACPHY_TxPwrCtrlNnum(rev)                     0x071
#define ACPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlNnum_Npt_intg_log2_MASK(rev)  (0x7 << ACPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT(rev))
#define ACPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT(rev)   0
#define ACPHY_TxPwrCtrlNnum_Ntssi_delay_MASK(rev)    (0xff << ACPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT(rev))

/* Register ACPHY_TSSIMode */
#define ACPHY_TSSIMode(rev)                    0x072
#define ACPHY_TSSIMode_tssiPosSlope_SHIFT(rev) 14
#define ACPHY_TSSIMode_tssiPosSlope_MASK(rev)  (0x1 << ACPHY_TSSIMode_tssiPosSlope_SHIFT(rev))
#define ACPHY_TSSIMode_estPwrNoLint_SHIFT(rev) 13
#define ACPHY_TSSIMode_estPwrNoLint_MASK(rev)  (0x1 << ACPHY_TSSIMode_estPwrNoLint_SHIFT(rev))
#define ACPHY_TSSIMode_invTssiRange_SHIFT(rev) 12
#define ACPHY_TSSIMode_invTssiRange_MASK(rev)  (0x1 << ACPHY_TSSIMode_invTssiRange_SHIFT(rev))
#define ACPHY_TSSIMode_TwoPwrRange_SHIFT(rev)  3
#define ACPHY_TSSIMode_TwoPwrRange_MASK(rev)   (0x1 << ACPHY_TSSIMode_TwoPwrRange_SHIFT(rev))
#define ACPHY_TSSIMode_tssiADCSel_SHIFT(rev)   2
#define ACPHY_TSSIMode_tssiADCSel_MASK(rev)    (0x1 << ACPHY_TSSIMode_tssiADCSel_SHIFT(rev))
#define ACPHY_TSSIMode_tssiEn_SHIFT(rev)       0
#define ACPHY_TSSIMode_tssiEn_MASK(rev)        (0x1 << ACPHY_TSSIMode_tssiEn_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlBaseIndex */
#define ACPHY_TxPwrCtrlBaseIndex(rev)                     0x073
#define ACPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlBaseIndex_loadBaseIndex_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT(rev))
#define ACPHY_TxPwrCtrlBaseIndex_loadPwrIndex_SHIFT(rev)  14
#define ACPHY_TxPwrCtrlBaseIndex_loadPwrIndex_MASK(rev)   (0x1 << ACPHY_TxPwrCtrlBaseIndex_loadPwrIndex_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlDamping */
#define ACPHY_TxPwrCtrlDamping(rev)                     0x074
#define ACPHY_TxPwrCtrlDamping_DeltaPwrLimit_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlDamping_DeltaPwrLimit_MASK(rev)  (0xff << ACPHY_TxPwrCtrlDamping_DeltaPwrLimit_SHIFT(rev))
#define ACPHY_TxPwrCtrlDamping_DeltaPwrDamp_SHIFT(rev)  0
#define ACPHY_TxPwrCtrlDamping_DeltaPwrDamp_MASK(rev)   (0xff << ACPHY_TxPwrCtrlDamping_DeltaPwrDamp_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlPwrRange2 */
#define ACPHY_TxPwrCtrlPwrRange2(rev)                    0x075
#define ACPHY_TxPwrCtrlPwrRange2_maxPwrRange2_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlPwrRange2_maxPwrRange2_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPwrRange2_maxPwrRange2_SHIFT(rev))
#define ACPHY_TxPwrCtrlPwrRange2_minPwrRange2_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlPwrRange2_minPwrRange2_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPwrRange2_minPwrRange2_SHIFT(rev))

/* Register ACPHY_TssiEnRate */
#define ACPHY_TssiEnRate(rev)                          0x076
#define ACPHY_TssiEnRate_UseTssiDv_SHIFT(rev)          6
#define ACPHY_TssiEnRate_UseTssiDv_MASK(rev)           (0x1 << ACPHY_TssiEnRate_UseTssiDv_SHIFT(rev))
#define ACPHY_TssiEnRate_UseClkDiv4en_SHIFT(rev)       5
#define ACPHY_TssiEnRate_UseClkDiv4en_MASK(rev)        (0x1 << ACPHY_TssiEnRate_UseClkDiv4en_SHIFT(rev))
#define ACPHY_TssiEnRate_StrobeRateOverride_SHIFT(rev) 4
#define ACPHY_TssiEnRate_StrobeRateOverride_MASK(rev)  (0x1 << ACPHY_TssiEnRate_StrobeRateOverride_SHIFT(rev))
#define ACPHY_TssiEnRate_StrobeRate_SHIFT(rev)         0
#define ACPHY_TssiEnRate_StrobeRate_MASK(rev)          (0x7 << ACPHY_TssiEnRate_StrobeRate_SHIFT(rev))
#define ACPHY_TssiEnRate_resettssiCounter_SHIFT(rev)   7
#define ACPHY_TssiEnRate_resettssiCounter_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TssiEnRate_resettssiCounter_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TssiAccumCtrl */
#define ACPHY_TssiAccumCtrl(rev)                         0x077
#define ACPHY_TssiAccumCtrl_tssi_accum_en_SHIFT(rev)     15
#define ACPHY_TssiAccumCtrl_tssi_accum_en_MASK(rev)      (0x1 << ACPHY_TssiAccumCtrl_tssi_accum_en_SHIFT(rev))
#define ACPHY_TssiAccumCtrl_Ntssi_intg_log2_SHIFT(rev)   (ACREV_GE(rev,2) ? 9 : 8)
#define ACPHY_TssiAccumCtrl_Ntssi_intg_log2_MASK(rev)    (0x7 << ACPHY_TssiAccumCtrl_Ntssi_intg_log2_SHIFT(rev))
#define ACPHY_TssiAccumCtrl_Ntssi_accum_delay_SHIFT(rev) 0
#define ACPHY_TssiAccumCtrl_Ntssi_accum_delay_MASK(rev)  (ACREV_GE(rev,5) ? (0x1ff << ACPHY_TssiAccumCtrl_Ntssi_accum_delay_SHIFT(rev)) : (ACREV_GE(rev,4) ? (0xff << ACPHY_TssiAccumCtrl_Ntssi_accum_delay_SHIFT(rev)) : (ACREV_GE(rev,2) ? (0x1ff << ACPHY_TssiAccumCtrl_Ntssi_accum_delay_SHIFT(rev)) : (0xff << ACPHY_TssiAccumCtrl_Ntssi_accum_delay_SHIFT(rev)))))
#define ACPHY_TssiAccumCtrl_tssi_filter_pos_SHIFT(rev)   14
#define ACPHY_TssiAccumCtrl_tssi_filter_pos_MASK(rev)    (ACREV_GE(rev,5) ? (0x1 << ACPHY_TssiAccumCtrl_tssi_filter_pos_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_TssiAccumCtrl_tssi_filter_pos_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_papr_ctrl */
#define ACPHY_papr_ctrl(rev)                                         0x080
#define ACPHY_papr_ctrl_papr_override_enable_SHIFT(rev)              0
#define ACPHY_papr_ctrl_papr_override_enable_MASK(rev)               (0x1 << ACPHY_papr_ctrl_papr_override_enable_SHIFT(rev))
#define ACPHY_papr_ctrl_papr_final_clipping_en_SHIFT(rev)            1
#define ACPHY_papr_ctrl_papr_final_clipping_en_MASK(rev)             (0x1 << ACPHY_papr_ctrl_papr_final_clipping_en_SHIFT(rev))
#define ACPHY_papr_ctrl_papr_final_scaling_en_SHIFT(rev)             2
#define ACPHY_papr_ctrl_papr_final_scaling_en_MASK(rev)              (0x1 << ACPHY_papr_ctrl_papr_final_scaling_en_SHIFT(rev))
#define ACPHY_papr_ctrl_papr_blk_en_SHIFT(rev)                       3
#define ACPHY_papr_ctrl_papr_blk_en_MASK(rev)                        (0x1 << ACPHY_papr_ctrl_papr_blk_en_SHIFT(rev))
#define ACPHY_papr_ctrl_papr_noise_shaping_input_scale_en_SHIFT(rev) 4
#define ACPHY_papr_ctrl_papr_noise_shaping_input_scale_en_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_papr_ctrl_papr_noise_shaping_input_scale_en_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_papr_ctrl_papr_noise_shaping_input_scale_en_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_papr_ctrl_papr_noise_shaping_input_scale_en_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_papr_iir_20_20_group_dly */
#define ACPHY_papr_iir_20_20_group_dly(rev)                                0x081
#define ACPHY_papr_iir_20_20_group_dly_papr_iir_20_20_group_dly_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_group_dly_papr_iir_20_20_group_dly_MASK(rev)  (0xf << ACPHY_papr_iir_20_20_group_dly_papr_iir_20_20_group_dly_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_b10 */
#define ACPHY_papr_iir_20_20_b10(rev)                          0x082
#define ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_MASK(rev)  (0xff << ACPHY_papr_iir_20_20_b10_papr_iir_20_20_b10_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_b11 */
#define ACPHY_papr_iir_20_20_b11(rev)                          0x083
#define ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_MASK(rev)  (0xff << ACPHY_papr_iir_20_20_b11_papr_iir_20_20_b11_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_b12 */
#define ACPHY_papr_iir_20_20_b12(rev)                          0x084
#define ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_MASK(rev)  (0xff << ACPHY_papr_iir_20_20_b12_papr_iir_20_20_b12_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_a11 */
#define ACPHY_papr_iir_20_20_a11(rev)                          0x085
#define ACPHY_papr_iir_20_20_a11_papr_iir_20_20_a11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_a11_papr_iir_20_20_a11_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_a11_papr_iir_20_20_a11_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_a12 */
#define ACPHY_papr_iir_20_20_a12(rev)                          0x086
#define ACPHY_papr_iir_20_20_a12_papr_iir_20_20_a12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_a12_papr_iir_20_20_a12_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_a12_papr_iir_20_20_a12_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_b20 */
#define ACPHY_papr_iir_20_20_b20(rev)                          0x087
#define ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_b20_papr_iir_20_20_b20_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_b21 */
#define ACPHY_papr_iir_20_20_b21(rev)                          0x088
#define ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_b21_papr_iir_20_20_b21_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_b22 */
#define ACPHY_papr_iir_20_20_b22(rev)                          0x089
#define ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_b22_papr_iir_20_20_b22_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_a21 */
#define ACPHY_papr_iir_20_20_a21(rev)                          0x08a
#define ACPHY_papr_iir_20_20_a21_papr_iir_20_20_a21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_a21_papr_iir_20_20_a21_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_a21_papr_iir_20_20_a21_SHIFT(rev))

/* Register ACPHY_papr_iir_20_20_a22 */
#define ACPHY_papr_iir_20_20_a22(rev)                          0x08b
#define ACPHY_papr_iir_20_20_a22_papr_iir_20_20_a22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_20_a22_papr_iir_20_20_a22_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_20_a22_papr_iir_20_20_a22_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_group_dly */
#define ACPHY_papr_iir_20_40_group_dly(rev)                                0x08c
#define ACPHY_papr_iir_20_40_group_dly_papr_iir_20_40_group_dly_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_group_dly_papr_iir_20_40_group_dly_MASK(rev)  (0xf << ACPHY_papr_iir_20_40_group_dly_papr_iir_20_40_group_dly_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_b10 */
#define ACPHY_papr_iir_20_40_b10(rev)                          0x08d
#define ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_MASK(rev)  (0xff << ACPHY_papr_iir_20_40_b10_papr_iir_20_40_b10_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_b11 */
#define ACPHY_papr_iir_20_40_b11(rev)                          0x08e
#define ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_MASK(rev)  (0xff << ACPHY_papr_iir_20_40_b11_papr_iir_20_40_b11_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_b12 */
#define ACPHY_papr_iir_20_40_b12(rev)                          0x08f
#define ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_MASK(rev)  (0xff << ACPHY_papr_iir_20_40_b12_papr_iir_20_40_b12_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_a11 */
#define ACPHY_papr_iir_20_40_a11(rev)                          0x090
#define ACPHY_papr_iir_20_40_a11_papr_iir_20_40_a11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_a11_papr_iir_20_40_a11_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_a11_papr_iir_20_40_a11_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_a12 */
#define ACPHY_papr_iir_20_40_a12(rev)                          0x091
#define ACPHY_papr_iir_20_40_a12_papr_iir_20_40_a12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_a12_papr_iir_20_40_a12_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_a12_papr_iir_20_40_a12_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_b20 */
#define ACPHY_papr_iir_20_40_b20(rev)                          0x092
#define ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_b20_papr_iir_20_40_b20_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_b21 */
#define ACPHY_papr_iir_20_40_b21(rev)                          0x093
#define ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_b21_papr_iir_20_40_b21_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_b22 */
#define ACPHY_papr_iir_20_40_b22(rev)                          0x094
#define ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_b22_papr_iir_20_40_b22_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_a21 */
#define ACPHY_papr_iir_20_40_a21(rev)                          0x095
#define ACPHY_papr_iir_20_40_a21_papr_iir_20_40_a21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_a21_papr_iir_20_40_a21_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_a21_papr_iir_20_40_a21_SHIFT(rev))

/* Register ACPHY_papr_iir_20_40_a22 */
#define ACPHY_papr_iir_20_40_a22(rev)                          0x096
#define ACPHY_papr_iir_20_40_a22_papr_iir_20_40_a22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_40_a22_papr_iir_20_40_a22_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_40_a22_papr_iir_20_40_a22_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_group_dly */
#define ACPHY_papr_iir_20_80_group_dly(rev)                                0x097
#define ACPHY_papr_iir_20_80_group_dly_papr_iir_20_80_group_dly_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_group_dly_papr_iir_20_80_group_dly_MASK(rev)  (0xf << ACPHY_papr_iir_20_80_group_dly_papr_iir_20_80_group_dly_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_b10 */
#define ACPHY_papr_iir_20_80_b10(rev)                          0x098
#define ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_MASK(rev)  (0xff << ACPHY_papr_iir_20_80_b10_papr_iir_20_80_b10_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_b11 */
#define ACPHY_papr_iir_20_80_b11(rev)                          0x099
#define ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_MASK(rev)  (0xff << ACPHY_papr_iir_20_80_b11_papr_iir_20_80_b11_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_b12 */
#define ACPHY_papr_iir_20_80_b12(rev)                          0x09a
#define ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_MASK(rev)  (0xff << ACPHY_papr_iir_20_80_b12_papr_iir_20_80_b12_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_a11 */
#define ACPHY_papr_iir_20_80_a11(rev)                          0x09b
#define ACPHY_papr_iir_20_80_a11_papr_iir_20_80_a11_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_a11_papr_iir_20_80_a11_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_a11_papr_iir_20_80_a11_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_a12 */
#define ACPHY_papr_iir_20_80_a12(rev)                          0x09c
#define ACPHY_papr_iir_20_80_a12_papr_iir_20_80_a12_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_a12_papr_iir_20_80_a12_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_a12_papr_iir_20_80_a12_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_b20 */
#define ACPHY_papr_iir_20_80_b20(rev)                          0x09d
#define ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_b20_papr_iir_20_80_b20_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_b21 */
#define ACPHY_papr_iir_20_80_b21(rev)                          0x09e
#define ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_b21_papr_iir_20_80_b21_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_b22 */
#define ACPHY_papr_iir_20_80_b22(rev)                          0x09f
#define ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_b22_papr_iir_20_80_b22_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_a21 */
#define ACPHY_papr_iir_20_80_a21(rev)                          0x0a0
#define ACPHY_papr_iir_20_80_a21_papr_iir_20_80_a21_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_a21_papr_iir_20_80_a21_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_a21_papr_iir_20_80_a21_SHIFT(rev))

/* Register ACPHY_papr_iir_20_80_a22 */
#define ACPHY_papr_iir_20_80_a22(rev)                          0x0a1
#define ACPHY_papr_iir_20_80_a22_papr_iir_20_80_a22_SHIFT(rev) 0
#define ACPHY_papr_iir_20_80_a22_papr_iir_20_80_a22_MASK(rev)  (0x1ff << ACPHY_papr_iir_20_80_a22_papr_iir_20_80_a22_SHIFT(rev))

/* Register ACPHY_paprStat_lutAddress */
#define ACPHY_paprStat_lutAddress(rev)                  0x0a2
#define ACPHY_paprStat_lutAddress_lutAddress_SHIFT(rev) 0
#define ACPHY_paprStat_lutAddress_lutAddress_MASK(rev)  (0x3f << ACPHY_paprStat_lutAddress_lutAddress_SHIFT(rev))

/* Register ACPHY_paprStat_gainIndex */
#define ACPHY_paprStat_gainIndex(rev)                 0x0a3
#define ACPHY_paprStat_gainIndex_gainIndex_SHIFT(rev) 0
#define ACPHY_paprStat_gainIndex_gainIndex_MASK(rev)  (0x7f << ACPHY_paprStat_gainIndex_gainIndex_SHIFT(rev))

/* Register ACPHY_paprStat_gainIndexOffset */
#define ACPHY_paprStat_gainIndexOffset(rev)                       0x0a4
#define ACPHY_paprStat_gainIndexOffset_gainIndexOffset_SHIFT(rev) 0
#define ACPHY_paprStat_gainIndexOffset_gainIndexOffset_MASK(rev)  (0xff << ACPHY_paprStat_gainIndexOffset_gainIndexOffset_SHIFT(rev))

/* Register ACPHY_paprStat_gamma */
#define ACPHY_paprStat_gamma(rev)             0x0a5
#define ACPHY_paprStat_gamma_gamma_SHIFT(rev) 0
#define ACPHY_paprStat_gamma_gamma_MASK(rev)  (0x1fff << ACPHY_paprStat_gamma_gamma_SHIFT(rev))

/* Register ACPHY_paprStat_gammaOffset */
#define ACPHY_paprStat_gammaOffset(rev)                   0x0a6
#define ACPHY_paprStat_gammaOffset_gammaOffset_SHIFT(rev) 0
#define ACPHY_paprStat_gammaOffset_gammaOffset_MASK(rev)  (0x1fff << ACPHY_paprStat_gammaOffset_gammaOffset_SHIFT(rev))

/* Register ACPHY_paprStat_gamma1 */
#define ACPHY_paprStat_gamma1(rev)              0x0a7
#define ACPHY_paprStat_gamma1_gamma1_SHIFT(rev) 0
#define ACPHY_paprStat_gamma1_gamma1_MASK(rev)  (0x1fff << ACPHY_paprStat_gamma1_gamma1_SHIFT(rev))

/* Register ACPHY_paprStat_gamma1Offset */
#define ACPHY_paprStat_gamma1Offset(rev)                    0x0a8
#define ACPHY_paprStat_gamma1Offset_gamma1Offset_SHIFT(rev) 0
#define ACPHY_paprStat_gamma1Offset_gamma1Offset_MASK(rev)  (0x1fff << ACPHY_paprStat_gamma1Offset_gamma1Offset_SHIFT(rev))

/* Register ACPHY_txfilt20in20st0a1 */
#define ACPHY_txfilt20in20st0a1(rev)           0x0b0
#define ACPHY_txfilt20in20st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in20st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in20st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in20st0a2 */
#define ACPHY_txfilt20in20st0a2(rev)           0x0b1
#define ACPHY_txfilt20in20st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in20st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in20st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in20st0n */
#define ACPHY_txfilt20in20st0n(rev)         0x0b2
#define ACPHY_txfilt20in20st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in20st0n_n_MASK(rev)  (0xf << ACPHY_txfilt20in20st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in20st1a1 */
#define ACPHY_txfilt20in20st1a1(rev)           0x0b3
#define ACPHY_txfilt20in20st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in20st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in20st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in20st1a2 */
#define ACPHY_txfilt20in20st1a2(rev)           0x0b4
#define ACPHY_txfilt20in20st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in20st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in20st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in20st1n */
#define ACPHY_txfilt20in20st1n(rev)         0x0b5
#define ACPHY_txfilt20in20st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in20st1n_n_MASK(rev)  (0xf << ACPHY_txfilt20in20st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in20st2a1 */
#define ACPHY_txfilt20in20st2a1(rev)           0x0b6
#define ACPHY_txfilt20in20st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in20st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in20st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in20st2a2 */
#define ACPHY_txfilt20in20st2a2(rev)           0x0b7
#define ACPHY_txfilt20in20st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in20st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in20st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in20st2n */
#define ACPHY_txfilt20in20st2n(rev)         0x0b8
#define ACPHY_txfilt20in20st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in20st2n_n_MASK(rev)  (0xf << ACPHY_txfilt20in20st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in20finescale */
#define ACPHY_txfilt20in20finescale(rev)             0x0b9
#define ACPHY_txfilt20in20finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt20in20finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt20in20finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt40in40st0a1 */
#define ACPHY_txfilt40in40st0a1(rev)           0x0ba
#define ACPHY_txfilt40in40st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in40st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in40st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in40st0a2 */
#define ACPHY_txfilt40in40st0a2(rev)           0x0bb
#define ACPHY_txfilt40in40st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in40st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in40st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in40st0n */
#define ACPHY_txfilt40in40st0n(rev)         0x0bc
#define ACPHY_txfilt40in40st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in40st0n_n_MASK(rev)  (0xf << ACPHY_txfilt40in40st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in40st1a1 */
#define ACPHY_txfilt40in40st1a1(rev)           0x0bd
#define ACPHY_txfilt40in40st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in40st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in40st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in40st1a2 */
#define ACPHY_txfilt40in40st1a2(rev)           0x0be
#define ACPHY_txfilt40in40st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in40st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in40st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in40st1n */
#define ACPHY_txfilt40in40st1n(rev)         0x0bf
#define ACPHY_txfilt40in40st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in40st1n_n_MASK(rev)  (0xf << ACPHY_txfilt40in40st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in40st2a1 */
#define ACPHY_txfilt40in40st2a1(rev)           0x0c0
#define ACPHY_txfilt40in40st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in40st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in40st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in40st2a2 */
#define ACPHY_txfilt40in40st2a2(rev)           0x0c1
#define ACPHY_txfilt40in40st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in40st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in40st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in40st2n */
#define ACPHY_txfilt40in40st2n(rev)         0x0c2
#define ACPHY_txfilt40in40st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in40st2n_n_MASK(rev)  (0xf << ACPHY_txfilt40in40st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in40finescale */
#define ACPHY_txfilt40in40finescale(rev)             0x0c3
#define ACPHY_txfilt40in40finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt40in40finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt40in40finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt80st0a1 */
#define ACPHY_txfilt80st0a1(rev)           0x0c4
#define ACPHY_txfilt80st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt80st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt80st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt80st0a2 */
#define ACPHY_txfilt80st0a2(rev)           0x0c5
#define ACPHY_txfilt80st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt80st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt80st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt80st0n */
#define ACPHY_txfilt80st0n(rev)         0x0c6
#define ACPHY_txfilt80st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt80st0n_n_MASK(rev)  (0xf << ACPHY_txfilt80st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt80st1a1 */
#define ACPHY_txfilt80st1a1(rev)           0x0c7
#define ACPHY_txfilt80st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt80st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt80st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt80st1a2 */
#define ACPHY_txfilt80st1a2(rev)           0x0c8
#define ACPHY_txfilt80st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt80st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt80st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt80st1n */
#define ACPHY_txfilt80st1n(rev)         0x0c9
#define ACPHY_txfilt80st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt80st1n_n_MASK(rev)  (0xf << ACPHY_txfilt80st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt80st2a1 */
#define ACPHY_txfilt80st2a1(rev)           0x0ca
#define ACPHY_txfilt80st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt80st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt80st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt80st2a2 */
#define ACPHY_txfilt80st2a2(rev)           0x0cb
#define ACPHY_txfilt80st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt80st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt80st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt80st2n */
#define ACPHY_txfilt80st2n(rev)         0x0cc
#define ACPHY_txfilt80st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt80st2n_n_MASK(rev)  (0xf << ACPHY_txfilt80st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt80finescale */
#define ACPHY_txfilt80finescale(rev)             0x0cd
#define ACPHY_txfilt80finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt80finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt80finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt20in40st0a1 */
#define ACPHY_txfilt20in40st0a1(rev)           0x0ce
#define ACPHY_txfilt20in40st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in40st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in40st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in40st0a2 */
#define ACPHY_txfilt20in40st0a2(rev)           0x0cf
#define ACPHY_txfilt20in40st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in40st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in40st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in40st0n */
#define ACPHY_txfilt20in40st0n(rev)         0x0d0
#define ACPHY_txfilt20in40st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in40st0n_n_MASK(rev)  (0xf << ACPHY_txfilt20in40st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in40st1a1 */
#define ACPHY_txfilt20in40st1a1(rev)           0x0d1
#define ACPHY_txfilt20in40st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in40st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in40st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in40st1a2 */
#define ACPHY_txfilt20in40st1a2(rev)           0x0d2
#define ACPHY_txfilt20in40st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in40st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in40st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in40st1n */
#define ACPHY_txfilt20in40st1n(rev)         0x0d3
#define ACPHY_txfilt20in40st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in40st1n_n_MASK(rev)  (0xf << ACPHY_txfilt20in40st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in40st2a1 */
#define ACPHY_txfilt20in40st2a1(rev)           0x0d4
#define ACPHY_txfilt20in40st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in40st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in40st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in40st2a2 */
#define ACPHY_txfilt20in40st2a2(rev)           0x0d5
#define ACPHY_txfilt20in40st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in40st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in40st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in40st2n */
#define ACPHY_txfilt20in40st2n(rev)         0x0d6
#define ACPHY_txfilt20in40st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in40st2n_n_MASK(rev)  (0xf << ACPHY_txfilt20in40st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in40finescale */
#define ACPHY_txfilt20in40finescale(rev)             0x0d7
#define ACPHY_txfilt20in40finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt20in40finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt20in40finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt20in80st0a1 */
#define ACPHY_txfilt20in80st0a1(rev)           0x0d8
#define ACPHY_txfilt20in80st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in80st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in80st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in80st0a2 */
#define ACPHY_txfilt20in80st0a2(rev)           0x0d9
#define ACPHY_txfilt20in80st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in80st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in80st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in80st0n */
#define ACPHY_txfilt20in80st0n(rev)         0x0da
#define ACPHY_txfilt20in80st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in80st0n_n_MASK(rev)  (0xf << ACPHY_txfilt20in80st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in80st1a1 */
#define ACPHY_txfilt20in80st1a1(rev)           0x0db
#define ACPHY_txfilt20in80st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in80st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in80st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in80st1a2 */
#define ACPHY_txfilt20in80st1a2(rev)           0x0dc
#define ACPHY_txfilt20in80st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in80st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in80st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in80st1n */
#define ACPHY_txfilt20in80st1n(rev)         0x0dd
#define ACPHY_txfilt20in80st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in80st1n_n_MASK(rev)  (0xf << ACPHY_txfilt20in80st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in80st2a1 */
#define ACPHY_txfilt20in80st2a1(rev)           0x0de
#define ACPHY_txfilt20in80st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt20in80st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt20in80st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt20in80st2a2 */
#define ACPHY_txfilt20in80st2a2(rev)           0x0df
#define ACPHY_txfilt20in80st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt20in80st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt20in80st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt20in80st2n */
#define ACPHY_txfilt20in80st2n(rev)         0x0e0
#define ACPHY_txfilt20in80st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt20in80st2n_n_MASK(rev)  (0xf << ACPHY_txfilt20in80st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt20in80finescale */
#define ACPHY_txfilt20in80finescale(rev)             0x0e1
#define ACPHY_txfilt20in80finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt20in80finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt20in80finescale_scale_SHIFT(rev))

/* Register ACPHY_txfilt40in80st0a1 */
#define ACPHY_txfilt40in80st0a1(rev)           0x0e2
#define ACPHY_txfilt40in80st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in80st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in80st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in80st0a2 */
#define ACPHY_txfilt40in80st0a2(rev)           0x0e3
#define ACPHY_txfilt40in80st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in80st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in80st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in80st0n */
#define ACPHY_txfilt40in80st0n(rev)         0x0e4
#define ACPHY_txfilt40in80st0n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in80st0n_n_MASK(rev)  (0xf << ACPHY_txfilt40in80st0n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in80st1a1 */
#define ACPHY_txfilt40in80st1a1(rev)           0x0e5
#define ACPHY_txfilt40in80st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in80st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in80st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in80st1a2 */
#define ACPHY_txfilt40in80st1a2(rev)           0x0e6
#define ACPHY_txfilt40in80st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in80st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in80st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in80st1n */
#define ACPHY_txfilt40in80st1n(rev)         0x0e7
#define ACPHY_txfilt40in80st1n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in80st1n_n_MASK(rev)  (0xf << ACPHY_txfilt40in80st1n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in80st2a1 */
#define ACPHY_txfilt40in80st2a1(rev)           0x0e8
#define ACPHY_txfilt40in80st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfilt40in80st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfilt40in80st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfilt40in80st2a2 */
#define ACPHY_txfilt40in80st2a2(rev)           0x0e9
#define ACPHY_txfilt40in80st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfilt40in80st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfilt40in80st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfilt40in80st2n */
#define ACPHY_txfilt40in80st2n(rev)         0x0ea
#define ACPHY_txfilt40in80st2n_n_SHIFT(rev) 0
#define ACPHY_txfilt40in80st2n_n_MASK(rev)  (0xf << ACPHY_txfilt40in80st2n_n_SHIFT(rev))

/* Register ACPHY_txfilt40in80finescale */
#define ACPHY_txfilt40in80finescale(rev)             0x0eb
#define ACPHY_txfilt40in80finescale_scale_SHIFT(rev) 0
#define ACPHY_txfilt40in80finescale_scale_MASK(rev)  (0xff << ACPHY_txfilt40in80finescale_scale_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st0a1 */
#define ACPHY_txfiltbphy20in20st0a1(rev)           0x0ec
#define ACPHY_txfiltbphy20in20st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st0a2 */
#define ACPHY_txfiltbphy20in20st0a2(rev)           0x0ed
#define ACPHY_txfiltbphy20in20st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st0n */
#define ACPHY_txfiltbphy20in20st0n(rev)         0x0ee
#define ACPHY_txfiltbphy20in20st0n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st0n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in20st0n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st1a1 */
#define ACPHY_txfiltbphy20in20st1a1(rev)           0x0ef
#define ACPHY_txfiltbphy20in20st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st1a2 */
#define ACPHY_txfiltbphy20in20st1a2(rev)           0x0f0
#define ACPHY_txfiltbphy20in20st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st1n */
#define ACPHY_txfiltbphy20in20st1n(rev)         0x0f1
#define ACPHY_txfiltbphy20in20st1n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st1n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in20st1n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st2a1 */
#define ACPHY_txfiltbphy20in20st2a1(rev)           0x0f2
#define ACPHY_txfiltbphy20in20st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st2a2 */
#define ACPHY_txfiltbphy20in20st2a2(rev)           0x0f3
#define ACPHY_txfiltbphy20in20st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in20st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20st2n */
#define ACPHY_txfiltbphy20in20st2n(rev)         0x0f4
#define ACPHY_txfiltbphy20in20st2n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20st2n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in20st2n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in20finescale */
#define ACPHY_txfiltbphy20in20finescale(rev)             0x0f5
#define ACPHY_txfiltbphy20in20finescale_scale_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in20finescale_scale_MASK(rev)  (0xff << ACPHY_txfiltbphy20in20finescale_scale_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st0a1 */
#define ACPHY_txfiltbphy20in40st0a1(rev)           0x0f6
#define ACPHY_txfiltbphy20in40st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st0a2 */
#define ACPHY_txfiltbphy20in40st0a2(rev)           0x0f7
#define ACPHY_txfiltbphy20in40st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st0n */
#define ACPHY_txfiltbphy20in40st0n(rev)         0x0f8
#define ACPHY_txfiltbphy20in40st0n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st0n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in40st0n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st1a1 */
#define ACPHY_txfiltbphy20in40st1a1(rev)           0x0f9
#define ACPHY_txfiltbphy20in40st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st1a2 */
#define ACPHY_txfiltbphy20in40st1a2(rev)           0x0fa
#define ACPHY_txfiltbphy20in40st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st1n */
#define ACPHY_txfiltbphy20in40st1n(rev)         0x0fb
#define ACPHY_txfiltbphy20in40st1n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st1n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in40st1n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st2a1 */
#define ACPHY_txfiltbphy20in40st2a1(rev)           0x0fc
#define ACPHY_txfiltbphy20in40st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st2a2 */
#define ACPHY_txfiltbphy20in40st2a2(rev)           0x0fd
#define ACPHY_txfiltbphy20in40st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in40st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40st2n */
#define ACPHY_txfiltbphy20in40st2n(rev)         0x0fe
#define ACPHY_txfiltbphy20in40st2n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40st2n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in40st2n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in40finescale */
#define ACPHY_txfiltbphy20in40finescale(rev)             0x0ff
#define ACPHY_txfiltbphy20in40finescale_scale_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in40finescale_scale_MASK(rev)  (0xff << ACPHY_txfiltbphy20in40finescale_scale_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st0a1 */
#define ACPHY_txfiltbphy20in80st0a1(rev)           0x100
#define ACPHY_txfiltbphy20in80st0a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st0a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st0a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st0a2 */
#define ACPHY_txfiltbphy20in80st0a2(rev)           0x101
#define ACPHY_txfiltbphy20in80st0a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st0a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st0a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st0n */
#define ACPHY_txfiltbphy20in80st0n(rev)         0x102
#define ACPHY_txfiltbphy20in80st0n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st0n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in80st0n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st1a1 */
#define ACPHY_txfiltbphy20in80st1a1(rev)           0x103
#define ACPHY_txfiltbphy20in80st1a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st1a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st1a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st1a2 */
#define ACPHY_txfiltbphy20in80st1a2(rev)           0x104
#define ACPHY_txfiltbphy20in80st1a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st1a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st1a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st1n */
#define ACPHY_txfiltbphy20in80st1n(rev)         0x105
#define ACPHY_txfiltbphy20in80st1n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st1n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in80st1n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st2a1 */
#define ACPHY_txfiltbphy20in80st2a1(rev)           0x106
#define ACPHY_txfiltbphy20in80st2a1_ak1_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st2a1_ak1_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st2a1_ak1_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st2a2 */
#define ACPHY_txfiltbphy20in80st2a2(rev)           0x107
#define ACPHY_txfiltbphy20in80st2a2_ak2_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st2a2_ak2_MASK(rev)  (0xfff << ACPHY_txfiltbphy20in80st2a2_ak2_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80st2n */
#define ACPHY_txfiltbphy20in80st2n(rev)         0x108
#define ACPHY_txfiltbphy20in80st2n_n_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80st2n_n_MASK(rev)  (0xf << ACPHY_txfiltbphy20in80st2n_n_SHIFT(rev))

/* Register ACPHY_txfiltbphy20in80finescale */
#define ACPHY_txfiltbphy20in80finescale(rev)             0x109
#define ACPHY_txfiltbphy20in80finescale_scale_SHIFT(rev) 0
#define ACPHY_txfiltbphy20in80finescale_scale_MASK(rev)  (0xff << ACPHY_txfiltbphy20in80finescale_scale_SHIFT(rev))

/* Register ACPHY_txfiltbiquadbypass */
#define ACPHY_txfiltbiquadbypass(rev)              0x10a
#define ACPHY_txfiltbiquadbypass_bypass_SHIFT(rev) 0
#define ACPHY_txfiltbiquadbypass_bypass_MASK(rev)  (0x1 << ACPHY_txfiltbiquadbypass_bypass_SHIFT(rev))

/* Register ACPHY_PapdCalAddress */
#define ACPHY_PapdCalAddress(rev)                     0x120
#define ACPHY_PapdCalAddress_papdEndAddr_SHIFT(rev)   8
#define ACPHY_PapdCalAddress_papdEndAddr_MASK(rev)    (ACREV_GE(rev,2) ? (0x7f << ACPHY_PapdCalAddress_papdEndAddr_SHIFT(rev)) : (0x3f << ACPHY_PapdCalAddress_papdEndAddr_SHIFT(rev)))
#define ACPHY_PapdCalAddress_papdReset_SHIFT(rev)     (ACREV_GE(rev,2) ? 7 : 6)
#define ACPHY_PapdCalAddress_papdReset_MASK(rev)      (0x1 << ACPHY_PapdCalAddress_papdReset_SHIFT(rev))
#define ACPHY_PapdCalAddress_papdStartAddr_SHIFT(rev) 0
#define ACPHY_PapdCalAddress_papdStartAddr_MASK(rev)  (ACREV_GE(rev,2) ? (0x7f << ACPHY_PapdCalAddress_papdStartAddr_SHIFT(rev)) : (0x3f << ACPHY_PapdCalAddress_papdStartAddr_SHIFT(rev)))

/* Register ACPHY_PapdCalYrefEpsilon */
#define ACPHY_PapdCalYrefEpsilon(rev)                       0x121
#define ACPHY_PapdCalYrefEpsilon_papdEpsilonInit_SHIFT(rev) 8
#define ACPHY_PapdCalYrefEpsilon_papdEpsilonInit_MASK(rev)  (0x7 << ACPHY_PapdCalYrefEpsilon_papdEpsilonInit_SHIFT(rev))
#define ACPHY_PapdCalYrefEpsilon_papdInitYref_SHIFT(rev)    (ACREV_GE(rev,2) ? 7 : 6)
#define ACPHY_PapdCalYrefEpsilon_papdInitYref_MASK(rev)     (0x1 << ACPHY_PapdCalYrefEpsilon_papdInitYref_SHIFT(rev))
#define ACPHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT(rev)    0
#define ACPHY_PapdCalYrefEpsilon_papdYrefAddr_MASK(rev)     (ACREV_GE(rev,2) ? (0x7f << ACPHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT(rev)) : (0x3f << ACPHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT(rev)))

/* Register ACPHY_PapdCalSettle */
#define ACPHY_PapdCalSettle(rev)                          0x122
#define ACPHY_PapdCalSettle_papd_calSettleTime_SHIFT(rev) 0
#define ACPHY_PapdCalSettle_papd_calSettleTime_MASK(rev)  (0xfff << ACPHY_PapdCalSettle_papd_calSettleTime_SHIFT(rev))

/* Register ACPHY_PapdCalCorrelate */
#define ACPHY_PapdCalCorrelate(rev)                        0x123
#define ACPHY_PapdCalCorrelate_papd_calCorrTime_SHIFT(rev) 0
#define ACPHY_PapdCalCorrelate_papd_calCorrTime_MASK(rev)  (0xfff << ACPHY_PapdCalCorrelate_papd_calCorrTime_SHIFT(rev))

/* Register ACPHY_PapdCalStart */
#define ACPHY_PapdCalStart(rev)                 0x124
#define ACPHY_PapdCalStart_papdStart_SHIFT(rev) 0
#define ACPHY_PapdCalStart_papdStart_MASK(rev)  (0x1 << ACPHY_PapdCalStart_papdStart_SHIFT(rev))

/* Register ACPHY_papdCalCorrDebugAddr */
#define ACPHY_papdCalCorrDebugAddr(rev)                         0x125
#define ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT(rev) 0
#define ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_MASK(rev)  (ACREV_GE(rev,2) ? (0x7f << ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT(rev)) : (0x3f << ACPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT(rev)))

/* Register ACPHY_PapdEpsilonUpdateIterations */
#define ACPHY_PapdEpsilonUpdateIterations(rev)                               0x126
#define ACPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_SHIFT(rev) 0
#define ACPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_MASK(rev)  (0x1ff << ACPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_SHIFT(rev))

/* Register ACPHY_PapdIpaOffCorr */
#define ACPHY_PapdIpaOffCorr(rev)                          0x127
#define ACPHY_PapdIpaOffCorr_papd_calIpaOffCorr_SHIFT(rev) 0
#define ACPHY_PapdIpaOffCorr_papd_calIpaOffCorr_MASK(rev)  (0xfff << ACPHY_PapdIpaOffCorr_papd_calIpaOffCorr_SHIFT(rev))

/* Register ACPHY_PapdIpaOffPower */
#define ACPHY_PapdIpaOffPower(rev)                           0x128
#define ACPHY_PapdIpaOffPower_papd_calIpaOffPower_SHIFT(rev) 0
#define ACPHY_PapdIpaOffPower_papd_calIpaOffPower_MASK(rev)  (0xfff << ACPHY_PapdIpaOffPower_papd_calIpaOffPower_SHIFT(rev))

/* Register ACPHY_PapdCalCoreSel */
#define ACPHY_PapdCalCoreSel(rev)                   0x129
#define ACPHY_PapdCalCoreSel_papdCoreSel_SHIFT(rev) 0
#define ACPHY_PapdCalCoreSel_papdCoreSel_MASK(rev)  (0x3 << ACPHY_PapdCalCoreSel_papdCoreSel_SHIFT(rev))

/* Register ACPHY_ClassifierCtrl */
#define ACPHY_ClassifierCtrl(rev)                           0x140
#define ACPHY_ClassifierCtrl_classifierSel0_SHIFT(rev)      0
#define ACPHY_ClassifierCtrl_classifierSel0_MASK(rev)       (0x1 << ACPHY_ClassifierCtrl_classifierSel0_SHIFT(rev))
#define ACPHY_ClassifierCtrl_classifierSel1_SHIFT(rev)      1
#define ACPHY_ClassifierCtrl_classifierSel1_MASK(rev)       (0x1 << ACPHY_ClassifierCtrl_classifierSel1_SHIFT(rev))
#define ACPHY_ClassifierCtrl_classifierSel2_SHIFT(rev)      2
#define ACPHY_ClassifierCtrl_classifierSel2_MASK(rev)       (0x1 << ACPHY_ClassifierCtrl_classifierSel2_SHIFT(rev))
#define ACPHY_ClassifierCtrl_MaxrxStatusCnt_SHIFT(rev)      4
#define ACPHY_ClassifierCtrl_MaxrxStatusCnt_MASK(rev)       (0x3f << ACPHY_ClassifierCtrl_MaxrxStatusCnt_SHIFT(rev))
#define ACPHY_ClassifierCtrl_cck2ofdmstateflipen_SHIFT(rev) 10
#define ACPHY_ClassifierCtrl_cck2ofdmstateflipen_MASK(rev)  (0x1 << ACPHY_ClassifierCtrl_cck2ofdmstateflipen_SHIFT(rev))
#define ACPHY_ClassifierCtrl_mac_bphy_band_sel_SHIFT(rev)   11
#define ACPHY_ClassifierCtrl_mac_bphy_band_sel_MASK(rev)    (0x1 << ACPHY_ClassifierCtrl_mac_bphy_band_sel_SHIFT(rev))

/* Register ACPHY_RxMacifMode */
#define ACPHY_RxMacifMode(rev)                              0x141
#define ACPHY_RxMacifMode_sampleCoreSel_SHIFT(rev)          0
#define ACPHY_RxMacifMode_sampleCoreSel_MASK(rev)           (0x3 << ACPHY_RxMacifMode_sampleCoreSel_SHIFT(rev))
#define ACPHY_RxMacifMode_passthrough_SHIFT(rev)            2
#define ACPHY_RxMacifMode_passthrough_MASK(rev)             (0x3 << ACPHY_RxMacifMode_passthrough_SHIFT(rev))
#define ACPHY_RxMacifMode_idleTimeUseCrsEd_SHIFT(rev)       4
#define ACPHY_RxMacifMode_idleTimeUseCrsEd_MASK(rev)        (0x1 << ACPHY_RxMacifMode_idleTimeUseCrsEd_SHIFT(rev))
#define ACPHY_RxMacifMode_idleTimeUseCrsSigDet_SHIFT(rev)   5
#define ACPHY_RxMacifMode_idleTimeUseCrsSigDet_MASK(rev)    (0x1 << ACPHY_RxMacifMode_idleTimeUseCrsSigDet_SHIFT(rev))
#define ACPHY_RxMacifMode_idleTimeUseCrsTx_SHIFT(rev)       6
#define ACPHY_RxMacifMode_idleTimeUseCrsTx_MASK(rev)        (0x1 << ACPHY_RxMacifMode_idleTimeUseCrsTx_SHIFT(rev))
#define ACPHY_RxMacifMode_clearIdleTimeCounters_SHIFT(rev)  7
#define ACPHY_RxMacifMode_clearIdleTimeCounters_MASK(rev)   (0x1 << ACPHY_RxMacifMode_clearIdleTimeCounters_SHIFT(rev))
#define ACPHY_RxMacifMode_enableIdleTimeCounters_SHIFT(rev) 8
#define ACPHY_RxMacifMode_enableIdleTimeCounters_MASK(rev)  (0x1 << ACPHY_RxMacifMode_enableIdleTimeCounters_SHIFT(rev))
#define ACPHY_RxMacifMode_sendDummyHdrStat_SHIFT(rev)       9
#define ACPHY_RxMacifMode_sendDummyHdrStat_MASK(rev)        (ACREV_GE(rev,5) ? (0x1 << ACPHY_RxMacifMode_sendDummyHdrStat_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_RxMacifMode_sendDummyHdrStat_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_RxMacifMode_immabort_SHIFT(rev)               10
#define ACPHY_RxMacifMode_immabort_MASK(rev)                (ACREV_GE(rev,5) ? (0x1 << ACPHY_RxMacifMode_immabort_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_RxMacifMode_immabort_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_RxMacifMode_AbortStatusEn_SHIFT(rev)          11
#define ACPHY_RxMacifMode_AbortStatusEn_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_RxMacifMode_AbortStatusEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_RxMacifMode_AbortStatusEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_RxMacifMode_IgnoreLPI_SHIFT(rev)              12
#define ACPHY_RxMacifMode_IgnoreLPI_MASK(rev)               (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RxMacifMode_IgnoreLPI_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RxStatusLatchCtrl */
#define ACPHY_RxStatusLatchCtrl(rev)                  0x142
#define ACPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT(rev) 0
#define ACPHY_RxStatusLatchCtrl_LatchCtrl0_MASK(rev)  (0x1 << ACPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT(rev))
#define ACPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT(rev) 1
#define ACPHY_RxStatusLatchCtrl_LatchCtrl1_MASK(rev)  (0x1 << ACPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT(rev))

/* Register ACPHY_RxStatus0 */
#define ACPHY_RxStatus0(rev)                0x143
#define ACPHY_RxStatus0_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus0_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus0_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatus1 */
#define ACPHY_RxStatus1(rev)                0x144
#define ACPHY_RxStatus1_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus1_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus1_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatus2 */
#define ACPHY_RxStatus2(rev)                0x145
#define ACPHY_RxStatus2_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus2_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus2_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatus3 */
#define ACPHY_RxStatus3(rev)                0x146
#define ACPHY_RxStatus3_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus3_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus3_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatus4 */
#define ACPHY_RxStatus4(rev)                0x147
#define ACPHY_RxStatus4_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus4_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus4_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatus5 */
#define ACPHY_RxStatus5(rev)                0x148
#define ACPHY_RxStatus5_RxStatus_SHIFT(rev) 0
#define ACPHY_RxStatus5_RxStatus_MASK(rev)  (0xffff << ACPHY_RxStatus5_RxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord0 */
#define ACPHY_RxStatusWord0(rev)                   0x149
#define ACPHY_RxStatusWord0_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord0_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord0_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord1 */
#define ACPHY_RxStatusWord1(rev)                   0x14a
#define ACPHY_RxStatusWord1_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord1_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord1_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord2 */
#define ACPHY_RxStatusWord2(rev)                   0x14b
#define ACPHY_RxStatusWord2_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord2_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord2_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord3 */
#define ACPHY_RxStatusWord3(rev)                   0x14c
#define ACPHY_RxStatusWord3_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord3_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord3_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord4 */
#define ACPHY_RxStatusWord4(rev)                   0x14d
#define ACPHY_RxStatusWord4_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord4_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord4_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord5 */
#define ACPHY_RxStatusWord5(rev)                   0x14e
#define ACPHY_RxStatusWord5_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord5_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord5_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord6 */
#define ACPHY_RxStatusWord6(rev)                   0x14f
#define ACPHY_RxStatusWord6_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord6_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord6_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord7 */
#define ACPHY_RxStatusWord7(rev)                   0x150
#define ACPHY_RxStatusWord7_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord7_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord7_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_RxStatusWord8 */
#define ACPHY_RxStatusWord8(rev)                   0x151
#define ACPHY_RxStatusWord8_DbgRxStatus_SHIFT(rev) 0
#define ACPHY_RxStatusWord8_DbgRxStatus_MASK(rev)  (0xffff << ACPHY_RxStatusWord8_DbgRxStatus_SHIFT(rev))

/* Register ACPHY_PhyStatsFreqEst */
#define ACPHY_PhyStatsFreqEst(rev)               0x152
#define ACPHY_PhyStatsFreqEst_FreqEst_SHIFT(rev) 0
#define ACPHY_PhyStatsFreqEst_FreqEst_MASK(rev)  (0xffff << ACPHY_PhyStatsFreqEst_FreqEst_SHIFT(rev))

/* Register ACPHY_PhyStatsAdvRetard */
#define ACPHY_PhyStatsAdvRetard(rev)                 0x153
#define ACPHY_PhyStatsAdvRetard_AdvRetard_SHIFT(rev) 0
#define ACPHY_PhyStatsAdvRetard_AdvRetard_MASK(rev)  (0xffff << ACPHY_PhyStatsAdvRetard_AdvRetard_SHIFT(rev))

/* Register ACPHY_PhyStatsPartialAidCountDwn */
#define ACPHY_PhyStatsPartialAidCountDwn(rev)                               0x154
#define ACPHY_PhyStatsPartialAidCountDwn_PartialAidCountDwn_SHIFT(rev)      0
#define ACPHY_PhyStatsPartialAidCountDwn_PartialAidCountDwn_MASK(rev)       (0x1 << ACPHY_PhyStatsPartialAidCountDwn_PartialAidCountDwn_SHIFT(rev))
#define ACPHY_PhyStatsPartialAidCountDwn_LDPCLengthErrorDetected_SHIFT(rev) 1
#define ACPHY_PhyStatsPartialAidCountDwn_LDPCLengthErrorDetected_MASK(rev)  (0x1 << ACPHY_PhyStatsPartialAidCountDwn_LDPCLengthErrorDetected_SHIFT(rev))
#define ACPHY_PhyStatsPartialAidCountDwn_DemodWaitStatus_SHIFT(rev)         2
#define ACPHY_PhyStatsPartialAidCountDwn_DemodWaitStatus_MASK(rev)          (0x1 << ACPHY_PhyStatsPartialAidCountDwn_DemodWaitStatus_SHIFT(rev))
#define ACPHY_PhyStatsPartialAidCountDwn_VhtSigAGidStatus_SHIFT(rev)        3
#define ACPHY_PhyStatsPartialAidCountDwn_VhtSigAGidStatus_MASK(rev)         (0x3 << ACPHY_PhyStatsPartialAidCountDwn_VhtSigAGidStatus_SHIFT(rev))

/* Register ACPHY_PhyStatsDrop20Secondary */
#define ACPHY_PhyStatsDrop20Secondary(rev)                       0x155
#define ACPHY_PhyStatsDrop20Secondary_Drop20Secondary_SHIFT(rev) 0
#define ACPHY_PhyStatsDrop20Secondary_Drop20Secondary_MASK(rev)  (0x1 << ACPHY_PhyStatsDrop20Secondary_Drop20Secondary_SHIFT(rev))

/* Register ACPHY_PhyStatsServiceField */
#define ACPHY_PhyStatsServiceField(rev)                      0x156
#define ACPHY_PhyStatsServiceField_rxServiceField_SHIFT(rev) 0
#define ACPHY_PhyStatsServiceField_rxServiceField_MASK(rev)  (0xffff << ACPHY_PhyStatsServiceField_rxServiceField_SHIFT(rev))

/* Register ACPHY_VhtSigANsym */
#define ACPHY_VhtSigANsym(rev)               0x157
#define ACPHY_VhtSigANsym_VhtNsym_SHIFT(rev) 0
#define ACPHY_VhtSigANsym_VhtNsym_MASK(rev)  (0xffff << ACPHY_VhtSigANsym_VhtNsym_SHIFT(rev))

/* Register ACPHY_VhtSigAFields */
#define ACPHY_VhtSigAFields(rev)                     0x158
#define ACPHY_VhtSigAFields_VhtSigAMcs_SHIFT(rev)    0
#define ACPHY_VhtSigAFields_VhtSigAMcs_MASK(rev)     (0xf << ACPHY_VhtSigAFields_VhtSigAMcs_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigABw_SHIFT(rev)     4
#define ACPHY_VhtSigAFields_VhtSigABw_MASK(rev)      (0x3 << ACPHY_VhtSigAFields_VhtSigABw_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigAbNsts_SHIFT(rev)  6
#define ACPHY_VhtSigAFields_VhtSigAbNsts_MASK(rev)   (0x7 << ACPHY_VhtSigAFields_VhtSigAbNsts_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigAbSgi_SHIFT(rev)   9
#define ACPHY_VhtSigAFields_VhtSigAbSgi_MASK(rev)    (0x3 << ACPHY_VhtSigAFields_VhtSigAbSgi_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigACoding_SHIFT(rev) 11
#define ACPHY_VhtSigAFields_VhtSigACoding_MASK(rev)  (0x3 << ACPHY_VhtSigAFields_VhtSigACoding_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigAStbc_SHIFT(rev)   13
#define ACPHY_VhtSigAFields_VhtSigAStbc_MASK(rev)    (0x1 << ACPHY_VhtSigAFields_VhtSigAStbc_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigABf_SHIFT(rev)     14
#define ACPHY_VhtSigAFields_VhtSigABf_MASK(rev)      (0x1 << ACPHY_VhtSigAFields_VhtSigABf_SHIFT(rev))
#define ACPHY_VhtSigAFields_VhtSigATxOpPs_SHIFT(rev) 15
#define ACPHY_VhtSigAFields_VhtSigATxOpPs_MASK(rev)  (0x1 << ACPHY_VhtSigAFields_VhtSigATxOpPs_SHIFT(rev))

/* Register ACPHY_CoreConfig */
#define ACPHY_CoreConfig(rev)                  0x160
#define ACPHY_CoreConfig_CoreMask_SHIFT(rev)   0
#define ACPHY_CoreConfig_CoreMask_MASK(rev)    (0x7 << ACPHY_CoreConfig_CoreMask_SHIFT(rev))
#define ACPHY_CoreConfig_NumRxCores_SHIFT(rev) 3
#define ACPHY_CoreConfig_NumRxCores_MASK(rev)  (0x3 << ACPHY_CoreConfig_NumRxCores_SHIFT(rev))
#define ACPHY_CoreConfig_NumRxAnt_SHIFT(rev)   5
#define ACPHY_CoreConfig_NumRxAnt_MASK(rev)    (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x7 << ACPHY_CoreConfig_NumRxAnt_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_CoreConfig_NumRxAnt_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x7 << ACPHY_CoreConfig_NumRxAnt_SHIFT(rev)))))))

/* Register ACPHY_AntennaDivDwellTime */
#define ACPHY_AntennaDivDwellTime(rev)                    0x161
#define ACPHY_AntennaDivDwellTime_DivDwellTime_SHIFT(rev) 0
#define ACPHY_AntennaDivDwellTime_DivDwellTime_MASK(rev)  (0xffff << ACPHY_AntennaDivDwellTime_DivDwellTime_SHIFT(rev))

/* Register ACPHY_AntennaCCKDivDwellTime */
#define ACPHY_AntennaCCKDivDwellTime(rev)                       0x162
#define ACPHY_AntennaCCKDivDwellTime_cckDivDwellTime_SHIFT(rev) 0
#define ACPHY_AntennaCCKDivDwellTime_cckDivDwellTime_MASK(rev)  (0xffff << ACPHY_AntennaCCKDivDwellTime_cckDivDwellTime_SHIFT(rev))

/* Register ACPHY_energydroptimeoutLen2 */
#define ACPHY_energydroptimeoutLen2(rev)                             0x163
#define ACPHY_energydroptimeoutLen2_energydroptimeoutLen2_SHIFT(rev) 0
#define ACPHY_energydroptimeoutLen2_energydroptimeoutLen2_MASK(rev)  (0xffff << ACPHY_energydroptimeoutLen2_energydroptimeoutLen2_SHIFT(rev))

/* Register ACPHY_RxControl */
#define ACPHY_RxControl(rev)                           0x164
#define ACPHY_RxControl_dbgpktprocReset_SHIFT(rev)     15
#define ACPHY_RxControl_dbgpktprocReset_MASK(rev)      (0x1 << ACPHY_RxControl_dbgpktprocReset_SHIFT(rev))
#define ACPHY_RxControl_bphyacidetEn_SHIFT(rev)        13
#define ACPHY_RxControl_bphyacidetEn_MASK(rev)         (0x1 << ACPHY_RxControl_bphyacidetEn_SHIFT(rev))
#define ACPHY_RxControl_dropLSigZeroPkt_SHIFT(rev)     12
#define ACPHY_RxControl_dropLSigZeroPkt_MASK(rev)      (0x1 << ACPHY_RxControl_dropLSigZeroPkt_SHIFT(rev))
#define ACPHY_RxControl_resetCrsEnergyDrop_SHIFT(rev)  11
#define ACPHY_RxControl_resetCrsEnergyDrop_MASK(rev)   (0x1 << ACPHY_RxControl_resetCrsEnergyDrop_SHIFT(rev))
#define ACPHY_RxControl_updatePhyCrsPayload_SHIFT(rev) 10
#define ACPHY_RxControl_updatePhyCrsPayload_MASK(rev)  (0x1 << ACPHY_RxControl_updatePhyCrsPayload_SHIFT(rev))
#define ACPHY_RxControl_defaultbehavior_SHIFT(rev)     8
#define ACPHY_RxControl_defaultbehavior_MASK(rev)      (0x3 << ACPHY_RxControl_defaultbehavior_SHIFT(rev))
#define ACPHY_RxControl_RIFSEnable_SHIFT(rev)          7
#define ACPHY_RxControl_RIFSEnable_MASK(rev)           (0x1 << ACPHY_RxControl_RIFSEnable_SHIFT(rev))
#define ACPHY_RxControl_initRssiSelect_SHIFT(rev)      6
#define ACPHY_RxControl_initRssiSelect_MASK(rev)       (0x1 << ACPHY_RxControl_initRssiSelect_SHIFT(rev))
#define ACPHY_RxControl_bphy_start_core_SHIFT(rev)     5
#define ACPHY_RxControl_bphy_start_core_MASK(rev)      (0x1 << ACPHY_RxControl_bphy_start_core_SHIFT(rev))
#define ACPHY_RxControl_bphy_band_sel_SHIFT(rev)       4
#define ACPHY_RxControl_bphy_band_sel_MASK(rev)        (0x1 << ACPHY_RxControl_bphy_band_sel_SHIFT(rev))
#define ACPHY_RxControl_RxFiltBypass_SHIFT(rev)        3
#define ACPHY_RxControl_RxFiltBypass_MASK(rev)         (0x1 << ACPHY_RxControl_RxFiltBypass_SHIFT(rev))
#define ACPHY_RxControl_BphyRxIQCompEn_SHIFT(rev)      2
#define ACPHY_RxControl_BphyRxIQCompEn_MASK(rev)       (0x1 << ACPHY_RxControl_BphyRxIQCompEn_SHIFT(rev))
#define ACPHY_RxControl_MLenable_SHIFT(rev)            1
#define ACPHY_RxControl_MLenable_MASK(rev)             (0x1 << ACPHY_RxControl_MLenable_SHIFT(rev))
#define ACPHY_RxControl_RxIQCompEn_SHIFT(rev)          0
#define ACPHY_RxControl_RxIQCompEn_MASK(rev)           (0x1 << ACPHY_RxControl_RxIQCompEn_SHIFT(rev))
#define ACPHY_RxControl_preDetOnlyinCS_SHIFT(rev)      14
#define ACPHY_RxControl_preDetOnlyinCS_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_RxControl_preDetOnlyinCS_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_RxControl_preDetOnlyinCS_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ADC_PreClip1_CtrLen */
#define ACPHY_ADC_PreClip1_CtrLen(rev)                        0x165
#define ACPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_SHIFT(rev) 0
#define ACPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_MASK(rev)  (0xffff << ACPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_SHIFT(rev))

/* Register ACPHY_ADC_PreClip2_CtrLen */
#define ACPHY_ADC_PreClip2_CtrLen(rev)                        0x166
#define ACPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_SHIFT(rev) 0
#define ACPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_MASK(rev)  (0xffff << ACPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_SHIFT(rev))

/* Register ACPHY_ADC_PreClip_Enable */
#define ACPHY_ADC_PreClip_Enable(rev)                                0x167
#define ACPHY_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT(rev)      1
#define ACPHY_ADC_PreClip_Enable_adc_preclip2_enable_MASK(rev)       (0x1 << ACPHY_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT(rev))
#define ACPHY_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT(rev)      0
#define ACPHY_ADC_PreClip_Enable_adc_preclip1_enable_MASK(rev)       (0x1 << ACPHY_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT(rev))
#define ACPHY_ADC_PreClip_Enable_small_sig_gain_indx_decr_SHIFT(rev) 2
#define ACPHY_ADC_PreClip_Enable_small_sig_gain_indx_decr_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ADC_PreClip_Enable_small_sig_gain_indx_decr_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_PingPongComp */
#define ACPHY_PingPongComp(rev)                         0x168
#define ACPHY_PingPongComp_comp_enable_SHIFT(rev)       0
#define ACPHY_PingPongComp_comp_enable_MASK(rev)        (0x1 << ACPHY_PingPongComp_comp_enable_SHIFT(rev))
#define ACPHY_PingPongComp_comp_iqswap_SHIFT(rev)       1
#define ACPHY_PingPongComp_comp_iqswap_MASK(rev)        (0x1 << ACPHY_PingPongComp_comp_iqswap_SHIFT(rev))
#define ACPHY_PingPongComp_sdadcloopback_sat_SHIFT(rev) 2
#define ACPHY_PingPongComp_sdadcloopback_sat_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PingPongComp_sdadcloopback_sat_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_finetimingtimeoutLen */
#define ACPHY_finetimingtimeoutLen(rev)                            0x169
#define ACPHY_finetimingtimeoutLen_finetimingtimeoutLen_SHIFT(rev) 0
#define ACPHY_finetimingtimeoutLen_finetimingtimeoutLen_MASK(rev)  (0xffff << ACPHY_finetimingtimeoutLen_finetimingtimeoutLen_SHIFT(rev))

/* Register ACPHY_SpareReg */
#define ACPHY_SpareReg(rev)                0x16a
#define ACPHY_SpareReg_spareReg_SHIFT(rev) 0
#define ACPHY_SpareReg_spareReg_MASK(rev)  (0xffff << ACPHY_SpareReg_spareReg_SHIFT(rev))

/* Register ACPHY_fineclockgatecontrol */
#define ACPHY_fineclockgatecontrol(rev)                                 0x16b
#define ACPHY_fineclockgatecontrol_forcetxgatedClksOn_SHIFT(rev)        0
#define ACPHY_fineclockgatecontrol_forcetxgatedClksOn_MASK(rev)         (0x1 << ACPHY_fineclockgatecontrol_forcetxgatedClksOn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forcebphygatedClksOn_SHIFT(rev)      1
#define ACPHY_fineclockgatecontrol_forcebphygatedClksOn_MASK(rev)       (0x1 << ACPHY_fineclockgatecontrol_forcebphygatedClksOn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_disablerxFineFftgating_SHIFT(rev)    2
#define ACPHY_fineclockgatecontrol_disablerxFineFftgating_MASK(rev)     (0x1 << ACPHY_fineclockgatecontrol_disablerxFineFftgating_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_disablerxCoarseFftgating_SHIFT(rev)  3
#define ACPHY_fineclockgatecontrol_disablerxCoarseFftgating_MASK(rev)   (0x1 << ACPHY_fineclockgatecontrol_disablerxCoarseFftgating_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_disablerxFineStrgating_SHIFT(rev)    4
#define ACPHY_fineclockgatecontrol_disablerxFineStrgating_MASK(rev)     (0x1 << ACPHY_fineclockgatecontrol_disablerxFineStrgating_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT(rev)            5
#define ACPHY_fineclockgatecontrol_forcetxlbClkEn_MASK(rev)             (0x7 << ACPHY_fineclockgatecontrol_forcetxlbClkEn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forceldpcEncClkEn_SHIFT(rev)         8
#define ACPHY_fineclockgatecontrol_forceldpcEncClkEn_MASK(rev)          (0x1 << ACPHY_fineclockgatecontrol_forceldpcEncClkEn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forcetxBfmClkEn_SHIFT(rev)           9
#define ACPHY_fineclockgatecontrol_forcetxBfmClkEn_MASK(rev)            (0x1 << ACPHY_fineclockgatecontrol_forcetxBfmClkEn_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forceAfeClocksOff_SHIFT(rev)         10
#define ACPHY_fineclockgatecontrol_forceAfeClocksOff_MASK(rev)          (0x1 << ACPHY_fineclockgatecontrol_forceAfeClocksOff_SHIFT(rev))
#define ACPHY_fineclockgatecontrol_forcebphyblkgatedClksOn_SHIFT(rev)   11
#define ACPHY_fineclockgatecontrol_forcebphyblkgatedClksOn_MASK(rev)    (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineclockgatecontrol_forcebphyblkgatedClksOn_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_fineclockgatecontrol_forceRfTblgatedClksOn_SHIFT(rev)     12
#define ACPHY_fineclockgatecontrol_forceRfTblgatedClksOn_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_fineclockgatecontrol_forceRfTblgatedClksOn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineclockgatecontrol_forceRfTblgatedClksOn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_fineclockgatecontrol_forceRfSeqgatedClksOn_SHIFT(rev)     13
#define ACPHY_fineclockgatecontrol_forceRfSeqgatedClksOn_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_fineclockgatecontrol_forceRfSeqgatedClksOn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineclockgatecontrol_forceRfSeqgatedClksOn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_fineclockgatecontrol_disablerxCoreMaskFEGating_SHIFT(rev) 14
#define ACPHY_fineclockgatecontrol_disablerxCoreMaskFEGating_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_fineclockgatecontrol_disablerxCoreMaskFEGating_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineclockgatecontrol_disablerxCoreMaskFEGating_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_fineclockgatecontrol_disablerxMacifGating_SHIFT(rev)      15
#define ACPHY_fineclockgatecontrol_disablerxMacifGating_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_fineclockgatecontrol_disablerxMacifGating_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineclockgatecontrol_disablerxMacifGating_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_fineRxclockgatecontrol */
#define ACPHY_fineRxclockgatecontrol(rev)                                    0x16c
#define ACPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_SHIFT(rev)          0
#define ACPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_MASK(rev)           (0x1 << ACPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_SHIFT(rev)          3
#define ACPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_MASK(rev)           (0x1 << ACPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forceradargatedClksOn_SHIFT(rev)        4
#define ACPHY_fineRxclockgatecontrol_forceradargatedClksOn_MASK(rev)         (0x1 << ACPHY_fineRxclockgatecontrol_forceradargatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_SHIFT(rev)        5
#define ACPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_MASK(rev)         (0x1 << ACPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_forcegaingatedClksOn_SHIFT(rev)         6
#define ACPHY_fineRxclockgatecontrol_forcegaingatedClksOn_MASK(rev)          (0x1 << ACPHY_fineRxclockgatecontrol_forcegaingatedClksOn_SHIFT(rev))
#define ACPHY_fineRxclockgatecontrol_disablerx1CoreMaskClkGating_SHIFT(rev)  1
#define ACPHY_fineRxclockgatecontrol_disablerx1CoreMaskClkGating_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_fineRxclockgatecontrol_disablerx1CoreMaskClkGating_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_fineRxclockgatecontrol_disablerx1CoreMaskClkGating_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_fineRxclockgatecontrol_disablerx1CoreMaskClkGating_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_fineRxclockgatecontrol_forceencodegaingatedClksOn_SHIFT(rev)   7
#define ACPHY_fineRxclockgatecontrol_forceencodegaingatedClksOn_MASK(rev)    (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineRxclockgatecontrol_forceencodegaingatedClksOn_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_fineRxclockgatecontrol_forceCmpPwrgatedClksOn_SHIFT(rev)       8
#define ACPHY_fineRxclockgatecontrol_forceCmpPwrgatedClksOn_MASK(rev)        (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineRxclockgatecontrol_forceCmpPwrgatedClksOn_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_fineRxclockgatecontrol_EncodeGainClkEn_SHIFT(rev)              9
#define ACPHY_fineRxclockgatecontrol_EncodeGainClkEn_MASK(rev)               (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineRxclockgatecontrol_EncodeGainClkEn_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_fineRxclockgatecontrol_forcedigigaingatedClksOn_SHIFT(rev)     10
#define ACPHY_fineRxclockgatecontrol_forcedigigaingatedClksOn_MASK(rev)      (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcedigigaingatedClksOn_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_fineRxclockgatecontrol_forcebphyrx1gatedClksOn_SHIFT(rev)      11
#define ACPHY_fineRxclockgatecontrol_forcebphyrx1gatedClksOn_MASK(rev)       (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcebphyrx1gatedClksOn_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOnskipFrame_SHIFT(rev)      12
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOnskipFrame_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerx2ClksOnskipFrame_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerx2ClksOnskipFrame_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOnerrorExit_SHIFT(rev)      13
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOnerrorExit_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerx2ClksOnerrorExit_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerx2ClksOnerrorExit_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_SHIFT(rev)      14
#define ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerxbe1x1gatedClkson_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_fineRxclockgatecontrol_disableuserx2txResetHeadTail_SHIFT(rev) 2
#define ACPHY_fineRxclockgatecontrol_disableuserx2txResetHeadTail_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_fineRxclockgatecontrol_disableuserx2txResetHeadTail_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_fineRxclockgatecontrol_disableuserx2txResetHeadTail_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOn_SHIFT(rev)               14
#define ACPHY_fineRxclockgatecontrol_forcerx2ClksOn_MASK(rev)                (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerx2ClksOn_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerx2ClksOn_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_fineRxclockgatecontrol_forcerxtdCorrgatedClksOn_SHIFT(rev)     15
#define ACPHY_fineRxclockgatecontrol_forcerxtdCorrgatedClksOn_MASK(rev)      (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerxtdCorrgatedClksOn_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_fineRxclockgatecontrol_forcerxtdCorrgatedClksOn_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_fineRx2clockgatecontrol */
#define ACPHY_fineRx2clockgatecontrol(rev)                                 0x16d
#define ACPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_SHIFT(rev)      0
#define ACPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_MASK(rev)       (0x1 << ACPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_SHIFT(rev)      1
#define ACPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_MASK(rev)       (0x1 << ACPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_SHIFT(rev)      2
#define ACPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_MASK(rev)       (0x1 << ACPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_SHIFT(rev) 3
#define ACPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_MASK(rev)  (0x1 << ACPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_SHIFT(rev)   4
#define ACPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_MASK(rev)    (0x1 << ACPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_SHIFT(rev)       5
#define ACPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_MASK(rev)        (0x1 << ACPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_SHIFT(rev)     6
#define ACPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_MASK(rev)      (0x1 << ACPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_SHIFT(rev)    7
#define ACPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_MASK(rev)     (0x1 << ACPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_SHIFT(rev)     8
#define ACPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_MASK(rev)      (0x1 << ACPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_SHIFT(rev)       9
#define ACPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_MASK(rev)        (0x1 << ACPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forceAMLPUgatedClksOn_SHIFT(rev)     10
#define ACPHY_fineRx2clockgatecontrol_forceAMLPUgatedClksOn_MASK(rev)      (0x1 << ACPHY_fineRx2clockgatecontrol_forceAMLPUgatedClksOn_SHIFT(rev))
#define ACPHY_fineRx2clockgatecontrol_forcechanBufClksOn_SHIFT(rev)        11
#define ACPHY_fineRx2clockgatecontrol_forcechanBufClksOn_MASK(rev)         (ACREV_GE(rev,5) ? (0x1 << ACPHY_fineRx2clockgatecontrol_forcechanBufClksOn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineRx2clockgatecontrol_forcechanBufClksOn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_fineRx2clockgatecontrol_forcetdiBufClksOn_SHIFT(rev)         12
#define ACPHY_fineRx2clockgatecontrol_forcetdiBufClksOn_MASK(rev)          (ACREV_GE(rev,5) ? (0x1 << ACPHY_fineRx2clockgatecontrol_forcetdiBufClksOn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_fineRx2clockgatecontrol_forcetdiBufClksOn_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_timeoutEn */
#define ACPHY_timeoutEn(rev)                              0x16e
#define ACPHY_timeoutEn_ofdmpaydecodetimeoutEn_SHIFT(rev) 0
#define ACPHY_timeoutEn_ofdmpaydecodetimeoutEn_MASK(rev)  (0x1 << ACPHY_timeoutEn_ofdmpaydecodetimeoutEn_SHIFT(rev))
#define ACPHY_timeoutEn_cckpaydecodetimeoutEn_SHIFT(rev)  1
#define ACPHY_timeoutEn_cckpaydecodetimeoutEn_MASK(rev)   (0x1 << ACPHY_timeoutEn_cckpaydecodetimeoutEn_SHIFT(rev))
#define ACPHY_timeoutEn_nonpaydecodetimeoutEn_SHIFT(rev)  2
#define ACPHY_timeoutEn_nonpaydecodetimeoutEn_MASK(rev)   (0x1 << ACPHY_timeoutEn_nonpaydecodetimeoutEn_SHIFT(rev))
#define ACPHY_timeoutEn_resetCCAontimeout_SHIFT(rev)      3
#define ACPHY_timeoutEn_resetCCAontimeout_MASK(rev)       (0x1 << ACPHY_timeoutEn_resetCCAontimeout_SHIFT(rev))
#define ACPHY_timeoutEn_resetRxontimeout_SHIFT(rev)       4
#define ACPHY_timeoutEn_resetRxontimeout_MASK(rev)        (0x1 << ACPHY_timeoutEn_resetRxontimeout_SHIFT(rev))
#define ACPHY_timeoutEn_clearpktprocstuckcnt_SHIFT(rev)   5
#define ACPHY_timeoutEn_clearpktprocstuckcnt_MASK(rev)    (0x1 << ACPHY_timeoutEn_clearpktprocstuckcnt_SHIFT(rev))

/* Register ACPHY_ofdmpaydecodetimeoutlen */
#define ACPHY_ofdmpaydecodetimeoutlen(rev)                               0x16f
#define ACPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_SHIFT(rev) 0
#define ACPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_MASK(rev)  (0xffff << ACPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_SHIFT(rev))

/* Register ACPHY_cckpaydecodetimeoutlen */
#define ACPHY_cckpaydecodetimeoutlen(rev)                              0x170
#define ACPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_SHIFT(rev) 0
#define ACPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_MASK(rev)  (0xffff << ACPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_SHIFT(rev))

/* Register ACPHY_nonpaydecodetimeoutlen */
#define ACPHY_nonpaydecodetimeoutlen(rev)                              0x171
#define ACPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_SHIFT(rev) 0
#define ACPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_MASK(rev)  (0xffff << ACPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_SHIFT(rev))

/* Register ACPHY_timeoutstatus */
#define ACPHY_timeoutstatus(rev)                       0x172
#define ACPHY_timeoutstatus_pktprocstuckcnt_SHIFT(rev) 0
#define ACPHY_timeoutstatus_pktprocstuckcnt_MASK(rev)  (0xff << ACPHY_timeoutstatus_pktprocstuckcnt_SHIFT(rev))

/* Register ACPHY_CplresetPulse */
#define ACPHY_CplresetPulse(rev)                             (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x173 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x173 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x173)))))
#define ACPHY_CplresetPulse_cpl_reset_pulse_count_SHIFT(rev) 0
#define ACPHY_CplresetPulse_cpl_reset_pulse_count_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xff << ACPHY_CplresetPulse_cpl_reset_pulse_count_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_CplresetPulse_cpl_reset_pulse_count_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_CplresetPulse_cpl_reset_pulse_count_SHIFT(rev)))))))
#define ACPHY_CplresetPulse_cpl_reset_en_SHIFT(rev)          8
#define ACPHY_CplresetPulse_cpl_reset_en_MASK(rev)           (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_CplresetPulse_cpl_reset_en_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_CplresetPulse_cpl_reset_en_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_CplresetPulse_cpl_reset_en_SHIFT(rev)))))))

/* Register ACPHY_bphyFiltBypass */
#define ACPHY_bphyFiltBypass(rev)                                           0x174
#define ACPHY_bphyFiltBypass_bphyFiltBypass_SHIFT(rev)                      8
#define ACPHY_bphyFiltBypass_bphyFiltBypass_MASK(rev)                       (0x1 << ACPHY_bphyFiltBypass_bphyFiltBypass_SHIFT(rev))
#define ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DCnotch_en_SHIFT(rev) 9
#define ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DCnotch_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DCnotch_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DVGA_en_SHIFT(rev)    10
#define ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DVGA_en_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_bphyFiltBypass_bphy_tap_20in20path_from_DVGA_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_sdfeClkGatingCtrl */
#define ACPHY_sdfeClkGatingCtrl(rev)                             0x175
#define ACPHY_sdfeClkGatingCtrl_macResetEnForAfeDom_SHIFT(rev)   0
#define ACPHY_sdfeClkGatingCtrl_macResetEnForAfeDom_MASK(rev)    (0x1 << ACPHY_sdfeClkGatingCtrl_macResetEnForAfeDom_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst0_SHIFT(rev)     1
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst0_MASK(rev)      (0x1 << ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst0_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst1_SHIFT(rev)     2
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst1_MASK(rev)      (0x1 << ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst1_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst2_SHIFT(rev)     3
#define ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst2_MASK(rev)      (0x1 << ACPHY_sdfeClkGatingCtrl_afeClkGenSoftRst2_SHIFT(rev))
#define ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_SHIFT(rev)       4
#define ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_value_SHIFT(rev) 5
#define ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_value_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_value_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_value_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_value_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x3 << ACPHY_sdfeClkGatingCtrl_txlbclkmode_ovr_value_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_sdfeClkGatingCtrl_afeUseSoftRst1for0_SHIFT(rev)    7
#define ACPHY_sdfeClkGatingCtrl_afeUseSoftRst1for0_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_sdfeClkGatingCtrl_afeUseSoftRst1for0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_sdfeClkGatingCtrl_sel_adc_rst_SHIFT(rev)           8
#define ACPHY_sdfeClkGatingCtrl_sel_adc_rst_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_sdfeClkGatingCtrl_sel_adc_rst_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_sdfeClkGatingCtrl_non_rsdb_reset_adc_SHIFT(rev)    9
#define ACPHY_sdfeClkGatingCtrl_non_rsdb_reset_adc_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_sdfeClkGatingCtrl_non_rsdb_reset_adc_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_SpectrumAnalyzerMode */
#define ACPHY_SpectrumAnalyzerMode(rev)                     (ACREV_GE(rev,5) ? 0x178 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x178 : 0x177)))
#define ACPHY_SpectrumAnalyzerMode_saModeEn_SHIFT(rev)      0
#define ACPHY_SpectrumAnalyzerMode_saModeEn_MASK(rev)       (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_SpectrumAnalyzerMode_saModeEn_SHIFT(rev)))
#define ACPHY_SpectrumAnalyzerMode_saModeChan_SHIFT(rev)    1
#define ACPHY_SpectrumAnalyzerMode_saModeChan_MASK(rev)     (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_SpectrumAnalyzerMode_saModeChan_SHIFT(rev)))
#define ACPHY_SpectrumAnalyzerMode_specAnaModeEn_SHIFT(rev) 0
#define ACPHY_SpectrumAnalyzerMode_specAnaModeEn_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_SpectrumAnalyzerMode_specAnaModeEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SpectrumAnalyzerMode_specAnaModeEn_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DcFiltAddress */
#define ACPHY_DcFiltAddress(rev)                     0x180
#define ACPHY_DcFiltAddress_dcCoef0_SHIFT(rev)       0
#define ACPHY_DcFiltAddress_dcCoef0_MASK(rev)        (0x1f << ACPHY_DcFiltAddress_dcCoef0_SHIFT(rev))
#define ACPHY_DcFiltAddress_dcBypass_SHIFT(rev)      8
#define ACPHY_DcFiltAddress_dcBypass_MASK(rev)       (0x1 << ACPHY_DcFiltAddress_dcBypass_SHIFT(rev))
#define ACPHY_DcFiltAddress_dc_accum_wait_SHIFT(rev) 9
#define ACPHY_DcFiltAddress_dc_accum_wait_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_DcFiltAddress_dc_accum_wait_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_DcFiltAddress_dc_accum_wait_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_DcFiltAddress_dc_accum_wait_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_RxFilt40Num00 */
#define ACPHY_RxFilt40Num00(rev)                     (ACREV_GE(rev,13) ? 0x181 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x181 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x181))))
#define ACPHY_RxFilt40Num00_RxFilt40Num00_SHIFT(rev) 0
#define ACPHY_RxFilt40Num00_RxFilt40Num00_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxFilt40Num00_RxFilt40Num00_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxFilt40Num00_RxFilt40Num00_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxFilt40Num00_RxFilt40Num00_SHIFT(rev))))))

/* Register ACPHY_RxFilt40Num01 */
#define ACPHY_RxFilt40Num01(rev)                     (ACREV_GE(rev,13) ? 0x182 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x182 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x182))))
#define ACPHY_RxFilt40Num01_RxFilt40Num01_SHIFT(rev) 0
#define ACPHY_RxFilt40Num01_RxFilt40Num01_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxFilt40Num01_RxFilt40Num01_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxFilt40Num01_RxFilt40Num01_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxFilt40Num01_RxFilt40Num01_SHIFT(rev))))))

/* Register ACPHY_RxFilt40Num02 */
#define ACPHY_RxFilt40Num02(rev)                     (ACREV_GE(rev,13) ? 0x183 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x183 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x183))))
#define ACPHY_RxFilt40Num02_RxFilt40Num02_SHIFT(rev) 0
#define ACPHY_RxFilt40Num02_RxFilt40Num02_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxFilt40Num02_RxFilt40Num02_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxFilt40Num02_RxFilt40Num02_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxFilt40Num02_RxFilt40Num02_SHIFT(rev))))))

/* Register ACPHY_RxFilt40Den00 */
#define ACPHY_RxFilt40Den00(rev)                     (ACREV_GE(rev,13) ? 0x184 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x184 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x184))))
#define ACPHY_RxFilt40Den00_RxFilt40Den00_SHIFT(rev) 0
#define ACPHY_RxFilt40Den00_RxFilt40Den00_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxFilt40Den00_RxFilt40Den00_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxFilt40Den00_RxFilt40Den00_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxFilt40Den00_RxFilt40Den00_SHIFT(rev))))))

/* Register ACPHY_RxFilt40Den01 */
#define ACPHY_RxFilt40Den01(rev)                     (ACREV_GE(rev,13) ? 0x185 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x185 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x185))))
#define ACPHY_RxFilt40Den01_RxFilt40Den01_SHIFT(rev) 0
#define ACPHY_RxFilt40Den01_RxFilt40Den01_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxFilt40Den01_RxFilt40Den01_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxFilt40Den01_RxFilt40Den01_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxFilt40Den01_RxFilt40Den01_SHIFT(rev))))))

/* Register ACPHY_RxFilt40Num10 */
#define ACPHY_RxFilt40Num10(rev)                     (ACREV_GE(rev,13) ? 0x186 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x186 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x186))))
#define ACPHY_RxFilt40Num10_RxFilt40Num10_SHIFT(rev) 0
#define ACPHY_RxFilt40Num10_RxFilt40Num10_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxFilt40Num10_RxFilt40Num10_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxFilt40Num10_RxFilt40Num10_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxFilt40Num10_RxFilt40Num10_SHIFT(rev))))))

/* Register ACPHY_RxFilt40Num11 */
#define ACPHY_RxFilt40Num11(rev)                     (ACREV_GE(rev,13) ? 0x187 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x187 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x187))))
#define ACPHY_RxFilt40Num11_RxFilt40Num11_SHIFT(rev) 0
#define ACPHY_RxFilt40Num11_RxFilt40Num11_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxFilt40Num11_RxFilt40Num11_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxFilt40Num11_RxFilt40Num11_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxFilt40Num11_RxFilt40Num11_SHIFT(rev))))))

/* Register ACPHY_RxFilt40Num12 */
#define ACPHY_RxFilt40Num12(rev)                     (ACREV_GE(rev,13) ? 0x188 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x188 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x188))))
#define ACPHY_RxFilt40Num12_RxFilt40Num12_SHIFT(rev) 0
#define ACPHY_RxFilt40Num12_RxFilt40Num12_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxFilt40Num12_RxFilt40Num12_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxFilt40Num12_RxFilt40Num12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxFilt40Num12_RxFilt40Num12_SHIFT(rev))))))

/* Register ACPHY_RxFilt40Den10 */
#define ACPHY_RxFilt40Den10(rev)                     (ACREV_GE(rev,13) ? 0x189 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x189 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x189))))
#define ACPHY_RxFilt40Den10_RxFilt40Den10_SHIFT(rev) 0
#define ACPHY_RxFilt40Den10_RxFilt40Den10_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxFilt40Den10_RxFilt40Den10_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxFilt40Den10_RxFilt40Den10_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxFilt40Den10_RxFilt40Den10_SHIFT(rev))))))

/* Register ACPHY_RxFilt40Den11 */
#define ACPHY_RxFilt40Den11(rev)                     (ACREV_GE(rev,13) ? 0x18a : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18a))))
#define ACPHY_RxFilt40Den11_RxFilt40Den11_SHIFT(rev) 0
#define ACPHY_RxFilt40Den11_RxFilt40Den11_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxFilt40Den11_RxFilt40Den11_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxFilt40Den11_RxFilt40Den11_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxFilt40Den11_RxFilt40Den11_SHIFT(rev))))))

/* Register ACPHY_RxStrnFilt40Num00 */
#define ACPHY_RxStrnFilt40Num00(rev)                         (ACREV_GE(rev,13) ? 0x18b : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18b))))
#define ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_SHIFT(rev))))))

/* Register ACPHY_RxStrnFilt40Num01 */
#define ACPHY_RxStrnFilt40Num01(rev)                         (ACREV_GE(rev,13) ? 0x18c : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18c))))
#define ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_SHIFT(rev))))))

/* Register ACPHY_RxStrnFilt40Num02 */
#define ACPHY_RxStrnFilt40Num02(rev)                         (ACREV_GE(rev,13) ? 0x18d : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18d))))
#define ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_SHIFT(rev))))))

/* Register ACPHY_RxStrnFilt40Den00 */
#define ACPHY_RxStrnFilt40Den00(rev)                         (ACREV_GE(rev,13) ? 0x18e : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18e))))
#define ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_SHIFT(rev))))))

/* Register ACPHY_RxStrnFilt40Den01 */
#define ACPHY_RxStrnFilt40Den01(rev)                         (ACREV_GE(rev,13) ? 0x18f : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x18f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x18f))))
#define ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_SHIFT(rev))))))

/* Register ACPHY_RxStrnFilt40Num10 */
#define ACPHY_RxStrnFilt40Num10(rev)                         (ACREV_GE(rev,13) ? 0x190 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x190 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x190))))
#define ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_SHIFT(rev))))))

/* Register ACPHY_RxStrnFilt40Num11 */
#define ACPHY_RxStrnFilt40Num11(rev)                         (ACREV_GE(rev,13) ? 0x191 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x191 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x191))))
#define ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_SHIFT(rev))))))

/* Register ACPHY_RxStrnFilt40Num12 */
#define ACPHY_RxStrnFilt40Num12(rev)                         (ACREV_GE(rev,13) ? 0x192 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x192 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x192))))
#define ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_SHIFT(rev))))))

/* Register ACPHY_RxStrnFilt40Den10 */
#define ACPHY_RxStrnFilt40Den10(rev)                         (ACREV_GE(rev,13) ? 0x193 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x193 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x193))))
#define ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_SHIFT(rev))))))

/* Register ACPHY_RxStrnFilt40Den11 */
#define ACPHY_RxStrnFilt40Den11(rev)                         (ACREV_GE(rev,13) ? 0x194 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x194 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x194))))
#define ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_SHIFT(rev) 0
#define ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_MASK(rev)  (ACREV_GE(rev,13) ? (0x7ff << ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7ff << ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7ff << ACPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_SHIFT(rev))))))

/* Register ACPHY_hilbertCoeffA0 */
#define ACPHY_hilbertCoeffA0(rev)                      0x195
#define ACPHY_hilbertCoeffA0_hilbertCoeffA0_SHIFT(rev) 0
#define ACPHY_hilbertCoeffA0_hilbertCoeffA0_MASK(rev)  (0x3ff << ACPHY_hilbertCoeffA0_hilbertCoeffA0_SHIFT(rev))

/* Register ACPHY_hilbertCoeffA1 */
#define ACPHY_hilbertCoeffA1(rev)                      0x196
#define ACPHY_hilbertCoeffA1_hilbertCoeffA1_SHIFT(rev) 0
#define ACPHY_hilbertCoeffA1_hilbertCoeffA1_MASK(rev)  (0x3ff << ACPHY_hilbertCoeffA1_hilbertCoeffA1_SHIFT(rev))

/* Register ACPHY_defer_setClip1_CtrLen */
#define ACPHY_defer_setClip1_CtrLen(rev)                              0x197
#define ACPHY_defer_setClip1_CtrLen_defer_setclip1gain_len_SHIFT(rev) 0
#define ACPHY_defer_setClip1_CtrLen_defer_setclip1gain_len_MASK(rev)  (0xffff << ACPHY_defer_setClip1_CtrLen_defer_setclip1gain_len_SHIFT(rev))

/* Register ACPHY_defer_setClip2_CtrLen */
#define ACPHY_defer_setClip2_CtrLen(rev)                              0x198
#define ACPHY_defer_setClip2_CtrLen_defer_setclip2gain_len_SHIFT(rev) 0
#define ACPHY_defer_setClip2_CtrLen_defer_setclip2gain_len_MASK(rev)  (0xffff << ACPHY_defer_setClip2_CtrLen_defer_setclip2gain_len_SHIFT(rev))

/* Register ACPHY_rxFarrowCtrl */
#define ACPHY_rxFarrowCtrl(rev)                                 (ACREV_GE(rev,13) ? 0x199 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x199 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x199))))
#define ACPHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT(rev) 0
#define ACPHY_rxFarrowCtrl_rx_decimator_output_shift_MASK(rev)  (ACREV_GE(rev,13) ? (0x3 << ACPHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x3 << ACPHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT(rev))))))
#define ACPHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT(rev)        2
#define ACPHY_rxFarrowCtrl_rx_farrow_outScale_MASK(rev)         (ACREV_GE(rev,13) ? (0x3 << ACPHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x3 << ACPHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT(rev))))))
#define ACPHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT(rev)        4
#define ACPHY_rxFarrowCtrl_rx_farrow_outShift_MASK(rev)         (ACREV_GE(rev,13) ? (0x7 << ACPHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7 << ACPHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7 << ACPHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT(rev))))))
#define ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_SHIFT(rev)  7
#define ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_MASK(rev)   (ACREV_GE(rev,13) ? (0x3 << ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x3 << ACPHY_rxFarrowCtrl_rx_farrow_downsampfactor_SHIFT(rev))))))
#define ACPHY_rxFarrowCtrl_rx_stall_disable_SHIFT(rev)          9
#define ACPHY_rxFarrowCtrl_rx_stall_disable_MASK(rev)           (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_rxFarrowCtrl_rx_stall_disable_SHIFT(rev)))

/* Register ACPHY_rxFarrowDeltaPhase_lo */
#define ACPHY_rxFarrowDeltaPhase_lo(rev)                             (ACREV_GE(rev,13) ? 0x19a : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x19a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x19a))))
#define ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_SHIFT(rev) 0
#define ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_MASK(rev)  (ACREV_GE(rev,13) ? (0xffff << ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0xffff << ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0xffff << ACPHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_SHIFT(rev))))))

/* Register ACPHY_rxFarrowDeltaPhase_hi */
#define ACPHY_rxFarrowDeltaPhase_hi(rev)                             (ACREV_GE(rev,13) ? 0x19b : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x19b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x19b))))
#define ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_SHIFT(rev) 0
#define ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_MASK(rev)  (ACREV_GE(rev,13) ? (0xff << ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0xff << ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0xff << ACPHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_SHIFT(rev))))))

/* Register ACPHY_rxFarrowDriftPeriod */
#define ACPHY_rxFarrowDriftPeriod(rev)                              (ACREV_GE(rev,13) ? 0x19c : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x19c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x19c))))
#define ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT(rev) 0
#define ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_MASK(rev)  (ACREV_GE(rev,13) ? (0x1fff << ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x1fff << ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x1fff << ACPHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT(rev))))))

/* Register ACPHY_RxFeStatus */
#define ACPHY_RxFeStatus(rev)                              0x19d
#define ACPHY_RxFeStatus_rx_fifo_underflow0_SHIFT(rev)     0
#define ACPHY_RxFeStatus_rx_fifo_underflow0_MASK(rev)      (0x1 << ACPHY_RxFeStatus_rx_fifo_underflow0_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_overflow0_SHIFT(rev)      1
#define ACPHY_RxFeStatus_rx_fifo_overflow0_MASK(rev)       (0x1 << ACPHY_RxFeStatus_rx_fifo_overflow0_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_stall_bb0_SHIFT(rev)           2
#define ACPHY_RxFeStatus_rx_stall_bb0_MASK(rev)            (0x1 << ACPHY_RxFeStatus_rx_stall_bb0_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_underflow1_SHIFT(rev)     3
#define ACPHY_RxFeStatus_rx_fifo_underflow1_MASK(rev)      (0x1 << ACPHY_RxFeStatus_rx_fifo_underflow1_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_overflow1_SHIFT(rev)      4
#define ACPHY_RxFeStatus_rx_fifo_overflow1_MASK(rev)       (0x1 << ACPHY_RxFeStatus_rx_fifo_overflow1_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_stall_bb1_SHIFT(rev)           5
#define ACPHY_RxFeStatus_rx_stall_bb1_MASK(rev)            (0x1 << ACPHY_RxFeStatus_rx_stall_bb1_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_underflow2_SHIFT(rev)     6
#define ACPHY_RxFeStatus_rx_fifo_underflow2_MASK(rev)      (0x1 << ACPHY_RxFeStatus_rx_fifo_underflow2_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_fifo_overflow2_SHIFT(rev)      7
#define ACPHY_RxFeStatus_rx_fifo_overflow2_MASK(rev)       (0x1 << ACPHY_RxFeStatus_rx_fifo_overflow2_SHIFT(rev))
#define ACPHY_RxFeStatus_rx_stall_bb2_SHIFT(rev)           8
#define ACPHY_RxFeStatus_rx_stall_bb2_MASK(rev)            (0x1 << ACPHY_RxFeStatus_rx_stall_bb2_SHIFT(rev))
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset0_SHIFT(rev) 9
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset0_MASK(rev)  (0x1 << ACPHY_RxFeStatus_rxfe_fifo_flags_reset0_SHIFT(rev))
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset1_SHIFT(rev) 10
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset1_MASK(rev)  (0x1 << ACPHY_RxFeStatus_rxfe_fifo_flags_reset1_SHIFT(rev))
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset2_SHIFT(rev) 11
#define ACPHY_RxFeStatus_rxfe_fifo_flags_reset2_MASK(rev)  (0x1 << ACPHY_RxFeStatus_rxfe_fifo_flags_reset2_SHIFT(rev))
#define ACPHY_RxFeStatus_sdfeFifoResetCntVal_SHIFT(rev)    12
#define ACPHY_RxFeStatus_sdfeFifoResetCntVal_MASK(rev)     (0xf << ACPHY_RxFeStatus_sdfeFifoResetCntVal_SHIFT(rev))

/* Register ACPHY_RxFeCtrl1 */
#define ACPHY_RxFeCtrl1(rev)                             0x19e
#define ACPHY_RxFeCtrl1_soft_sdfeFifoReset_SHIFT(rev)    0
#define ACPHY_RxFeCtrl1_soft_sdfeFifoReset_MASK(rev)     (0x1 << ACPHY_RxFeCtrl1_soft_sdfeFifoReset_SHIFT(rev))
#define ACPHY_RxFeCtrl1_disable_stalls_SHIFT(rev)        1
#define ACPHY_RxFeCtrl1_disable_stalls_MASK(rev)         (0x1 << ACPHY_RxFeCtrl1_disable_stalls_SHIFT(rev))
#define ACPHY_RxFeCtrl1_rxfe_bilge_cnt_SHIFT(rev)        2
#define ACPHY_RxFeCtrl1_rxfe_bilge_cnt_MASK(rev)         (0xf << ACPHY_RxFeCtrl1_rxfe_bilge_cnt_SHIFT(rev))
#define ACPHY_RxFeCtrl1_swap_iq0_SHIFT(rev)              6
#define ACPHY_RxFeCtrl1_swap_iq0_MASK(rev)               (0x1 << ACPHY_RxFeCtrl1_swap_iq0_SHIFT(rev))
#define ACPHY_RxFeCtrl1_swap_iq1_SHIFT(rev)              7
#define ACPHY_RxFeCtrl1_swap_iq1_MASK(rev)               (0x1 << ACPHY_RxFeCtrl1_swap_iq1_SHIFT(rev))
#define ACPHY_RxFeCtrl1_swap_iq2_SHIFT(rev)              8
#define ACPHY_RxFeCtrl1_swap_iq2_MASK(rev)               (0x1 << ACPHY_RxFeCtrl1_swap_iq2_SHIFT(rev))
#define ACPHY_RxFeCtrl1_en_txrx_sdfeFifoReset_SHIFT(rev) 9
#define ACPHY_RxFeCtrl1_en_txrx_sdfeFifoReset_MASK(rev)  (0x1 << ACPHY_RxFeCtrl1_en_txrx_sdfeFifoReset_SHIFT(rev))
#define ACPHY_RxFeCtrl1_resetsdFeInNonActvSt_SHIFT(rev)  10
#define ACPHY_RxFeCtrl1_resetsdFeInNonActvSt_MASK(rev)   (0x1 << ACPHY_RxFeCtrl1_resetsdFeInNonActvSt_SHIFT(rev))
#define ACPHY_RxFeCtrl1_use_fr_reset_SHIFT(rev)          11
#define ACPHY_RxFeCtrl1_use_fr_reset_MASK(rev)           (0x1 << ACPHY_RxFeCtrl1_use_fr_reset_SHIFT(rev))
#define ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT(rev)        12
#define ACPHY_RxFeCtrl1_forceSdFeClkEn_MASK(rev)         (0x7 << ACPHY_RxFeCtrl1_forceSdFeClkEn_SHIFT(rev))
#define ACPHY_RxFeCtrl1_rstAdcClkCheck_SHIFT(rev)        15
#define ACPHY_RxFeCtrl1_rstAdcClkCheck_MASK(rev)         (0x1 << ACPHY_RxFeCtrl1_rstAdcClkCheck_SHIFT(rev))

/* Register ACPHY_RxFeTesMmuxCtrl */
#define ACPHY_RxFeTesMmuxCtrl(rev)                             0x19f
#define ACPHY_RxFeTesMmuxCtrl_CollectActive_SHIFT(rev)         0
#define ACPHY_RxFeTesMmuxCtrl_CollectActive_MASK(rev)          (ACREV_GE(rev,5) ? (0x1 << ACPHY_RxFeTesMmuxCtrl_CollectActive_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_RxFeTesMmuxCtrl_CollectActive_SHIFT(rev))))
#define ACPHY_RxFeTesMmuxCtrl_Samp_col_mode_SHIFT(rev)         1
#define ACPHY_RxFeTesMmuxCtrl_Samp_col_mode_MASK(rev)          (ACREV_GE(rev,5) ? (0x7 << ACPHY_RxFeTesMmuxCtrl_Samp_col_mode_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x7 << ACPHY_RxFeTesMmuxCtrl_Samp_col_mode_SHIFT(rev))))
#define ACPHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_SHIFT(rev)      4
#define ACPHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_MASK(rev)       (0x7 << ACPHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_SHIFT(rev)      7
#define ACPHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_SHIFT(rev))))
#define ACPHY_RxFeTesMmuxCtrl_samp_coll_core_sel_SHIFT(rev)    8
#define ACPHY_RxFeTesMmuxCtrl_samp_coll_core_sel_MASK(rev)     (0x7 << ACPHY_RxFeTesMmuxCtrl_samp_coll_core_sel_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_reset_fifo_status_SHIFT(rev)     11
#define ACPHY_RxFeTesMmuxCtrl_reset_fifo_status_MASK(rev)      (0x1 << ACPHY_RxFeTesMmuxCtrl_reset_fifo_status_SHIFT(rev))
#define ACPHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_SHIFT(rev) 12
#define ACPHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_MASK(rev)  (0x1 << ACPHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_SHIFT(rev))

/* Register ACPHY_lbFarrowCtrl */
#define ACPHY_lbFarrowCtrl(rev)                                 (ACREV_GE(rev,13) ? 0x1a0 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x1a0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x1a0))))
#define ACPHY_lbFarrowCtrl_lb_decimator_output_shift_SHIFT(rev) 0
#define ACPHY_lbFarrowCtrl_lb_decimator_output_shift_MASK(rev)  (ACREV_GE(rev,13) ? (0x3 << ACPHY_lbFarrowCtrl_lb_decimator_output_shift_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_lbFarrowCtrl_lb_decimator_output_shift_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x3 << ACPHY_lbFarrowCtrl_lb_decimator_output_shift_SHIFT(rev))))))
#define ACPHY_lbFarrowCtrl_lb_farrow_outScale_SHIFT(rev)        2
#define ACPHY_lbFarrowCtrl_lb_farrow_outScale_MASK(rev)         (ACREV_GE(rev,13) ? (0x3 << ACPHY_lbFarrowCtrl_lb_farrow_outScale_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_lbFarrowCtrl_lb_farrow_outScale_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x3 << ACPHY_lbFarrowCtrl_lb_farrow_outScale_SHIFT(rev))))))
#define ACPHY_lbFarrowCtrl_lb_farrow_outShift_SHIFT(rev)        4
#define ACPHY_lbFarrowCtrl_lb_farrow_outShift_MASK(rev)         (ACREV_GE(rev,13) ? (0x7 << ACPHY_lbFarrowCtrl_lb_farrow_outShift_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x7 << ACPHY_lbFarrowCtrl_lb_farrow_outShift_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x7 << ACPHY_lbFarrowCtrl_lb_farrow_outShift_SHIFT(rev))))))
#define ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_SHIFT(rev)  7
#define ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_MASK(rev)   (ACREV_GE(rev,13) ? (0x3 << ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x3 << ACPHY_lbFarrowCtrl_lb_farrow_downsampfactor_SHIFT(rev))))))

/* Register ACPHY_lbFarrowDeltaPhase_lo */
#define ACPHY_lbFarrowDeltaPhase_lo(rev)                             (ACREV_GE(rev,13) ? 0x1a1 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x1a1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x1a1))))
#define ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_SHIFT(rev) 0
#define ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_MASK(rev)  (ACREV_GE(rev,13) ? (0xffff << ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0xffff << ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0xffff << ACPHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_SHIFT(rev))))))

/* Register ACPHY_lbFarrowDeltaPhase_hi */
#define ACPHY_lbFarrowDeltaPhase_hi(rev)                             (ACREV_GE(rev,13) ? 0x1a2 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x1a2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x1a2))))
#define ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_SHIFT(rev) 0
#define ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_MASK(rev)  (ACREV_GE(rev,13) ? (0xff << ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0xff << ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0xff << ACPHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_SHIFT(rev))))))

/* Register ACPHY_lbFarrowDriftPeriod */
#define ACPHY_lbFarrowDriftPeriod(rev)                              (ACREV_GE(rev,13) ? 0x1a3 : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x1a3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : 0x1a3))))
#define ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_SHIFT(rev) 0
#define ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_MASK(rev)  (ACREV_GE(rev,13) ? (0x1fff << ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x1fff << ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (0x1fff << ACPHY_lbFarrowDriftPeriod_lb_farrow_drift_period_SHIFT(rev))))))

/* Register ACPHY_SdFeClkStatus */
#define ACPHY_SdFeClkStatus(rev)                      0x1a4
#define ACPHY_SdFeClkStatus_adc_clk_is_on0_SHIFT(rev) 0
#define ACPHY_SdFeClkStatus_adc_clk_is_on0_MASK(rev)  (0x1 << ACPHY_SdFeClkStatus_adc_clk_is_on0_SHIFT(rev))
#define ACPHY_SdFeClkStatus_adc_clk_is_on1_SHIFT(rev) 1
#define ACPHY_SdFeClkStatus_adc_clk_is_on1_MASK(rev)  (0x1 << ACPHY_SdFeClkStatus_adc_clk_is_on1_SHIFT(rev))
#define ACPHY_SdFeClkStatus_adc_clk_is_on2_SHIFT(rev) 2
#define ACPHY_SdFeClkStatus_adc_clk_is_on2_MASK(rev)  (0x1 << ACPHY_SdFeClkStatus_adc_clk_is_on2_SHIFT(rev))

/* Register ACPHY_Napping_Nap_length */
#define ACPHY_Napping_Nap_length(rev)                  (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x1a5)
#define ACPHY_Napping_Nap_length_nap_length_SHIFT(rev) 0
#define ACPHY_Napping_Nap_length_nap_length_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Napping_Nap_length_nap_length_SHIFT(rev)))

/* Register ACPHY_Napping_Wake_length */
#define ACPHY_Napping_Wake_length(rev)                   (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x1a6)
#define ACPHY_Napping_Wake_length_wake_length_SHIFT(rev) 0
#define ACPHY_Napping_Wake_length_wake_length_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Napping_Wake_length_wake_length_SHIFT(rev)))

/* Register ACPHY_NapCtrl */
#define ACPHY_NapCtrl(rev)                           (ACREV_GE(rev,2) ? 0x582 : 0x1a7)
#define ACPHY_NapCtrl_nap_en_SHIFT(rev)              0
#define ACPHY_NapCtrl_nap_en_MASK(rev)               (0x1 << ACPHY_NapCtrl_nap_en_SHIFT(rev))
#define ACPHY_NapCtrl_dont_nap_on_anyclip_SHIFT(rev) 1
#define ACPHY_NapCtrl_dont_nap_on_anyclip_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_NapCtrl_dont_nap_on_anyclip_SHIFT(rev)))
#define ACPHY_NapCtrl_EnNapResetCmpPwr_SHIFT(rev)    1
#define ACPHY_NapCtrl_EnNapResetCmpPwr_MASK(rev)     (ACREV_GE(rev,2) ? (0x1 << ACPHY_NapCtrl_EnNapResetCmpPwr_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_NapCtrl_napCrsRstAccDis_SHIFT(rev)     2
#define ACPHY_NapCtrl_napCrsRstAccDis_MASK(rev)      (ACREV_GE(rev,2) ? (0x1 << ACPHY_NapCtrl_napCrsRstAccDis_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_NapCtrl_enFrontEndRstonNap_SHIFT(rev)  3
#define ACPHY_NapCtrl_enFrontEndRstonNap_MASK(rev)   (ACREV_GE(rev,2) ? (0x1 << ACPHY_NapCtrl_enFrontEndRstonNap_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_NapCtrl_enFreqEstRstonNap_SHIFT(rev)   4
#define ACPHY_NapCtrl_enFreqEstRstonNap_MASK(rev)    (ACREV_GE(rev,2) ? (0x1 << ACPHY_NapCtrl_enFreqEstRstonNap_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_NapCtrl_enFineStrRstonNap_SHIFT(rev)   5
#define ACPHY_NapCtrl_enFineStrRstonNap_MASK(rev)    (ACREV_GE(rev,2) ? (0x1 << ACPHY_NapCtrl_enFineStrRstonNap_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_HTSigTones */
#define ACPHY_HTSigTones(rev)                                     0x1b0
#define ACPHY_HTSigTones_support_max_nss_SHIFT(rev)               0
#define ACPHY_HTSigTones_support_max_nss_MASK(rev)                (0x7 << ACPHY_HTSigTones_support_max_nss_SHIFT(rev))
#define ACPHY_HTSigTones_support_stbc_max_nss_SHIFT(rev)          3
#define ACPHY_HTSigTones_support_stbc_max_nss_MASK(rev)           (0x3 << ACPHY_HTSigTones_support_stbc_max_nss_SHIFT(rev))
#define ACPHY_HTSigTones_support_gf_SHIFT(rev)                    5
#define ACPHY_HTSigTones_support_gf_MASK(rev)                     (0x1 << ACPHY_HTSigTones_support_gf_SHIFT(rev))
#define ACPHY_HTSigTones_support_ldpc_SHIFT(rev)                  6
#define ACPHY_HTSigTones_support_ldpc_MASK(rev)                   (0x1 << ACPHY_HTSigTones_support_ldpc_SHIFT(rev))
#define ACPHY_HTSigTones_support_sgi_SHIFT(rev)                   7
#define ACPHY_HTSigTones_support_sgi_MASK(rev)                    (0x1 << ACPHY_HTSigTones_support_sgi_SHIFT(rev))
#define ACPHY_HTSigTones_support_ueqm_SHIFT(rev)                  8
#define ACPHY_HTSigTones_support_ueqm_MASK(rev)                   (0x1 << ACPHY_HTSigTones_support_ueqm_SHIFT(rev))
#define ACPHY_HTSigTones_support_mcs32_phybw20_SHIFT(rev)         9
#define ACPHY_HTSigTones_support_mcs32_phybw20_MASK(rev)          (0x1 << ACPHY_HTSigTones_support_mcs32_phybw20_SHIFT(rev))
#define ACPHY_HTSigTones_support_txbf_ndp_SHIFT(rev)              10
#define ACPHY_HTSigTones_support_txbf_ndp_MASK(rev)               (0x1 << ACPHY_HTSigTones_support_txbf_ndp_SHIFT(rev))
#define ACPHY_HTSigTones_support_txbf_chanest_max_nsts_SHIFT(rev) 11
#define ACPHY_HTSigTones_support_txbf_chanest_max_nsts_MASK(rev)  (0x7 << ACPHY_HTSigTones_support_txbf_chanest_max_nsts_SHIFT(rev))
#define ACPHY_HTSigTones_support_mu_mimo_rx_SHIFT(rev)            14
#define ACPHY_HTSigTones_support_mu_mimo_rx_MASK(rev)             (0x1 << ACPHY_HTSigTones_support_mu_mimo_rx_SHIFT(rev))
#define ACPHY_HTSigTones_ldpc_proprietary_mcs_vht_SHIFT(rev)      15
#define ACPHY_HTSigTones_ldpc_proprietary_mcs_vht_MASK(rev)       (0x1 << ACPHY_HTSigTones_ldpc_proprietary_mcs_vht_SHIFT(rev))

/* Register ACPHY_partialAIDCountDown */
#define ACPHY_partialAIDCountDown(rev)                                      0x1b1
#define ACPHY_partialAIDCountDown_countdown_su_partial_aid_based_SHIFT(rev) 0
#define ACPHY_partialAIDCountDown_countdown_su_partial_aid_based_MASK(rev)  (0x1 << ACPHY_partialAIDCountDown_countdown_su_partial_aid_based_SHIFT(rev))
#define ACPHY_partialAIDCountDown_partial_aid_SHIFT(rev)                    1
#define ACPHY_partialAIDCountDown_partial_aid_MASK(rev)                     (0x1ff << ACPHY_partialAIDCountDown_partial_aid_SHIFT(rev))
#define ACPHY_partialAIDCountDown_check_vht_siga_sgi_SHIFT(rev)             10
#define ACPHY_partialAIDCountDown_check_vht_siga_sgi_MASK(rev)              (0x1 << ACPHY_partialAIDCountDown_check_vht_siga_sgi_SHIFT(rev))
#define ACPHY_partialAIDCountDown_check_vht_siga_ldpc_SHIFT(rev)            11
#define ACPHY_partialAIDCountDown_check_vht_siga_ldpc_MASK(rev)             (0x1 << ACPHY_partialAIDCountDown_check_vht_siga_ldpc_SHIFT(rev))
#define ACPHY_partialAIDCountDown_check_vht_siga_length_SHIFT(rev)          12
#define ACPHY_partialAIDCountDown_check_vht_siga_length_MASK(rev)           (0x1 << ACPHY_partialAIDCountDown_check_vht_siga_length_SHIFT(rev))
#define ACPHY_partialAIDCountDown_resetDemodonWait_SHIFT(rev)               13
#define ACPHY_partialAIDCountDown_resetDemodonWait_MASK(rev)                (0x1 << ACPHY_partialAIDCountDown_resetDemodonWait_SHIFT(rev))
#define ACPHY_partialAIDCountDown_check_valid_lsig_len_for_vht_SHIFT(rev)   14
#define ACPHY_partialAIDCountDown_check_valid_lsig_len_for_vht_MASK(rev)    (0x1 << ACPHY_partialAIDCountDown_check_valid_lsig_len_for_vht_SHIFT(rev))
#define ACPHY_partialAIDCountDown_tdi_coremask_enable_SHIFT(rev)            15
#define ACPHY_partialAIDCountDown_tdi_coremask_enable_MASK(rev)             (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_partialAIDCountDown_tdi_coremask_enable_SHIFT(rev)))
#define ACPHY_partialAIDCountDown_enable_sigb_dec_SHIFT(rev)                15
#define ACPHY_partialAIDCountDown_enable_sigb_dec_MASK(rev)                 (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_partialAIDCountDown_enable_sigb_dec_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_nvcfg0 */
#define ACPHY_nvcfg0(rev)                                   0x1b2
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core0_SHIFT(rev) 0
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core0_MASK(rev)  (0xff << ACPHY_nvcfg0_noisevar_nf_radio_qdb_core0_SHIFT(rev))
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core1_SHIFT(rev) 8
#define ACPHY_nvcfg0_noisevar_nf_radio_qdb_core1_MASK(rev)  (0xff << ACPHY_nvcfg0_noisevar_nf_radio_qdb_core1_SHIFT(rev))

/* Register ACPHY_nvcfg1 */
#define ACPHY_nvcfg1(rev)                                   0x1b3
#define ACPHY_nvcfg1_noisevar_nf_radio_qdb_core2_SHIFT(rev) 0
#define ACPHY_nvcfg1_noisevar_nf_radio_qdb_core2_MASK(rev)  (0xff << ACPHY_nvcfg1_noisevar_nf_radio_qdb_core2_SHIFT(rev))

/* Register ACPHY_nvcfg2 */
#define ACPHY_nvcfg2(rev)                              0x1b4
#define ACPHY_nvcfg2_noisevar_scale_adc_qdb_SHIFT(rev) 0
#define ACPHY_nvcfg2_noisevar_scale_adc_qdb_MASK(rev)  (0xff << ACPHY_nvcfg2_noisevar_scale_adc_qdb_SHIFT(rev))
#define ACPHY_nvcfg2_noisevar_scale_dig_qdb_SHIFT(rev) 8
#define ACPHY_nvcfg2_noisevar_scale_dig_qdb_MASK(rev)  (0xff << ACPHY_nvcfg2_noisevar_scale_dig_qdb_SHIFT(rev))

/* Register ACPHY_nvcfg3 */
#define ACPHY_nvcfg3(rev)                                    0x1b5
#define ACPHY_nvcfg3_noisevar_rxevm_lim_qdb_SHIFT(rev)       0
#define ACPHY_nvcfg3_noisevar_rxevm_lim_qdb_MASK(rev)        (0xff << ACPHY_nvcfg3_noisevar_rxevm_lim_qdb_SHIFT(rev))
#define ACPHY_nvcfg3_aml_Nvar_DV_ovr_SHIFT(rev)              8
#define ACPHY_nvcfg3_aml_Nvar_DV_ovr_MASK(rev)               (ACREV_GE(rev,5) ? (0x1 << ACPHY_nvcfg3_aml_Nvar_DV_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_nvcfg3_aml_Nvar_DV_ovr_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_nvcfg3_unity_gain_for_2x2_coremask2_SHIFT(rev) 9
#define ACPHY_nvcfg3_unity_gain_for_2x2_coremask2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_nvcfg3_unity_gain_for_2x2_coremask2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_nvcfg3_NvarAdjustBypass_SHIFT(rev)             9
#define ACPHY_nvcfg3_NvarAdjustBypass_MASK(rev)              (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_nvcfg3_NvarAdjustBypass_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_nvcfg3_NvarAdjustBypass_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DmdCtrlConfig */
#define ACPHY_DmdCtrlConfig(rev)                                          0x1b6
#define ACPHY_DmdCtrlConfig_llrNullEnable_SHIFT(rev)                      0
#define ACPHY_DmdCtrlConfig_llrNullEnable_MASK(rev)                       (0x1 << ACPHY_DmdCtrlConfig_llrNullEnable_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmd_chanupd_SHIFT(rev)                        1
#define ACPHY_DmdCtrlConfig_dmd_chanupd_MASK(rev)                         (0x3 << ACPHY_DmdCtrlConfig_dmd_chanupd_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmd_coremask_enable_SHIFT(rev)                3
#define ACPHY_DmdCtrlConfig_dmd_coremask_enable_MASK(rev)                 (0x1 << ACPHY_DmdCtrlConfig_dmd_coremask_enable_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmdPowerSaveEnable_SHIFT(rev)                 4
#define ACPHY_DmdCtrlConfig_dmdPowerSaveEnable_MASK(rev)                  (0x1 << ACPHY_DmdCtrlConfig_dmdPowerSaveEnable_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmdChnSigPowerSave_SHIFT(rev)                 5
#define ACPHY_DmdCtrlConfig_dmdChnSigPowerSave_MASK(rev)                  (0x1 << ACPHY_DmdCtrlConfig_dmdChnSigPowerSave_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_disableFdCor_SHIFT(rev)                       6
#define ACPHY_DmdCtrlConfig_disableFdCor_MASK(rev)                        (0x7 << ACPHY_DmdCtrlConfig_disableFdCor_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_disableAdvRet_SHIFT(rev)                      9
#define ACPHY_DmdCtrlConfig_disableAdvRet_MASK(rev)                       (0x1 << ACPHY_DmdCtrlConfig_disableAdvRet_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmd_channel_coremask_enable_SHIFT(rev)        10
#define ACPHY_DmdCtrlConfig_dmd_channel_coremask_enable_MASK(rev)         (0x1 << ACPHY_DmdCtrlConfig_dmd_channel_coremask_enable_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_dmd_lindemap_LLR_nulling_SHIFT(rev)           11
#define ACPHY_DmdCtrlConfig_dmd_lindemap_LLR_nulling_MASK(rev)            (0x1 << ACPHY_DmdCtrlConfig_dmd_lindemap_LLR_nulling_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_vhtsigb_nsts1_use_datasc_for_phest_SHIFT(rev) 12
#define ACPHY_DmdCtrlConfig_vhtsigb_nsts1_use_datasc_for_phest_MASK(rev)  (0x1 << ACPHY_DmdCtrlConfig_vhtsigb_nsts1_use_datasc_for_phest_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_check_lsig_rsvd_bit_SHIFT(rev)                13
#define ACPHY_DmdCtrlConfig_check_lsig_rsvd_bit_MASK(rev)                 (0x1 << ACPHY_DmdCtrlConfig_check_lsig_rsvd_bit_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_check_htsig_rsvd_bit_SHIFT(rev)               14
#define ACPHY_DmdCtrlConfig_check_htsig_rsvd_bit_MASK(rev)                (0x1 << ACPHY_DmdCtrlConfig_check_htsig_rsvd_bit_SHIFT(rev))
#define ACPHY_DmdCtrlConfig_check_vhtsiga_rsvd_bit_SHIFT(rev)             15
#define ACPHY_DmdCtrlConfig_check_vhtsiga_rsvd_bit_MASK(rev)              (0x1 << ACPHY_DmdCtrlConfig_check_vhtsiga_rsvd_bit_SHIFT(rev))

/* Register ACPHY_LLRNullFreqThreshold */
#define ACPHY_LLRNullFreqThreshold(rev)                          0x1b7
#define ACPHY_LLRNullFreqThreshold_aml_freq_threshold_SHIFT(rev) 0
#define ACPHY_LLRNullFreqThreshold_aml_freq_threshold_MASK(rev)  (0xffff << ACPHY_LLRNullFreqThreshold_aml_freq_threshold_SHIFT(rev))

/* Register ACPHY_spatialSQCtrl */
#define ACPHY_spatialSQCtrl(rev)                                          0x1b8
#define ACPHY_spatialSQCtrl_spatial_SQ_based_ml_ctrl_en_SHIFT(rev)        0
#define ACPHY_spatialSQCtrl_spatial_SQ_based_ml_ctrl_en_MASK(rev)         (0x1 << ACPHY_spatialSQCtrl_spatial_SQ_based_ml_ctrl_en_SHIFT(rev))
#define ACPHY_spatialSQCtrl_spatial_SQ_based_core_mask_en_SHIFT(rev)      1
#define ACPHY_spatialSQCtrl_spatial_SQ_based_core_mask_en_MASK(rev)       (0x1 << ACPHY_spatialSQCtrl_spatial_SQ_based_core_mask_en_SHIFT(rev))
#define ACPHY_spatialSQCtrl_use_mcs_thr_tbl_SHIFT(rev)                    2
#define ACPHY_spatialSQCtrl_use_mcs_thr_tbl_MASK(rev)                     (0x1 << ACPHY_spatialSQCtrl_use_mcs_thr_tbl_SHIFT(rev))
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx3_nss2_SHIFT(rev) 3
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx3_nss2_MASK(rev)  (0x1f << ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx3_nss2_SHIFT(rev))
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx2_nss2_SHIFT(rev) 8
#define ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx2_nss2_MASK(rev)  (0x1f << ACPHY_spatialSQCtrl_spatial_SQ_thresh_offset_nrx2_nss2_SHIFT(rev))
#define ACPHY_spatialSQCtrl_MCS_SQ_based_MCD_en_SHIFT(rev)                13
#define ACPHY_spatialSQCtrl_MCS_SQ_based_MCD_en_MASK(rev)                 (0x1 << ACPHY_spatialSQCtrl_MCS_SQ_based_MCD_en_SHIFT(rev))
#define ACPHY_spatialSQCtrl_om_enable_SHIFT(rev)                          14
#define ACPHY_spatialSQCtrl_om_enable_MASK(rev)                           (ACREV_GE(rev,5) ? (0x1 << ACPHY_spatialSQCtrl_om_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_spatialSQCtrl_om_enable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_mlDisableRssiOffsets */
#define ACPHY_mlDisableRssiOffsets(rev)                                        0x1b9
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx2_nss2_SHIFT(rev) 0
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx2_nss2_MASK(rev) (0x1f << ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx2_nss2_SHIFT(rev))
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx3_nss2_SHIFT(rev) 5
#define ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx3_nss2_MASK(rev) (0x1f << ACPHY_mlDisableRssiOffsets_rssi_based_ML_disable_offset_nrx3_nss2_SHIFT(rev))

/* Register ACPHY_mlDisablePktBWOffsets */
#define ACPHY_mlDisablePktBWOffsets(rev)                                 0x1ba
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw80_Offset_SHIFT(rev) 0
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw80_Offset_MASK(rev)  (0x1f << ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw80_Offset_SHIFT(rev))
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw40_Offset_SHIFT(rev) 5
#define ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw40_Offset_MASK(rev)  (0x1f << ACPHY_mlDisablePktBWOffsets_ml_disable_PktBw40_Offset_SHIFT(rev))

/* Register ACPHY_mlDisableMiscOffsets */
#define ACPHY_mlDisableMiscOffsets(rev)                              0x1bb
#define ACPHY_mlDisableMiscOffsets_ml_disable_stbc_Offset_SHIFT(rev) 0
#define ACPHY_mlDisableMiscOffsets_ml_disable_stbc_Offset_MASK(rev)  (0x1f << ACPHY_mlDisableMiscOffsets_ml_disable_stbc_Offset_SHIFT(rev))
#define ACPHY_mlDisableMiscOffsets_ml_disable_sgi_Offset_SHIFT(rev)  5
#define ACPHY_mlDisableMiscOffsets_ml_disable_sgi_Offset_MASK(rev)   (0x1f << ACPHY_mlDisableMiscOffsets_ml_disable_sgi_Offset_SHIFT(rev))
#define ACPHY_mlDisableMiscOffsets_ml_disable_ldpc_Offset_SHIFT(rev) 10
#define ACPHY_mlDisableMiscOffsets_ml_disable_ldpc_Offset_MASK(rev)  (0x1f << ACPHY_mlDisableMiscOffsets_ml_disable_ldpc_Offset_SHIFT(rev))

/* Register ACPHY_scthreshlowPwrOffsets0 */
#define ACPHY_scthreshlowPwrOffsets0(rev)                                      0x1bc
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_20_SHIFT(rev) 0
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_20_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_20_SHIFT(rev))
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_40_SHIFT(rev) 7
#define ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_40_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets0_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_40_SHIFT(rev))

/* Register ACPHY_scthreshlowPwrOffsets1 */
#define ACPHY_scthreshlowPwrOffsets1(rev)                                      0x1bd
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_80_SHIFT(rev) 0
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_80_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx3_nss2_80_SHIFT(rev))
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_20_SHIFT(rev) 7
#define ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_20_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets1_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_20_SHIFT(rev))

/* Register ACPHY_scthreshlowPwrOffsets2 */
#define ACPHY_scthreshlowPwrOffsets2(rev)                                      0x1be
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_40_SHIFT(rev) 0
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_40_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_40_SHIFT(rev))
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_80_SHIFT(rev) 7
#define ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_80_MASK(rev) (0x7f << ACPHY_scthreshlowPwrOffsets2_spatial_SQ_sc_thresh_offset_lowpwr_nrx2_nss2_80_SHIFT(rev))

/* Register ACPHY_scthreshhghPwrOffsets0 */
#define ACPHY_scthreshhghPwrOffsets0(rev)                                      0x1bf
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_20_SHIFT(rev) 0
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_20_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_20_SHIFT(rev))
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_40_SHIFT(rev) 7
#define ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_40_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets0_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_40_SHIFT(rev))

/* Register ACPHY_scthreshhghPwrOffsets1 */
#define ACPHY_scthreshhghPwrOffsets1(rev)                                      0x1c0
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_80_SHIFT(rev) 0
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_80_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx3_nss2_80_SHIFT(rev))
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_20_SHIFT(rev) 7
#define ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_20_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets1_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_20_SHIFT(rev))

/* Register ACPHY_scthreshhghPwrOffsets2 */
#define ACPHY_scthreshhghPwrOffsets2(rev)                                      0x1c1
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_40_SHIFT(rev) 0
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_40_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_40_SHIFT(rev))
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_80_SHIFT(rev) 7
#define ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_80_MASK(rev) (0x7f << ACPHY_scthreshhghPwrOffsets2_spatial_SQ_sc_thresh_offset_hghpwr_nrx2_nss2_80_SHIFT(rev))

/* Register ACPHY_scthreshBeamPwrOffsets0 */
#define ACPHY_scthreshBeamPwrOffsets0(rev)                                     0x1c2
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_20_SHIFT(rev) 0
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_20_MASK(rev) (0x7f << ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_20_SHIFT(rev))
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_40_SHIFT(rev) 7
#define ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_40_MASK(rev) (0x7f << ACPHY_scthreshBeamPwrOffsets0_spatial_SQ_sc_thresh_offset_beamform_40_SHIFT(rev))

/* Register ACPHY_scthreshBeamPwrOffsets1 */
#define ACPHY_scthreshBeamPwrOffsets1(rev)                                     0x1c3
#define ACPHY_scthreshBeamPwrOffsets1_spatial_SQ_sc_thresh_offset_beamform_80_SHIFT(rev) 0
#define ACPHY_scthreshBeamPwrOffsets1_spatial_SQ_sc_thresh_offset_beamform_80_MASK(rev) (0x7f << ACPHY_scthreshBeamPwrOffsets1_spatial_SQ_sc_thresh_offset_beamform_80_SHIFT(rev))

/* Register ACPHY_PhyStatsMcsSqCore0 */
#define ACPHY_PhyStatsMcsSqCore0(rev)                  0x1c4
#define ACPHY_PhyStatsMcsSqCore0_mcsSqCore0_SHIFT(rev) 0
#define ACPHY_PhyStatsMcsSqCore0_mcsSqCore0_MASK(rev)  (0xfff << ACPHY_PhyStatsMcsSqCore0_mcsSqCore0_SHIFT(rev))

/* Register ACPHY_PhyStatsMcsSqCore1 */
#define ACPHY_PhyStatsMcsSqCore1(rev)                  0x1c5
#define ACPHY_PhyStatsMcsSqCore1_mcsSqCore1_SHIFT(rev) 0
#define ACPHY_PhyStatsMcsSqCore1_mcsSqCore1_MASK(rev)  (0xfff << ACPHY_PhyStatsMcsSqCore1_mcsSqCore1_SHIFT(rev))

/* Register ACPHY_PhyStatsMcsSqCore2 */
#define ACPHY_PhyStatsMcsSqCore2(rev)                  0x1c6
#define ACPHY_PhyStatsMcsSqCore2_mcsSqCore2_SHIFT(rev) 0
#define ACPHY_PhyStatsMcsSqCore2_mcsSqCore2_MASK(rev)  (0xfff << ACPHY_PhyStatsMcsSqCore2_mcsSqCore2_SHIFT(rev))

/* Register ACPHY_PhyStatsAciThreshold */
#define ACPHY_PhyStatsAciThreshold(rev)                     0x1c7
#define ACPHY_PhyStatsAciThreshold_aci_threshold_SHIFT(rev) 0
#define ACPHY_PhyStatsAciThreshold_aci_threshold_MASK(rev)  (0xfff << ACPHY_PhyStatsAciThreshold_aci_threshold_SHIFT(rev))

/* Register ACPHY_PhyStatsRssiThreshold */
#define ACPHY_PhyStatsRssiThreshold(rev)                      0x1c8
#define ACPHY_PhyStatsRssiThreshold_rssi_threshold_SHIFT(rev) 0
#define ACPHY_PhyStatsRssiThreshold_rssi_threshold_MASK(rev)  (0xff << ACPHY_PhyStatsRssiThreshold_rssi_threshold_SHIFT(rev))

/* Register ACPHY_PhyStatsCondNum */
#define ACPHY_PhyStatsCondNum(rev)                             0x1c9
#define ACPHY_PhyStatsCondNum_cond_num_based_use_ml_SHIFT(rev) 0
#define ACPHY_PhyStatsCondNum_cond_num_based_use_ml_MASK(rev)  (0x1 << ACPHY_PhyStatsCondNum_cond_num_based_use_ml_SHIFT(rev))
#define ACPHY_PhyStatsCondNum_acidetect_SHIFT(rev)             1
#define ACPHY_PhyStatsCondNum_acidetect_MASK(rev)              (0x1 << ACPHY_PhyStatsCondNum_acidetect_SHIFT(rev))
#define ACPHY_PhyStatsCondNum_spatialCount_SHIFT(rev)          2
#define ACPHY_PhyStatsCondNum_spatialCount_MASK(rev)           (0xff << ACPHY_PhyStatsCondNum_spatialCount_SHIFT(rev))
#define ACPHY_PhyStatsCondNum_scdCoreMask_SHIFT(rev)           10
#define ACPHY_PhyStatsCondNum_scdCoreMask_MASK(rev)            (0x7 << ACPHY_PhyStatsCondNum_scdCoreMask_SHIFT(rev))

/* Register ACPHY_ViterbiControl0 */
#define ACPHY_ViterbiControl0(rev)                                    0x1ca
#define ACPHY_ViterbiControl0_InitState0_SHIFT(rev)                   0
#define ACPHY_ViterbiControl0_InitState0_MASK(rev)                    (0xfff << ACPHY_ViterbiControl0_InitState0_SHIFT(rev))
#define ACPHY_ViterbiControl0_CacheHitEn_SHIFT(rev)                   12
#define ACPHY_ViterbiControl0_CacheHitEn_MASK(rev)                    (0x1 << ACPHY_ViterbiControl0_CacheHitEn_SHIFT(rev))
#define ACPHY_ViterbiControl0_enable_mcs9_bdi_fix_jira_178_SHIFT(rev) (ACREV_GE(rev,9) ? 14 : 13)
#define ACPHY_ViterbiControl0_enable_mcs9_bdi_fix_jira_178_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_ViterbiControl0_enable_mcs9_bdi_fix_jira_178_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ViterbiControl0_enable_mcs9_bdi_fix_jira_178_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ViterbiControl0_enable_mcs9_bdi_fix_jira_178_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_ViterbiControl0_enable_mcs9_bdi_fix_jira_178_SHIFT(rev))))))))
#define ACPHY_ViterbiControl0_vit_low_power_mode_SHIFT(rev)           13
#define ACPHY_ViterbiControl0_vit_low_power_mode_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_ViterbiControl0_vit_low_power_mode_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ViterbiControl0_vit_low_power_mode_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_ViterbiControl0_vit_low_power_mode_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ViterbiControl0_vit_low_power_mode_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_ViterbiControl1 */
#define ACPHY_ViterbiControl1(rev)                      0x1cb
#define ACPHY_ViterbiControl1_InitStateOther_SHIFT(rev) 0
#define ACPHY_ViterbiControl1_InitStateOther_MASK(rev)  (0xfff << ACPHY_ViterbiControl1_InitStateOther_SHIFT(rev))

/* Register ACPHY_ViterbiClkCtrl */
#define ACPHY_ViterbiClkCtrl(rev)               0x1cc
#define ACPHY_ViterbiClkCtrl_minNsym_SHIFT(rev) 0
#define ACPHY_ViterbiClkCtrl_minNsym_MASK(rev)  (0x7 << ACPHY_ViterbiClkCtrl_minNsym_SHIFT(rev))

/* Register ACPHY_rx2gpioctrl */
#define ACPHY_rx2gpioctrl(rev)                        0x1cd
#define ACPHY_rx2gpioctrl_gpioSel_SHIFT(rev)          0
#define ACPHY_rx2gpioctrl_gpioSel_MASK(rev)           (0x7 << ACPHY_rx2gpioctrl_gpioSel_SHIFT(rev))
#define ACPHY_rx2gpioctrl_rotateDemodIndex_SHIFT(rev) 3
#define ACPHY_rx2gpioctrl_rotateDemodIndex_MASK(rev)  (0x3 << ACPHY_rx2gpioctrl_rotateDemodIndex_SHIFT(rev))
#define ACPHY_rx2gpioctrl_arrayIndex_SHIFT(rev)       5
#define ACPHY_rx2gpioctrl_arrayIndex_MASK(rev)        (0x3 << ACPHY_rx2gpioctrl_arrayIndex_SHIFT(rev))
#define ACPHY_rx2gpioctrl_gpioSel_more_SHIFT(rev)     7
#define ACPHY_rx2gpioctrl_gpioSel_more_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_rx2gpioctrl_gpioSel_more_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_miscSigCtrl */
#define ACPHY_miscSigCtrl(rev)                                    0x1ce
#define ACPHY_miscSigCtrl_check_group_id_0_SHIFT(rev)             0
#define ACPHY_miscSigCtrl_check_group_id_0_MASK(rev)              (0x1 << ACPHY_miscSigCtrl_check_group_id_0_SHIFT(rev))
#define ACPHY_miscSigCtrl_check_group_id_63_SHIFT(rev)            1
#define ACPHY_miscSigCtrl_check_group_id_63_MASK(rev)             (0x1 << ACPHY_miscSigCtrl_check_group_id_63_SHIFT(rev))
#define ACPHY_miscSigCtrl_partial_aid_group_id_0_size_SHIFT(rev)  2
#define ACPHY_miscSigCtrl_partial_aid_group_id_0_size_MASK(rev)   (0x7 << ACPHY_miscSigCtrl_partial_aid_group_id_0_size_SHIFT(rev))
#define ACPHY_miscSigCtrl_partial_aid_group_id_63_size_SHIFT(rev) 5
#define ACPHY_miscSigCtrl_partial_aid_group_id_63_size_MASK(rev)  (0x7 << ACPHY_miscSigCtrl_partial_aid_group_id_63_size_SHIFT(rev))
#define ACPHY_miscSigCtrl_enable_bhmovr_ldpcpropmode_SHIFT(rev)   8
#define ACPHY_miscSigCtrl_enable_bhmovr_ldpcpropmode_MASK(rev)    (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_miscSigCtrl_enable_bhmovr_ldpcpropmode_SHIFT(rev)))
#define ACPHY_miscSigCtrl_force_1st_sigqual_bpsk_SHIFT(rev)       8
#define ACPHY_miscSigCtrl_force_1st_sigqual_bpsk_MASK(rev)        (ACREV_GE(rev,2) ? (0x1 << ACPHY_miscSigCtrl_force_1st_sigqual_bpsk_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_miscSigCtrl_brcm_11n_256qam_support_SHIFT(rev)      9
#define ACPHY_miscSigCtrl_brcm_11n_256qam_support_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_miscSigCtrl_brcm_11n_256qam_support_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_miscSigCtrl_brcm_11n_256qam_support_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_miscSigCtrl_brcm_11n_256qam_support_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_miscSigCtrl_check_vht_siga_valid_mu_SHIFT(rev)      10
#define ACPHY_miscSigCtrl_check_vht_siga_valid_mu_MASK(rev)       (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_miscSigCtrl_check_vht_siga_valid_mu_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_miscSigCtrl_mu_enable_SHIFT(rev)                    11
#define ACPHY_miscSigCtrl_mu_enable_MASK(rev)                     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_miscSigCtrl_mu_enable_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_partialAidGid0Val0 */
#define ACPHY_partialAidGid0Val0(rev)                          0x1cf
#define ACPHY_partialAidGid0Val0_partialAidGid0Val0_SHIFT(rev) 0
#define ACPHY_partialAidGid0Val0_partialAidGid0Val0_MASK(rev)  (0x1ff << ACPHY_partialAidGid0Val0_partialAidGid0Val0_SHIFT(rev))

/* Register ACPHY_partialAidGid0Val1 */
#define ACPHY_partialAidGid0Val1(rev)                          0x1d0
#define ACPHY_partialAidGid0Val1_partialAidGid0Val1_SHIFT(rev) 0
#define ACPHY_partialAidGid0Val1_partialAidGid0Val1_MASK(rev)  (0x1ff << ACPHY_partialAidGid0Val1_partialAidGid0Val1_SHIFT(rev))

/* Register ACPHY_partialAidGid0Val2 */
#define ACPHY_partialAidGid0Val2(rev)                          0x1d1
#define ACPHY_partialAidGid0Val2_partialAidGid0Val2_SHIFT(rev) 0
#define ACPHY_partialAidGid0Val2_partialAidGid0Val2_MASK(rev)  (0x1ff << ACPHY_partialAidGid0Val2_partialAidGid0Val2_SHIFT(rev))

/* Register ACPHY_partialAidGid0Val3 */
#define ACPHY_partialAidGid0Val3(rev)                          0x1d2
#define ACPHY_partialAidGid0Val3_partialAidGid0Val3_SHIFT(rev) 0
#define ACPHY_partialAidGid0Val3_partialAidGid0Val3_MASK(rev)  (0x1ff << ACPHY_partialAidGid0Val3_partialAidGid0Val3_SHIFT(rev))

/* Register ACPHY_partialAidGid63Val0 */
#define ACPHY_partialAidGid63Val0(rev)                           0x1d3
#define ACPHY_partialAidGid63Val0_partialAidGid63Val0_SHIFT(rev) 0
#define ACPHY_partialAidGid63Val0_partialAidGid63Val0_MASK(rev)  (0x1ff << ACPHY_partialAidGid63Val0_partialAidGid63Val0_SHIFT(rev))

/* Register ACPHY_partialAidGid63Val1 */
#define ACPHY_partialAidGid63Val1(rev)                           0x1d4
#define ACPHY_partialAidGid63Val1_partialAidGid63Val1_SHIFT(rev) 0
#define ACPHY_partialAidGid63Val1_partialAidGid63Val1_MASK(rev)  (0x1ff << ACPHY_partialAidGid63Val1_partialAidGid63Val1_SHIFT(rev))

/* Register ACPHY_partialAidGid63Val2 */
#define ACPHY_partialAidGid63Val2(rev)                           0x1d5
#define ACPHY_partialAidGid63Val2_partialAidGid63Val2_SHIFT(rev) 0
#define ACPHY_partialAidGid63Val2_partialAidGid63Val2_MASK(rev)  (0x1ff << ACPHY_partialAidGid63Val2_partialAidGid63Val2_SHIFT(rev))

/* Register ACPHY_partialAidGid63Val3 */
#define ACPHY_partialAidGid63Val3(rev)                           0x1d6
#define ACPHY_partialAidGid63Val3_partialAidGid63Val3_SHIFT(rev) 0
#define ACPHY_partialAidGid63Val3_partialAidGid63Val3_MASK(rev)  (0x1ff << ACPHY_partialAidGid63Val3_partialAidGid63Val3_SHIFT(rev))

/* Register ACPHY_pktprocResetLen */
#define ACPHY_pktprocResetLen(rev)                0x1e0
#define ACPHY_pktprocResetLen_resetLen_SHIFT(rev) 0
#define ACPHY_pktprocResetLen_resetLen_MASK(rev)  (0xffff << ACPHY_pktprocResetLen_resetLen_SHIFT(rev))

/* Register ACPHY_initcarrierDetLen */
#define ACPHY_initcarrierDetLen(rev)                         0x1e1
#define ACPHY_initcarrierDetLen_initcarrierDetLen_SHIFT(rev) 0
#define ACPHY_initcarrierDetLen_initcarrierDetLen_MASK(rev)  (0xffff << ACPHY_initcarrierDetLen_initcarrierDetLen_SHIFT(rev))

/* Register ACPHY_clip1carrierDetLen */
#define ACPHY_clip1carrierDetLen(rev)                          0x1e2
#define ACPHY_clip1carrierDetLen_clip1carrierDetLen_SHIFT(rev) 0
#define ACPHY_clip1carrierDetLen_clip1carrierDetLen_MASK(rev)  (0xffff << ACPHY_clip1carrierDetLen_clip1carrierDetLen_SHIFT(rev))

/* Register ACPHY_clip2carrierDetLen */
#define ACPHY_clip2carrierDetLen(rev)                          0x1e3
#define ACPHY_clip2carrierDetLen_clip2carrierDetLen_SHIFT(rev) 0
#define ACPHY_clip2carrierDetLen_clip2carrierDetLen_MASK(rev)  (0xffff << ACPHY_clip2carrierDetLen_clip2carrierDetLen_SHIFT(rev))

/* Register ACPHY_clip1gainSettleLen */
#define ACPHY_clip1gainSettleLen(rev)                          0x1e4
#define ACPHY_clip1gainSettleLen_clip1gainsettleLen_SHIFT(rev) 0
#define ACPHY_clip1gainSettleLen_clip1gainsettleLen_MASK(rev)  (0xffff << ACPHY_clip1gainSettleLen_clip1gainsettleLen_SHIFT(rev))

/* Register ACPHY_clip2gainSettleLen */
#define ACPHY_clip2gainSettleLen(rev)                          0x1e5
#define ACPHY_clip2gainSettleLen_clip2gainsettleLen_SHIFT(rev) 0
#define ACPHY_clip2gainSettleLen_clip2gainsettleLen_MASK(rev)  (0xffff << ACPHY_clip2gainSettleLen_clip2gainsettleLen_SHIFT(rev))

/* Register ACPHY_pktgainSettleLen */
#define ACPHY_pktgainSettleLen(rev)                        0x1e6
#define ACPHY_pktgainSettleLen_pktgainsettleLen_SHIFT(rev) 0
#define ACPHY_pktgainSettleLen_pktgainsettleLen_MASK(rev)  (0xffff << ACPHY_pktgainSettleLen_pktgainsettleLen_SHIFT(rev))

/* Register ACPHY_initgainSettleLen */
#define ACPHY_initgainSettleLen(rev)                         0x1e7
#define ACPHY_initgainSettleLen_initgainsettleLen_SHIFT(rev) 0
#define ACPHY_initgainSettleLen_initgainsettleLen_MASK(rev)  (0xffff << ACPHY_initgainSettleLen_initgainsettleLen_SHIFT(rev))

/* Register ACPHY_dssscckgainSettleLen */
#define ACPHY_dssscckgainSettleLen(rev)                            0x1e8
#define ACPHY_dssscckgainSettleLen_dssscckgainSettleLen_SHIFT(rev) 0
#define ACPHY_dssscckgainSettleLen_dssscckgainSettleLen_MASK(rev)  (0xffff << ACPHY_dssscckgainSettleLen_dssscckgainSettleLen_SHIFT(rev))

/* Register ACPHY_smallsigGainSettleLen */
#define ACPHY_smallsigGainSettleLen(rev)                             0x1e9
#define ACPHY_smallsigGainSettleLen_smallsiggainsettleLen_SHIFT(rev) 0
#define ACPHY_smallsigGainSettleLen_smallsiggainsettleLen_MASK(rev)  (0xffff << ACPHY_smallsigGainSettleLen_smallsiggainsettleLen_SHIFT(rev))

/* Register ACPHY_carriersearchtimeoutLen */
#define ACPHY_carriersearchtimeoutLen(rev)                               0x1ea
#define ACPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_SHIFT(rev) 0
#define ACPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_MASK(rev)  (0xffff << ACPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_SHIFT(rev))

/* Register ACPHY_timingsearchtimeoutLen */
#define ACPHY_timingsearchtimeoutLen(rev)                              0x1eb
#define ACPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_SHIFT(rev) 0
#define ACPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_MASK(rev)  (0xffff << ACPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_SHIFT(rev))

/* Register ACPHY_energydroptimeoutLen */
#define ACPHY_energydroptimeoutLen(rev)                            0x1ec
#define ACPHY_energydroptimeoutLen_energydroptimeoutLen_SHIFT(rev) 0
#define ACPHY_energydroptimeoutLen_energydroptimeoutLen_MASK(rev)  (0xffff << ACPHY_energydroptimeoutLen_energydroptimeoutLen_SHIFT(rev))

/* Register ACPHY_payloadcrsExtensionLen */
#define ACPHY_payloadcrsExtensionLen(rev)                              0x1ed
#define ACPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_SHIFT(rev) 0
#define ACPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_MASK(rev)  (0xffff << ACPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_SHIFT(rev))

/* Register ACPHY_energyDropcrsExtensionLen */
#define ACPHY_energyDropcrsExtensionLen(rev)                                 0x1ee
#define ACPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_SHIFT(rev) 0
#define ACPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_MASK(rev)  (0xffff << ACPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_SHIFT(rev))

/* Register ACPHY_MLDisableMcs */
#define ACPHY_MLDisableMcs(rev)                       0x1ef
#define ACPHY_MLDisableMcs_mlDisableperMcs_SHIFT(rev) 0
#define ACPHY_MLDisableMcs_mlDisableperMcs_MASK(rev)  (0xffff << ACPHY_MLDisableMcs_mlDisableperMcs_SHIFT(rev))

/* Register ACPHY_pktprocdebug */
#define ACPHY_pktprocdebug(rev)                            0x1f0
#define ACPHY_pktprocdebug_pktprocstate_SHIFT(rev)         0
#define ACPHY_pktprocdebug_pktprocstate_MASK(rev)          (0x1f << ACPHY_pktprocdebug_pktprocstate_SHIFT(rev))
#define ACPHY_pktprocdebug_pktprocconstellation_SHIFT(rev) 5
#define ACPHY_pktprocdebug_pktprocconstellation_MASK(rev)  (0x7 << ACPHY_pktprocdebug_pktprocconstellation_SHIFT(rev))
#define ACPHY_pktprocdebug_pktprocsymbol_SHIFT(rev)        8
#define ACPHY_pktprocdebug_pktprocsymbol_MASK(rev)         (0xf << ACPHY_pktprocdebug_pktprocsymbol_SHIFT(rev))

/* Register ACPHY_pktprocdebug2 */
#define ACPHY_pktprocdebug2(rev)                 0x1f1
#define ACPHY_pktprocdebug2_pktprocbw_SHIFT(rev) 0
#define ACPHY_pktprocdebug2_pktprocbw_MASK(rev)  (0xf << ACPHY_pktprocdebug2_pktprocbw_SHIFT(rev))
#define ACPHY_pktprocdebug2_fback_SHIFT(rev)     4
#define ACPHY_pktprocdebug2_fback_MASK(rev)      (0xf << ACPHY_pktprocdebug2_fback_SHIFT(rev))
#define ACPHY_pktprocdebug2_fback40_SHIFT(rev)   8
#define ACPHY_pktprocdebug2_fback40_MASK(rev)    (0xf << ACPHY_pktprocdebug2_fback40_SHIFT(rev))
#define ACPHY_pktprocdebug2_drop20s_SHIFT(rev)   12
#define ACPHY_pktprocdebug2_drop20s_MASK(rev)    (0x1 << ACPHY_pktprocdebug2_drop20s_SHIFT(rev))

/* Register ACPHY_dot11acphycrsTxExtension */
#define ACPHY_dot11acphycrsTxExtension(rev)                          0x1f2
#define ACPHY_dot11acphycrsTxExtension_dot11acphycrsTxExt_SHIFT(rev) 0
#define ACPHY_dot11acphycrsTxExtension_dot11acphycrsTxExt_MASK(rev)  (0xffff << ACPHY_dot11acphycrsTxExtension_dot11acphycrsTxExt_SHIFT(rev))

/* Register ACPHY_dssscckCrsExtensionLen */
#define ACPHY_dssscckCrsExtensionLen(rev)                                 0x1f3
#define ACPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_SHIFT(rev) 0
#define ACPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_MASK(rev)  (0xffff << ACPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_SHIFT(rev))

/* Register ACPHY_rifsSearchTimeoutLength */
#define ACPHY_rifsSearchTimeoutLength(rev)                            0x1f4
#define ACPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_SHIFT(rev) 0
#define ACPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_MASK(rev)  (0xffff << ACPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_SHIFT(rev))

/* Register ACPHY_dot11acConfig */
#define ACPHY_dot11acConfig(rev)                                    0x1f5
#define ACPHY_dot11acConfig_OperatingMode_SHIFT(rev)                0
#define ACPHY_dot11acConfig_OperatingMode_MASK(rev)                 (0x3 << ACPHY_dot11acConfig_OperatingMode_SHIFT(rev))
#define ACPHY_dot11acConfig_HTAgcPktgainEn_SHIFT(rev)               7
#define ACPHY_dot11acConfig_HTAgcPktgainEn_MASK(rev)                (0x1 << ACPHY_dot11acConfig_HTAgcPktgainEn_SHIFT(rev))
#define ACPHY_dot11acConfig_bphyPreDetTmOutEn_SHIFT(rev)            8
#define ACPHY_dot11acConfig_bphyPreDetTmOutEn_MASK(rev)             (ACREV_GE(rev,5) ? (0x1 << ACPHY_dot11acConfig_bphyPreDetTmOutEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_dot11acConfig_bphyPreDetTmOutEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_dot11acConfig_bphyPreDetTmOutNegEdgEn_SHIFT(rev)      9
#define ACPHY_dot11acConfig_bphyPreDetTmOutNegEdgEn_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_dot11acConfig_bphyPreDetTmOutNegEdgEn_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_dot11acConfig_bphyPreDetTmOutNegEdgEn_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_dot11acConfig_bphyPreDetTmOutNegEdgEn_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_dot11acConfig_clipsAllowed_SHIFT(rev)                 10
#define ACPHY_dot11acConfig_clipsAllowed_MASK(rev)                  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_dot11acConfig_clipsAllowed_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dot11acConfig_disableoverBphyPreDetect5Ghz_SHIFT(rev) 9
#define ACPHY_dot11acConfig_disableoverBphyPreDetect5Ghz_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_dot11acConfig_disableoverBphyPreDetect5Ghz_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_dot11acConfig_disableoverBphyPreDetect5Ghz_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_HPFBWovrdigictrl */
#define ACPHY_HPFBWovrdigictrl(rev)                             0x1f6
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_SHIFT(rev)        0
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_MASK(rev)         (0x1 << ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_SHIFT(rev)           1
#define ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_MASK(rev)            (0x1 << ACPHY_HPFBWovrdigictrl_HTAGC_HPFBW_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_SHIFT(rev)         2
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_MASK(rev)          (0x1 << ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_SHIFT(rev)            3
#define ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_MASK(rev)             (0x1 << ACPHY_HPFBWovrdigictrl_RIFS_HPFBW_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_en_SHIFT(rev)       4
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_en_MASK(rev)        (0x1 << ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_en_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_SHIFT(rev)          5
#define ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_MASK(rev)           (0x1 << ACPHY_HPFBWovrdigictrl_VHTAGC_HPFBW_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_SHIFT(rev) 15
#define ACPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_MASK(rev)  (0x1 << ACPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_SHIFT(rev))
#define ACPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_SHIFT(rev) 12
#define ACPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_MASK(rev)  (0x7 << ACPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_SHIFT(rev))

/* Register ACPHY_HTAGCWaitCounters */
#define ACPHY_HTAGCWaitCounters(rev)                        0x1f7
#define ACPHY_HTAGCWaitCounters_HTAgcStartWait_SHIFT(rev)   0
#define ACPHY_HTAGCWaitCounters_HTAgcStartWait_MASK(rev)    (0xff << ACPHY_HTAGCWaitCounters_HTAgcStartWait_SHIFT(rev))
#define ACPHY_HTAGCWaitCounters_HTAgcPktgainWait_SHIFT(rev) 8
#define ACPHY_HTAGCWaitCounters_HTAgcPktgainWait_MASK(rev)  (0xff << ACPHY_HTAGCWaitCounters_HTAgcPktgainWait_SHIFT(rev))

/* Register ACPHY_rxfdiqImbN_offcenter_scale */
#define ACPHY_rxfdiqImbN_offcenter_scale(rev)                         0x210
#define ACPHY_rxfdiqImbN_offcenter_scale_N_offcenter_scale_SHIFT(rev) 0
#define ACPHY_rxfdiqImbN_offcenter_scale_N_offcenter_scale_MASK(rev)  (0x7 << ACPHY_rxfdiqImbN_offcenter_scale_N_offcenter_scale_SHIFT(rev))

/* Register ACPHY_rxfdiqImbCompCtrl */
#define ACPHY_rxfdiqImbCompCtrl(rev)                                0x211
#define ACPHY_rxfdiqImbCompCtrl_rxfdiq_iorq_SHIFT(rev)              2
#define ACPHY_rxfdiqImbCompCtrl_rxfdiq_iorq_MASK(rev)               (0x1 << ACPHY_rxfdiqImbCompCtrl_rxfdiq_iorq_SHIFT(rev))
#define ACPHY_rxfdiqImbCompCtrl_calibration_notoperation_SHIFT(rev) 1
#define ACPHY_rxfdiqImbCompCtrl_calibration_notoperation_MASK(rev)  (0x1 << ACPHY_rxfdiqImbCompCtrl_calibration_notoperation_SHIFT(rev))
#define ACPHY_rxfdiqImbCompCtrl_rxfdiqImbCompEnable_SHIFT(rev)      0
#define ACPHY_rxfdiqImbCompCtrl_rxfdiqImbCompEnable_MASK(rev)       (0x1 << ACPHY_rxfdiqImbCompCtrl_rxfdiqImbCompEnable_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_comp_Nshift_out */
#define ACPHY_fdiqi_rx_comp_Nshift_out(rev)                  0x212
#define ACPHY_fdiqi_rx_comp_Nshift_out_Nshift_out_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_comp_Nshift_out_Nshift_out_MASK(rev)  (0xf << ACPHY_fdiqi_rx_comp_Nshift_out_Nshift_out_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_abssq_data */
#define ACPHY_fdiqi_rx_abssq_data(rev)                                    (ACREV_GE(rev,14) ? 0x213 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x213 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x213))))
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_SHIFT(rev)  0
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_MASK(rev)   (ACREV_GE(rev,14) ? (0xff << ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_data_SHIFT(rev))))))
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_SHIFT(rev) 8
#define ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_fdiqi_rx_abssq_data_rxfdiqical_abssq_shift_image_SHIFT(rev))))))

/* Register ACPHY_fdiqi_rx_image_scale */
#define ACPHY_fdiqi_rx_image_scale(rev)                                        (ACREV_GE(rev,14) ? 0x214 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x214 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x214))))
#define ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_fdiqi_rx_image_scale_rxfdiqical_freqdomain_image_scale_lg2_SHIFT(rev))))))

/* Register ACPHY_fdiqi_rx_lms_symbol_count */
#define ACPHY_fdiqi_rx_lms_symbol_count(rev)                                   (ACREV_GE(rev,14) ? 0x215 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x215 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x215))))
#define ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_fdiqi_rx_lms_symbol_count_rxfdiqi_cal_ofdm_symbol_count_for_gearshift_SHIFT(rev))))))

/* Register ACPHY_fdiqi_rx_lms_mu_values */
#define ACPHY_fdiqi_rx_lms_mu_values(rev)                                   (ACREV_GE(rev,14) ? 0x216 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x216 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x216))))
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_SHIFT(rev)        0
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_MASK(rev)         (ACREV_GE(rev,14) ? (0xff << ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_SHIFT(rev))))))
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_SHIFT(rev) 8
#define ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_fdiqi_rx_lms_mu_values_rxfdiqi_cal_N_mu_lg2_second_SHIFT(rev))))))

/* Register ACPHY_fdiqi_rx_controller_bits */
#define ACPHY_fdiqi_rx_controller_bits(rev)                                 (ACREV_GE(rev,14) ? 0x217 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x217 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x217))))
#define ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_SHIFT(rev)     0
#define ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_fdiqi_rx_controller_bits_calibration_algo_type_SHIFT(rev))))))
#define ACPHY_fdiqi_rx_controller_bits_first_symbol_type_SHIFT(rev)         1
#define ACPHY_fdiqi_rx_controller_bits_first_symbol_type_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_fdiqi_rx_controller_bits_first_symbol_type_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_fdiqi_rx_controller_bits_first_symbol_type_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_fdiqi_rx_controller_bits_first_symbol_type_SHIFT(rev))))))
#define ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_SHIFT(rev)         2
#define ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_MASK(rev)          (ACREV_GE(rev,14) ? (0xff << ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_fdiqi_rx_controller_bits_max_no_of_symbols_SHIFT(rev))))))
#define ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_SHIFT(rev) 10
#define ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_fdiqi_rx_controller_bits_rxfdiqi_filter_cal_enable_SHIFT(rev))))))

/* Register ACPHY_fdiqi_rx_imrr */
#define ACPHY_fdiqi_rx_imrr(rev)            0x218
#define ACPHY_fdiqi_rx_imrr_imrr_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_imrr_imrr_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_imrr_imrr_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_current_antenna */
#define ACPHY_fdiqi_rx_current_antenna(rev)                       0x219
#define ACPHY_fdiqi_rx_current_antenna_working_antenna_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_current_antenna_working_antenna_MASK(rev)  (0x3 << ACPHY_fdiqi_rx_current_antenna_working_antenna_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuU_I_High */
#define ACPHY_fdiqi_rx_accuU_I_High(rev)                     0x230
#define ACPHY_fdiqi_rx_accuU_I_High_accum_UI_high_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuU_I_High_accum_UI_high_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuU_I_High_accum_UI_high_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuU_I_low */
#define ACPHY_fdiqi_rx_accuU_I_low(rev)                    0x231
#define ACPHY_fdiqi_rx_accuU_I_low_accum_UI_low_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuU_I_low_accum_UI_low_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuU_I_low_accum_UI_low_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuU_Q_High */
#define ACPHY_fdiqi_rx_accuU_Q_High(rev)                     0x232
#define ACPHY_fdiqi_rx_accuU_Q_High_accum_UQ_high_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuU_Q_High_accum_UQ_high_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuU_Q_High_accum_UQ_high_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuU_Q_low */
#define ACPHY_fdiqi_rx_accuU_Q_low(rev)                    0x233
#define ACPHY_fdiqi_rx_accuU_Q_low_accum_UQ_low_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuU_Q_low_accum_UQ_low_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuU_Q_low_accum_UQ_low_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuL_I_High */
#define ACPHY_fdiqi_rx_accuL_I_High(rev)                     0x234
#define ACPHY_fdiqi_rx_accuL_I_High_accum_LI_high_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuL_I_High_accum_LI_high_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuL_I_High_accum_LI_high_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuL_I_low */
#define ACPHY_fdiqi_rx_accuL_I_low(rev)                    0x235
#define ACPHY_fdiqi_rx_accuL_I_low_accum_LI_low_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuL_I_low_accum_LI_low_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuL_I_low_accum_LI_low_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuL_Q_High */
#define ACPHY_fdiqi_rx_accuL_Q_High(rev)                     0x236
#define ACPHY_fdiqi_rx_accuL_Q_High_accum_LQ_high_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuL_Q_High_accum_LQ_high_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuL_Q_High_accum_LQ_high_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_accuL_Q_low */
#define ACPHY_fdiqi_rx_accuL_Q_low(rev)                    0x237
#define ACPHY_fdiqi_rx_accuL_Q_low_accum_LQ_low_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_accuL_Q_low_accum_LQ_low_MASK(rev)  (0xffff << ACPHY_fdiqi_rx_accuL_Q_low_accum_LQ_low_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_maxI */
#define ACPHY_fdiqi_rx_maxI(rev)            0x238
#define ACPHY_fdiqi_rx_maxI_maxI_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_maxI_maxI_MASK(rev)  (0x1fff << ACPHY_fdiqi_rx_maxI_maxI_SHIFT(rev))

/* Register ACPHY_fdiqi_rx_maxQ */
#define ACPHY_fdiqi_rx_maxQ(rev)            0x239
#define ACPHY_fdiqi_rx_maxQ_maxQ_SHIFT(rev) 0
#define ACPHY_fdiqi_rx_maxQ_maxQ_MASK(rev)  (0x1fff << ACPHY_fdiqi_rx_maxQ_maxQ_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c0 */
#define ACPHY_fdiqi_coef_c0(rev)                     0x240
#define ACPHY_fdiqi_coef_c0_fdiqi_coef_c0_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c0_fdiqi_coef_c0_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c0_fdiqi_coef_c0_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c1 */
#define ACPHY_fdiqi_coef_c1(rev)                     0x241
#define ACPHY_fdiqi_coef_c1_fdiqi_coef_c1_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c1_fdiqi_coef_c1_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c1_fdiqi_coef_c1_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c2 */
#define ACPHY_fdiqi_coef_c2(rev)                     0x242
#define ACPHY_fdiqi_coef_c2_fdiqi_coef_c2_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c2_fdiqi_coef_c2_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c2_fdiqi_coef_c2_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c3 */
#define ACPHY_fdiqi_coef_c3(rev)                     0x243
#define ACPHY_fdiqi_coef_c3_fdiqi_coef_c3_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c3_fdiqi_coef_c3_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c3_fdiqi_coef_c3_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c4 */
#define ACPHY_fdiqi_coef_c4(rev)                     0x244
#define ACPHY_fdiqi_coef_c4_fdiqi_coef_c4_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c4_fdiqi_coef_c4_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c4_fdiqi_coef_c4_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c5 */
#define ACPHY_fdiqi_coef_c5(rev)                     0x245
#define ACPHY_fdiqi_coef_c5_fdiqi_coef_c5_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c5_fdiqi_coef_c5_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c5_fdiqi_coef_c5_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c6 */
#define ACPHY_fdiqi_coef_c6(rev)                     0x246
#define ACPHY_fdiqi_coef_c6_fdiqi_coef_c6_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c6_fdiqi_coef_c6_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c6_fdiqi_coef_c6_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c7 */
#define ACPHY_fdiqi_coef_c7(rev)                     0x247
#define ACPHY_fdiqi_coef_c7_fdiqi_coef_c7_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c7_fdiqi_coef_c7_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c7_fdiqi_coef_c7_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c8 */
#define ACPHY_fdiqi_coef_c8(rev)                     0x248
#define ACPHY_fdiqi_coef_c8_fdiqi_coef_c8_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c8_fdiqi_coef_c8_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c8_fdiqi_coef_c8_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c9 */
#define ACPHY_fdiqi_coef_c9(rev)                     0x249
#define ACPHY_fdiqi_coef_c9_fdiqi_coef_c9_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c9_fdiqi_coef_c9_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c9_fdiqi_coef_c9_SHIFT(rev))

/* Register ACPHY_fdiqi_coef_c10 */
#define ACPHY_fdiqi_coef_c10(rev)                      0x24a
#define ACPHY_fdiqi_coef_c10_fdiqi_coef_c10_SHIFT(rev) 0
#define ACPHY_fdiqi_coef_c10_fdiqi_coef_c10_MASK(rev)  (0x7ff << ACPHY_fdiqi_coef_c10_fdiqi_coef_c10_SHIFT(rev))

/* Register ACPHY_RadarBlankCtrl */
#define ACPHY_RadarBlankCtrl(rev)                                 0x250
#define ACPHY_RadarBlankCtrl_radarBlankingInterval_SHIFT(rev)     0
#define ACPHY_RadarBlankCtrl_radarBlankingInterval_MASK(rev)      (0xff << ACPHY_RadarBlankCtrl_radarBlankingInterval_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarCrsBlankEn_SHIFT(rev)           8
#define ACPHY_RadarBlankCtrl_radarCrsBlankEn_MASK(rev)            (0x1 << ACPHY_RadarBlankCtrl_radarCrsBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarStrBlankEn_SHIFT(rev)           9
#define ACPHY_RadarBlankCtrl_radarStrBlankEn_MASK(rev)            (0x1 << ACPHY_RadarBlankCtrl_radarStrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_SHIFT(rev) 10
#define ACPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_MASK(rev)  (0x1 << ACPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarPktResetBlankEn_SHIFT(rev)      11
#define ACPHY_RadarBlankCtrl_radarPktResetBlankEn_MASK(rev)       (0x1 << ACPHY_RadarBlankCtrl_radarPktResetBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_SHIFT(rev)  12
#define ACPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_MASK(rev)   (0x1 << ACPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarHtAgcBlankEn_SHIFT(rev)         13
#define ACPHY_RadarBlankCtrl_radarHtAgcBlankEn_MASK(rev)          (0x1 << ACPHY_RadarBlankCtrl_radarHtAgcBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarWtNClksBlankEn_SHIFT(rev)       14
#define ACPHY_RadarBlankCtrl_radarWtNClksBlankEn_MASK(rev)        (0x1 << ACPHY_RadarBlankCtrl_radarWtNClksBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl_radarFifoPopWithStall_SHIFT(rev)     15
#define ACPHY_RadarBlankCtrl_radarFifoPopWithStall_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_RadarBlankCtrl_radarFifoPopWithStall_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_RadarBlankCtrl_radarFifoPopWithStall_SHIFT(rev))))

/* Register ACPHY_Antenna0_radarFifoCtrl */
#define ACPHY_Antenna0_radarFifoCtrl(rev)                 0x251
#define ACPHY_Antenna0_radarFifoCtrl_recordCnt_SHIFT(rev) 0
#define ACPHY_Antenna0_radarFifoCtrl_recordCnt_MASK(rev)  (0x3ff << ACPHY_Antenna0_radarFifoCtrl_recordCnt_SHIFT(rev))
#define ACPHY_Antenna0_radarFifoCtrl_overRun_SHIFT(rev)   10
#define ACPHY_Antenna0_radarFifoCtrl_overRun_MASK(rev)    (0x1 << ACPHY_Antenna0_radarFifoCtrl_overRun_SHIFT(rev))

/* Register ACPHY_Antenna1_radarFifoCtrl */
#define ACPHY_Antenna1_radarFifoCtrl(rev)                 0x252
#define ACPHY_Antenna1_radarFifoCtrl_recordCnt_SHIFT(rev) 0
#define ACPHY_Antenna1_radarFifoCtrl_recordCnt_MASK(rev)  (0x3ff << ACPHY_Antenna1_radarFifoCtrl_recordCnt_SHIFT(rev))
#define ACPHY_Antenna1_radarFifoCtrl_overRun_SHIFT(rev)   10
#define ACPHY_Antenna1_radarFifoCtrl_overRun_MASK(rev)    (0x1 << ACPHY_Antenna1_radarFifoCtrl_overRun_SHIFT(rev))

/* Register ACPHY_Antenna0_radarFifoData */
#define ACPHY_Antenna0_radarFifoData(rev)              0x253
#define ACPHY_Antenna0_radarFifoData_rdData_SHIFT(rev) 0
#define ACPHY_Antenna0_radarFifoData_rdData_MASK(rev)  (0xffff << ACPHY_Antenna0_radarFifoData_rdData_SHIFT(rev))

/* Register ACPHY_Antenna1_radarFifoData */
#define ACPHY_Antenna1_radarFifoData(rev)              0x254
#define ACPHY_Antenna1_radarFifoData_rdData_SHIFT(rev) 0
#define ACPHY_Antenna1_radarFifoData_rdData_MASK(rev)  (0xffff << ACPHY_Antenna1_radarFifoData_rdData_SHIFT(rev))

/* Register ACPHY_RadarThresh0 */
#define ACPHY_RadarThresh0(rev)                 0x255
#define ACPHY_RadarThresh0_radarThd0_SHIFT(rev) 0
#define ACPHY_RadarThresh0_radarThd0_MASK(rev)  (0x7ff << ACPHY_RadarThresh0_radarThd0_SHIFT(rev))

/* Register ACPHY_RadarThresh1 */
#define ACPHY_RadarThresh1(rev)                 0x256
#define ACPHY_RadarThresh1_radarThd1_SHIFT(rev) 0
#define ACPHY_RadarThresh1_radarThd1_MASK(rev)  (0x7ff << ACPHY_RadarThresh1_radarThd1_SHIFT(rev))

/* Register ACPHY_RadarThresh0R */
#define ACPHY_RadarThresh0R(rev)                  0x257
#define ACPHY_RadarThresh0R_radarThd0r_SHIFT(rev) 0
#define ACPHY_RadarThresh0R_radarThd0r_MASK(rev)  (0x7ff << ACPHY_RadarThresh0R_radarThd0r_SHIFT(rev))

/* Register ACPHY_RadarThresh1R */
#define ACPHY_RadarThresh1R(rev)                  0x258
#define ACPHY_RadarThresh1R_radarThd1r_SHIFT(rev) 0
#define ACPHY_RadarThresh1R_radarThd1r_MASK(rev)  (0x7ff << ACPHY_RadarThresh1R_radarThd1r_SHIFT(rev))

/* Register ACPHY_FMDemodConfig */
#define ACPHY_FMDemodConfig(rev)                          0x259
#define ACPHY_FMDemodConfig_fmdemodEnable_SHIFT(rev)      0
#define ACPHY_FMDemodConfig_fmdemodEnable_MASK(rev)       (0x1 << ACPHY_FMDemodConfig_fmdemodEnable_SHIFT(rev))
#define ACPHY_FMDemodConfig_fmInputShiftOffset_SHIFT(rev) 1
#define ACPHY_FMDemodConfig_fmInputShiftOffset_MASK(rev)  (0x1f << ACPHY_FMDemodConfig_fmInputShiftOffset_SHIFT(rev))
#define ACPHY_FMDemodConfig_fmLatch_SHIFT(rev)            8
#define ACPHY_FMDemodConfig_fmLatch_MASK(rev)             (0xff << ACPHY_FMDemodConfig_fmLatch_SHIFT(rev))

/* Register ACPHY_RadarMaLength */
#define ACPHY_RadarMaLength(rev)                  0x25b
#define ACPHY_RadarMaLength_maLength_SHIFT(rev)   0
#define ACPHY_RadarMaLength_maLength_MASK(rev)    (0x1f << ACPHY_RadarMaLength_maLength_SHIFT(rev))
#define ACPHY_RadarMaLength_fmMaLength_SHIFT(rev) 7
#define ACPHY_RadarMaLength_fmMaLength_MASK(rev)  (0x3f << ACPHY_RadarMaLength_fmMaLength_SHIFT(rev))

/* Register ACPHY_RadarSearchCtrl */
#define ACPHY_RadarSearchCtrl(rev)                                 0x25c
#define ACPHY_RadarSearchCtrl_radarEnable_SHIFT(rev)               0
#define ACPHY_RadarSearchCtrl_radarEnable_MASK(rev)                (0x1 << ACPHY_RadarSearchCtrl_radarEnable_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_radarTimSearchEn_SHIFT(rev)          1
#define ACPHY_RadarSearchCtrl_radarTimSearchEn_MASK(rev)           (0x1 << ACPHY_RadarSearchCtrl_radarTimSearchEn_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_radarChnEstSearchEn_SHIFT(rev)       2
#define ACPHY_RadarSearchCtrl_radarChnEstSearchEn_MASK(rev)        (0x1 << ACPHY_RadarSearchCtrl_radarChnEstSearchEn_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_radarDecSearchEn_SHIFT(rev)          3
#define ACPHY_RadarSearchCtrl_radarDecSearchEn_MASK(rev)           (0x1 << ACPHY_RadarSearchCtrl_radarDecSearchEn_SHIFT(rev))
#define ACPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_SHIFT(rev) 4
#define ACPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_MASK(rev)  (0x1 << ACPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_SHIFT(rev))

/* Register ACPHY_Radar_t2_min */
#define ACPHY_Radar_t2_min(rev)                    0x25d
#define ACPHY_Radar_t2_min_radar_t2_min_SHIFT(rev) 0
#define ACPHY_Radar_t2_min_radar_t2_min_MASK(rev)  (0x7ff << ACPHY_Radar_t2_min_radar_t2_min_SHIFT(rev))

/* Register ACPHY_Radar_adc_to_dbm */
#define ACPHY_Radar_adc_to_dbm(rev)                        0x25e
#define ACPHY_Radar_adc_to_dbm_radar_adc_to_dbm_SHIFT(rev) 0
#define ACPHY_Radar_adc_to_dbm_radar_adc_to_dbm_MASK(rev)  (0x1ff << ACPHY_Radar_adc_to_dbm_radar_adc_to_dbm_SHIFT(rev))
#define ACPHY_Radar_adc_to_dbm_RadarInRound_SHIFT(rev)     9
#define ACPHY_Radar_adc_to_dbm_RadarInRound_MASK(rev)      (0x3 << ACPHY_Radar_adc_to_dbm_RadarInRound_SHIFT(rev))

/* Register ACPHY_RadarBlankCtrl2 */
#define ACPHY_RadarBlankCtrl2(rev)                                  0x25f
#define ACPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_SHIFT(rev)        0
#define ACPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_SHIFT(rev)        1
#define ACPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_SHIFT(rev)        2
#define ACPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarBphyBlankEn_SHIFT(rev)           3
#define ACPHY_RadarBlankCtrl2_radarBphyBlankEn_MASK(rev)            (0x1 << ACPHY_RadarBlankCtrl2_radarBphyBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarSampleBlankEn_SHIFT(rev)         4
#define ACPHY_RadarBlankCtrl2_radarSampleBlankEn_MASK(rev)          (0x1 << ACPHY_RadarBlankCtrl2_radarSampleBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_SHIFT(rev)        5
#define ACPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarChanEst1BlankEn_SHIFT(rev)       6
#define ACPHY_RadarBlankCtrl2_radarChanEst1BlankEn_MASK(rev)        (0x1 << ACPHY_RadarBlankCtrl2_radarChanEst1BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarChanEst2BlankEn_SHIFT(rev)       7
#define ACPHY_RadarBlankCtrl2_radarChanEst2BlankEn_MASK(rev)        (0x1 << ACPHY_RadarBlankCtrl2_radarChanEst2BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_SHIFT(rev)     8
#define ACPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_SHIFT(rev)     9
#define ACPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_SHIFT(rev)        10
#define ACPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_SHIFT(rev)     11
#define ACPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_MASK(rev)      (0x1 << ACPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_SHIFT(rev) 12
#define ACPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_MASK(rev)  (0x1 << ACPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarTxBlankEn_SHIFT(rev)             13
#define ACPHY_RadarBlankCtrl2_radarTxBlankEn_MASK(rev)              (0x1 << ACPHY_RadarBlankCtrl2_radarTxBlankEn_SHIFT(rev))
#define ACPHY_RadarBlankCtrl2_radarVhtsigbBlankEn_SHIFT(rev)        14
#define ACPHY_RadarBlankCtrl2_radarVhtsigbBlankEn_MASK(rev)         (0x1 << ACPHY_RadarBlankCtrl2_radarVhtsigbBlankEn_SHIFT(rev))

/* Register ACPHY_RadarDetectConfig1 */
#define ACPHY_RadarDetectConfig1(rev)                     0x260
#define ACPHY_RadarDetectConfig1_fmMod_SHIFT(rev)         0
#define ACPHY_RadarDetectConfig1_fmMod_MASK(rev)          (0x1 << ACPHY_RadarDetectConfig1_fmMod_SHIFT(rev))
#define ACPHY_RadarDetectConfig1_maMode_SHIFT(rev)        1
#define ACPHY_RadarDetectConfig1_maMode_MASK(rev)         (0x1 << ACPHY_RadarDetectConfig1_maMode_SHIFT(rev))
#define ACPHY_RadarDetectConfig1_fmOutputShift_SHIFT(rev) 2
#define ACPHY_RadarDetectConfig1_fmOutputShift_MASK(rev)  (0x3 << ACPHY_RadarDetectConfig1_fmOutputShift_SHIFT(rev))
#define ACPHY_RadarDetectConfig1_gainLimit_SHIFT(rev)     8
#define ACPHY_RadarDetectConfig1_gainLimit_MASK(rev)      (0xff << ACPHY_RadarDetectConfig1_gainLimit_SHIFT(rev))

/* Register ACPHY_RadarT3BelowMin */
#define ACPHY_RadarT3BelowMin(rev)             0x261
#define ACPHY_RadarT3BelowMin_Count_SHIFT(rev) 0
#define ACPHY_RadarT3BelowMin_Count_MASK(rev)  (0xfff << ACPHY_RadarT3BelowMin_Count_SHIFT(rev))

/* Register ACPHY_RadarT3Timeout */
#define ACPHY_RadarT3Timeout(rev)               0x262
#define ACPHY_RadarT3Timeout_Timeout_SHIFT(rev) 0
#define ACPHY_RadarT3Timeout_Timeout_MASK(rev)  (0xfff << ACPHY_RadarT3Timeout_Timeout_SHIFT(rev))

/* Register ACPHY_RadarResetBlankingDelay */
#define ACPHY_RadarResetBlankingDelay(rev)             0x263
#define ACPHY_RadarResetBlankingDelay_Count_SHIFT(rev) 0
#define ACPHY_RadarResetBlankingDelay_Count_MASK(rev)  (0xfff << ACPHY_RadarResetBlankingDelay_Count_SHIFT(rev))

/* Register ACPHY_RadarDetectConfig2 */
#define ACPHY_RadarDetectConfig2(rev)                    0x264
#define ACPHY_RadarDetectConfig2_fmDetMod_SHIFT(rev)     0
#define ACPHY_RadarDetectConfig2_fmDetMod_MASK(rev)      (0x1 << ACPHY_RadarDetectConfig2_fmDetMod_SHIFT(rev))
#define ACPHY_RadarDetectConfig2_fmDetFactor_SHIFT(rev)  1
#define ACPHY_RadarDetectConfig2_fmDetFactor_MASK(rev)   (0x7f << ACPHY_RadarDetectConfig2_fmDetFactor_SHIFT(rev))
#define ACPHY_RadarDetectConfig2_fmDetAcc2Dis_SHIFT(rev) 8
#define ACPHY_RadarDetectConfig2_fmDetAcc2Dis_MASK(rev)  (0x1 << ACPHY_RadarDetectConfig2_fmDetAcc2Dis_SHIFT(rev))

/* Register ACPHY_RadarFmDetInit */
#define ACPHY_RadarFmDetInit(rev)                 0x265
#define ACPHY_RadarFmDetInit_fmDetInit_SHIFT(rev) 0
#define ACPHY_RadarFmDetInit_fmDetInit_MASK(rev)  (0xffff << ACPHY_RadarFmDetInit_fmDetInit_SHIFT(rev))

/* Register ACPHY_RadarThresh0_core1 */
#define ACPHY_RadarThresh0_core1(rev)                       (ACREV_GE(rev,5) ? 0x266 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x266))
#define ACPHY_RadarThresh0_core1_radarThd0_core1_SHIFT(rev) 0
#define ACPHY_RadarThresh0_core1_radarThd0_core1_MASK(rev)  (ACREV_GE(rev,5) ? (0x7ff << ACPHY_RadarThresh0_core1_radarThd0_core1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x7ff << ACPHY_RadarThresh0_core1_radarThd0_core1_SHIFT(rev))))

/* Register ACPHY_RadarThresh1_core1 */
#define ACPHY_RadarThresh1_core1(rev)                       (ACREV_GE(rev,5) ? 0x267 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x267))
#define ACPHY_RadarThresh1_core1_radarThd1_core1_SHIFT(rev) 0
#define ACPHY_RadarThresh1_core1_radarThd1_core1_MASK(rev)  (ACREV_GE(rev,5) ? (0x7ff << ACPHY_RadarThresh1_core1_radarThd1_core1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x7ff << ACPHY_RadarThresh1_core1_radarThd1_core1_SHIFT(rev))))

/* Register ACPHY_Radarmixed */
#define ACPHY_Radarmixed(rev)                               (ACREV_GE(rev,5) ? 0x268 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x268))
#define ACPHY_Radarmixed_min_pw_autocor_blanking_SHIFT(rev) 0
#define ACPHY_Radarmixed_min_pw_autocor_blanking_MASK(rev)  (ACREV_GE(rev,5) ? (0xfff << ACPHY_Radarmixed_min_pw_autocor_blanking_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xfff << ACPHY_Radarmixed_min_pw_autocor_blanking_SHIFT(rev))))
#define ACPHY_Radarmixed_autocor_blanking_en_SHIFT(rev)     13
#define ACPHY_Radarmixed_autocor_blanking_en_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_Radarmixed_autocor_blanking_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_Radarmixed_autocor_blanking_en_SHIFT(rev))))
#define ACPHY_Radarmixed_fm_alt_en_SHIFT(rev)               14
#define ACPHY_Radarmixed_fm_alt_en_MASK(rev)                (ACREV_GE(rev,5) ? (0x1 << ACPHY_Radarmixed_fm_alt_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_Radarmixed_fm_alt_en_SHIFT(rev))))
#define ACPHY_Radarmixed_mode_4360b0_SHIFT(rev)             15
#define ACPHY_Radarmixed_mode_4360b0_MASK(rev)              (ACREV_GE(rev,5) ? (0x1 << ACPHY_Radarmixed_mode_4360b0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_Radarmixed_mode_4360b0_SHIFT(rev))))

/* Register ACPHY_IqestCmd */
#define ACPHY_IqestCmd(rev)                0x270
#define ACPHY_IqestCmd_iqstart_SHIFT(rev)  0
#define ACPHY_IqestCmd_iqstart_MASK(rev)   (0x1 << ACPHY_IqestCmd_iqstart_SHIFT(rev))
#define ACPHY_IqestCmd_iqMode_SHIFT(rev)   1
#define ACPHY_IqestCmd_iqMode_MASK(rev)    (0x1 << ACPHY_IqestCmd_iqMode_SHIFT(rev))
#define ACPHY_IqestCmd_clipDet0_SHIFT(rev) 4
#define ACPHY_IqestCmd_clipDet0_MASK(rev)  (0x1 << ACPHY_IqestCmd_clipDet0_SHIFT(rev))
#define ACPHY_IqestCmd_clipDet1_SHIFT(rev) 5
#define ACPHY_IqestCmd_clipDet1_MASK(rev)  (0x1 << ACPHY_IqestCmd_clipDet1_SHIFT(rev))
#define ACPHY_IqestCmd_clipDet2_SHIFT(rev) 6
#define ACPHY_IqestCmd_clipDet2_MASK(rev)  (0x1 << ACPHY_IqestCmd_clipDet2_SHIFT(rev))

/* Register ACPHY_IqestWaitTime */
#define ACPHY_IqestWaitTime(rev)                0x271
#define ACPHY_IqestWaitTime_waitTime_SHIFT(rev) 0
#define ACPHY_IqestWaitTime_waitTime_MASK(rev)  (0xff << ACPHY_IqestWaitTime_waitTime_SHIFT(rev))

/* Register ACPHY_IqestSampleCount */
#define ACPHY_IqestSampleCount(rev)                    0x272
#define ACPHY_IqestSampleCount_NumSampToCol_SHIFT(rev) 0
#define ACPHY_IqestSampleCount_NumSampToCol_MASK(rev)  (0xffff << ACPHY_IqestSampleCount_NumSampToCol_SHIFT(rev))

/* Register ACPHY_FreqGain0 */
#define ACPHY_FreqGain0(rev)                    0x280
#define ACPHY_FreqGain0_freqGainVal0_SHIFT(rev) 0
#define ACPHY_FreqGain0_freqGainVal0_MASK(rev)  (0xff << ACPHY_FreqGain0_freqGainVal0_SHIFT(rev))
#define ACPHY_FreqGain0_freqGainVal1_SHIFT(rev) 8
#define ACPHY_FreqGain0_freqGainVal1_MASK(rev)  (0xff << ACPHY_FreqGain0_freqGainVal1_SHIFT(rev))

/* Register ACPHY_FreqGain1 */
#define ACPHY_FreqGain1(rev)                    0x281
#define ACPHY_FreqGain1_freqGainVal2_SHIFT(rev) 0
#define ACPHY_FreqGain1_freqGainVal2_MASK(rev)  (0xff << ACPHY_FreqGain1_freqGainVal2_SHIFT(rev))
#define ACPHY_FreqGain1_freqGainVal3_SHIFT(rev) 8
#define ACPHY_FreqGain1_freqGainVal3_MASK(rev)  (0xff << ACPHY_FreqGain1_freqGainVal3_SHIFT(rev))

/* Register ACPHY_FreqGain2 */
#define ACPHY_FreqGain2(rev)                    0x282
#define ACPHY_FreqGain2_freqGainVal4_SHIFT(rev) 0
#define ACPHY_FreqGain2_freqGainVal4_MASK(rev)  (0xff << ACPHY_FreqGain2_freqGainVal4_SHIFT(rev))
#define ACPHY_FreqGain2_freqGainVal5_SHIFT(rev) 8
#define ACPHY_FreqGain2_freqGainVal5_MASK(rev)  (0xff << ACPHY_FreqGain2_freqGainVal5_SHIFT(rev))

/* Register ACPHY_FreqGain3 */
#define ACPHY_FreqGain3(rev)                    0x283
#define ACPHY_FreqGain3_freqGainVal6_SHIFT(rev) 0
#define ACPHY_FreqGain3_freqGainVal6_MASK(rev)  (0xff << ACPHY_FreqGain3_freqGainVal6_SHIFT(rev))
#define ACPHY_FreqGain3_freqGainVal7_SHIFT(rev) 8
#define ACPHY_FreqGain3_freqGainVal7_MASK(rev)  (0xff << ACPHY_FreqGain3_freqGainVal7_SHIFT(rev))

/* Register ACPHY_FreqGain4 */
#define ACPHY_FreqGain4(rev)                    0x284
#define ACPHY_FreqGain4_freqGainVal8_SHIFT(rev) 0
#define ACPHY_FreqGain4_freqGainVal8_MASK(rev)  (0xff << ACPHY_FreqGain4_freqGainVal8_SHIFT(rev))
#define ACPHY_FreqGain4_freqGainVal9_SHIFT(rev) 8
#define ACPHY_FreqGain4_freqGainVal9_MASK(rev)  (0xff << ACPHY_FreqGain4_freqGainVal9_SHIFT(rev))

/* Register ACPHY_FreqGain5 */
#define ACPHY_FreqGain5(rev)                     0x285
#define ACPHY_FreqGain5_freqGainVal10_SHIFT(rev) 0
#define ACPHY_FreqGain5_freqGainVal10_MASK(rev)  (0xff << ACPHY_FreqGain5_freqGainVal10_SHIFT(rev))
#define ACPHY_FreqGain5_freqGainVal11_SHIFT(rev) 8
#define ACPHY_FreqGain5_freqGainVal11_MASK(rev)  (0xff << ACPHY_FreqGain5_freqGainVal11_SHIFT(rev))

/* Register ACPHY_FreqGain6 */
#define ACPHY_FreqGain6(rev)                     0x286
#define ACPHY_FreqGain6_freqGainVal12_SHIFT(rev) 0
#define ACPHY_FreqGain6_freqGainVal12_MASK(rev)  (0xff << ACPHY_FreqGain6_freqGainVal12_SHIFT(rev))
#define ACPHY_FreqGain6_freqGainVal13_SHIFT(rev) 8
#define ACPHY_FreqGain6_freqGainVal13_MASK(rev)  (0xff << ACPHY_FreqGain6_freqGainVal13_SHIFT(rev))

/* Register ACPHY_FreqGain7 */
#define ACPHY_FreqGain7(rev)                     0x287
#define ACPHY_FreqGain7_freqGainVal14_SHIFT(rev) 0
#define ACPHY_FreqGain7_freqGainVal14_MASK(rev)  (0xff << ACPHY_FreqGain7_freqGainVal14_SHIFT(rev))
#define ACPHY_FreqGain7_freqGainVal15_SHIFT(rev) 8
#define ACPHY_FreqGain7_freqGainVal15_MASK(rev)  (0xff << ACPHY_FreqGain7_freqGainVal15_SHIFT(rev))

/* Register ACPHY_FreqGainBypass */
#define ACPHY_FreqGainBypass(rev)                   0x288
#define ACPHY_FreqGainBypass_bypass_SHIFT(rev)      0
#define ACPHY_FreqGainBypass_bypass_MASK(rev)       (0x1 << ACPHY_FreqGainBypass_bypass_SHIFT(rev))
#define ACPHY_FreqGainBypass_bypassValue_SHIFT(rev) 8
#define ACPHY_FreqGainBypass_bypassValue_MASK(rev)  (0xff << ACPHY_FreqGainBypass_bypassValue_SHIFT(rev))

/* Register ACPHY_TRLossValue */
#define ACPHY_TRLossValue(rev)                     0x289
#define ACPHY_TRLossValue_freqGainRLoss_SHIFT(rev) 0
#define ACPHY_TRLossValue_freqGainRLoss_MASK(rev)  (0x7f << ACPHY_TRLossValue_freqGainRLoss_SHIFT(rev))
#define ACPHY_TRLossValue_freqGainTLoss_SHIFT(rev) 8
#define ACPHY_TRLossValue_freqGainTLoss_MASK(rev)  (0x7f << ACPHY_TRLossValue_freqGainTLoss_SHIFT(rev))

/* Register ACPHY_CoreAdcclipI */
#define ACPHY_CoreAdcclipI(rev)                     0x28a
#define ACPHY_CoreAdcclipI_adc_clip_th_I_SHIFT(rev) 0
#define ACPHY_CoreAdcclipI_adc_clip_th_I_MASK(rev)  (0x1ff << ACPHY_CoreAdcclipI_adc_clip_th_I_SHIFT(rev))

/* Register ACPHY_CoreAdcclipQ */
#define ACPHY_CoreAdcclipQ(rev)                     0x28b
#define ACPHY_CoreAdcclipQ_adc_clip_th_Q_SHIFT(rev) 0
#define ACPHY_CoreAdcclipQ_adc_clip_th_Q_MASK(rev)  (0x1ff << ACPHY_CoreAdcclipQ_adc_clip_th_Q_SHIFT(rev))

/* Register ACPHY_LtrnOffsetGain */
#define ACPHY_LtrnOffsetGain(rev)                            0x28c
#define ACPHY_LtrnOffsetGain_ltrn_offset_gain_val_SHIFT(rev) 0
#define ACPHY_LtrnOffsetGain_ltrn_offset_gain_val_MASK(rev)  (0xff << ACPHY_LtrnOffsetGain_ltrn_offset_gain_val_SHIFT(rev))

/* Register ACPHY_LtrnOffset */
#define ACPHY_LtrnOffset(rev)                       0x28d
#define ACPHY_LtrnOffset_max_ltrn_offset_SHIFT(rev) 0
#define ACPHY_LtrnOffset_max_ltrn_offset_MASK(rev)  (0x3f << ACPHY_LtrnOffset_max_ltrn_offset_SHIFT(rev))
#define ACPHY_LtrnOffset_min_ltrn_offset_SHIFT(rev) 8
#define ACPHY_LtrnOffset_min_ltrn_offset_MASK(rev)  (0x3f << ACPHY_LtrnOffset_min_ltrn_offset_SHIFT(rev))

/* Register ACPHY_LtrnOffsetGain_20L */
#define ACPHY_LtrnOffsetGain_20L(rev)                                0x28e
#define ACPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_SHIFT(rev) 0
#define ACPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_MASK(rev)  (0xff << ACPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_SHIFT(rev))

/* Register ACPHY_LtrnOffset_20L */
#define ACPHY_LtrnOffset_20L(rev)                           0x28f
#define ACPHY_LtrnOffset_20L_max_ltrn_offset_20L_SHIFT(rev) 0
#define ACPHY_LtrnOffset_20L_max_ltrn_offset_20L_MASK(rev)  (0x3f << ACPHY_LtrnOffset_20L_max_ltrn_offset_20L_SHIFT(rev))
#define ACPHY_LtrnOffset_20L_min_ltrn_offset_20L_SHIFT(rev) 8
#define ACPHY_LtrnOffset_20L_min_ltrn_offset_20L_MASK(rev)  (0x3f << ACPHY_LtrnOffset_20L_min_ltrn_offset_20L_SHIFT(rev))

/* Register ACPHY_LtrnOffsetGain_20U */
#define ACPHY_LtrnOffsetGain_20U(rev)                                0x290
#define ACPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_SHIFT(rev) 0
#define ACPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_MASK(rev)  (0xff << ACPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_SHIFT(rev))

/* Register ACPHY_LtrnOffset_20U */
#define ACPHY_LtrnOffset_20U(rev)                           0x291
#define ACPHY_LtrnOffset_20U_max_ltrn_offset_20U_SHIFT(rev) 0
#define ACPHY_LtrnOffset_20U_max_ltrn_offset_20U_MASK(rev)  (0x3f << ACPHY_LtrnOffset_20U_max_ltrn_offset_20U_SHIFT(rev))
#define ACPHY_LtrnOffset_20U_min_ltrn_offset_20U_SHIFT(rev) 8
#define ACPHY_LtrnOffset_20U_min_ltrn_offset_20U_MASK(rev)  (0x3f << ACPHY_LtrnOffset_20U_min_ltrn_offset_20U_SHIFT(rev))

/* Register ACPHY_highpowAntswitchThresh */
#define ACPHY_highpowAntswitchThresh(rev)                               0x292
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_SHIFT(rev) 8
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_MASK(rev)  (0xff << ACPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_SHIFT(rev))
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThresh_SHIFT(rev)  0
#define ACPHY_highpowAntswitchThresh_highpowAntSwitchThresh_MASK(rev)   (0xff << ACPHY_highpowAntswitchThresh_highpowAntSwitchThresh_SHIFT(rev))

/* Register ACPHY_bphycrsminpower0 */
#define ACPHY_bphycrsminpower0(rev)                        0x293
#define ACPHY_bphycrsminpower0_bphycrsminpower0_SHIFT(rev) 0
#define ACPHY_bphycrsminpower0_bphycrsminpower0_MASK(rev)  (0xff << ACPHY_bphycrsminpower0_bphycrsminpower0_SHIFT(rev))
#define ACPHY_bphycrsminpower0_bphycrsminpower1_SHIFT(rev) 8
#define ACPHY_bphycrsminpower0_bphycrsminpower1_MASK(rev)  (0xff << ACPHY_bphycrsminpower0_bphycrsminpower1_SHIFT(rev))

/* Register ACPHY_bphycrsminpower1 */
#define ACPHY_bphycrsminpower1(rev)                        0x294
#define ACPHY_bphycrsminpower1_bphycrsminpower2_SHIFT(rev) 0
#define ACPHY_bphycrsminpower1_bphycrsminpower2_MASK(rev)  (0xff << ACPHY_bphycrsminpower1_bphycrsminpower2_SHIFT(rev))
#define ACPHY_bphycrsminpower1_bphycrsminpower3_SHIFT(rev) 8
#define ACPHY_bphycrsminpower1_bphycrsminpower3_MASK(rev)  (0xff << ACPHY_bphycrsminpower1_bphycrsminpower3_SHIFT(rev))

/* Register ACPHY_bphycrsminpower2 */
#define ACPHY_bphycrsminpower2(rev)                        0x295
#define ACPHY_bphycrsminpower2_bphycrsminpower4_SHIFT(rev) 0
#define ACPHY_bphycrsminpower2_bphycrsminpower4_MASK(rev)  (0xff << ACPHY_bphycrsminpower2_bphycrsminpower4_SHIFT(rev))

/* Register ACPHY_cckshiftbitsRefVar */
#define ACPHY_cckshiftbitsRefVar(rev)                          0x296
#define ACPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_SHIFT(rev) 0
#define ACPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_MASK(rev)  (0xffff << ACPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_SHIFT(rev))

/* Register ACPHY_overideDigiGain0 */
#define ACPHY_overideDigiGain0(rev)                                   0x297
#define ACPHY_overideDigiGain0_ovrdgain_in_career_search_SHIFT(rev)   15
#define ACPHY_overideDigiGain0_ovrdgain_in_career_search_MASK(rev)    (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_career_search_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgainval_career_search_SHIFT(rev)   12
#define ACPHY_overideDigiGain0_ovrdgainval_career_search_MASK(rev)    (0x7 << ACPHY_overideDigiGain0_ovrdgainval_career_search_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_SHIFT(rev) 11
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_MASK(rev)  (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_SHIFT(rev) 8
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_MASK(rev)  (0x7 << ACPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_SHIFT(rev) 7
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_MASK(rev)  (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_SHIFT(rev) 4
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_MASK(rev)  (0x7 << ACPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_SHIFT(rev) 3
#define ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_MASK(rev)  (0x1 << ACPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_SHIFT(rev))
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_SHIFT(rev) 0
#define ACPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_MASK(rev)  (0x7 << ACPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_SHIFT(rev))

/* Register ACPHY_overideDigiGain1 */
#define ACPHY_overideDigiGain1(rev)                                0x298
#define ACPHY_overideDigiGain1_cckdigigainEnCntValue_SHIFT(rev)    8
#define ACPHY_overideDigiGain1_cckdigigainEnCntValue_MASK(rev)     (0xff << ACPHY_overideDigiGain1_cckdigigainEnCntValue_SHIFT(rev))
#define ACPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_SHIFT(rev) 7
#define ACPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_MASK(rev)  (0x1 << ACPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_SHIFT(rev))
#define ACPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_SHIFT(rev) 4
#define ACPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_MASK(rev)  (0x7 << ACPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_SHIFT(rev))
#define ACPHY_overideDigiGain1_forcedigigainEnable_SHIFT(rev)      3
#define ACPHY_overideDigiGain1_forcedigigainEnable_MASK(rev)       (0x1 << ACPHY_overideDigiGain1_forcedigigainEnable_SHIFT(rev))
#define ACPHY_overideDigiGain1_forcedigiGainValue_SHIFT(rev)       0
#define ACPHY_overideDigiGain1_forcedigiGainValue_MASK(rev)        (0x7 << ACPHY_overideDigiGain1_forcedigiGainValue_SHIFT(rev))

/* Register ACPHY_DigiGainLimit0 */
#define ACPHY_DigiGainLimit0(rev)                                      0x299
#define ACPHY_DigiGainLimit0_minDigiGainShift_SHIFT(rev)               0
#define ACPHY_DigiGainLimit0_minDigiGainShift_MASK(rev)                (0x7 << ACPHY_DigiGainLimit0_minDigiGainShift_SHIFT(rev))
#define ACPHY_DigiGainLimit0_minCckDigiGainShift_SHIFT(rev)            4
#define ACPHY_DigiGainLimit0_minCckDigiGainShift_MASK(rev)             (0x7 << ACPHY_DigiGainLimit0_minCckDigiGainShift_SHIFT(rev))
#define ACPHY_DigiGainLimit0_maxDigiGainShift_SHIFT(rev)               8
#define ACPHY_DigiGainLimit0_maxDigiGainShift_MASK(rev)                (0x7 << ACPHY_DigiGainLimit0_maxDigiGainShift_SHIFT(rev))
#define ACPHY_DigiGainLimit0_maxCckDigiGainShift_SHIFT(rev)            12
#define ACPHY_DigiGainLimit0_maxCckDigiGainShift_MASK(rev)             (0x7 << ACPHY_DigiGainLimit0_maxCckDigiGainShift_SHIFT(rev))
#define ACPHY_DigiGainLimit0_use_norm_var_for_bphy_digigain_SHIFT(rev) 15
#define ACPHY_DigiGainLimit0_use_norm_var_for_bphy_digigain_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_DigiGainLimit0_use_norm_var_for_bphy_digigain_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_NormVarHystTh */
#define ACPHY_NormVarHystTh(rev)                             0x29a
#define ACPHY_NormVarHystTh_bphy_cd_highpowant_en_SHIFT(rev) 12
#define ACPHY_NormVarHystTh_bphy_cd_highpowant_en_MASK(rev)  (0x1 << ACPHY_NormVarHystTh_bphy_cd_highpowant_en_SHIFT(rev))
#define ACPHY_NormVarHystTh_ofdm_norm_var_hyst_th_SHIFT(rev) 6
#define ACPHY_NormVarHystTh_ofdm_norm_var_hyst_th_MASK(rev)  (0x3f << ACPHY_NormVarHystTh_ofdm_norm_var_hyst_th_SHIFT(rev))
#define ACPHY_NormVarHystTh_norm_var_hyst_th_SHIFT(rev)      0
#define ACPHY_NormVarHystTh_norm_var_hyst_th_MASK(rev)       (0x3f << ACPHY_NormVarHystTh_norm_var_hyst_th_SHIFT(rev))

/* Register ACPHY_BrdSel_NormVarHystTh */
#define ACPHY_BrdSel_NormVarHystTh(rev)                                    0x29b
#define ACPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_SHIFT(rev) 0
#define ACPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_MASK(rev)  (0x3f << ACPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_SHIFT(rev))
#define ACPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_SHIFT(rev)     8
#define ACPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_MASK(rev)      (0x3f << ACPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_SHIFT(rev))

/* Register ACPHY_singleShotAgcCtrl */
#define ACPHY_singleShotAgcCtrl(rev)                                       0x29c
#define ACPHY_singleShotAgcCtrl_singleShotAgcEn_SHIFT(rev)                 0
#define ACPHY_singleShotAgcCtrl_singleShotAgcEn_MASK(rev)                  (0x1 << ACPHY_singleShotAgcCtrl_singleShotAgcEn_SHIFT(rev))
#define ACPHY_singleShotAgcCtrl_disable_SingleShotAgcEn_finestr_SHIFT(rev) 15
#define ACPHY_singleShotAgcCtrl_disable_SingleShotAgcEn_finestr_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_singleShotAgcCtrl_disable_SingleShotAgcEn_finestr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_singleShotAgcCtrl_disable_SingleShotAgcEn_finestr_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_singleShotAgcCtrl_singleShotPktGainMode_SHIFT(rev)           13
#define ACPHY_singleShotAgcCtrl_singleShotPktGainMode_MASK(rev)            (ACREV_GE(rev,2) ? (0x3 << ACPHY_singleShotAgcCtrl_singleShotPktGainMode_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_singleShotAgcCtrl_singleShotPktGainElement_SHIFT(rev)        5
#define ACPHY_singleShotAgcCtrl_singleShotPktGainElement_MASK(rev)         (ACREV_GE(rev,2) ? (0xff << ACPHY_singleShotAgcCtrl_singleShotPktGainElement_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_singleShotAgcCtrl_singleShotClipTblOffset_SHIFT(rev)         1
#define ACPHY_singleShotAgcCtrl_singleShotClipTblOffset_MASK(rev)          (ACREV_GE(rev,2) ? (0xf << ACPHY_singleShotAgcCtrl_singleShotClipTblOffset_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_LDPCIMItargetLow */
#define ACPHY_LDPCIMItargetLow(rev)                      0x2b0
#define ACPHY_LDPCIMItargetLow_IMItargetrate1_SHIFT(rev) 8
#define ACPHY_LDPCIMItargetLow_IMItargetrate1_MASK(rev)  (0x7f << ACPHY_LDPCIMItargetLow_IMItargetrate1_SHIFT(rev))
#define ACPHY_LDPCIMItargetLow_IMItargetrate0_SHIFT(rev) 0
#define ACPHY_LDPCIMItargetLow_IMItargetrate0_MASK(rev)  (0x7f << ACPHY_LDPCIMItargetLow_IMItargetrate0_SHIFT(rev))

/* Register ACPHY_LDPCIMItargetHigh */
#define ACPHY_LDPCIMItargetHigh(rev)                      0x2b1
#define ACPHY_LDPCIMItargetHigh_IMItargetrate3_SHIFT(rev) 8
#define ACPHY_LDPCIMItargetHigh_IMItargetrate3_MASK(rev)  (0x7f << ACPHY_LDPCIMItargetHigh_IMItargetrate3_SHIFT(rev))
#define ACPHY_LDPCIMItargetHigh_IMItargetrate2_SHIFT(rev) 0
#define ACPHY_LDPCIMItargetHigh_IMItargetrate2_MASK(rev)  (0x7f << ACPHY_LDPCIMItargetHigh_IMItargetrate2_SHIFT(rev))

/* Register ACPHY_LDPCtermControl */
#define ACPHY_LDPCtermControl(rev)                                    0x2b2
#define ACPHY_LDPCtermControl_early_termination_en_SHIFT(rev)         7
#define ACPHY_LDPCtermControl_early_termination_en_MASK(rev)          (0x1 << ACPHY_LDPCtermControl_early_termination_en_SHIFT(rev))
#define ACPHY_LDPCtermControl_max_iteration_SHIFT(rev)                0
#define ACPHY_LDPCtermControl_max_iteration_MASK(rev)                 (0x3f << ACPHY_LDPCtermControl_max_iteration_SHIFT(rev))
#define ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en1_SHIFT(rev)           10
#define ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en1_MASK(rev)            (ACREV_GE(rev,2) ? (0x1 << ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en1_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en0_SHIFT(rev)           9
#define ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en0_MASK(rev)            (ACREV_GE(rev,2) ? (0x1 << ACPHY_LDPCtermControl_ldpc_ppdu_gclk_en0_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_LDPCtermControl_ldpc_decoder_gclk_en_SHIFT(rev)         8
#define ACPHY_LDPCtermControl_ldpc_decoder_gclk_en_MASK(rev)          (ACREV_GE(rev,2) ? (0x1 << ACPHY_LDPCtermControl_ldpc_decoder_gclk_en_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_LDPCtermControl_low_snr_early_termination_en_SHIFT(rev) 6
#define ACPHY_LDPCtermControl_low_snr_early_termination_en_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_LDPCtermControl_low_snr_early_termination_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_LDPCtermControl_low_snr_early_termination_en_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_LDPCtermControl_low_snr_early_termination_en_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_LDPCControl */
#define ACPHY_LDPCControl(rev)                  0x2b3
#define ACPHY_LDPCControl_StatsReset_SHIFT(rev) 0
#define ACPHY_LDPCControl_StatsReset_MASK(rev)  (0x1 << ACPHY_LDPCControl_StatsReset_SHIFT(rev))

/* Register ACPHY_LDPCNumCodewordsLow */
#define ACPHY_LDPCNumCodewordsLow(rev)                       0x2b4
#define ACPHY_LDPCNumCodewordsLow_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumCodewordsLow_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumCodewordsLow_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCNumCodewordsHigh */
#define ACPHY_LDPCNumCodewordsHigh(rev)                       0x2b5
#define ACPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCNumIterationsLow */
#define ACPHY_LDPCNumIterationsLow(rev)                       0x2b6
#define ACPHY_LDPCNumIterationsLow_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumIterationsLow_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumIterationsLow_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCNumIterationsHigh */
#define ACPHY_LDPCNumIterationsHigh(rev)                       0x2b7
#define ACPHY_LDPCNumIterationsHigh_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumIterationsHigh_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumIterationsHigh_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCNumBlockErrorsLow */
#define ACPHY_LDPCNumBlockErrorsLow(rev)                       0x2b8
#define ACPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCNumBlockErrorsHigh */
#define ACPHY_LDPCNumBlockErrorsHigh(rev)                       0x2b9
#define ACPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_SHIFT(rev) 0
#define ACPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_MASK(rev)  (0xffff << ACPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_SHIFT(rev))

/* Register ACPHY_LDPCMaxLatency */
#define ACPHY_LDPCMaxLatency(rev)                   0x2ba
#define ACPHY_LDPCMaxLatency_max_latency_SHIFT(rev) 0
#define ACPHY_LDPCMaxLatency_max_latency_MASK(rev)  (0xfff << ACPHY_LDPCMaxLatency_max_latency_SHIFT(rev))

/* Register ACPHY_ChanestCDDshift */
#define ACPHY_ChanestCDDshift(rev)                                   0x2d0
#define ACPHY_ChanestCDDshift_disableFdCorChnl_SHIFT(rev)            8
#define ACPHY_ChanestCDDshift_disableFdCorChnl_MASK(rev)             (0x1 << ACPHY_ChanestCDDshift_disableFdCorChnl_SHIFT(rev))
#define ACPHY_ChanestCDDshift_mu_a_2x2_remap_SHIFT(rev)              9
#define ACPHY_ChanestCDDshift_mu_a_2x2_remap_MASK(rev)               (ACREV_GE(rev,5) ? (0x1 << ACPHY_ChanestCDDshift_mu_a_2x2_remap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ChanestCDDshift_mu_a_2x2_remap_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ChanestCDDshift_dmd_chupd_use_mod_depend_mu_SHIFT(rev) 10
#define ACPHY_ChanestCDDshift_dmd_chupd_use_mod_depend_mu_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ChanestCDDshift_dmd_chupd_use_mod_depend_mu_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mluA */
#define ACPHY_mluA(rev)             0x2d1
#define ACPHY_mluA_mluA0_SHIFT(rev) 0
#define ACPHY_mluA_mluA0_MASK(rev)  (0xf << ACPHY_mluA_mluA0_SHIFT(rev))
#define ACPHY_mluA_mluA1_SHIFT(rev) 4
#define ACPHY_mluA_mluA1_MASK(rev)  (0xf << ACPHY_mluA_mluA1_SHIFT(rev))
#define ACPHY_mluA_mluA2_SHIFT(rev) 8
#define ACPHY_mluA_mluA2_MASK(rev)  (0xf << ACPHY_mluA_mluA2_SHIFT(rev))
#define ACPHY_mluA_mluA3_SHIFT(rev) 12
#define ACPHY_mluA_mluA3_MASK(rev)  (0xf << ACPHY_mluA_mluA3_SHIFT(rev))

/* Register ACPHY_zfuA */
#define ACPHY_zfuA(rev)             0x2d2
#define ACPHY_zfuA_zfuA0_SHIFT(rev) 0
#define ACPHY_zfuA_zfuA0_MASK(rev)  (0xf << ACPHY_zfuA_zfuA0_SHIFT(rev))
#define ACPHY_zfuA_zfuA1_SHIFT(rev) 4
#define ACPHY_zfuA_zfuA1_MASK(rev)  (0xf << ACPHY_zfuA_zfuA1_SHIFT(rev))
#define ACPHY_zfuA_zfuA2_SHIFT(rev) 8
#define ACPHY_zfuA_zfuA2_MASK(rev)  (0xf << ACPHY_zfuA_zfuA2_SHIFT(rev))
#define ACPHY_zfuA_zfuA3_SHIFT(rev) 12
#define ACPHY_zfuA_zfuA3_MASK(rev)  (0xf << ACPHY_zfuA_zfuA3_SHIFT(rev))

/* Register ACPHY_chanupsym01 */
#define ACPHY_chanupsym01(rev)                      0x2d3
#define ACPHY_chanupsym01_chanupdatesym0_SHIFT(rev) 0
#define ACPHY_chanupsym01_chanupdatesym0_MASK(rev)  (0xff << ACPHY_chanupsym01_chanupdatesym0_SHIFT(rev))
#define ACPHY_chanupsym01_chanupdatesym1_SHIFT(rev) 8
#define ACPHY_chanupsym01_chanupdatesym1_MASK(rev)  (0xff << ACPHY_chanupsym01_chanupdatesym1_SHIFT(rev))

/* Register ACPHY_chanupsym2 */
#define ACPHY_chanupsym2(rev)                      0x2d4
#define ACPHY_chanupsym2_chanupdatesym2_SHIFT(rev) 0
#define ACPHY_chanupsym2_chanupdatesym2_MASK(rev)  (0xffff << ACPHY_chanupsym2_chanupdatesym2_SHIFT(rev))

/* Register ACPHY_FSTRCtrl */
#define ACPHY_FSTRCtrl(rev)                                 0x2e0
#define ACPHY_FSTRCtrl_sgiLtrnAdjMax_SHIFT(rev)             8
#define ACPHY_FSTRCtrl_sgiLtrnAdjMax_MASK(rev)              (0x7 << ACPHY_FSTRCtrl_sgiLtrnAdjMax_SHIFT(rev))
#define ACPHY_FSTRCtrl_fineStrSgiVldCntVal_SHIFT(rev)       4
#define ACPHY_FSTRCtrl_fineStrSgiVldCntVal_MASK(rev)        (0xf << ACPHY_FSTRCtrl_fineStrSgiVldCntVal_SHIFT(rev))
#define ACPHY_FSTRCtrl_fineStrVldCntVal_SHIFT(rev)          0
#define ACPHY_FSTRCtrl_fineStrVldCntVal_MASK(rev)           (0xf << ACPHY_FSTRCtrl_fineStrVldCntVal_SHIFT(rev))
#define ACPHY_FSTRCtrl_use_sgi_adjust_tbl_SHIFT(rev)        13
#define ACPHY_FSTRCtrl_use_sgi_adjust_tbl_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_FSTRCtrl_use_sgi_adjust_tbl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_FSTRCtrl_use_sgi_adjust_tbl_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_FSTRCtrl_use_sgi_adjust_tbl_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_FSTRCtrl_sgi_ltrn_offs_extr_adj_en_SHIFT(rev) 11
#define ACPHY_FSTRCtrl_sgi_ltrn_offs_extr_adj_en_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_FSTRCtrl_sgi_ltrn_offs_extr_adj_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_FSTRCtrl_sgi_ltrn_offs_extr_adj_en_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_FSTRCtrl_sgi_ltrn_offs_extr_adj_en_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_FSTRWinLen */
#define ACPHY_FSTRWinLen(rev)                        0x2e1
#define ACPHY_FSTRWinLen_fineStrSgiWinLen_SHIFT(rev) 8
#define ACPHY_FSTRWinLen_fineStrSgiWinLen_MASK(rev)  (0x7f << ACPHY_FSTRWinLen_fineStrSgiWinLen_SHIFT(rev))
#define ACPHY_FSTRWinLen_fineStrWinLen_SHIFT(rev)    0
#define ACPHY_FSTRWinLen_fineStrWinLen_MASK(rev)     (0x7f << ACPHY_FSTRWinLen_fineStrWinLen_SHIFT(rev))

/* Register ACPHY_FSTRVal */
#define ACPHY_FSTRVal(rev)                         0x2e2
#define ACPHY_FSTRVal_sgiAdjOverride_SHIFT(rev)    15
#define ACPHY_FSTRVal_sgiAdjOverride_MASK(rev)     (0x1 << ACPHY_FSTRVal_sgiAdjOverride_SHIFT(rev))
#define ACPHY_FSTRVal_sgiAdjOverrideVal_SHIFT(rev) 8
#define ACPHY_FSTRVal_sgiAdjOverrideVal_MASK(rev)  (0xf << ACPHY_FSTRVal_sgiAdjOverrideVal_SHIFT(rev))
#define ACPHY_FSTRVal_fineStrWaitCntVal_SHIFT(rev) 0
#define ACPHY_FSTRVal_fineStrWaitCntVal_MASK(rev)  (0xff << ACPHY_FSTRVal_fineStrWaitCntVal_SHIFT(rev))

/* Register ACPHY_FSTRHiPwrTh */
#define ACPHY_FSTRHiPwrTh(rev)                          0x2e3
#define ACPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_SHIFT(rev) 8
#define ACPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_MASK(rev)  (0xff << ACPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_SHIFT(rev))
#define ACPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT(rev)   0
#define ACPHY_FSTRHiPwrTh_finestr_hiPwr_th_MASK(rev)    (0xff << ACPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT(rev))

/* Register ACPHY_FSTRMetricTh */
#define ACPHY_FSTRMetricTh(rev)                            0x2e4
#define ACPHY_FSTRMetricTh_hiPwr_min_metric_th_SHIFT(rev)  8
#define ACPHY_FSTRMetricTh_hiPwr_min_metric_th_MASK(rev)   (0x3f << ACPHY_FSTRMetricTh_hiPwr_min_metric_th_SHIFT(rev))
#define ACPHY_FSTRMetricTh_lowPwr_min_metric_th_SHIFT(rev) 0
#define ACPHY_FSTRMetricTh_lowPwr_min_metric_th_MASK(rev)  (0x3f << ACPHY_FSTRMetricTh_lowPwr_min_metric_th_SHIFT(rev))

/* Register ACPHY_FSTRHiPwrSmooth */
#define ACPHY_FSTRHiPwrSmooth(rev)                             0x2e5
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_SHIFT(rev) 12
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_MASK(rev)  (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_SHIFT(rev))
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_SHIFT(rev)    8
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_MASK(rev)     (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_SHIFT(rev))
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_SHIFT(rev)    4
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_MASK(rev)     (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_SHIFT(rev))
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_SHIFT(rev)       0
#define ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_MASK(rev)        (0x7 << ACPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_SHIFT(rev))

/* Register ACPHY_FSTRLowPwrSmooth */
#define ACPHY_FSTRLowPwrSmooth(rev)                              0x2e6
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_SHIFT(rev) 12
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_MASK(rev)  (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_SHIFT(rev))
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_SHIFT(rev)    8
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_MASK(rev)     (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_SHIFT(rev))
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_SHIFT(rev)    4
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_MASK(rev)     (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_SHIFT(rev))
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_SHIFT(rev)       0
#define ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_MASK(rev)        (0x7 << ACPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_SHIFT(rev))

/* Register ACPHY_CoarseLength0 */
#define ACPHY_CoarseLength0(rev)                     0x2e7
#define ACPHY_CoarseLength0_noClipLength_SHIFT(rev)  0
#define ACPHY_CoarseLength0_noClipLength_MASK(rev)   (0xff << ACPHY_CoarseLength0_noClipLength_SHIFT(rev))
#define ACPHY_CoarseLength0_oneClipLength_SHIFT(rev) 8
#define ACPHY_CoarseLength0_oneClipLength_MASK(rev)  (0xff << ACPHY_CoarseLength0_oneClipLength_SHIFT(rev))

/* Register ACPHY_CoarseLength1 */
#define ACPHY_CoarseLength1(rev)                     0x2e8
#define ACPHY_CoarseLength1_twoClipLength_SHIFT(rev) 0
#define ACPHY_CoarseLength1_twoClipLength_MASK(rev)  (0xff << ACPHY_CoarseLength1_twoClipLength_SHIFT(rev))

/* Register ACPHY_crsThreshold1u */
#define ACPHY_crsThreshold1u(rev)                   0x2ea
#define ACPHY_crsThreshold1u_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1u_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1u_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1u_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1u_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1u_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2u */
#define ACPHY_crsThreshold2u(rev)                      0x2eb
#define ACPHY_crsThreshold2u_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2u_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2u_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2u_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2u_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2u_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3u */
#define ACPHY_crsThreshold3u(rev)                     0x2ec
#define ACPHY_crsThreshold3u_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3u_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3u_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControlu */
#define ACPHY_crsControlu(rev)                  0x2ed
#define ACPHY_crsControlu_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControlu_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControlu_muxSelect_SHIFT(rev))
#define ACPHY_crsControlu_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControlu_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControlu_autoEnable_SHIFT(rev))
#define ACPHY_crsControlu_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControlu_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControlu_mfEnable_SHIFT(rev))
#define ACPHY_crsControlu_totEnable_SHIFT(rev)  4
#define ACPHY_crsControlu_totEnable_MASK(rev)   (0x1 << ACPHY_crsControlu_totEnable_SHIFT(rev))
#define ACPHY_crsControlu_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControlu_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControlu_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsThreshold1l */
#define ACPHY_crsThreshold1l(rev)                   0x2ee
#define ACPHY_crsThreshold1l_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1l_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1l_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1l_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1l_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1l_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2l */
#define ACPHY_crsThreshold2l(rev)                      0x2ef
#define ACPHY_crsThreshold2l_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2l_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2l_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2l_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2l_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2l_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3l */
#define ACPHY_crsThreshold3l(rev)                     0x2f0
#define ACPHY_crsThreshold3l_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3l_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3l_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControll */
#define ACPHY_crsControll(rev)                  0x2f1
#define ACPHY_crsControll_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControll_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControll_muxSelect_SHIFT(rev))
#define ACPHY_crsControll_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControll_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControll_autoEnable_SHIFT(rev))
#define ACPHY_crsControll_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControll_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControll_mfEnable_SHIFT(rev))
#define ACPHY_crsControll_totEnable_SHIFT(rev)  4
#define ACPHY_crsControll_totEnable_MASK(rev)   (0x1 << ACPHY_crsControll_totEnable_SHIFT(rev))
#define ACPHY_crsControll_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControll_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControll_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsThreshold1uSub1 */
#define ACPHY_crsThreshold1uSub1(rev)                   0x2f2
#define ACPHY_crsThreshold1uSub1_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1uSub1_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1uSub1_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1uSub1_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1uSub1_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1uSub1_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2uSub1 */
#define ACPHY_crsThreshold2uSub1(rev)                      0x2f3
#define ACPHY_crsThreshold2uSub1_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2uSub1_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2uSub1_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2uSub1_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2uSub1_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2uSub1_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3uSub1 */
#define ACPHY_crsThreshold3uSub1(rev)                     0x2f4
#define ACPHY_crsThreshold3uSub1_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3uSub1_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3uSub1_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControluSub1 */
#define ACPHY_crsControluSub1(rev)                  0x2f5
#define ACPHY_crsControluSub1_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControluSub1_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControluSub1_muxSelect_SHIFT(rev))
#define ACPHY_crsControluSub1_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControluSub1_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControluSub1_autoEnable_SHIFT(rev))
#define ACPHY_crsControluSub1_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControluSub1_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControluSub1_mfEnable_SHIFT(rev))
#define ACPHY_crsControluSub1_totEnable_SHIFT(rev)  4
#define ACPHY_crsControluSub1_totEnable_MASK(rev)   (0x1 << ACPHY_crsControluSub1_totEnable_SHIFT(rev))
#define ACPHY_crsControluSub1_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControluSub1_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControluSub1_mfLessAve_SHIFT(rev))

/* Register ACPHY_crsThreshold1lSub1 */
#define ACPHY_crsThreshold1lSub1(rev)                   0x2f6
#define ACPHY_crsThreshold1lSub1_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1lSub1_autoThresh_MASK(rev)   (0xff << ACPHY_crsThreshold1lSub1_autoThresh_SHIFT(rev))
#define ACPHY_crsThreshold1lSub1_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1lSub1_autoThresh2_MASK(rev)  (0xff << ACPHY_crsThreshold1lSub1_autoThresh2_SHIFT(rev))

/* Register ACPHY_crsThreshold2lSub1 */
#define ACPHY_crsThreshold2lSub1(rev)                      0x2f7
#define ACPHY_crsThreshold2lSub1_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2lSub1_peakThresh_MASK(rev)      (0xff << ACPHY_crsThreshold2lSub1_peakThresh_SHIFT(rev))
#define ACPHY_crsThreshold2lSub1_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2lSub1_peakDiffThresh_MASK(rev)  (0xff << ACPHY_crsThreshold2lSub1_peakDiffThresh_SHIFT(rev))

/* Register ACPHY_crsThreshold3lSub1 */
#define ACPHY_crsThreshold3lSub1(rev)                     0x2f8
#define ACPHY_crsThreshold3lSub1_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3lSub1_peakValThresh_MASK(rev)  (0xff << ACPHY_crsThreshold3lSub1_peakValThresh_SHIFT(rev))

/* Register ACPHY_crsControllSub1 */
#define ACPHY_crsControllSub1(rev)                  0x2f9
#define ACPHY_crsControllSub1_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControllSub1_muxSelect_MASK(rev)   (0x3 << ACPHY_crsControllSub1_muxSelect_SHIFT(rev))
#define ACPHY_crsControllSub1_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControllSub1_autoEnable_MASK(rev)  (0x1 << ACPHY_crsControllSub1_autoEnable_SHIFT(rev))
#define ACPHY_crsControllSub1_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControllSub1_mfEnable_MASK(rev)    (0x1 << ACPHY_crsControllSub1_mfEnable_SHIFT(rev))
#define ACPHY_crsControllSub1_totEnable_SHIFT(rev)  4
#define ACPHY_crsControllSub1_totEnable_MASK(rev)   (0x1 << ACPHY_crsControllSub1_totEnable_SHIFT(rev))
#define ACPHY_crsControllSub1_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControllSub1_mfLessAve_MASK(rev)   (0x1 << ACPHY_crsControllSub1_mfLessAve_SHIFT(rev))

/* Register ACPHY_StrWaitTime20U */
#define ACPHY_StrWaitTime20U(rev)                      0x2fe
#define ACPHY_StrWaitTime20U_strWaitTime20U_SHIFT(rev) 0
#define ACPHY_StrWaitTime20U_strWaitTime20U_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20U_strWaitTime20U_SHIFT(rev))

/* Register ACPHY_StrWaitTime20L */
#define ACPHY_StrWaitTime20L(rev)                      0x2ff
#define ACPHY_StrWaitTime20L_strWaitTime20L_SHIFT(rev) 0
#define ACPHY_StrWaitTime20L_strWaitTime20L_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20L_strWaitTime20L_SHIFT(rev))

/* Register ACPHY_StrWaitTime20USub1 */
#define ACPHY_StrWaitTime20USub1(rev)                          0x300
#define ACPHY_StrWaitTime20USub1_strWaitTime20USub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20USub1_strWaitTime20USub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20USub1_strWaitTime20USub1_SHIFT(rev))

/* Register ACPHY_StrWaitTime20LSub1 */
#define ACPHY_StrWaitTime20LSub1(rev)                          0x301
#define ACPHY_StrWaitTime20LSub1_strWaitTime20LSub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20LSub1_strWaitTime20LSub1_MASK(rev)  (0x3ff << ACPHY_StrWaitTime20LSub1_strWaitTime20LSub1_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1l */
#define ACPHY_crshighpowThreshold1l(rev)                            0x302
#define ACPHY_crshighpowThreshold1l_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1l_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1l_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1l_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1l_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1l_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2l */
#define ACPHY_crshighpowThreshold2l(rev)                             0x303
#define ACPHY_crshighpowThreshold2l_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2l_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2l_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2l_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2l_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2l_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdl */
#define ACPHY_crshighlowpowThresholdl(rev)                         0x304
#define ACPHY_crshighlowpowThresholdl_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdl_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdl_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdl_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdl_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1u */
#define ACPHY_crshighpowThreshold1u(rev)                            0x305
#define ACPHY_crshighpowThreshold1u_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1u_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1u_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1u_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1u_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1u_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2u */
#define ACPHY_crshighpowThreshold2u(rev)                             0x306
#define ACPHY_crshighpowThreshold2u_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2u_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2u_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2u_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2u_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2u_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdu */
#define ACPHY_crshighlowpowThresholdu(rev)                         0x307
#define ACPHY_crshighlowpowThresholdu_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdu_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdu_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdu_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdu_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1lSub1 */
#define ACPHY_crshighpowThreshold1lSub1(rev)                            0x308
#define ACPHY_crshighpowThreshold1lSub1_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1lSub1_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1lSub1_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1lSub1_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1lSub1_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1lSub1_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2lSub1 */
#define ACPHY_crshighpowThreshold2lSub1(rev)                             0x309
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2lSub1_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2lSub1_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2lSub1_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholdlSub1 */
#define ACPHY_crshighlowpowThresholdlSub1(rev)                         0x30a
#define ACPHY_crshighlowpowThresholdlSub1_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdlSub1_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub1_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholdlSub1_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdlSub1_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholdlSub1_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold1uSub1 */
#define ACPHY_crshighpowThreshold1uSub1(rev)                            0x30b
#define ACPHY_crshighpowThreshold1uSub1_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1uSub1_highpowpeakValThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold1uSub1_highpowpeakValThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold1uSub1_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1uSub1_highpowautoThresh2_MASK(rev)    (0xff << ACPHY_crshighpowThreshold1uSub1_highpowautoThresh2_SHIFT(rev))

/* Register ACPHY_crshighpowThreshold2uSub1 */
#define ACPHY_crshighpowThreshold2uSub1(rev)                             0x30c
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakThresh_MASK(rev)      (0xff << ACPHY_crshighpowThreshold2uSub1_highpowpeakThresh_SHIFT(rev))
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2uSub1_highpowpeakDiffThresh_MASK(rev)  (0xff << ACPHY_crshighpowThreshold2uSub1_highpowpeakDiffThresh_SHIFT(rev))

/* Register ACPHY_crshighlowpowThresholduSub1 */
#define ACPHY_crshighlowpowThresholduSub1(rev)                         0x30d
#define ACPHY_crshighlowpowThresholduSub1_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholduSub1_high2lowpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub1_high2lowpowThresh_SHIFT(rev))
#define ACPHY_crshighlowpowThresholduSub1_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholduSub1_low2highpowThresh_MASK(rev)  (0xff << ACPHY_crshighlowpowThresholduSub1_low2highpowThresh_SHIFT(rev))

/* Register ACPHY_StrStartLevelGainThresh */
#define ACPHY_StrStartLevelGainThresh(rev)                               0x30e
#define ACPHY_StrStartLevelGainThresh_strStartLevelGainThresh_SHIFT(rev) 0
#define ACPHY_StrStartLevelGainThresh_strStartLevelGainThresh_MASK(rev)  (0x1ff << ACPHY_StrStartLevelGainThresh_strStartLevelGainThresh_SHIFT(rev))

/* Register ACPHY_ClassifierCtrl2 */
#define ACPHY_ClassifierCtrl2(rev)                             0x30f
#define ACPHY_ClassifierCtrl2_prim_sel_SHIFT(rev)              14
#define ACPHY_ClassifierCtrl2_prim_sel_MASK(rev)               (0x3 << ACPHY_ClassifierCtrl2_prim_sel_SHIFT(rev))
#define ACPHY_ClassifierCtrl2_mask20S_leakDet_SHIFT(rev)       13
#define ACPHY_ClassifierCtrl2_mask20S_leakDet_MASK(rev)        (0x1 << ACPHY_ClassifierCtrl2_mask20S_leakDet_SHIFT(rev))
#define ACPHY_ClassifierCtrl2_latchCRSByp_SHIFT(rev)           12
#define ACPHY_ClassifierCtrl2_latchCRSByp_MASK(rev)            (0x1 << ACPHY_ClassifierCtrl2_latchCRSByp_SHIFT(rev))
#define ACPHY_ClassifierCtrl2_forceFrontClass_SHIFT(rev)       8
#define ACPHY_ClassifierCtrl2_forceFrontClass_MASK(rev)        (0xf << ACPHY_ClassifierCtrl2_forceFrontClass_SHIFT(rev))
#define ACPHY_ClassifierCtrl2_mask20S_leakDetThresh_SHIFT(rev) 0
#define ACPHY_ClassifierCtrl2_mask20S_leakDetThresh_MASK(rev)  (0xff << ACPHY_ClassifierCtrl2_mask20S_leakDetThresh_SHIFT(rev))

/* Register ACPHY_ClassifierCtrl3 */
#define ACPHY_ClassifierCtrl3(rev)                             0x310
#define ACPHY_ClassifierCtrl3_mask40S_leakDetThresh_SHIFT(rev) 0
#define ACPHY_ClassifierCtrl3_mask40S_leakDetThresh_MASK(rev)  (0xff << ACPHY_ClassifierCtrl3_mask40S_leakDetThresh_SHIFT(rev))
#define ACPHY_ClassifierCtrl3_mask80S_leakDetThresh_SHIFT(rev) 8
#define ACPHY_ClassifierCtrl3_mask80S_leakDetThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_ClassifierCtrl3_mask80S_leakDetThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_ClassifierCtrl5 */
#define ACPHY_ClassifierCtrl5(rev)                     0x311
#define ACPHY_ClassifierCtrl5_mask20ShiEn_SHIFT(rev)   15
#define ACPHY_ClassifierCtrl5_mask20ShiEn_MASK(rev)    (0x1 << ACPHY_ClassifierCtrl5_mask20ShiEn_SHIFT(rev))
#define ACPHY_ClassifierCtrl5_mask20SloEn_SHIFT(rev)   14
#define ACPHY_ClassifierCtrl5_mask20SloEn_MASK(rev)    (0x1 << ACPHY_ClassifierCtrl5_mask20SloEn_SHIFT(rev))
#define ACPHY_ClassifierCtrl5_mask20S_sel_SHIFT(rev)   13
#define ACPHY_ClassifierCtrl5_mask20S_sel_MASK(rev)    (0x1 << ACPHY_ClassifierCtrl5_mask20S_sel_SHIFT(rev))
#define ACPHY_ClassifierCtrl5_mask20SgainTh_SHIFT(rev) 0
#define ACPHY_ClassifierCtrl5_mask20SgainTh_MASK(rev)  (0xff << ACPHY_ClassifierCtrl5_mask20SgainTh_SHIFT(rev))

/* Register ACPHY_ClassifierCtrl6 */
#define ACPHY_ClassifierCtrl6(rev)                   0x312
#define ACPHY_ClassifierCtrl6_PrimFB_bias_SHIFT(rev) 8
#define ACPHY_ClassifierCtrl6_PrimFB_bias_MASK(rev)  (0xff << ACPHY_ClassifierCtrl6_PrimFB_bias_SHIFT(rev))
#define ACPHY_ClassifierCtrl6_logACDelta2_SHIFT(rev) 0
#define ACPHY_ClassifierCtrl6_logACDelta2_MASK(rev)  (0xff << ACPHY_ClassifierCtrl6_logACDelta2_SHIFT(rev))

/* Register ACPHY_ClassifierLogAC1 */
#define ACPHY_ClassifierLogAC1(rev)                   0x313
#define ACPHY_ClassifierLogAC1_logACDelta1_SHIFT(rev) 8
#define ACPHY_ClassifierLogAC1_logACDelta1_MASK(rev)  (0xff << ACPHY_ClassifierLogAC1_logACDelta1_SHIFT(rev))
#define ACPHY_ClassifierLogAC1_logACDelta0_SHIFT(rev) 0
#define ACPHY_ClassifierLogAC1_logACDelta0_MASK(rev)  (0xff << ACPHY_ClassifierLogAC1_logACDelta0_SHIFT(rev))

/* Register ACPHY_STRCtrl20U */
#define ACPHY_STRCtrl20U(rev)                      0x314
#define ACPHY_STRCtrl20U_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20U_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20U_stren_SHIFT(rev))
#define ACPHY_STRCtrl20U_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20U_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20U_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20U_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20U_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20U_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20U_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20U_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20L */
#define ACPHY_STRCtrl20L(rev)                      0x315
#define ACPHY_STRCtrl20L_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20L_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20L_stren_SHIFT(rev))
#define ACPHY_STRCtrl20L_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20L_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20L_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20L_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20L_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20L_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20L_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20L_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20USub1 */
#define ACPHY_STRCtrl20USub1(rev)                      0x316
#define ACPHY_STRCtrl20USub1_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20USub1_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20USub1_stren_SHIFT(rev))
#define ACPHY_STRCtrl20USub1_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20USub1_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20USub1_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20USub1_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20USub1_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub1_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20USub1_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20USub1_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20USub1_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRCtrl20LSub1 */
#define ACPHY_STRCtrl20LSub1(rev)                      0x317
#define ACPHY_STRCtrl20LSub1_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20LSub1_stren_MASK(rev)           (0x1 << ACPHY_STRCtrl20LSub1_stren_SHIFT(rev))
#define ACPHY_STRCtrl20LSub1_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20LSub1_strminmaxCount_MASK(rev)  (0x3f << ACPHY_STRCtrl20LSub1_strminmaxCount_SHIFT(rev))
#define ACPHY_STRCtrl20LSub1_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20LSub1_strMaxThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub1_strMaxThresh_SHIFT(rev))
#define ACPHY_STRCtrl20LSub1_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20LSub1_strMinThresh_MASK(rev)    (0xf << ACPHY_STRCtrl20LSub1_strMinThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshU */
#define ACPHY_STRPwrThreshU(rev)                    0x318
#define ACPHY_STRPwrThreshU_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshU_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshU_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshL */
#define ACPHY_STRPwrThreshL(rev)                    0x319
#define ACPHY_STRPwrThreshL_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshL_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshL_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshUSub1 */
#define ACPHY_STRPwrThreshUSub1(rev)                    0x31a
#define ACPHY_STRPwrThreshUSub1_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshUSub1_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshUSub1_strPwrThresh_SHIFT(rev))

/* Register ACPHY_STRPwrThreshLSub1 */
#define ACPHY_STRPwrThreshLSub1(rev)                    0x31b
#define ACPHY_STRPwrThreshLSub1_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshLSub1_strPwrThresh_MASK(rev)  (0xff << ACPHY_STRPwrThreshLSub1_strPwrThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshl */
#define ACPHY_crsacidetectThreshl(rev)                       0x31c
#define ACPHY_crsacidetectThreshl_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshl_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshl_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshu */
#define ACPHY_crsacidetectThreshu(rev)                       0x31d
#define ACPHY_crsacidetectThreshu_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshu_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshu_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshlSub1 */
#define ACPHY_crsacidetectThreshlSub1(rev)                       0x31e
#define ACPHY_crsacidetectThreshlSub1_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshlSub1_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshlSub1_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsacidetectThreshuSub1 */
#define ACPHY_crsacidetectThreshuSub1(rev)                       0x31f
#define ACPHY_crsacidetectThreshuSub1_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshuSub1_acidetectThresh_MASK(rev)  (0xffff << ACPHY_crsacidetectThreshuSub1_acidetectThresh_SHIFT(rev))

/* Register ACPHY_crsminpowerl0 */
#define ACPHY_crsminpowerl0(rev)                    0x321
#define ACPHY_crsminpowerl0_crsminpower0_SHIFT(rev) 0
#define ACPHY_crsminpowerl0_crsminpower0_MASK(rev)  (0xff << ACPHY_crsminpowerl0_crsminpower0_SHIFT(rev))
#define ACPHY_crsminpowerl0_crsminpower1_SHIFT(rev) 8
#define ACPHY_crsminpowerl0_crsminpower1_MASK(rev)  (0xff << ACPHY_crsminpowerl0_crsminpower1_SHIFT(rev))

/* Register ACPHY_crsminpowerl1 */
#define ACPHY_crsminpowerl1(rev)                    0x322
#define ACPHY_crsminpowerl1_crsminpower2_SHIFT(rev) 0
#define ACPHY_crsminpowerl1_crsminpower2_MASK(rev)  (0xff << ACPHY_crsminpowerl1_crsminpower2_SHIFT(rev))
#define ACPHY_crsminpowerl1_crsminpower3_SHIFT(rev) 8
#define ACPHY_crsminpowerl1_crsminpower3_MASK(rev)  (0xff << ACPHY_crsminpowerl1_crsminpower3_SHIFT(rev))

/* Register ACPHY_crsminpowerl2 */
#define ACPHY_crsminpowerl2(rev)                    0x323
#define ACPHY_crsminpowerl2_crsminpower4_SHIFT(rev) 0
#define ACPHY_crsminpowerl2_crsminpower4_MASK(rev)  (0xff << ACPHY_crsminpowerl2_crsminpower4_SHIFT(rev))

/* Register ACPHY_crsminpoweru0 */
#define ACPHY_crsminpoweru0(rev)                    0x324
#define ACPHY_crsminpoweru0_crsminpower0_SHIFT(rev) 0
#define ACPHY_crsminpoweru0_crsminpower0_MASK(rev)  (0xff << ACPHY_crsminpoweru0_crsminpower0_SHIFT(rev))
#define ACPHY_crsminpoweru0_crsminpower1_SHIFT(rev) 8
#define ACPHY_crsminpoweru0_crsminpower1_MASK(rev)  (0xff << ACPHY_crsminpoweru0_crsminpower1_SHIFT(rev))

/* Register ACPHY_crsminpoweru1 */
#define ACPHY_crsminpoweru1(rev)                    0x325
#define ACPHY_crsminpoweru1_crsminpower2_SHIFT(rev) 0
#define ACPHY_crsminpoweru1_crsminpower2_MASK(rev)  (0xff << ACPHY_crsminpoweru1_crsminpower2_SHIFT(rev))
#define ACPHY_crsminpoweru1_crsminpower3_SHIFT(rev) 8
#define ACPHY_crsminpoweru1_crsminpower3_MASK(rev)  (0xff << ACPHY_crsminpoweru1_crsminpower3_SHIFT(rev))

/* Register ACPHY_crsminpoweru2 */
#define ACPHY_crsminpoweru2(rev)                    0x326
#define ACPHY_crsminpoweru2_crsminpower4_SHIFT(rev) 0
#define ACPHY_crsminpoweru2_crsminpower4_MASK(rev)  (0xff << ACPHY_crsminpoweru2_crsminpower4_SHIFT(rev))

/* Register ACPHY_crsminpowerlSub10 */
#define ACPHY_crsminpowerlSub10(rev)                    0x327
#define ACPHY_crsminpowerlSub10_crsminpower0_SHIFT(rev) 0
#define ACPHY_crsminpowerlSub10_crsminpower0_MASK(rev)  (0xff << ACPHY_crsminpowerlSub10_crsminpower0_SHIFT(rev))
#define ACPHY_crsminpowerlSub10_crsminpower1_SHIFT(rev) 8
#define ACPHY_crsminpowerlSub10_crsminpower1_MASK(rev)  (0xff << ACPHY_crsminpowerlSub10_crsminpower1_SHIFT(rev))

/* Register ACPHY_crsminpowerlSub11 */
#define ACPHY_crsminpowerlSub11(rev)                    0x328
#define ACPHY_crsminpowerlSub11_crsminpower2_SHIFT(rev) 0
#define ACPHY_crsminpowerlSub11_crsminpower2_MASK(rev)  (0xff << ACPHY_crsminpowerlSub11_crsminpower2_SHIFT(rev))
#define ACPHY_crsminpowerlSub11_crsminpower3_SHIFT(rev) 8
#define ACPHY_crsminpowerlSub11_crsminpower3_MASK(rev)  (0xff << ACPHY_crsminpowerlSub11_crsminpower3_SHIFT(rev))

/* Register ACPHY_crsminpowerlSub12 */
#define ACPHY_crsminpowerlSub12(rev)                    0x329
#define ACPHY_crsminpowerlSub12_crsminpower4_SHIFT(rev) 0
#define ACPHY_crsminpowerlSub12_crsminpower4_MASK(rev)  (0xff << ACPHY_crsminpowerlSub12_crsminpower4_SHIFT(rev))

/* Register ACPHY_crsminpoweruSub10 */
#define ACPHY_crsminpoweruSub10(rev)                    0x32a
#define ACPHY_crsminpoweruSub10_crsminpower0_SHIFT(rev) 0
#define ACPHY_crsminpoweruSub10_crsminpower0_MASK(rev)  (0xff << ACPHY_crsminpoweruSub10_crsminpower0_SHIFT(rev))
#define ACPHY_crsminpoweruSub10_crsminpower1_SHIFT(rev) 8
#define ACPHY_crsminpoweruSub10_crsminpower1_MASK(rev)  (0xff << ACPHY_crsminpoweruSub10_crsminpower1_SHIFT(rev))

/* Register ACPHY_crsminpoweruSub11 */
#define ACPHY_crsminpoweruSub11(rev)                    0x32b
#define ACPHY_crsminpoweruSub11_crsminpower2_SHIFT(rev) 0
#define ACPHY_crsminpoweruSub11_crsminpower2_MASK(rev)  (0xff << ACPHY_crsminpoweruSub11_crsminpower2_SHIFT(rev))
#define ACPHY_crsminpoweruSub11_crsminpower3_SHIFT(rev) 8
#define ACPHY_crsminpoweruSub11_crsminpower3_MASK(rev)  (0xff << ACPHY_crsminpoweruSub11_crsminpower3_SHIFT(rev))

/* Register ACPHY_crsminpoweruSub12 */
#define ACPHY_crsminpoweruSub12(rev)                    0x32c
#define ACPHY_crsminpoweruSub12_crsminpower4_SHIFT(rev) 0
#define ACPHY_crsminpoweruSub12_crsminpower4_MASK(rev)  (0xff << ACPHY_crsminpoweruSub12_crsminpower4_SHIFT(rev))

/* Register ACPHY_crsmfminpowerl0 */
#define ACPHY_crsmfminpowerl0(rev)                      0x32d
#define ACPHY_crsmfminpowerl0_crsmfminpower0_SHIFT(rev) 0
#define ACPHY_crsmfminpowerl0_crsmfminpower0_MASK(rev)  (0xff << ACPHY_crsmfminpowerl0_crsmfminpower0_SHIFT(rev))
#define ACPHY_crsmfminpowerl0_crsmfminpower1_SHIFT(rev) 8
#define ACPHY_crsmfminpowerl0_crsmfminpower1_MASK(rev)  (0xff << ACPHY_crsmfminpowerl0_crsmfminpower1_SHIFT(rev))

/* Register ACPHY_crsmfminpowerl1 */
#define ACPHY_crsmfminpowerl1(rev)                      0x32e
#define ACPHY_crsmfminpowerl1_crsmfminpower2_SHIFT(rev) 0
#define ACPHY_crsmfminpowerl1_crsmfminpower2_MASK(rev)  (0xff << ACPHY_crsmfminpowerl1_crsmfminpower2_SHIFT(rev))
#define ACPHY_crsmfminpowerl1_crsmfminpower3_SHIFT(rev) 8
#define ACPHY_crsmfminpowerl1_crsmfminpower3_MASK(rev)  (0xff << ACPHY_crsmfminpowerl1_crsmfminpower3_SHIFT(rev))

/* Register ACPHY_crsmfminpowerl2 */
#define ACPHY_crsmfminpowerl2(rev)                      0x32f
#define ACPHY_crsmfminpowerl2_crsmfminpower4_SHIFT(rev) 0
#define ACPHY_crsmfminpowerl2_crsmfminpower4_MASK(rev)  (0xff << ACPHY_crsmfminpowerl2_crsmfminpower4_SHIFT(rev))

/* Register ACPHY_crsmfminpoweru0 */
#define ACPHY_crsmfminpoweru0(rev)                      0x330
#define ACPHY_crsmfminpoweru0_crsmfminpower0_SHIFT(rev) 0
#define ACPHY_crsmfminpoweru0_crsmfminpower0_MASK(rev)  (0xff << ACPHY_crsmfminpoweru0_crsmfminpower0_SHIFT(rev))
#define ACPHY_crsmfminpoweru0_crsmfminpower1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweru0_crsmfminpower1_MASK(rev)  (0xff << ACPHY_crsmfminpoweru0_crsmfminpower1_SHIFT(rev))

/* Register ACPHY_crsmfminpoweru1 */
#define ACPHY_crsmfminpoweru1(rev)                      0x331
#define ACPHY_crsmfminpoweru1_crsmfminpower2_SHIFT(rev) 0
#define ACPHY_crsmfminpoweru1_crsmfminpower2_MASK(rev)  (0xff << ACPHY_crsmfminpoweru1_crsmfminpower2_SHIFT(rev))
#define ACPHY_crsmfminpoweru1_crsmfminpower3_SHIFT(rev) 8
#define ACPHY_crsmfminpoweru1_crsmfminpower3_MASK(rev)  (0xff << ACPHY_crsmfminpoweru1_crsmfminpower3_SHIFT(rev))

/* Register ACPHY_crsmfminpoweru2 */
#define ACPHY_crsmfminpoweru2(rev)                      0x332
#define ACPHY_crsmfminpoweru2_crsmfminpower4_SHIFT(rev) 0
#define ACPHY_crsmfminpoweru2_crsmfminpower4_MASK(rev)  (0xff << ACPHY_crsmfminpoweru2_crsmfminpower4_SHIFT(rev))

/* Register ACPHY_crsmfminpowerlSub10 */
#define ACPHY_crsmfminpowerlSub10(rev)                      0x333
#define ACPHY_crsmfminpowerlSub10_crsmfminpower0_SHIFT(rev) 0
#define ACPHY_crsmfminpowerlSub10_crsmfminpower0_MASK(rev)  (0xff << ACPHY_crsmfminpowerlSub10_crsmfminpower0_SHIFT(rev))
#define ACPHY_crsmfminpowerlSub10_crsmfminpower1_SHIFT(rev) 8
#define ACPHY_crsmfminpowerlSub10_crsmfminpower1_MASK(rev)  (0xff << ACPHY_crsmfminpowerlSub10_crsmfminpower1_SHIFT(rev))

/* Register ACPHY_crsmfminpowerlSub11 */
#define ACPHY_crsmfminpowerlSub11(rev)                      0x334
#define ACPHY_crsmfminpowerlSub11_crsmfminpower2_SHIFT(rev) 0
#define ACPHY_crsmfminpowerlSub11_crsmfminpower2_MASK(rev)  (0xff << ACPHY_crsmfminpowerlSub11_crsmfminpower2_SHIFT(rev))
#define ACPHY_crsmfminpowerlSub11_crsmfminpower3_SHIFT(rev) 8
#define ACPHY_crsmfminpowerlSub11_crsmfminpower3_MASK(rev)  (0xff << ACPHY_crsmfminpowerlSub11_crsmfminpower3_SHIFT(rev))

/* Register ACPHY_crsmfminpowerlSub12 */
#define ACPHY_crsmfminpowerlSub12(rev)                      0x335
#define ACPHY_crsmfminpowerlSub12_crsmfminpower4_SHIFT(rev) 0
#define ACPHY_crsmfminpowerlSub12_crsmfminpower4_MASK(rev)  (0xff << ACPHY_crsmfminpowerlSub12_crsmfminpower4_SHIFT(rev))

/* Register ACPHY_crsmfminpoweruSub10 */
#define ACPHY_crsmfminpoweruSub10(rev)                      0x336
#define ACPHY_crsmfminpoweruSub10_crsmfminpower0_SHIFT(rev) 0
#define ACPHY_crsmfminpoweruSub10_crsmfminpower0_MASK(rev)  (0xff << ACPHY_crsmfminpoweruSub10_crsmfminpower0_SHIFT(rev))
#define ACPHY_crsmfminpoweruSub10_crsmfminpower1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweruSub10_crsmfminpower1_MASK(rev)  (0xff << ACPHY_crsmfminpoweruSub10_crsmfminpower1_SHIFT(rev))

/* Register ACPHY_crsmfminpoweruSub11 */
#define ACPHY_crsmfminpoweruSub11(rev)                      0x337
#define ACPHY_crsmfminpoweruSub11_crsmfminpower2_SHIFT(rev) 0
#define ACPHY_crsmfminpoweruSub11_crsmfminpower2_MASK(rev)  (0xff << ACPHY_crsmfminpoweruSub11_crsmfminpower2_SHIFT(rev))
#define ACPHY_crsmfminpoweruSub11_crsmfminpower3_SHIFT(rev) 8
#define ACPHY_crsmfminpoweruSub11_crsmfminpower3_MASK(rev)  (0xff << ACPHY_crsmfminpoweruSub11_crsmfminpower3_SHIFT(rev))

/* Register ACPHY_crsmfminpoweruSub12 */
#define ACPHY_crsmfminpoweruSub12(rev)                      0x338
#define ACPHY_crsmfminpoweruSub12_crsmfminpower4_SHIFT(rev) 0
#define ACPHY_crsmfminpoweruSub12_crsmfminpower4_MASK(rev)  (0xff << ACPHY_crsmfminpoweruSub12_crsmfminpower4_SHIFT(rev))

/* Register ACPHY_ed_crsEn */
#define ACPHY_ed_crsEn(rev)                        0x339
#define ACPHY_ed_crsEn_ed_crs20Usub1En2_SHIFT(rev) 11
#define ACPHY_ed_crsEn_ed_crs20Usub1En2_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Usub1En2_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Lsub1En2_SHIFT(rev) 10
#define ACPHY_ed_crsEn_ed_crs20Lsub1En2_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Lsub1En2_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20UEn2_SHIFT(rev)     9
#define ACPHY_ed_crsEn_ed_crs20UEn2_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20UEn2_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20LEn2_SHIFT(rev)     8
#define ACPHY_ed_crsEn_ed_crs20LEn2_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20LEn2_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Usub1En1_SHIFT(rev) 7
#define ACPHY_ed_crsEn_ed_crs20Usub1En1_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Usub1En1_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Lsub1En1_SHIFT(rev) 6
#define ACPHY_ed_crsEn_ed_crs20Lsub1En1_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Lsub1En1_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20UEn1_SHIFT(rev)     5
#define ACPHY_ed_crsEn_ed_crs20UEn1_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20UEn1_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20LEn1_SHIFT(rev)     4
#define ACPHY_ed_crsEn_ed_crs20LEn1_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20LEn1_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Usub1En0_SHIFT(rev) 3
#define ACPHY_ed_crsEn_ed_crs20Usub1En0_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Usub1En0_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20Lsub1En0_SHIFT(rev) 2
#define ACPHY_ed_crsEn_ed_crs20Lsub1En0_MASK(rev)  (0x1 << ACPHY_ed_crsEn_ed_crs20Lsub1En0_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20UEn0_SHIFT(rev)     1
#define ACPHY_ed_crsEn_ed_crs20UEn0_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20UEn0_SHIFT(rev))
#define ACPHY_ed_crsEn_ed_crs20LEn0_SHIFT(rev)     0
#define ACPHY_ed_crsEn_ed_crs20LEn0_MASK(rev)      (0x1 << ACPHY_ed_crsEn_ed_crs20LEn0_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh0 */
#define ACPHY_ed_crs20LAssertThresh0(rev)                              0x33a
#define ACPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LAssertThresh1 */
#define ACPHY_ed_crs20LAssertThresh1(rev)                              0x33b
#define ACPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh0 */
#define ACPHY_ed_crs20LDeassertThresh0(rev)                                0x33c
#define ACPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20LDeassertThresh1 */
#define ACPHY_ed_crs20LDeassertThresh1(rev)                                0x33d
#define ACPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh0 */
#define ACPHY_ed_crs20UAssertThresh0(rev)                              0x33e
#define ACPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UAssertThresh1 */
#define ACPHY_ed_crs20UAssertThresh1(rev)                              0x33f
#define ACPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh0 */
#define ACPHY_ed_crs20UDeassertThresh0(rev)                                0x340
#define ACPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20UDeassertThresh1 */
#define ACPHY_ed_crs20UDeassertThresh1(rev)                                0x341
#define ACPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh0 */
#define ACPHY_ed_crs20Lsub1AssertThresh0(rev)                                  0x342
#define ACPHY_ed_crs20Lsub1AssertThresh0_ed_crs20Lsub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh0_ed_crs20Lsub1AssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20Lsub1AssertThresh0_ed_crs20Lsub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1AssertThresh1 */
#define ACPHY_ed_crs20Lsub1AssertThresh1(rev)                                  0x343
#define ACPHY_ed_crs20Lsub1AssertThresh1_ed_crs20Lsub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1AssertThresh1_ed_crs20Lsub1AssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20Lsub1AssertThresh1_ed_crs20Lsub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh0 */
#define ACPHY_ed_crs20Lsub1DeassertThresh0(rev)                                0x344
#define ACPHY_ed_crs20Lsub1DeassertThresh0_ed_crs20Lsub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh0_ed_crs20Lsub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh0_ed_crs20Lsub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Lsub1DeassertThresh1 */
#define ACPHY_ed_crs20Lsub1DeassertThresh1(rev)                                0x345
#define ACPHY_ed_crs20Lsub1DeassertThresh1_ed_crs20Lsub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Lsub1DeassertThresh1_ed_crs20Lsub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Lsub1DeassertThresh1_ed_crs20Lsub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh0 */
#define ACPHY_ed_crs20Usub1AssertThresh0(rev)                                  0x346
#define ACPHY_ed_crs20Usub1AssertThresh0_ed_crs20Usub1AssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh0_ed_crs20Usub1AssertThresh0_MASK(rev)  (0xffff << ACPHY_ed_crs20Usub1AssertThresh0_ed_crs20Usub1AssertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1AssertThresh1 */
#define ACPHY_ed_crs20Usub1AssertThresh1(rev)                                  0x347
#define ACPHY_ed_crs20Usub1AssertThresh1_ed_crs20Usub1AssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1AssertThresh1_ed_crs20Usub1AssertThresh1_MASK(rev)  (0xffff << ACPHY_ed_crs20Usub1AssertThresh1_ed_crs20Usub1AssertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh0 */
#define ACPHY_ed_crs20Usub1DeassertThresh0(rev)                                0x348
#define ACPHY_ed_crs20Usub1DeassertThresh0_ed_crs20Usub1DeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh0_ed_crs20Usub1DeassertThresh0_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh0_ed_crs20Usub1DeassertThresh0_SHIFT(rev))

/* Register ACPHY_ed_crs20Usub1DeassertThresh1 */
#define ACPHY_ed_crs20Usub1DeassertThresh1(rev)                                0x349
#define ACPHY_ed_crs20Usub1DeassertThresh1_ed_crs20Usub1DeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crs20Usub1DeassertThresh1_ed_crs20Usub1DeassertThresh1_MASK(rev) (0xffff << ACPHY_ed_crs20Usub1DeassertThresh1_ed_crs20Usub1DeassertThresh1_SHIFT(rev))

/* Register ACPHY_ed_crs */
#define ACPHY_ed_crs(rev)                 0x34a
#define ACPHY_ed_crs_ed20_crs2_SHIFT(rev) 8
#define ACPHY_ed_crs_ed20_crs2_MASK(rev)  (0xf << ACPHY_ed_crs_ed20_crs2_SHIFT(rev))
#define ACPHY_ed_crs_ed20_crs1_SHIFT(rev) 4
#define ACPHY_ed_crs_ed20_crs1_MASK(rev)  (0xf << ACPHY_ed_crs_ed20_crs1_SHIFT(rev))
#define ACPHY_ed_crs_ed20_crs0_SHIFT(rev) 0
#define ACPHY_ed_crs_ed20_crs0_MASK(rev)  (0xf << ACPHY_ed_crs_ed20_crs0_SHIFT(rev))

/* Register ACPHY_bphyaciThresh0 */
#define ACPHY_bphyaciThresh0(rev)                      0x34d
#define ACPHY_bphyaciThresh0_bphyaciThresh0_SHIFT(rev) 0
#define ACPHY_bphyaciThresh0_bphyaciThresh0_MASK(rev)  (0x1fff << ACPHY_bphyaciThresh0_bphyaciThresh0_SHIFT(rev))

/* Register ACPHY_bphyaciThresh1 */
#define ACPHY_bphyaciThresh1(rev)                      0x34e
#define ACPHY_bphyaciThresh1_bphyaciThresh1_SHIFT(rev) 0
#define ACPHY_bphyaciThresh1_bphyaciThresh1_MASK(rev)  (0x1fff << ACPHY_bphyaciThresh1_bphyaciThresh1_SHIFT(rev))

/* Register ACPHY_bphyaciThresh2 */
#define ACPHY_bphyaciThresh2(rev)                      0x34f
#define ACPHY_bphyaciThresh2_bphyaciThresh2_SHIFT(rev) 0
#define ACPHY_bphyaciThresh2_bphyaciThresh2_MASK(rev)  (0x1fff << ACPHY_bphyaciThresh2_bphyaciThresh2_SHIFT(rev))

/* Register ACPHY_bphyaciThresh3 */
#define ACPHY_bphyaciThresh3(rev)                      0x350
#define ACPHY_bphyaciThresh3_bphyaciThresh3_SHIFT(rev) 0
#define ACPHY_bphyaciThresh3_bphyaciThresh3_MASK(rev)  (0x1fff << ACPHY_bphyaciThresh3_bphyaciThresh3_SHIFT(rev))

/* Register ACPHY_bphyaciPwrThresh0 */
#define ACPHY_bphyaciPwrThresh0(rev)                         0x351
#define ACPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_SHIFT(rev) 0
#define ACPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_MASK(rev)  (0x1fff << ACPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_SHIFT(rev))

/* Register ACPHY_bphyaciPwrThresh1 */
#define ACPHY_bphyaciPwrThresh1(rev)                         0x352
#define ACPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_SHIFT(rev) 0
#define ACPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_MASK(rev)  (0x1fff << ACPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_SHIFT(rev))

/* Register ACPHY_bphyaciPwrThresh2 */
#define ACPHY_bphyaciPwrThresh2(rev)                         0x353
#define ACPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_SHIFT(rev) 0
#define ACPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_MASK(rev)  (0x1fff << ACPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_SHIFT(rev))

/* Register ACPHY_CRSidleTimeCrsOnCountLo */
#define ACPHY_CRSidleTimeCrsOnCountLo(rev)                            0x354
#define ACPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_SHIFT(rev) 0
#define ACPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_MASK(rev)  (0xffff << ACPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_SHIFT(rev))

/* Register ACPHY_CRSidleTimeCrsOnCountHi */
#define ACPHY_CRSidleTimeCrsOnCountHi(rev)                            0x355
#define ACPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_SHIFT(rev) 0
#define ACPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_MASK(rev)  (0xffff << ACPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_SHIFT(rev))

/* Register ACPHY_CRSidleTimeMeasTimeCountLo */
#define ACPHY_CRSidleTimeMeasTimeCountLo(rev)                               0x356
#define ACPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_SHIFT(rev) 0
#define ACPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_MASK(rev)  (0xffff << ACPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_SHIFT(rev))

/* Register ACPHY_CRSidleTimeMeasTimeCountHi */
#define ACPHY_CRSidleTimeMeasTimeCountHi(rev)                               0x357
#define ACPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_SHIFT(rev) 0
#define ACPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_MASK(rev)  (0xffff << ACPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_SHIFT(rev))

/* Register ACPHY_drop20sCtrl1 */
#define ACPHY_drop20sCtrl1(rev)                        0x358
#define ACPHY_drop20sCtrl1_drop20sLegByp_SHIFT(rev)    15
#define ACPHY_drop20sCtrl1_drop20sLegByp_MASK(rev)     (0x1 << ACPHY_drop20sCtrl1_drop20sLegByp_SHIFT(rev))
#define ACPHY_drop20sCtrl1_drop20sNonLegByp_SHIFT(rev) 14
#define ACPHY_drop20sCtrl1_drop20sNonLegByp_MASK(rev)  (0x1 << ACPHY_drop20sCtrl1_drop20sNonLegByp_SHIFT(rev))
#define ACPHY_drop20sCtrl1_drop20SpwrTh_SHIFT(rev)     0
#define ACPHY_drop20sCtrl1_drop20SpwrTh_MASK(rev)      (0xff << ACPHY_drop20sCtrl1_drop20SpwrTh_SHIFT(rev))

/* Register ACPHY_drop20sCtrl2 */
#define ACPHY_drop20sCtrl2(rev)                       0x359
#define ACPHY_drop20sCtrl2_phycrs20SpwrTh_SHIFT(rev)  0
#define ACPHY_drop20sCtrl2_phycrs20SpwrTh_MASK(rev)   (0xfff << ACPHY_drop20sCtrl2_phycrs20SpwrTh_SHIFT(rev))
#define ACPHY_drop20sCtrl2_count20SMaskNEn_SHIFT(rev) 15
#define ACPHY_drop20sCtrl2_count20SMaskNEn_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_drop20sCtrl2_count20SMaskNEn_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_drop20sCtrl2_count20SMaskNEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_drop20sCtrl2_count20SMaskN_SHIFT(rev)   12
#define ACPHY_drop20sCtrl2_count20SMaskN_MASK(rev)    (ACREV_GE(rev,18) ? (0x7 << ACPHY_drop20sCtrl2_count20SMaskN_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_drop20sCtrl2_count20SMaskN_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_drop20sCtrl3 */
#define ACPHY_drop20sCtrl3(rev)                               0x35a
#define ACPHY_drop20sCtrl3_phycrs40SpwrTh_SHIFT(rev)          0
#define ACPHY_drop20sCtrl3_phycrs40SpwrTh_MASK(rev)           (0xfff << ACPHY_drop20sCtrl3_phycrs40SpwrTh_SHIFT(rev))
#define ACPHY_drop20sCtrl3_count20Sclear_SHIFT(rev)           15
#define ACPHY_drop20sCtrl3_count20Sclear_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_drop20sCtrl3_count20Sclear_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_drop20sCtrl3_count20Sclear_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_drop20sCtrl3_count20Sclear_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_drop20sCtrl3_count20SReloadDis_SHIFT(rev)       14
#define ACPHY_drop20sCtrl3_count20SReloadDis_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_drop20sCtrl3_count20SReloadDis_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_drop20sCtrl3_count20SReloadDis_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_drop20sCtrl3_count20SReloadDis_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_drop20sCtrl3_count20SReloadSigErrChk_SHIFT(rev) 13
#define ACPHY_drop20sCtrl3_count20SReloadSigErrChk_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_drop20sCtrl3_count20SReloadSigErrChk_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_drop20sCtrl3_count20SInitValSignChk_SHIFT(rev)  12
#define ACPHY_drop20sCtrl3_count20SInitValSignChk_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_drop20sCtrl3_count20SInitValSignChk_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_PhaseTrackOffset */
#define ACPHY_PhaseTrackOffset(rev)                      0x370
#define ACPHY_PhaseTrackOffset_mScale_SHIFT(rev)         0
#define ACPHY_PhaseTrackOffset_mScale_MASK(rev)          (0xf << ACPHY_PhaseTrackOffset_mScale_SHIFT(rev))
#define ACPHY_PhaseTrackOffset_cpeScaleEnbl_SHIFT(rev)   14
#define ACPHY_PhaseTrackOffset_cpeScaleEnbl_MASK(rev)    (0x1 << ACPHY_PhaseTrackOffset_cpeScaleEnbl_SHIFT(rev))
#define ACPHY_PhaseTrackOffset_txpncorrelated_SHIFT(rev) 15
#define ACPHY_PhaseTrackOffset_txpncorrelated_MASK(rev)  (0x1 << ACPHY_PhaseTrackOffset_txpncorrelated_SHIFT(rev))

/* Register ACPHY_BW1a */
#define ACPHY_BW1a(rev)              0x371
#define ACPHY_BW1a_highBW_SHIFT(rev) 0
#define ACPHY_BW1a_highBW_MASK(rev)  (0x1fff << ACPHY_BW1a_highBW_SHIFT(rev))

/* Register ACPHY_BW2 */
#define ACPHY_BW2(rev)             0x372
#define ACPHY_BW2_midBW_SHIFT(rev) 0
#define ACPHY_BW2_midBW_MASK(rev)  (0x1fff << ACPHY_BW2_midBW_SHIFT(rev))

/* Register ACPHY_BW3 */
#define ACPHY_BW3(rev)             0x373
#define ACPHY_BW3_lowBW_SHIFT(rev) 0
#define ACPHY_BW3_lowBW_MASK(rev)  (0x1fff << ACPHY_BW3_lowBW_SHIFT(rev))

/* Register ACPHY_BW4 */
#define ACPHY_BW4(rev)                 0x374
#define ACPHY_BW4_highScale_SHIFT(rev) 0
#define ACPHY_BW4_highScale_MASK(rev)  (0x1fff << ACPHY_BW4_highScale_SHIFT(rev))

/* Register ACPHY_BW5 */
#define ACPHY_BW5(rev)                0x375
#define ACPHY_BW5_midScale_SHIFT(rev) 0
#define ACPHY_BW5_midScale_MASK(rev)  (0xfff << ACPHY_BW5_midScale_SHIFT(rev))

/* Register ACPHY_BW6 */
#define ACPHY_BW6(rev)                0x376
#define ACPHY_BW6_lowScale_SHIFT(rev) 0
#define ACPHY_BW6_lowScale_MASK(rev)  (0x1fff << ACPHY_BW6_lowScale_SHIFT(rev))

/* Register ACPHY_iqloCalCmd */
#define ACPHY_iqloCalCmd(rev)                           0x380
#define ACPHY_iqloCalCmd_iqloCalCmd_SHIFT(rev)          15
#define ACPHY_iqloCalCmd_iqloCalCmd_MASK(rev)           (0x1 << ACPHY_iqloCalCmd_iqloCalCmd_SHIFT(rev))
#define ACPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT(rev)       14
#define ACPHY_iqloCalCmd_iqloCalDFTCmd_MASK(rev)        (0x1 << ACPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT(rev))
#define ACPHY_iqloCalCmd_core2cal_SHIFT(rev)            12
#define ACPHY_iqloCalCmd_core2cal_MASK(rev)             (0x3 << ACPHY_iqloCalCmd_core2cal_SHIFT(rev))
#define ACPHY_iqloCalCmd_cal_type_SHIFT(rev)            8
#define ACPHY_iqloCalCmd_cal_type_MASK(rev)             (0xf << ACPHY_iqloCalCmd_cal_type_SHIFT(rev))
#define ACPHY_iqloCalCmd_stepsize_start_log2_SHIFT(rev) 4
#define ACPHY_iqloCalCmd_stepsize_start_log2_MASK(rev)  (0xf << ACPHY_iqloCalCmd_stepsize_start_log2_SHIFT(rev))
#define ACPHY_iqloCalCmd_num_of_level_SHIFT(rev)        0
#define ACPHY_iqloCalCmd_num_of_level_MASK(rev)         (0xf << ACPHY_iqloCalCmd_num_of_level_SHIFT(rev))

/* Register ACPHY_iqloCalCmdNnum */
#define ACPHY_iqloCalCmdNnum(rev)                            0x381
#define ACPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT(rev) 12
#define ACPHY_iqloCalCmdNnum_N_settle_search_log2_MASK(rev)  (0xf << ACPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT(rev))
#define ACPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT(rev)   8
#define ACPHY_iqloCalCmdNnum_N_meas_search_log2_MASK(rev)    (0xf << ACPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT(rev))
#define ACPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT(rev)   4
#define ACPHY_iqloCalCmdNnum_N_settle_gctl_log2_MASK(rev)    (0xf << ACPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT(rev))
#define ACPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT(rev)     0
#define ACPHY_iqloCalCmdNnum_N_meas_gctl_log2_MASK(rev)      (0xf << ACPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT(rev))

/* Register ACPHY_iqloCalCmdGctl */
#define ACPHY_iqloCalCmdGctl(rev)                        0x382
#define ACPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT(rev)      15
#define ACPHY_iqloCalCmdGctl_iqlo_cal_en_MASK(rev)       (0x1 << ACPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT(rev))
#define ACPHY_iqloCalCmdGctl_index_gctl_start_SHIFT(rev) 8
#define ACPHY_iqloCalCmdGctl_index_gctl_start_MASK(rev)  (0x1f << ACPHY_iqloCalCmdGctl_index_gctl_start_SHIFT(rev))
#define ACPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT(rev)   0
#define ACPHY_iqloCalCmdGctl_gctl_LADlen_d2_MASK(rev)    (0xf << ACPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT(rev))

/* Register ACPHY_iqloCalgtlthres */
#define ACPHY_iqloCalgtlthres(rev)                         0x383
#define ACPHY_iqloCalgtlthres_gctl_threshold_d2_SHIFT(rev) 0
#define ACPHY_iqloCalgtlthres_gctl_threshold_d2_MASK(rev)  (0xff << ACPHY_iqloCalgtlthres_gctl_threshold_d2_SHIFT(rev))

/* Register ACPHY_BphyControl1 */
#define ACPHY_BphyControl1(rev)                         0x390
#define ACPHY_BphyControl1_adccompCtrl_SHIFT(rev)       0
#define ACPHY_BphyControl1_adccompCtrl_MASK(rev)        (0x1 << ACPHY_BphyControl1_adccompCtrl_SHIFT(rev))
#define ACPHY_BphyControl1_flipiq_adccompout_SHIFT(rev) 1
#define ACPHY_BphyControl1_flipiq_adccompout_MASK(rev)  (0x1 << ACPHY_BphyControl1_flipiq_adccompout_SHIFT(rev))
#define ACPHY_BphyControl1_framedelay_SHIFT(rev)        2
#define ACPHY_BphyControl1_framedelay_MASK(rev)         (0x3ff << ACPHY_BphyControl1_framedelay_SHIFT(rev))
#define ACPHY_BphyControl1_cck_active_5G_SHIFT(rev)     12
#define ACPHY_BphyControl1_cck_active_5G_MASK(rev)      (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_BphyControl1_cck_active_5G_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_BphyControl1_cck_active_5G_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_BphyControl2 */
#define ACPHY_BphyControl2(rev)                0x391
#define ACPHY_BphyControl2_macdelay_SHIFT(rev) 5
#define ACPHY_BphyControl2_macdelay_MASK(rev)  (0x3ff << ACPHY_BphyControl2_macdelay_SHIFT(rev))

/* Register ACPHY_gpioLoOutEn */
#define ACPHY_gpioLoOutEn(rev)                   0x392
#define ACPHY_gpioLoOutEn_gpioLoOutEn_SHIFT(rev) 0
#define ACPHY_gpioLoOutEn_gpioLoOutEn_MASK(rev)  (0xffff << ACPHY_gpioLoOutEn_gpioLoOutEn_SHIFT(rev))

/* Register ACPHY_gpioHiOutEn */
#define ACPHY_gpioHiOutEn(rev)                   0x393
#define ACPHY_gpioHiOutEn_gpioHiOutEn_SHIFT(rev) 0
#define ACPHY_gpioHiOutEn_gpioHiOutEn_MASK(rev)  (0xffff << ACPHY_gpioHiOutEn_gpioHiOutEn_SHIFT(rev))

/* Register ACPHY_gpioSel */
#define ACPHY_gpioSel(rev)               0x394
#define ACPHY_gpioSel_gpioSel_SHIFT(rev) 0
#define ACPHY_gpioSel_gpioSel_MASK(rev)  (0x1fff << ACPHY_gpioSel_gpioSel_SHIFT(rev))

/* Register ACPHY_gpioClkControl */
#define ACPHY_gpioClkControl(rev)                    0x395
#define ACPHY_gpioClkControl_gpioClkSel_SHIFT(rev)   0
#define ACPHY_gpioClkControl_gpioClkSel_MASK(rev)    (0x1 << ACPHY_gpioClkControl_gpioClkSel_SHIFT(rev))
#define ACPHY_gpioClkControl_gpioClkOutEn_SHIFT(rev) 1
#define ACPHY_gpioClkControl_gpioClkOutEn_MASK(rev)  (0x1 << ACPHY_gpioClkControl_gpioClkOutEn_SHIFT(rev))

/* Register ACPHY_BphyControl5 */
#define ACPHY_BphyControl5(rev)                          0x396
#define ACPHY_BphyControl5_bphyCrsCntLngValue_SHIFT(rev) 0
#define ACPHY_BphyControl5_bphyCrsCntLngValue_MASK(rev)  (0xff << ACPHY_BphyControl5_bphyCrsCntLngValue_SHIFT(rev))
#define ACPHY_BphyControl5_bphyCrsCntShtValue_SHIFT(rev) 8
#define ACPHY_BphyControl5_bphyCrsCntShtValue_MASK(rev)  (0xff << ACPHY_BphyControl5_bphyCrsCntShtValue_SHIFT(rev))

/* Register ACPHY_BphyControl3 */
#define ACPHY_BphyControl3(rev)                            0x397
#define ACPHY_BphyControl3_bphyScale20MHz_SHIFT(rev)       0
#define ACPHY_BphyControl3_bphyScale20MHz_MASK(rev)        (0xff << ACPHY_BphyControl3_bphyScale20MHz_SHIFT(rev))
#define ACPHY_BphyControl3_bphyFrmStartCntValue_SHIFT(rev) 8
#define ACPHY_BphyControl3_bphyFrmStartCntValue_MASK(rev)  (0xff << ACPHY_BphyControl3_bphyFrmStartCntValue_SHIFT(rev))

/* Register ACPHY_BphyControl4 */
#define ACPHY_BphyControl4(rev)                           0x398
#define ACPHY_BphyControl4_bphyFrmTailCntValue_SHIFT(rev) 0
#define ACPHY_BphyControl4_bphyFrmTailCntValue_MASK(rev)  (0x3ff << ACPHY_BphyControl4_bphyFrmTailCntValue_SHIFT(rev))

/* Register ACPHY_BphyControl6 */
#define ACPHY_BphyControl6(rev)                      0x399
#define ACPHY_BphyControl6_bphyScale40Dup_SHIFT(rev) 0
#define ACPHY_BphyControl6_bphyScale40Dup_MASK(rev)  (0xff << ACPHY_BphyControl6_bphyScale40Dup_SHIFT(rev))

/* Register ACPHY_BphyControl7 */
#define ACPHY_BphyControl7(rev)                         0x39a
#define ACPHY_BphyControl7_bphyTxCrsExtLong_SHIFT(rev)  0
#define ACPHY_BphyControl7_bphyTxCrsExtLong_MASK(rev)   (0xff << ACPHY_BphyControl7_bphyTxCrsExtLong_SHIFT(rev))
#define ACPHY_BphyControl7_bphyTxCrsExtShort_SHIFT(rev) 8
#define ACPHY_BphyControl7_bphyTxCrsExtShort_MASK(rev)  (0xff << ACPHY_BphyControl7_bphyTxCrsExtShort_SHIFT(rev))

/* Register ACPHY_gpioSel_ocl */
#define ACPHY_gpioSel_ocl(rev)                   (ACREV_GE(rev,14) ? 0x39b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x39b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x39b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x39b))))))
#define ACPHY_gpioSel_ocl_gpioSel_ocl_SHIFT(rev) 0
#define ACPHY_gpioSel_ocl_gpioSel_ocl_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_gpioSel_ocl_gpioSel_ocl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_gpioSel_ocl_gpioSel_ocl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_gpioSel_ocl_gpioSel_ocl_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_gpioSel_ocl_gpioSel_ocl_SHIFT(rev))))))))

/* Register ACPHY_gpioSel_core */
#define ACPHY_gpioSel_core(rev)                    0x39c
#define ACPHY_gpioSel_core_gpioSel_core_SHIFT(rev) 0
#define ACPHY_gpioSel_core_gpioSel_core_MASK(rev)  (0x3 << ACPHY_gpioSel_core_gpioSel_core_SHIFT(rev))

/* Register ACPHY_bphyBBConfig */
#define ACPHY_bphyBBConfig(rev)                     0x3a1
#define ACPHY_bphyBBConfig_SleepControl_SHIFT(rev)  3
#define ACPHY_bphyBBConfig_SleepControl_MASK(rev)   (0x7 << ACPHY_bphyBBConfig_SleepControl_SHIFT(rev))
#define ACPHY_bphyBBConfig_PassBadFrames_SHIFT(rev) 6
#define ACPHY_bphyBBConfig_PassBadFrames_MASK(rev)  (0x1 << ACPHY_bphyBBConfig_PassBadFrames_SHIFT(rev))
#define ACPHY_bphyBBConfig_AntDiv_SHIFT(rev)        7
#define ACPHY_bphyBBConfig_AntDiv_MASK(rev)         (0x3 << ACPHY_bphyBBConfig_AntDiv_SHIFT(rev))
#define ACPHY_bphyBBConfig_SFDFree_SHIFT(rev)       9
#define ACPHY_bphyBBConfig_SFDFree_MASK(rev)        (0x1 << ACPHY_bphyBBConfig_SFDFree_SHIFT(rev))
#define ACPHY_bphyBBConfig_Darwin_SHIFT(rev)        12
#define ACPHY_bphyBBConfig_Darwin_MASK(rev)         (0x1 << ACPHY_bphyBBConfig_Darwin_SHIFT(rev))
#define ACPHY_bphyBBConfig_UseMtxParity_SHIFT(rev)  13
#define ACPHY_bphyBBConfig_UseMtxParity_MASK(rev)   (0x1 << ACPHY_bphyBBConfig_UseMtxParity_SHIFT(rev))
#define ACPHY_bphyBBConfig_resetCCA_SHIFT(rev)      14
#define ACPHY_bphyBBConfig_resetCCA_MASK(rev)       (0x1 << ACPHY_bphyBBConfig_resetCCA_SHIFT(rev))
#define ACPHY_bphyBBConfig_MacResetRX_SHIFT(rev)    15
#define ACPHY_bphyBBConfig_MacResetRX_MASK(rev)     (0x1 << ACPHY_bphyBBConfig_MacResetRX_SHIFT(rev))

/* Register ACPHY_bphyRxStatus0 */
#define ACPHY_bphyRxStatus0(rev)                 0x3a2
#define ACPHY_bphyRxStatus0_rxstatus0_SHIFT(rev) 0
#define ACPHY_bphyRxStatus0_rxstatus0_MASK(rev)  (0xffff << ACPHY_bphyRxStatus0_rxstatus0_SHIFT(rev))

/* Register ACPHY_bphyRxStatus1 */
#define ACPHY_bphyRxStatus1(rev)                 0x3a3
#define ACPHY_bphyRxStatus1_rxstatus1_SHIFT(rev) 0
#define ACPHY_bphyRxStatus1_rxstatus1_MASK(rev)  (0xffff << ACPHY_bphyRxStatus1_rxstatus1_SHIFT(rev))

/* Register ACPHY_bphyRxStatus2 */
#define ACPHY_bphyRxStatus2(rev)                 0x3a4
#define ACPHY_bphyRxStatus2_rxstatus2_SHIFT(rev) 0
#define ACPHY_bphyRxStatus2_rxstatus2_MASK(rev)  (0xffff << ACPHY_bphyRxStatus2_rxstatus2_SHIFT(rev))

/* Register ACPHY_bphyRxStatus3 */
#define ACPHY_bphyRxStatus3(rev)                 0x3a5
#define ACPHY_bphyRxStatus3_rxstatus3_SHIFT(rev) 0
#define ACPHY_bphyRxStatus3_rxstatus3_MASK(rev)  (0xffff << ACPHY_bphyRxStatus3_rxstatus3_SHIFT(rev))

/* Register ACPHY_bphyCrsThresh */
#define ACPHY_bphyCrsThresh(rev)                 0x3a6
#define ACPHY_bphyCrsThresh_EnergyOff_SHIFT(rev) 0
#define ACPHY_bphyCrsThresh_EnergyOff_MASK(rev)  (0xff << ACPHY_bphyCrsThresh_EnergyOff_SHIFT(rev))
#define ACPHY_bphyCrsThresh_EnergyOn_SHIFT(rev)  8
#define ACPHY_bphyCrsThresh_EnergyOn_MASK(rev)   (0xff << ACPHY_bphyCrsThresh_EnergyOn_SHIFT(rev))

/* Register ACPHY_bphyTxError */
#define ACPHY_bphyTxError(rev)                                0x3a7
#define ACPHY_bphyTxError_pbccSelected_SHIFT(rev)             0
#define ACPHY_bphyTxError_pbccSelected_MASK(rev)              (0x1 << ACPHY_bphyTxError_pbccSelected_SHIFT(rev))
#define ACPHY_bphyTxError_bphyInvalidHdrType_SHIFT(rev)       1
#define ACPHY_bphyTxError_bphyInvalidHdrType_MASK(rev)        (0x1 << ACPHY_bphyTxError_bphyInvalidHdrType_SHIFT(rev))
#define ACPHY_bphyTxError_bphyInvalidRate_SHIFT(rev)          2
#define ACPHY_bphyTxError_bphyInvalidRate_MASK(rev)           (0x1 << ACPHY_bphyTxError_bphyInvalidRate_SHIFT(rev))
#define ACPHY_bphyTxError_bphyLengthMismatch_Long_SHIFT(rev)  3
#define ACPHY_bphyTxError_bphyLengthMismatch_Long_MASK(rev)   (0x1 << ACPHY_bphyTxError_bphyLengthMismatch_Long_SHIFT(rev))
#define ACPHY_bphyTxError_bphyLengthMismatch_Short_SHIFT(rev) 4
#define ACPHY_bphyTxError_bphyLengthMismatch_Short_MASK(rev)  (0x1 << ACPHY_bphyTxError_bphyLengthMismatch_Short_SHIFT(rev))
#define ACPHY_bphyTxError_bphysend_frame_err_SHIFT(rev)       5
#define ACPHY_bphyTxError_bphysend_frame_err_MASK(rev)        (0x1 << ACPHY_bphyTxError_bphysend_frame_err_SHIFT(rev))

/* Register ACPHY_bphyChannel */
#define ACPHY_bphyChannel(rev)               0x3a8
#define ACPHY_bphyChannel_channel_SHIFT(rev) 0
#define ACPHY_bphyChannel_channel_MASK(rev)  (0xff << ACPHY_bphyChannel_channel_SHIFT(rev))
#define ACPHY_bphyChannel_vcolock_SHIFT(rev) 15
#define ACPHY_bphyChannel_vcolock_MASK(rev)  (0x1 << ACPHY_bphyChannel_vcolock_SHIFT(rev))

/* Register ACPHY_bphyTest */
#define ACPHY_bphyTest(rev)                       0x3a9
#define ACPHY_bphyTest_testMode_SHIFT(rev)        0
#define ACPHY_bphyTest_testMode_MASK(rev)         (0x7f << ACPHY_bphyTest_testMode_SHIFT(rev))
#define ACPHY_bphyTest_loopback_SHIFT(rev)        7
#define ACPHY_bphyTest_loopback_MASK(rev)         (0x1 << ACPHY_bphyTest_loopback_SHIFT(rev))
#define ACPHY_bphyTest_dccomp_SHIFT(rev)          8
#define ACPHY_bphyTest_dccomp_MASK(rev)           (0x1 << ACPHY_bphyTest_dccomp_SHIFT(rev))
#define ACPHY_bphyTest_TestCarrSup_SHIFT(rev)     9
#define ACPHY_bphyTest_TestCarrSup_MASK(rev)      (0x1 << ACPHY_bphyTest_TestCarrSup_SHIFT(rev))
#define ACPHY_bphyTest_TestUnscram_SHIFT(rev)     10
#define ACPHY_bphyTest_TestUnscram_MASK(rev)      (0x1 << ACPHY_bphyTest_TestUnscram_SHIFT(rev))
#define ACPHY_bphyTest_FiltSel2_SHIFT(rev)        11
#define ACPHY_bphyTest_FiltSel2_MASK(rev)         (0x1 << ACPHY_bphyTest_FiltSel2_SHIFT(rev))
#define ACPHY_bphyTest_SwapIQ_SHIFT(rev)          14
#define ACPHY_bphyTest_SwapIQ_MASK(rev)           (0x1 << ACPHY_bphyTest_SwapIQ_SHIFT(rev))
#define ACPHY_bphyTest_FiltSel3_SHIFT(rev)        12
#define ACPHY_bphyTest_FiltSel3_MASK(rev)         (ACREV_GE(rev,7) ? (0x1 << ACPHY_bphyTest_FiltSel3_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_bphyTest_bphyTxfiltTrunc_SHIFT(rev) 15
#define ACPHY_bphyTest_bphyTxfiltTrunc_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_bphyTest_bphyTxfiltTrunc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_bphyTest_bphyTxfiltTrunc_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_bphyTest_FiltSel2_80_SHIFT(rev)     13
#define ACPHY_bphyTest_FiltSel2_80_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_bphyTest_FiltSel2_80_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_PARampTxTimeout */
#define ACPHY_PARampTxTimeout(rev)                    0x3aa
#define ACPHY_PARampTxTimeout_PADownTime_SHIFT(rev)   0
#define ACPHY_PARampTxTimeout_PADownTime_MASK(rev)    (0xff << ACPHY_PARampTxTimeout_PADownTime_SHIFT(rev))
#define ACPHY_PARampTxTimeout_TxPuDownTime_SHIFT(rev) 8
#define ACPHY_PARampTxTimeout_TxPuDownTime_MASK(rev)  (0xff << ACPHY_PARampTxTimeout_TxPuDownTime_SHIFT(rev))

/* Register ACPHY_RFSynthDCTimer */
#define ACPHY_RFSynthDCTimer(rev)               0x3ab
#define ACPHY_RFSynthDCTimer_timeout_SHIFT(rev) 0
#define ACPHY_RFSynthDCTimer_timeout_MASK(rev)  (0xffff << ACPHY_RFSynthDCTimer_timeout_SHIFT(rev))

/* Register ACPHY_PARampTxTimein */
#define ACPHY_PARampTxTimein(rev)                  0x3ac
#define ACPHY_PARampTxTimein_PAUpTime_SHIFT(rev)   0
#define ACPHY_PARampTxTimein_PAUpTime_MASK(rev)    (0xff << ACPHY_PARampTxTimein_PAUpTime_SHIFT(rev))
#define ACPHY_PARampTxTimein_TxPuUpTime_SHIFT(rev) 8
#define ACPHY_PARampTxTimein_TxPuUpTime_MASK(rev)  (0xff << ACPHY_PARampTxTimein_TxPuUpTime_SHIFT(rev))

/* Register ACPHY_RxFiltTimein */
#define ACPHY_RxFiltTimein(rev)                    0x3ad
#define ACPHY_RxFiltTimein_FilterUpTime_SHIFT(rev) 0
#define ACPHY_RxFiltTimein_FilterUpTime_MASK(rev)  (0xff << ACPHY_RxFiltTimein_FilterUpTime_SHIFT(rev))
#define ACPHY_RxFiltTimein_RxPuUpTime_SHIFT(rev)   8
#define ACPHY_RxFiltTimein_RxPuUpTime_MASK(rev)    (0xff << ACPHY_RxFiltTimein_RxPuUpTime_SHIFT(rev))

/* Register ACPHY_RSSIThreshold */
#define ACPHY_RSSIThreshold(rev)             0x3ae
#define ACPHY_RSSIThreshold_SatLo_SHIFT(rev) 0
#define ACPHY_RSSIThreshold_SatLo_MASK(rev)  (0xff << ACPHY_RSSIThreshold_SatLo_SHIFT(rev))
#define ACPHY_RSSIThreshold_SatHi_SHIFT(rev) 8
#define ACPHY_RSSIThreshold_SatHi_MASK(rev)  (0xff << ACPHY_RSSIThreshold_SatHi_SHIFT(rev))

/* Register ACPHY_IQThresholdHH */
#define ACPHY_IQThresholdHH(rev)                0x3af
#define ACPHY_IQThresholdHH_ThreshHH_SHIFT(rev) 0
#define ACPHY_IQThresholdHH_ThreshHH_MASK(rev)  (0xffff << ACPHY_IQThresholdHH_ThreshHH_SHIFT(rev))

/* Register ACPHY_IQThresholdH */
#define ACPHY_IQThresholdH(rev)               0x3b0
#define ACPHY_IQThresholdH_ThreshH_SHIFT(rev) 0
#define ACPHY_IQThresholdH_ThreshH_MASK(rev)  (0xffff << ACPHY_IQThresholdH_ThreshH_SHIFT(rev))

/* Register ACPHY_IQThresholdL */
#define ACPHY_IQThresholdL(rev)               0x3b1
#define ACPHY_IQThresholdL_ThreshL_SHIFT(rev) 0
#define ACPHY_IQThresholdL_ThreshL_MASK(rev)  (0xffff << ACPHY_IQThresholdL_ThreshL_SHIFT(rev))

/* Register ACPHY_IQThresholdLL */
#define ACPHY_IQThresholdLL(rev)                0x3b2
#define ACPHY_IQThresholdLL_ThreshLL_SHIFT(rev) 0
#define ACPHY_IQThresholdLL_ThreshLL_MASK(rev)  (0xffff << ACPHY_IQThresholdLL_ThreshLL_SHIFT(rev))

/* Register ACPHY_AgcGain */
#define ACPHY_AgcGain(rev)                          0x3b3
#define ACPHY_AgcGain_gain_SHIFT(rev)               0
#define ACPHY_AgcGain_gain_MASK(rev)                (0x1f << ACPHY_AgcGain_gain_SHIFT(rev))
#define ACPHY_AgcGain_claim_cnt_SHIFT(rev)          5
#define ACPHY_AgcGain_claim_cnt_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_AgcGain_claim_cnt_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AgcGain_barker_rst_dly_cnt_SHIFT(rev) 10
#define ACPHY_AgcGain_barker_rst_dly_cnt_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_AgcGain_barker_rst_dly_cnt_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_LNAGainRange */
#define ACPHY_LNAGainRange(rev)                    0x3b4
#define ACPHY_LNAGainRange_LNAGainRange_SHIFT(rev) 0
#define ACPHY_LNAGainRange_LNAGainRange_MASK(rev)  (0xff << ACPHY_LNAGainRange_LNAGainRange_SHIFT(rev))
#define ACPHY_LNAGainRange_ptrThresh_SHIFT(rev)    8
#define ACPHY_LNAGainRange_ptrThresh_MASK(rev)     (0xf << ACPHY_LNAGainRange_ptrThresh_SHIFT(rev))
#define ACPHY_LNAGainRange_lnaOn_SHIFT(rev)        14
#define ACPHY_LNAGainRange_lnaOn_MASK(rev)         (0x1 << ACPHY_LNAGainRange_lnaOn_SHIFT(rev))
#define ACPHY_LNAGainRange_DigiGainEn_SHIFT(rev)   15
#define ACPHY_LNAGainRange_DigiGainEn_MASK(rev)    (0x1 << ACPHY_LNAGainRange_DigiGainEn_SHIFT(rev))

/* Register ACPHY_JSSI */
#define ACPHY_JSSI(rev)            0x3b5
#define ACPHY_JSSI_JSSI_SHIFT(rev) 0
#define ACPHY_JSSI_JSSI_MASK(rev)  (0xff << ACPHY_JSSI_JSSI_SHIFT(rev))

/* Register ACPHY_TSSIControl */
#define ACPHY_TSSIControl(rev)                        0x3b6
#define ACPHY_TSSIControl_TSSIDelayM1_SHIFT(rev)      0
#define ACPHY_TSSIControl_TSSIDelayM1_MASK(rev)       (0xff << ACPHY_TSSIControl_TSSIDelayM1_SHIFT(rev))
#define ACPHY_TSSIControl_UseAlternateTSSI_SHIFT(rev) 8
#define ACPHY_TSSIControl_UseAlternateTSSI_MASK(rev)  (0x1 << ACPHY_TSSIControl_UseAlternateTSSI_SHIFT(rev))
#define ACPHY_TSSIControl_TSSIEn_SHIFT(rev)           15
#define ACPHY_TSSIControl_TSSIEn_MASK(rev)            (0x1 << ACPHY_TSSIControl_TSSIEn_SHIFT(rev))

/* Register ACPHY_TSSI */
#define ACPHY_TSSI(rev)            0x3b7
#define ACPHY_TSSI_TSSI_SHIFT(rev) 0
#define ACPHY_TSSI_TSSI_MASK(rev)  (0x3f << ACPHY_TSSI_TSSI_SHIFT(rev))

/* Register ACPHY_TRLoss */
#define ACPHY_TRLoss(rev)                  0x3b8
#define ACPHY_TRLoss_ThreshLow_SHIFT(rev)  0
#define ACPHY_TRLoss_ThreshLow_MASK(rev)   (0xf << ACPHY_TRLoss_ThreshLow_SHIFT(rev))
#define ACPHY_TRLoss_ThreshHigh_SHIFT(rev) 4
#define ACPHY_TRLoss_ThreshHigh_MASK(rev)  (0xf << ACPHY_TRLoss_ThreshHigh_SHIFT(rev))
#define ACPHY_TRLoss_TrInc_SHIFT(rev)      8
#define ACPHY_TRLoss_TrInc_MASK(rev)       (0xf << ACPHY_TRLoss_TrInc_SHIFT(rev))
#define ACPHY_TRLoss_TrLossEn_SHIFT(rev)   15
#define ACPHY_TRLoss_TrLossEn_MASK(rev)    (0x1 << ACPHY_TRLoss_TrLossEn_SHIFT(rev))

/* Register ACPHY_L0Leakage */
#define ACPHY_L0Leakage(rev)                 0x3b9
#define ACPHY_L0Leakage_TrigDelay_SHIFT(rev) 0
#define ACPHY_L0Leakage_TrigDelay_MASK(rev)  (0x3f << ACPHY_L0Leakage_TrigDelay_SHIFT(rev))
#define ACPHY_L0Leakage_CapLen_SHIFT(rev)    8
#define ACPHY_L0Leakage_CapLen_MASK(rev)     (0x3f << ACPHY_L0Leakage_CapLen_SHIFT(rev))

/* Register ACPHY_LORSSIAcc */
#define ACPHY_LORSSIAcc(rev)                 0x3ba
#define ACPHY_LORSSIAcc_RSSIAccum_SHIFT(rev) 0
#define ACPHY_LORSSIAcc_RSSIAccum_MASK(rev)  (0xffff << ACPHY_LORSSIAcc_RSSIAccum_SHIFT(rev))

/* Register ACPHY_LoIQMagAcc */
#define ACPHY_LoIQMagAcc(rev)                  0x3bb
#define ACPHY_LoIQMagAcc_IQMagAccum_SHIFT(rev) 0
#define ACPHY_LoIQMagAcc_IQMagAccum_MASK(rev)  (0xffff << ACPHY_LoIQMagAcc_IQMagAccum_SHIFT(rev))

/* Register ACPHY_TxDCOffset1 */
#define ACPHY_TxDCOffset1(rev)                     0x3bc
#define ACPHY_TxDCOffset1_dcOffsetScale_SHIFT(rev) 0
#define ACPHY_TxDCOffset1_dcOffsetScale_MASK(rev)  (0xff << ACPHY_TxDCOffset1_dcOffsetScale_SHIFT(rev))
#define ACPHY_TxDCOffset1_dcOffsetOvr_SHIFT(rev)   14
#define ACPHY_TxDCOffset1_dcOffsetOvr_MASK(rev)    (0x1 << ACPHY_TxDCOffset1_dcOffsetOvr_SHIFT(rev))
#define ACPHY_TxDCOffset1_dcOffsetEn_SHIFT(rev)    15
#define ACPHY_TxDCOffset1_dcOffsetEn_MASK(rev)     (0x1 << ACPHY_TxDCOffset1_dcOffsetEn_SHIFT(rev))

/* Register ACPHY_TxDCOffset2 */
#define ACPHY_TxDCOffset2(rev)                       0x3bd
#define ACPHY_TxDCOffset2_DcOffsetQOvrVal_SHIFT(rev) 0
#define ACPHY_TxDCOffset2_DcOffsetQOvrVal_MASK(rev)  (0xff << ACPHY_TxDCOffset2_DcOffsetQOvrVal_SHIFT(rev))
#define ACPHY_TxDCOffset2_DcOffsetIOvrVal_SHIFT(rev) 8
#define ACPHY_TxDCOffset2_DcOffsetIOvrVal_MASK(rev)  (0xff << ACPHY_TxDCOffset2_DcOffsetIOvrVal_SHIFT(rev))

/* Register ACPHY_SyncPeakCnt */
#define ACPHY_SyncPeakCnt(rev)                    0x3be
#define ACPHY_SyncPeakCnt_MaxPeakCntM1_SHIFT(rev) 0
#define ACPHY_SyncPeakCnt_MaxPeakCntM1_MASK(rev)  (0x7 << ACPHY_SyncPeakCnt_MaxPeakCntM1_SHIFT(rev))
#define ACPHY_SyncPeakCnt_Kthresh_SHIFT(rev)      3
#define ACPHY_SyncPeakCnt_Kthresh_MASK(rev)       (0xff << ACPHY_SyncPeakCnt_Kthresh_SHIFT(rev))

/* Register ACPHY_SyncFreq */
#define ACPHY_SyncFreq(rev)                  0x3bf
#define ACPHY_SyncFreq_FreqOffset_SHIFT(rev) 0
#define ACPHY_SyncFreq_FreqOffset_MASK(rev)  (0xfff << ACPHY_SyncFreq_FreqOffset_SHIFT(rev))

/* Register ACPHY_SyncDiversityControl */
#define ACPHY_SyncDiversityControl(rev)                         0x3c0
#define ACPHY_SyncDiversityControl_CompRssiThresh_SHIFT(rev)    0
#define ACPHY_SyncDiversityControl_CompRssiThresh_MASK(rev)     (0x3f << ACPHY_SyncDiversityControl_CompRssiThresh_SHIFT(rev))
#define ACPHY_SyncDiversityControl_CompRssiDelay_SHIFT(rev)     6
#define ACPHY_SyncDiversityControl_CompRssiDelay_MASK(rev)      (0xf << ACPHY_SyncDiversityControl_CompRssiDelay_SHIFT(rev))
#define ACPHY_SyncDiversityControl_LnaGatesDiversity_SHIFT(rev) 10
#define ACPHY_SyncDiversityControl_LnaGatesDiversity_MASK(rev)  (0x1 << ACPHY_SyncDiversityControl_LnaGatesDiversity_SHIFT(rev))

/* Register ACPHY_PeakEnergyL */
#define ACPHY_PeakEnergyL(rev)                   0x3c1
#define ACPHY_PeakEnergyL_minAvgIQPwr_SHIFT(rev) 0
#define ACPHY_PeakEnergyL_minAvgIQPwr_MASK(rev)  (0xffff << ACPHY_PeakEnergyL_minAvgIQPwr_SHIFT(rev))

/* Register ACPHY_PeakEnergyH */
#define ACPHY_PeakEnergyH(rev)                   0x3c2
#define ACPHY_PeakEnergyH_minAvgIQPwr_SHIFT(rev) 0
#define ACPHY_PeakEnergyH_minAvgIQPwr_MASK(rev)  (0x1f << ACPHY_PeakEnergyH_minAvgIQPwr_SHIFT(rev))

/* Register ACPHY_SyncControl */
#define ACPHY_SyncControl(rev)                        0x3c3
#define ACPHY_SyncControl_WarmupDurationM1_SHIFT(rev) 0
#define ACPHY_SyncControl_WarmupDurationM1_MASK(rev)  (0x7f << ACPHY_SyncControl_WarmupDurationM1_SHIFT(rev))
#define ACPHY_SyncControl_ToggleCutoff_SHIFT(rev)     7
#define ACPHY_SyncControl_ToggleCutoff_MASK(rev)      (0x1 << ACPHY_SyncControl_ToggleCutoff_SHIFT(rev))
#define ACPHY_SyncControl_AngleStartPoint_SHIFT(rev)  8
#define ACPHY_SyncControl_AngleStartPoint_MASK(rev)   (0x1f << ACPHY_SyncControl_AngleStartPoint_SHIFT(rev))

/* Register ACPHY_DsssStep */
#define ACPHY_DsssStep(rev)               0x3c4
#define ACPHY_DsssStep_LMSStep_SHIFT(rev) 0
#define ACPHY_DsssStep_LMSStep_MASK(rev)  (0xfff << ACPHY_DsssStep_LMSStep_SHIFT(rev))

/* Register ACPHY_DsssWarmup */
#define ACPHY_DsssWarmup(rev)                        0x3c5
#define ACPHY_DsssWarmup_WarmupDurationM1_SHIFT(rev) 0
#define ACPHY_DsssWarmup_WarmupDurationM1_MASK(rev)  (0xff << ACPHY_DsssWarmup_WarmupDurationM1_SHIFT(rev))

/* Register ACPHY_DsssSigPow */
#define ACPHY_DsssSigPow(rev)              0x3c6
#define ACPHY_DsssSigPow_SigPow_SHIFT(rev) 0
#define ACPHY_DsssSigPow_SigPow_MASK(rev)  (0xff << ACPHY_DsssSigPow_SigPow_SHIFT(rev))

/* Register ACPHY_SfdDetectBlockTIme */
#define ACPHY_SfdDetectBlockTIme(rev)                 0x3c7
#define ACPHY_SfdDetectBlockTIme_BlockTime_SHIFT(rev) 0
#define ACPHY_SfdDetectBlockTIme_BlockTime_MASK(rev)  (0x3f << ACPHY_SfdDetectBlockTIme_BlockTime_SHIFT(rev))

/* Register ACPHY_SFDTimeOut */
#define ACPHY_SFDTimeOut(rev)             0x3c8
#define ACPHY_SFDTimeOut_short_SHIFT(rev) 8
#define ACPHY_SFDTimeOut_short_MASK(rev)  (0xff << ACPHY_SFDTimeOut_short_SHIFT(rev))
#define ACPHY_SFDTimeOut_long_SHIFT(rev)  0
#define ACPHY_SFDTimeOut_long_MASK(rev)   (0xff << ACPHY_SFDTimeOut_long_SHIFT(rev))

/* Register ACPHY_SFDControl */
#define ACPHY_SFDControl(rev)                      0x3c9
#define ACPHY_SFDControl_UseLongTimeout_SHIFT(rev) 0
#define ACPHY_SFDControl_UseLongTimeout_MASK(rev)  (0x1 << ACPHY_SFDControl_UseLongTimeout_SHIFT(rev))

/* Register ACPHY_rxDebug */
#define ACPHY_rxDebug(rev)                       0x3ca
#define ACPHY_rxDebug_SfdDetectBitCnt_SHIFT(rev) 0
#define ACPHY_rxDebug_SfdDetectBitCnt_MASK(rev)  (0xff << ACPHY_rxDebug_SfdDetectBitCnt_SHIFT(rev))
#define ACPHY_rxDebug_MainRxSmState_SHIFT(rev)   8
#define ACPHY_rxDebug_MainRxSmState_MASK(rev)    (0x7 << ACPHY_rxDebug_MainRxSmState_SHIFT(rev))

/* Register ACPHY_RxDelayComp */
#define ACPHY_RxDelayComp(rev)                 0x3cb
#define ACPHY_RxDelayComp_DelayComp_SHIFT(rev) 0
#define ACPHY_RxDelayComp_DelayComp_MASK(rev)  (0xff << ACPHY_RxDelayComp_DelayComp_SHIFT(rev))

/* Register ACPHY_CRSDropoutTimeout */
#define ACPHY_CRSDropoutTimeout(rev)               0x3cc
#define ACPHY_CRSDropoutTimeout_Timeout_SHIFT(rev) 0
#define ACPHY_CRSDropoutTimeout_Timeout_MASK(rev)  (0xffff << ACPHY_CRSDropoutTimeout_Timeout_SHIFT(rev))

/* Register ACPHY_PseudoShortTimeout */
#define ACPHY_PseudoShortTimeout(rev)                      0x3cd
#define ACPHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT(rev) 0
#define ACPHY_PseudoShortTimeout_ShortSFDNZeros_MASK(rev)  (0xf << ACPHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT(rev))

/* Register ACPHY_PR3931 */
#define ACPHY_PR3931(rev)                 0x3ce
#define ACPHY_PR3931_PR3931Val_SHIFT(rev) 0
#define ACPHY_PR3931_PR3931Val_MASK(rev)  (0xf << ACPHY_PR3931_PR3931Val_SHIFT(rev))

/* Register ACPHY_DSSSCoeff1 */
#define ACPHY_DSSSCoeff1(rev)          0x3cf
#define ACPHY_DSSSCoeff1_C1_SHIFT(rev) 0
#define ACPHY_DSSSCoeff1_C1_MASK(rev)  (0x1ff << ACPHY_DSSSCoeff1_C1_SHIFT(rev))

/* Register ACPHY_DSSSCoeff2 */
#define ACPHY_DSSSCoeff2(rev)          0x3d0
#define ACPHY_DSSSCoeff2_C2_SHIFT(rev) 0
#define ACPHY_DSSSCoeff2_C2_MASK(rev)  (0x1ff << ACPHY_DSSSCoeff2_C2_SHIFT(rev))

/* Register ACPHY_CCKCoeff1 */
#define ACPHY_CCKCoeff1(rev)          0x3d1
#define ACPHY_CCKCoeff1_C1_SHIFT(rev) 0
#define ACPHY_CCKCoeff1_C1_MASK(rev)  (0x1ff << ACPHY_CCKCoeff1_C1_SHIFT(rev))

/* Register ACPHY_CCKCoeff2 */
#define ACPHY_CCKCoeff2(rev)          0x3d2
#define ACPHY_CCKCoeff2_C2_SHIFT(rev) 0
#define ACPHY_CCKCoeff2_C2_MASK(rev)  (0x1ff << ACPHY_CCKCoeff2_C2_SHIFT(rev))

/* Register ACPHY_TRCorr */
#define ACPHY_TRCorr(rev)              0x3d3
#define ACPHY_TRCorr_TRCorr_SHIFT(rev) 0
#define ACPHY_TRCorr_TRCorr_MASK(rev)  (0xff << ACPHY_TRCorr_TRCorr_SHIFT(rev))

/* Register ACPHY_AngleScale */
#define ACPHY_AngleScale(rev)                  0x3d4
#define ACPHY_AngleScale_angleScale_SHIFT(rev) 0
#define ACPHY_AngleScale_angleScale_MASK(rev)  (0x7f << ACPHY_AngleScale_angleScale_SHIFT(rev))

/* Register ACPHY_OptionalModes2 */
#define ACPHY_OptionalModes2(rev)                   0x3d5
#define ACPHY_OptionalModes2_DCBlockMode_SHIFT(rev) 1
#define ACPHY_OptionalModes2_DCBlockMode_MASK(rev)  (0x1 << ACPHY_OptionalModes2_DCBlockMode_SHIFT(rev))
#define ACPHY_OptionalModes2_AlphaSel_SHIFT(rev)    2
#define ACPHY_OptionalModes2_AlphaSel_MASK(rev)     (0x3 << ACPHY_OptionalModes2_AlphaSel_SHIFT(rev))

/* Register ACPHY_CCKLMSStepSize */
#define ACPHY_CCKLMSStepSize(rev)                0x3d6
#define ACPHY_CCKLMSStepSize_StepSize_SHIFT(rev) 0
#define ACPHY_CCKLMSStepSize_StepSize_MASK(rev)  (0x7 << ACPHY_CCKLMSStepSize_StepSize_SHIFT(rev))

/* Register ACPHY_DFEBypass */
#define ACPHY_DFEBypass(rev)              0x3d7
#define ACPHY_DFEBypass_Bypass_SHIFT(rev) 0
#define ACPHY_DFEBypass_Bypass_MASK(rev)  (0x1 << ACPHY_DFEBypass_Bypass_SHIFT(rev))

/* Register ACPHY_CCKStartDelayLong */
#define ACPHY_CCKStartDelayLong(rev)                      0x3d8
#define ACPHY_CCKStartDelayLong_StartDelayLong_SHIFT(rev) 0
#define ACPHY_CCKStartDelayLong_StartDelayLong_MASK(rev)  (0xfff << ACPHY_CCKStartDelayLong_StartDelayLong_SHIFT(rev))

/* Register ACPHY_CCKStartDelayShort */
#define ACPHY_CCKStartDelayShort(rev)                       0x3d9
#define ACPHY_CCKStartDelayShort_StartDelayShort_SHIFT(rev) 0
#define ACPHY_CCKStartDelayShort_StartDelayShort_MASK(rev)  (0xfff << ACPHY_CCKStartDelayShort_StartDelayShort_SHIFT(rev))

/* Register ACPHY_PprocChDelay */
#define ACPHY_PprocChDelay(rev)                    0x3da
#define ACPHY_PprocChDelay_ChannelDelay_SHIFT(rev) 0
#define ACPHY_PprocChDelay_ChannelDelay_MASK(rev)  (0x1f << ACPHY_PprocChDelay_ChannelDelay_SHIFT(rev))

/* Register ACPHY_PProcOnOff */
#define ACPHY_PProcOnOff(rev)             0x3db
#define ACPHY_PProcOnOff_OnOff_SHIFT(rev) 0
#define ACPHY_PProcOnOff_OnOff_MASK(rev)  (0x1 << ACPHY_PProcOnOff_OnOff_SHIFT(rev))

/* Register ACPHY_LNAGainTwoBit10 */
#define ACPHY_LNAGainTwoBit10(rev)                           0x3dc
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit0_SHIFT(rev) 0
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit0_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit0_SHIFT(rev))
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit1_SHIFT(rev) 8
#define ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit1_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit10_LNAGainRangeTwoBit1_SHIFT(rev))

/* Register ACPHY_LNAGainTwoBit32 */
#define ACPHY_LNAGainTwoBit32(rev)                           0x3dd
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit2_SHIFT(rev) 0
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit2_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit2_SHIFT(rev))
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit3_SHIFT(rev) 8
#define ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit3_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit32_LNAGainRangeTwoBit3_SHIFT(rev))

/* Register ACPHY_OptionalModes */
#define ACPHY_OptionalModes(rev)                     0x3de
#define ACPHY_OptionalModes_WaitStateTime_SHIFT(rev) 0
#define ACPHY_OptionalModes_WaitStateTime_MASK(rev)  (0x7f << ACPHY_OptionalModes_WaitStateTime_SHIFT(rev))
#define ACPHY_OptionalModes_DcCmpEnSel_SHIFT(rev)    7
#define ACPHY_OptionalModes_DcCmpEnSel_MASK(rev)     (0x1 << ACPHY_OptionalModes_DcCmpEnSel_SHIFT(rev))
#define ACPHY_OptionalModes_LNA0_SHIFT(rev)          8
#define ACPHY_OptionalModes_LNA0_MASK(rev)           (0x3 << ACPHY_OptionalModes_LNA0_SHIFT(rev))
#define ACPHY_OptionalModes_LNA1_SHIFT(rev)          10
#define ACPHY_OptionalModes_LNA1_MASK(rev)           (0x3 << ACPHY_OptionalModes_LNA1_SHIFT(rev))
#define ACPHY_OptionalModes_MvgAvgEn_SHIFT(rev)      12
#define ACPHY_OptionalModes_MvgAvgEn_MASK(rev)       (0x1 << ACPHY_OptionalModes_MvgAvgEn_SHIFT(rev))
#define ACPHY_OptionalModes_CtrlRegDcRmEn_SHIFT(rev) 13
#define ACPHY_OptionalModes_CtrlRegDcRmEn_MASK(rev)  (0x1 << ACPHY_OptionalModes_CtrlRegDcRmEn_SHIFT(rev))
#define ACPHY_OptionalModes_Const_SHIFT(rev)         14
#define ACPHY_OptionalModes_Const_MASK(rev)          (0x1 << ACPHY_OptionalModes_Const_SHIFT(rev))

/* Register ACPHY_pwdnDacDelay */
#define ACPHY_pwdnDacDelay(rev)                0x3df
#define ACPHY_pwdnDacDelay_DownTime_SHIFT(rev) 0
#define ACPHY_pwdnDacDelay_DownTime_MASK(rev)  (0xff << ACPHY_pwdnDacDelay_DownTime_SHIFT(rev))

/* Register ACPHY_FineDigiGainCtrl */
#define ACPHY_FineDigiGainCtrl(rev)                   0x3e0
#define ACPHY_FineDigiGainCtrl_SampleCount_SHIFT(rev) 0
#define ACPHY_FineDigiGainCtrl_SampleCount_MASK(rev)  (0x1f << ACPHY_FineDigiGainCtrl_SampleCount_SHIFT(rev))
#define ACPHY_FineDigiGainCtrl_BypassOvr_SHIFT(rev)   14
#define ACPHY_FineDigiGainCtrl_BypassOvr_MASK(rev)    (0x1 << ACPHY_FineDigiGainCtrl_BypassOvr_SHIFT(rev))
#define ACPHY_FineDigiGainCtrl_Enable_SHIFT(rev)      15
#define ACPHY_FineDigiGainCtrl_Enable_MASK(rev)       (0x1 << ACPHY_FineDigiGainCtrl_Enable_SHIFT(rev))

/* Register ACPHY_Lg2GainTblLNA8 */
#define ACPHY_Lg2GainTblLNA8(rev)              0x3e1
#define ACPHY_Lg2GainTblLNA8_LNA000_SHIFT(rev) 0
#define ACPHY_Lg2GainTblLNA8_LNA000_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA8_LNA000_SHIFT(rev))
#define ACPHY_Lg2GainTblLNA8_LNA001_SHIFT(rev) 8
#define ACPHY_Lg2GainTblLNA8_LNA001_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA8_LNA001_SHIFT(rev))

/* Register ACPHY_Lg2GainTblLNA28 */
#define ACPHY_Lg2GainTblLNA28(rev)              0x3e2
#define ACPHY_Lg2GainTblLNA28_LNA010_SHIFT(rev) 0
#define ACPHY_Lg2GainTblLNA28_LNA010_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA28_LNA010_SHIFT(rev))
#define ACPHY_Lg2GainTblLNA28_LNA011_SHIFT(rev) 8
#define ACPHY_Lg2GainTblLNA28_LNA011_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA28_LNA011_SHIFT(rev))

/* Register ACPHY_GainTblLNATrSw */
#define ACPHY_GainTblLNATrSw(rev)             0x3e3
#define ACPHY_GainTblLNATrSw_TrSw0_SHIFT(rev) 0
#define ACPHY_GainTblLNATrSw_TrSw0_MASK(rev)  (0xff << ACPHY_GainTblLNATrSw_TrSw0_SHIFT(rev))
#define ACPHY_GainTblLNATrSw_TrSw1_SHIFT(rev) 8
#define ACPHY_GainTblLNATrSw_TrSw1_MASK(rev)  (0xff << ACPHY_GainTblLNATrSw_TrSw1_SHIFT(rev))

/* Register ACPHY_PeakEnergy */
#define ACPHY_PeakEnergy(rev)              0x3e4
#define ACPHY_PeakEnergy_Thresh_SHIFT(rev) 0
#define ACPHY_PeakEnergy_Thresh_MASK(rev)  (0xff << ACPHY_PeakEnergy_Thresh_SHIFT(rev))
#define ACPHY_PeakEnergy_Min_SHIFT(rev)    8
#define ACPHY_PeakEnergy_Min_MASK(rev)     (0xff << ACPHY_PeakEnergy_Min_SHIFT(rev))

/* Register ACPHY_lg2InitGain */
#define ACPHY_lg2InitGain(rev)                   0x3e5
#define ACPHY_lg2InitGain_InitGain_SHIFT(rev)    0
#define ACPHY_lg2InitGain_InitGain_MASK(rev)     (0xff << ACPHY_lg2InitGain_InitGain_SHIFT(rev))
#define ACPHY_lg2InitGain_adjMinPower_SHIFT(rev) 8
#define ACPHY_lg2InitGain_adjMinPower_MASK(rev)  (0x1 << ACPHY_lg2InitGain_adjMinPower_SHIFT(rev))
#define ACPHY_lg2InitGain_BlankingEn_SHIFT(rev)  9
#define ACPHY_lg2InitGain_BlankingEn_MASK(rev)   (0x1 << ACPHY_lg2InitGain_BlankingEn_SHIFT(rev))

/* Register ACPHY_BlankCountLnaPga */
#define ACPHY_BlankCountLnaPga(rev)           0x3e6
#define ACPHY_BlankCountLnaPga_PGA_SHIFT(rev) 0
#define ACPHY_BlankCountLnaPga_PGA_MASK(rev)  (0xff << ACPHY_BlankCountLnaPga_PGA_SHIFT(rev))
#define ACPHY_BlankCountLnaPga_LNA_SHIFT(rev) 8
#define ACPHY_BlankCountLnaPga_LNA_MASK(rev)  (0xff << ACPHY_BlankCountLnaPga_LNA_SHIFT(rev))

/* Register ACPHY_LNAGainTwoBit54 */
#define ACPHY_LNAGainTwoBit54(rev)                           0x3e7
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit4_SHIFT(rev) 0
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit4_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit4_SHIFT(rev))
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit5_SHIFT(rev) 8
#define ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit5_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit54_LNAGainRangeTwoBit5_SHIFT(rev))

/* Register ACPHY_LNAGainTwoBit76 */
#define ACPHY_LNAGainTwoBit76(rev)                           0x3e8
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit6_SHIFT(rev) 0
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit6_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit6_SHIFT(rev))
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit7_SHIFT(rev) 8
#define ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit7_MASK(rev)  (0xff << ACPHY_LNAGainTwoBit76_LNAGainRangeTwoBit7_SHIFT(rev))

/* Register ACPHY_JSSIControl */
#define ACPHY_JSSIControl(rev)                    0x3e9
#define ACPHY_JSSIControl_UseGmodeJSSI_SHIFT(rev) 0
#define ACPHY_JSSIControl_UseGmodeJSSI_MASK(rev)  (0x1 << ACPHY_JSSIControl_UseGmodeJSSI_SHIFT(rev))

/* Register ACPHY_Lg2GainTblLNA44 */
#define ACPHY_Lg2GainTblLNA44(rev)              0x3ea
#define ACPHY_Lg2GainTblLNA44_LNA100_SHIFT(rev) 0
#define ACPHY_Lg2GainTblLNA44_LNA100_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA44_LNA100_SHIFT(rev))
#define ACPHY_Lg2GainTblLNA44_LNA101_SHIFT(rev) 8
#define ACPHY_Lg2GainTblLNA44_LNA101_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA44_LNA101_SHIFT(rev))

/* Register ACPHY_Lg2GainTblLNA62 */
#define ACPHY_Lg2GainTblLNA62(rev)              0x3eb
#define ACPHY_Lg2GainTblLNA62_LNA110_SHIFT(rev) 0
#define ACPHY_Lg2GainTblLNA62_LNA110_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA62_LNA110_SHIFT(rev))
#define ACPHY_Lg2GainTblLNA62_LNA111_SHIFT(rev) 8
#define ACPHY_Lg2GainTblLNA62_LNA111_MASK(rev)  (0xff << ACPHY_Lg2GainTblLNA62_LNA111_SHIFT(rev))

/* Register ACPHY_TxCCKError */
#define ACPHY_TxCCKError(rev)                         0x3ec
#define ACPHY_TxCCKError_txCck5ghzErrorReg_SHIFT(rev) 0
#define ACPHY_TxCCKError_txCck5ghzErrorReg_MASK(rev)  (0x1 << ACPHY_TxCCKError_txCck5ghzErrorReg_SHIFT(rev))

/* Register ACPHY_PLLCoeff */
#define ACPHY_PLLCoeff(rev)          0x3ed
#define ACPHY_PLLCoeff_C2_SHIFT(rev) 0
#define ACPHY_PLLCoeff_C2_MASK(rev)  (0xff << ACPHY_PLLCoeff_C2_SHIFT(rev))
#define ACPHY_PLLCoeff_C1_SHIFT(rev) 8
#define ACPHY_PLLCoeff_C1_MASK(rev)  (0xff << ACPHY_PLLCoeff_C1_SHIFT(rev))

/* Register ACPHY_PllOut */
#define ACPHY_PllOut(rev)              0x3ee
#define ACPHY_PllOut_pllOut_SHIFT(rev) 0
#define ACPHY_PllOut_pllOut_MASK(rev)  (0xfff << ACPHY_PllOut_pllOut_SHIFT(rev))

/* Register ACPHY_TxFiltEnTime */
#define ACPHY_TxFiltEnTime(rev)                0x3ef
#define ACPHY_TxFiltEnTime_TxFiltEn_SHIFT(rev) 0
#define ACPHY_TxFiltEnTime_TxFiltEn_MASK(rev)  (0x3ff << ACPHY_TxFiltEnTime_TxFiltEn_SHIFT(rev))

/* Register ACPHY_RfseqMode */
#define ACPHY_RfseqMode(rev)                                 0x400
#define ACPHY_RfseqMode_CoreActv_override_SHIFT(rev)         0
#define ACPHY_RfseqMode_CoreActv_override_MASK(rev)          (0x1 << ACPHY_RfseqMode_CoreActv_override_SHIFT(rev))
#define ACPHY_RfseqMode_Trigger_override_SHIFT(rev)          1
#define ACPHY_RfseqMode_Trigger_override_MASK(rev)           (0x1 << ACPHY_RfseqMode_Trigger_override_SHIFT(rev))
#define ACPHY_RfseqMode_powerOnReset2RxSeq_SHIFT(rev)        2
#define ACPHY_RfseqMode_powerOnReset2RxSeq_MASK(rev)         (0x1 << ACPHY_RfseqMode_powerOnReset2RxSeq_SHIFT(rev))
#define ACPHY_RfseqMode_mixer_first_lna2_idx_mask_SHIFT(rev) 3
#define ACPHY_RfseqMode_mixer_first_lna2_idx_mask_MASK(rev)  (ACREV_GE(rev,18) ? (0x3f << ACPHY_RfseqMode_mixer_first_lna2_idx_mask_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3f << ACPHY_RfseqMode_mixer_first_lna2_idx_mask_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3f << ACPHY_RfseqMode_mixer_first_lna2_idx_mask_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_RfseqMode_mixer_first_mask_dis_SHIFT(rev)      9
#define ACPHY_RfseqMode_mixer_first_mask_dis_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfseqMode_mixer_first_mask_dis_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfseqMode_mixer_first_mask_dis_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RfseqMode_mixer_first_mask_dis_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_RfseqMode_rfseqtbl_comp_dis_SHIFT(rev)         10
#define ACPHY_RfseqMode_rfseqtbl_comp_dis_MASK(rev)          (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqMode_rfseqtbl_comp_dis_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RfseqCoreActv2059 */
#define ACPHY_RfseqCoreActv2059(rev)             0x401
#define ACPHY_RfseqCoreActv2059_EnTx_SHIFT(rev)  0
#define ACPHY_RfseqCoreActv2059_EnTx_MASK(rev)   (0x7 << ACPHY_RfseqCoreActv2059_EnTx_SHIFT(rev))
#define ACPHY_RfseqCoreActv2059_EnRx_SHIFT(rev)  4
#define ACPHY_RfseqCoreActv2059_EnRx_MASK(rev)   (0x7 << ACPHY_RfseqCoreActv2059_EnRx_SHIFT(rev))
#define ACPHY_RfseqCoreActv2059_DisTx_SHIFT(rev) 8
#define ACPHY_RfseqCoreActv2059_DisTx_MASK(rev)  (0x7 << ACPHY_RfseqCoreActv2059_DisTx_SHIFT(rev))
#define ACPHY_RfseqCoreActv2059_DisRx_SHIFT(rev) 12
#define ACPHY_RfseqCoreActv2059_DisRx_MASK(rev)  (0x7 << ACPHY_RfseqCoreActv2059_DisRx_SHIFT(rev))

/* Register ACPHY_RfseqTrigger */
#define ACPHY_RfseqTrigger(rev)                               0x402
#define ACPHY_RfseqTrigger_rx2tx_SHIFT(rev)                   0
#define ACPHY_RfseqTrigger_rx2tx_MASK(rev)                    (0x1 << ACPHY_RfseqTrigger_rx2tx_SHIFT(rev))
#define ACPHY_RfseqTrigger_tx2rx_SHIFT(rev)                   1
#define ACPHY_RfseqTrigger_tx2rx_MASK(rev)                    (0x1 << ACPHY_RfseqTrigger_tx2rx_SHIFT(rev))
#define ACPHY_RfseqTrigger_updategainh_SHIFT(rev)             2
#define ACPHY_RfseqTrigger_updategainh_MASK(rev)              (0x1 << ACPHY_RfseqTrigger_updategainh_SHIFT(rev))
#define ACPHY_RfseqTrigger_updategainl_SHIFT(rev)             3
#define ACPHY_RfseqTrigger_updategainl_MASK(rev)              (0x1 << ACPHY_RfseqTrigger_updategainl_SHIFT(rev))
#define ACPHY_RfseqTrigger_updategainu_SHIFT(rev)             4
#define ACPHY_RfseqTrigger_updategainu_MASK(rev)              (0x1 << ACPHY_RfseqTrigger_updategainu_SHIFT(rev))
#define ACPHY_RfseqTrigger_reset2rx_SHIFT(rev)                5
#define ACPHY_RfseqTrigger_reset2rx_MASK(rev)                 (0x1 << ACPHY_RfseqTrigger_reset2rx_SHIFT(rev))
#define ACPHY_RfseqTrigger_updategainld_SHIFT(rev)            6
#define ACPHY_RfseqTrigger_updategainld_MASK(rev)             (0x1 << ACPHY_RfseqTrigger_updategainld_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_wake_on_energy_SHIFT(rev)      7
#define ACPHY_RfseqTrigger_ocl_wake_on_energy_MASK(rev)       (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_energy_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_wake_on_clip_SHIFT(rev)        8
#define ACPHY_RfseqTrigger_ocl_wake_on_clip_MASK(rev)         (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_clip_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_wake_on_detect_SHIFT(rev)      9
#define ACPHY_RfseqTrigger_ocl_wake_on_detect_MASK(rev)       (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_detect_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_shut_off_SHIFT(rev)            10
#define ACPHY_RfseqTrigger_ocl_shut_off_MASK(rev)             (0x1 << ACPHY_RfseqTrigger_ocl_shut_off_SHIFT(rev))
#define ACPHY_RfseqTrigger_scd_shut_off_SHIFT(rev)            11
#define ACPHY_RfseqTrigger_scd_shut_off_MASK(rev)             (0x1 << ACPHY_RfseqTrigger_scd_shut_off_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_tx2rx_SHIFT(rev)               12
#define ACPHY_RfseqTrigger_ocl_tx2rx_MASK(rev)                (0x1 << ACPHY_RfseqTrigger_ocl_tx2rx_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_reset2rx_SHIFT(rev)            13
#define ACPHY_RfseqTrigger_ocl_reset2rx_MASK(rev)             (0x1 << ACPHY_RfseqTrigger_ocl_reset2rx_SHIFT(rev))
#define ACPHY_RfseqTrigger_ocl_wake_on_rifs_search_SHIFT(rev) 14
#define ACPHY_RfseqTrigger_ocl_wake_on_rifs_search_MASK(rev)  (0x1 << ACPHY_RfseqTrigger_ocl_wake_on_rifs_search_SHIFT(rev))
#define ACPHY_RfseqTrigger_en_pkt_proc_dcc_ctrl_SHIFT(rev)    15
#define ACPHY_RfseqTrigger_en_pkt_proc_dcc_ctrl_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfseqTrigger_en_pkt_proc_dcc_ctrl_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfseqTrigger_en_pkt_proc_dcc_ctrl_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RfseqTrigger_en_pkt_proc_dcc_ctrl_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_RfseqStatus0 */
#define ACPHY_RfseqStatus0(rev)                     0x403
#define ACPHY_RfseqStatus0_rx2tx_SHIFT(rev)         0
#define ACPHY_RfseqStatus0_rx2tx_MASK(rev)          (0x1 << ACPHY_RfseqStatus0_rx2tx_SHIFT(rev))
#define ACPHY_RfseqStatus0_tx2rx_SHIFT(rev)         1
#define ACPHY_RfseqStatus0_tx2rx_MASK(rev)          (0x1 << ACPHY_RfseqStatus0_tx2rx_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainh_SHIFT(rev)   2
#define ACPHY_RfseqStatus0_updategainh_MASK(rev)    (0x1 << ACPHY_RfseqStatus0_updategainh_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainl_SHIFT(rev)   3
#define ACPHY_RfseqStatus0_updategainl_MASK(rev)    (0x1 << ACPHY_RfseqStatus0_updategainl_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainu_SHIFT(rev)   4
#define ACPHY_RfseqStatus0_updategainu_MASK(rev)    (0x1 << ACPHY_RfseqStatus0_updategainu_SHIFT(rev))
#define ACPHY_RfseqStatus0_reset2rx_SHIFT(rev)      5
#define ACPHY_RfseqStatus0_reset2rx_MASK(rev)       (0x1 << ACPHY_RfseqStatus0_reset2rx_SHIFT(rev))
#define ACPHY_RfseqStatus0_rx2tx_1_SHIFT(rev)       8
#define ACPHY_RfseqStatus0_rx2tx_1_MASK(rev)        (0x1 << ACPHY_RfseqStatus0_rx2tx_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_tx2rx_1_SHIFT(rev)       9
#define ACPHY_RfseqStatus0_tx2rx_1_MASK(rev)        (0x1 << ACPHY_RfseqStatus0_tx2rx_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainh_1_SHIFT(rev) 10
#define ACPHY_RfseqStatus0_updategainh_1_MASK(rev)  (0x1 << ACPHY_RfseqStatus0_updategainh_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainl_1_SHIFT(rev) 11
#define ACPHY_RfseqStatus0_updategainl_1_MASK(rev)  (0x1 << ACPHY_RfseqStatus0_updategainl_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_updategainu_1_SHIFT(rev) 12
#define ACPHY_RfseqStatus0_updategainu_1_MASK(rev)  (0x1 << ACPHY_RfseqStatus0_updategainu_1_SHIFT(rev))
#define ACPHY_RfseqStatus0_reset2rx_1_SHIFT(rev)    13
#define ACPHY_RfseqStatus0_reset2rx_1_MASK(rev)     (0x1 << ACPHY_RfseqStatus0_reset2rx_1_SHIFT(rev))

/* Register ACPHY_RfseqStatus1 */
#define ACPHY_RfseqStatus1(rev)                     0x404
#define ACPHY_RfseqStatus1_rx2tx_2_SHIFT(rev)       0
#define ACPHY_RfseqStatus1_rx2tx_2_MASK(rev)        (0x1 << ACPHY_RfseqStatus1_rx2tx_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_tx2rx_2_SHIFT(rev)       1
#define ACPHY_RfseqStatus1_tx2rx_2_MASK(rev)        (0x1 << ACPHY_RfseqStatus1_tx2rx_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_updategainh_2_SHIFT(rev) 2
#define ACPHY_RfseqStatus1_updategainh_2_MASK(rev)  (0x1 << ACPHY_RfseqStatus1_updategainh_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_updategainl_2_SHIFT(rev) 3
#define ACPHY_RfseqStatus1_updategainl_2_MASK(rev)  (0x1 << ACPHY_RfseqStatus1_updategainl_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_updategainu_2_SHIFT(rev) 4
#define ACPHY_RfseqStatus1_updategainu_2_MASK(rev)  (0x1 << ACPHY_RfseqStatus1_updategainu_2_SHIFT(rev))
#define ACPHY_RfseqStatus1_reset2rx_2_SHIFT(rev)    5
#define ACPHY_RfseqStatus1_reset2rx_2_MASK(rev)     (0x1 << ACPHY_RfseqStatus1_reset2rx_2_SHIFT(rev))

/* Register ACPHY_PhyStreamDisable */
#define ACPHY_PhyStreamDisable(rev)                        0x405
#define ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT(rev) 0
#define ACPHY_PhyStreamDisable_PhyStreamDisable_MASK(rev)  (0x7 << ACPHY_PhyStreamDisable_PhyStreamDisable_SHIFT(rev))

/* Register ACPHY_AntSelConfig */
#define ACPHY_AntSelConfig(rev)                              0x406
#define ACPHY_AntSelConfig_AntCfg_Override_SHIFT(rev)        12
#define ACPHY_AntSelConfig_AntCfg_Override_MASK(rev)         (0xf << ACPHY_AntSelConfig_AntCfg_Override_SHIFT(rev))
#define ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT(rev) 8
#define ACPHY_AntSelConfig_SamplePlay_TxAntConfig_MASK(rev)  (0xf << ACPHY_AntSelConfig_SamplePlay_TxAntConfig_SHIFT(rev))
#define ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT(rev)        4
#define ACPHY_AntSelConfig_MAC_RxAntConfig_MASK(rev)         (0xf << ACPHY_AntSelConfig_MAC_RxAntConfig_SHIFT(rev))
#define ACPHY_AntSelConfig_AntCfg_OverrideEn_SHIFT(rev)      3
#define ACPHY_AntSelConfig_AntCfg_OverrideEn_MASK(rev)       (0x1 << ACPHY_AntSelConfig_AntCfg_OverrideEn_SHIFT(rev))
#define ACPHY_AntSelConfig_TxAntSel_SrcSelect_SHIFT(rev)     2
#define ACPHY_AntSelConfig_TxAntSel_SrcSelect_MASK(rev)      (0x1 << ACPHY_AntSelConfig_TxAntSel_SrcSelect_SHIFT(rev))
#define ACPHY_AntSelConfig_RxAntSel_SrcSelect_SHIFT(rev)     1
#define ACPHY_AntSelConfig_RxAntSel_SrcSelect_MASK(rev)      (0x1 << ACPHY_AntSelConfig_RxAntSel_SrcSelect_SHIFT(rev))
#define ACPHY_AntSelConfig_Trigger_SHIFT(rev)                0
#define ACPHY_AntSelConfig_Trigger_MASK(rev)                 (0x1 << ACPHY_AntSelConfig_Trigger_SHIFT(rev))

/* Register ACPHY_AntDivConfig2059 */
#define ACPHY_AntDivConfig2059(rev)                         0x407
#define ACPHY_AntDivConfig2059_bphy_core_div_SHIFT(rev)     8
#define ACPHY_AntDivConfig2059_bphy_core_div_MASK(rev)      (0x1 << ACPHY_AntDivConfig2059_bphy_core_div_SHIFT(rev))
#define ACPHY_AntDivConfig2059_board_switch_div2_SHIFT(rev) 6
#define ACPHY_AntDivConfig2059_board_switch_div2_MASK(rev)  (0x1 << ACPHY_AntDivConfig2059_board_switch_div2_SHIFT(rev))
#define ACPHY_AntDivConfig2059_board_switch_div1_SHIFT(rev) 5
#define ACPHY_AntDivConfig2059_board_switch_div1_MASK(rev)  (0x1 << ACPHY_AntDivConfig2059_board_switch_div1_SHIFT(rev))
#define ACPHY_AntDivConfig2059_board_switch_div0_SHIFT(rev) 4
#define ACPHY_AntDivConfig2059_board_switch_div0_MASK(rev)  (0x1 << ACPHY_AntDivConfig2059_board_switch_div0_SHIFT(rev))
#define ACPHY_AntDivConfig2059_CoreStartAntPos2_SHIFT(rev)  2
#define ACPHY_AntDivConfig2059_CoreStartAntPos2_MASK(rev)   (0x1 << ACPHY_AntDivConfig2059_CoreStartAntPos2_SHIFT(rev))
#define ACPHY_AntDivConfig2059_CoreStartAntPos1_SHIFT(rev)  1
#define ACPHY_AntDivConfig2059_CoreStartAntPos1_MASK(rev)   (0x1 << ACPHY_AntDivConfig2059_CoreStartAntPos1_SHIFT(rev))
#define ACPHY_AntDivConfig2059_CoreStartAntPos0_SHIFT(rev)  0
#define ACPHY_AntDivConfig2059_CoreStartAntPos0_MASK(rev)   (0x1 << ACPHY_AntDivConfig2059_CoreStartAntPos0_SHIFT(rev))

/* Register ACPHY_RfctrlCmd */
#define ACPHY_RfctrlCmd(rev)                                     0x408
#define ACPHY_RfctrlCmd_por_force_SHIFT(rev)                     0
#define ACPHY_RfctrlCmd_por_force_MASK(rev)                      (0x1 << ACPHY_RfctrlCmd_por_force_SHIFT(rev))
#define ACPHY_RfctrlCmd_chip_pu_SHIFT(rev)                       1
#define ACPHY_RfctrlCmd_chip_pu_MASK(rev)                        (0x1 << ACPHY_RfctrlCmd_chip_pu_SHIFT(rev))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_SHIFT(rev)              2
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_MASK(rev)               (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_SHIFT(rev))
#define ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT(rev)       3
#define ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_MASK(rev)        (0x7 << ACPHY_RfctrlCmd_bundle_ocl_rx_core_mask_SHIFT(rev))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_radio_pu_SHIFT(rev)     6
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_radio_pu_MASK(rev)      (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_radio_pu_SHIFT(rev))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pllldo_reset_SHIFT(rev) 7
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pllldo_reset_MASK(rev)  (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_pllldo_reset_SHIFT(rev))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pll_reset_SHIFT(rev)    8
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_pll_reset_MASK(rev)     (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_pll_reset_SHIFT(rev))
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_aband_sel_SHIFT(rev)    9
#define ACPHY_RfctrlCmd_rfctrl_bundle_en_aband_sel_MASK(rev)     (0x1 << ACPHY_RfctrlCmd_rfctrl_bundle_en_aband_sel_SHIFT(rev))
#define ACPHY_RfctrlCmd_syncResetEn_SHIFT(rev)                   10
#define ACPHY_RfctrlCmd_syncResetEn_MASK(rev)                    (0x1 << ACPHY_RfctrlCmd_syncResetEn_SHIFT(rev))
#define ACPHY_RfctrlCmd_asgnAfeDivSelOnRst_SHIFT(rev)            11
#define ACPHY_RfctrlCmd_asgnAfeDivSelOnRst_MASK(rev)             (0x1 << ACPHY_RfctrlCmd_asgnAfeDivSelOnRst_SHIFT(rev))
#define ACPHY_RfctrlCmd_bundleScheme2_SHIFT(rev)                 12
#define ACPHY_RfctrlCmd_bundleScheme2_MASK(rev)                  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCmd_bundleScheme2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCmd_bundleScheme2_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCmd_bundleScheme2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_RfctrlAntSwLUTIdx */
#define ACPHY_RfctrlAntSwLUTIdx(rev)                   0x409
#define ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT(rev)   8
#define ACPHY_RfctrlAntSwLUTIdx_AntConfig_MASK(rev)    (0xf << ACPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT(rev))
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core2_SHIFT(rev) 5
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core2_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlAntSwLUTIdx_RX_sw_core2_SHIFT(rev)))
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core2_SHIFT(rev) 4
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core2_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlAntSwLUTIdx_TX_sw_core2_SHIFT(rev)))
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core1_SHIFT(rev) 3
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core1_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlAntSwLUTIdx_RX_sw_core1_SHIFT(rev)))
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core1_SHIFT(rev) 2
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core1_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlAntSwLUTIdx_TX_sw_core1_SHIFT(rev)))
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core0_SHIFT(rev) 1
#define ACPHY_RfctrlAntSwLUTIdx_RX_sw_core0_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlAntSwLUTIdx_RX_sw_core0_SHIFT(rev)))
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core0_SHIFT(rev) 0
#define ACPHY_RfctrlAntSwLUTIdx_TX_sw_core0_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlAntSwLUTIdx_TX_sw_core0_SHIFT(rev)))

/* Register ACPHY_BT_SwControl */
#define ACPHY_BT_SwControl(rev)                       0x40a
#define ACPHY_BT_SwControl_bt_en_SHIFT(rev)           0
#define ACPHY_BT_SwControl_bt_en_MASK(rev)            (0x1 << ACPHY_BT_SwControl_bt_en_SHIFT(rev))
#define ACPHY_BT_SwControl_bt_en_ovrd_SHIFT(rev)      1
#define ACPHY_BT_SwControl_bt_en_ovrd_MASK(rev)       (0x1 << ACPHY_BT_SwControl_bt_en_ovrd_SHIFT(rev))
#define ACPHY_BT_SwControl_bt_en_lut0_SHIFT(rev)      4
#define ACPHY_BT_SwControl_bt_en_lut0_MASK(rev)       (0x3 << ACPHY_BT_SwControl_bt_en_lut0_SHIFT(rev))
#define ACPHY_BT_SwControl_bt_en_lut1_SHIFT(rev)      6
#define ACPHY_BT_SwControl_bt_en_lut1_MASK(rev)       (0x3 << ACPHY_BT_SwControl_bt_en_lut1_SHIFT(rev))
#define ACPHY_BT_SwControl_bt_sharing_en_SHIFT(rev)   8
#define ACPHY_BT_SwControl_bt_sharing_en_MASK(rev)    (0x1 << ACPHY_BT_SwControl_bt_sharing_en_SHIFT(rev))
#define ACPHY_BT_SwControl_inv_btcx_prisel_SHIFT(rev) 9
#define ACPHY_BT_SwControl_inv_btcx_prisel_MASK(rev)  (0x1 << ACPHY_BT_SwControl_inv_btcx_prisel_SHIFT(rev))
#define ACPHY_BT_SwControl_btRxAttnOvr_SHIFT(rev)     10
#define ACPHY_BT_SwControl_btRxAttnOvr_MASK(rev)      (ACREV_GE(rev,2) ? (0x1 << ACPHY_BT_SwControl_btRxAttnOvr_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_BT_SwControl_btRxAttnVal_SHIFT(rev)     11
#define ACPHY_BT_SwControl_btRxAttnVal_MASK(rev)      (ACREV_GE(rev,2) ? (0x1 << ACPHY_BT_SwControl_btRxAttnVal_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_BT_SwControl_btExtLnaGainOvr_SHIFT(rev) 12
#define ACPHY_BT_SwControl_btExtLnaGainOvr_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_BT_SwControl_btExtLnaGainOvr_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_BT_SwControl_btExtLnaGainVal_SHIFT(rev) 13
#define ACPHY_BT_SwControl_btExtLnaGainVal_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_BT_SwControl_btExtLnaGainVal_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_BT_SwControl_btAntOvr_SHIFT(rev)        14
#define ACPHY_BT_SwControl_btAntOvr_MASK(rev)         (ACREV_GE(rev,2) ? (0x1 << ACPHY_BT_SwControl_btAntOvr_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_BT_SwControl_btAntVal_SHIFT(rev)        15
#define ACPHY_BT_SwControl_btAntVal_MASK(rev)         (ACREV_GE(rev,2) ? (0x1 << ACPHY_BT_SwControl_btAntVal_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_BT_SwControl_btAoAEn_2g_SHIFT(rev)      2
#define ACPHY_BT_SwControl_btAoAEn_2g_MASK(rev)       (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_BT_SwControl_btAoAEn_2g_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_BT_SwControl_btAoAEn_2g_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_BT_SwControl_btAoAEn_5g_SHIFT(rev)      3
#define ACPHY_BT_SwControl_btAoAEn_5g_MASK(rev)       (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_BT_SwControl_btAoAEn_5g_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_BT_SwControl_btAoAEn_5g_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_Rfctrl_2Gx5G */
#define ACPHY_Rfctrl_2Gx5G(rev)                        0x40b
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_SHIFT(rev) 0
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_MASK(rev)  (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_SHIFT(rev) 1
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_MASK(rev)  (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_SHIFT(rev) 2
#define ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_MASK(rev)  (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core0_SHIFT(rev)     4
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core0_MASK(rev)      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_PA_core0_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core1_SHIFT(rev)     5
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core1_MASK(rev)      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_PA_core1_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core2_SHIFT(rev)     6
#define ACPHY_Rfctrl_2Gx5G_Dup_PA_core2_MASK(rev)      (0x1 << ACPHY_Rfctrl_2Gx5G_Dup_PA_core2_SHIFT(rev))
#define ACPHY_Rfctrl_2Gx5G_btCoreNo_SHIFT(rev)         7
#define ACPHY_Rfctrl_2Gx5G_btCoreNo_MASK(rev)          (ACREV_GE(rev,2) ? (0x3 << ACPHY_Rfctrl_2Gx5G_btCoreNo_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_Logen_AfeDiv_reset */
#define ACPHY_Logen_AfeDiv_reset(rev)                         0x40c
#define ACPHY_Logen_AfeDiv_reset_logen_reset_dur_SHIFT(rev)   0
#define ACPHY_Logen_AfeDiv_reset_logen_reset_dur_MASK(rev)    (0xff << ACPHY_Logen_AfeDiv_reset_logen_reset_dur_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_afe_clk_reset_dur_SHIFT(rev) 8
#define ACPHY_Logen_AfeDiv_reset_afe_clk_reset_dur_MASK(rev)  (0xff << ACPHY_Logen_AfeDiv_reset_afe_clk_reset_dur_SHIFT(rev))

/* Register ACPHY_Logen_AfeDiv_reset_select */
#define ACPHY_Logen_AfeDiv_reset_select(rev)                           0x40d
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_logen_reset_SHIFT(rev)  0
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_logen_reset_MASK(rev)   (0x1 << ACPHY_Logen_AfeDiv_reset_select_use_hw_logen_reset_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_afeclk_reset_SHIFT(rev) 1
#define ACPHY_Logen_AfeDiv_reset_select_use_hw_afeclk_reset_MASK(rev)  (0x1 << ACPHY_Logen_AfeDiv_reset_select_use_hw_afeclk_reset_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_SHIFT(rev)      2
#define ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_MASK(rev)       (0x7 << ACPHY_Logen_AfeDiv_reset_select_bias_rx_pu_val_SHIFT(rev))
#define ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_SHIFT(rev)      5
#define ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_MASK(rev)       (0x7 << ACPHY_Logen_AfeDiv_reset_select_bias_tx_pu_val_SHIFT(rev))

/* Register ACPHY_Rfpll_resetCtrl */
#define ACPHY_Rfpll_resetCtrl(rev)                       0x40e
#define ACPHY_Rfpll_resetCtrl_rfpll_reset_dur_SHIFT(rev) 0
#define ACPHY_Rfpll_resetCtrl_rfpll_reset_dur_MASK(rev)  (0xffff << ACPHY_Rfpll_resetCtrl_rfpll_reset_dur_SHIFT(rev))

/* Register ACPHY_AfePuCtrl */
#define ACPHY_AfePuCtrl(rev)                                      0x40f
#define ACPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT(rev)              0
#define ACPHY_AfePuCtrl_use_rfctrl_adc_pu_MASK(rev)               (0x1 << ACPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT(rev))
#define ACPHY_AfePuCtrl_use_rfctrl_dac_pu_SHIFT(rev)              1
#define ACPHY_AfePuCtrl_use_rfctrl_dac_pu_MASK(rev)               (0x1 << ACPHY_AfePuCtrl_use_rfctrl_dac_pu_SHIFT(rev))
#define ACPHY_AfePuCtrl_use_rfctrl_aux_en_SHIFT(rev)              2
#define ACPHY_AfePuCtrl_use_rfctrl_aux_en_MASK(rev)               (0x1 << ACPHY_AfePuCtrl_use_rfctrl_aux_en_SHIFT(rev))
#define ACPHY_AfePuCtrl_use_rfctrl_tssi_pu_SHIFT(rev)             3
#define ACPHY_AfePuCtrl_use_rfctrl_tssi_pu_MASK(rev)              (0x1 << ACPHY_AfePuCtrl_use_rfctrl_tssi_pu_SHIFT(rev))
#define ACPHY_AfePuCtrl_use_rfctrl_amux_sel_port_SHIFT(rev)       4
#define ACPHY_AfePuCtrl_use_rfctrl_amux_sel_port_MASK(rev)        (0x1 << ACPHY_AfePuCtrl_use_rfctrl_amux_sel_port_SHIFT(rev))
#define ACPHY_AfePuCtrl_use_rfctrl_iqadc_clk_div_ratio_SHIFT(rev) 5
#define ACPHY_AfePuCtrl_use_rfctrl_iqadc_clk_div_ratio_MASK(rev)  (0x1 << ACPHY_AfePuCtrl_use_rfctrl_iqadc_clk_div_ratio_SHIFT(rev))
#define ACPHY_AfePuCtrl_GateAfeClocksForSwitch_SHIFT(rev)         6
#define ACPHY_AfePuCtrl_GateAfeClocksForSwitch_MASK(rev)          (0x1 << ACPHY_AfePuCtrl_GateAfeClocksForSwitch_SHIFT(rev))
#define ACPHY_AfePuCtrl_ResetRxAfeDomForSwitch_SHIFT(rev)         7
#define ACPHY_AfePuCtrl_ResetRxAfeDomForSwitch_MASK(rev)          (0x1 << ACPHY_AfePuCtrl_ResetRxAfeDomForSwitch_SHIFT(rev))
#define ACPHY_AfePuCtrl_ResetTxAfeDomForSwitch_SHIFT(rev)         8
#define ACPHY_AfePuCtrl_ResetTxAfeDomForSwitch_MASK(rev)          (0x1 << ACPHY_AfePuCtrl_ResetTxAfeDomForSwitch_SHIFT(rev))
#define ACPHY_AfePuCtrl_tssiSleepEn_SHIFT(rev)                    9
#define ACPHY_AfePuCtrl_tssiSleepEn_MASK(rev)                     (0x1 << ACPHY_AfePuCtrl_tssiSleepEn_SHIFT(rev))
#define ACPHY_AfePuCtrl_changeDacBufRcInRx_SHIFT(rev)             10
#define ACPHY_AfePuCtrl_changeDacBufRcInRx_MASK(rev)              (0x1 << ACPHY_AfePuCtrl_changeDacBufRcInRx_SHIFT(rev))
#define ACPHY_AfePuCtrl_pu_all_nb_SHIFT(rev)                      11
#define ACPHY_AfePuCtrl_pu_all_nb_MASK(rev)                       (0x1 << ACPHY_AfePuCtrl_pu_all_nb_SHIFT(rev))
#define ACPHY_AfePuCtrl_low_pwr_en_SHIFT(rev)                     12
#define ACPHY_AfePuCtrl_low_pwr_en_MASK(rev)                      (0x1 << ACPHY_AfePuCtrl_low_pwr_en_SHIFT(rev))
#define ACPHY_AfePuCtrl_lna1_pd_during_byp_SHIFT(rev)             13
#define ACPHY_AfePuCtrl_lna1_pd_during_byp_MASK(rev)              (0x1 << ACPHY_AfePuCtrl_lna1_pd_during_byp_SHIFT(rev))
#define ACPHY_AfePuCtrl_loGenBufCtlEn_SHIFT(rev)                  14
#define ACPHY_AfePuCtrl_loGenBufCtlEn_MASK(rev)                   (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfePuCtrl_loGenBufCtlEn_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfePuCtrl_loGenBufCtlEn_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_AfeClkDivOverrideCtrl */
#define ACPHY_AfeClkDivOverrideCtrl(rev)                               0x410
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_SHIFT(rev)           (ACREV_GE(rev,8) ? 10 : 0)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_MASK(rev)            (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_en_ovr_SHIFT(rev)))))))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_ovr_SHIFT(rev) 1
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_ovr_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_ovr_SHIFT(rev)))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_ovr_SHIFT(rev) 2
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_ovr_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_ovr_SHIFT(rev)))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_ovr_SHIFT(rev)      3
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_ovr_MASK(rev)       (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_ovr_SHIFT(rev))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_SHIFT(rev)               (ACREV_GE(rev,8) ? 11 : 4)
#define ACPHY_AfeClkDivOverrideCtrl_afediv_en_MASK(rev)                (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_en_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_en_SHIFT(rev)))))))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_SHIFT(rev)     5
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_MASK(rev)      (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater1_SHIFT(rev)))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_SHIFT(rev)     6
#define ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_MASK(rev)      (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfeClkDivOverrideCtrl_afediv_pu_repeater2_SHIFT(rev)))
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_SHIFT(rev)          7
#define ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_MASK(rev)           (0x7 << ACPHY_AfeClkDivOverrideCtrl_afediv_sel_div_SHIFT(rev))

/* Register ACPHY_RfseqTrigger_nap */
#define ACPHY_RfseqTrigger_nap(rev)              0x411
#define ACPHY_RfseqTrigger_nap_rx2nap_SHIFT(rev) 0
#define ACPHY_RfseqTrigger_nap_rx2nap_MASK(rev)  (0x1 << ACPHY_RfseqTrigger_nap_rx2nap_SHIFT(rev))
#define ACPHY_RfseqTrigger_nap_nap2rx_SHIFT(rev) 1
#define ACPHY_RfseqTrigger_nap_nap2rx_MASK(rev)  (0x1 << ACPHY_RfseqTrigger_nap_nap2rx_SHIFT(rev))

/* Register ACPHY_RfseqStatus_nap */
#define ACPHY_RfseqStatus_nap(rev)               0x412
#define ACPHY_RfseqStatus_nap_rx2nap0_SHIFT(rev) 0
#define ACPHY_RfseqStatus_nap_rx2nap0_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_rx2nap0_SHIFT(rev))
#define ACPHY_RfseqStatus_nap_nap2rx0_SHIFT(rev) 1
#define ACPHY_RfseqStatus_nap_nap2rx0_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_nap2rx0_SHIFT(rev))
#define ACPHY_RfseqStatus_nap_rx2nap1_SHIFT(rev) 2
#define ACPHY_RfseqStatus_nap_rx2nap1_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_rx2nap1_SHIFT(rev))
#define ACPHY_RfseqStatus_nap_nap2rx1_SHIFT(rev) 3
#define ACPHY_RfseqStatus_nap_nap2rx1_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_nap2rx1_SHIFT(rev))
#define ACPHY_RfseqStatus_nap_rx2nap2_SHIFT(rev) 4
#define ACPHY_RfseqStatus_nap_rx2nap2_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_rx2nap2_SHIFT(rev))
#define ACPHY_RfseqStatus_nap_nap2rx2_SHIFT(rev) 5
#define ACPHY_RfseqStatus_nap_nap2rx2_MASK(rev)  (0x1 << ACPHY_RfseqStatus_nap_nap2rx2_SHIFT(rev))

/* Register ACPHY_RfBiasControl */
#define ACPHY_RfBiasControl(rev)                                       0x413
#define ACPHY_RfBiasControl_enable_rx_bias_reset_SHIFT(rev)            0
#define ACPHY_RfBiasControl_enable_rx_bias_reset_MASK(rev)             (0x1 << ACPHY_RfBiasControl_enable_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfBiasControl_enable_adc_bias_reset_SHIFT(rev)           1
#define ACPHY_RfBiasControl_enable_adc_bias_reset_MASK(rev)            (0x1 << ACPHY_RfBiasControl_enable_adc_bias_reset_SHIFT(rev))
#define ACPHY_RfBiasControl_clear_adc_reset_on_pwrup_SHIFT(rev)        2
#define ACPHY_RfBiasControl_clear_adc_reset_on_pwrup_MASK(rev)         (0x1 << ACPHY_RfBiasControl_clear_adc_reset_on_pwrup_SHIFT(rev))
#define ACPHY_RfBiasControl_clear_adc_clk_reset_on_pwrup_SHIFT(rev)    3
#define ACPHY_RfBiasControl_clear_adc_clk_reset_on_pwrup_MASK(rev)     (0x1 << ACPHY_RfBiasControl_clear_adc_clk_reset_on_pwrup_SHIFT(rev))
#define ACPHY_RfBiasControl_disable_adc_cfg_change_in_tx2rx_SHIFT(rev) 4
#define ACPHY_RfBiasControl_disable_adc_cfg_change_in_tx2rx_MASK(rev)  (0x1 << ACPHY_RfBiasControl_disable_adc_cfg_change_in_tx2rx_SHIFT(rev))
#define ACPHY_RfBiasControl_pulseBiasResetForAllCoresOclS_SHIFT(rev)   5
#define ACPHY_RfBiasControl_pulseBiasResetForAllCoresOclS_MASK(rev)    (0x1 << ACPHY_RfBiasControl_pulseBiasResetForAllCoresOclS_SHIFT(rev))
#define ACPHY_RfBiasControl_enBiasRstInForcePu_SHIFT(rev)              6
#define ACPHY_RfBiasControl_enBiasRstInForcePu_MASK(rev)               (0x1 << ACPHY_RfBiasControl_enBiasRstInForcePu_SHIFT(rev))
#define ACPHY_RfBiasControl_tx_bg_pulse_val_SHIFT(rev)                 7
#define ACPHY_RfBiasControl_tx_bg_pulse_val_MASK(rev)                  (0x1 << ACPHY_RfBiasControl_tx_bg_pulse_val_SHIFT(rev))
#define ACPHY_RfBiasControl_rx_bg_pulse_val_SHIFT(rev)                 8
#define ACPHY_RfBiasControl_rx_bg_pulse_val_MASK(rev)                  (0x1 << ACPHY_RfBiasControl_rx_bg_pulse_val_SHIFT(rev))
#define ACPHY_RfBiasControl_tx_bg_pulse_clr_val_SHIFT(rev)             9
#define ACPHY_RfBiasControl_tx_bg_pulse_clr_val_MASK(rev)              (0x1 << ACPHY_RfBiasControl_tx_bg_pulse_clr_val_SHIFT(rev))
#define ACPHY_RfBiasControl_rx_bg_pulse_clr_val_SHIFT(rev)             10
#define ACPHY_RfBiasControl_rx_bg_pulse_clr_val_MASK(rev)              (0x1 << ACPHY_RfBiasControl_rx_bg_pulse_clr_val_SHIFT(rev))
#define ACPHY_RfBiasControl_lna1_byp_tx_val_SHIFT(rev)                 11
#define ACPHY_RfBiasControl_lna1_byp_tx_val_MASK(rev)                  (0x1 << ACPHY_RfBiasControl_lna1_byp_tx_val_SHIFT(rev))
#define ACPHY_RfBiasControl_lna1_byp_rx_val_SHIFT(rev)                 12
#define ACPHY_RfBiasControl_lna1_byp_rx_val_MASK(rev)                  (0x1 << ACPHY_RfBiasControl_lna1_byp_rx_val_SHIFT(rev))
#define ACPHY_RfBiasControl_oclw_bg_pulse_val_SHIFT(rev)               13
#define ACPHY_RfBiasControl_oclw_bg_pulse_val_MASK(rev)                (0x1 << ACPHY_RfBiasControl_oclw_bg_pulse_val_SHIFT(rev))
#define ACPHY_RfBiasControl_ocls_bg_pulse_val_SHIFT(rev)               14
#define ACPHY_RfBiasControl_ocls_bg_pulse_val_MASK(rev)                (0x1 << ACPHY_RfBiasControl_ocls_bg_pulse_val_SHIFT(rev))
#define ACPHY_RfBiasControl_tssi_sleep_bg_pulse_val_SHIFT(rev)         15
#define ACPHY_RfBiasControl_tssi_sleep_bg_pulse_val_MASK(rev)          (0x1 << ACPHY_RfBiasControl_tssi_sleep_bg_pulse_val_SHIFT(rev))

/* Register ACPHY_shFemMuxCtrl */
#define ACPHY_shFemMuxCtrl(rev)                        0x414
#define ACPHY_shFemMuxCtrl_shFem_core_sel_0_SHIFT(rev) 0
#define ACPHY_shFemMuxCtrl_shFem_core_sel_0_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_0_SHIFT(rev))
#define ACPHY_shFemMuxCtrl_shFem_core_sel_1_SHIFT(rev) 2
#define ACPHY_shFemMuxCtrl_shFem_core_sel_1_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_1_SHIFT(rev))
#define ACPHY_shFemMuxCtrl_shFem_core_sel_2_SHIFT(rev) 4
#define ACPHY_shFemMuxCtrl_shFem_core_sel_2_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_2_SHIFT(rev))
#define ACPHY_shFemMuxCtrl_shFem_core_sel_3_SHIFT(rev) 6
#define ACPHY_shFemMuxCtrl_shFem_core_sel_3_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_3_SHIFT(rev))
#define ACPHY_shFemMuxCtrl_shFem_core_sel_4_SHIFT(rev) 8
#define ACPHY_shFemMuxCtrl_shFem_core_sel_4_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_4_SHIFT(rev))
#define ACPHY_shFemMuxCtrl_shFem_core_sel_5_SHIFT(rev) 10
#define ACPHY_shFemMuxCtrl_shFem_core_sel_5_MASK(rev)  (0x3 << ACPHY_shFemMuxCtrl_shFem_core_sel_5_SHIFT(rev))

/* Register ACPHY_Pllldo_resetCtrl */
#define ACPHY_Pllldo_resetCtrl(rev)                        0x415
#define ACPHY_Pllldo_resetCtrl_pllldo_reset_dur_SHIFT(rev) 0
#define ACPHY_Pllldo_resetCtrl_pllldo_reset_dur_MASK(rev)  (0xffff << ACPHY_Pllldo_resetCtrl_pllldo_reset_dur_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideGlobalPus */
#define ACPHY_RfctrlOverrideGlobalPus(rev)                    0x416
#define ACPHY_RfctrlOverrideGlobalPus_rfpll_reset_SHIFT(rev)  0
#define ACPHY_RfctrlOverrideGlobalPus_rfpll_reset_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideGlobalPus_rfpll_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_pu_SHIFT(rev)    2
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_pu_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideGlobalPus_pllldo_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_reset_SHIFT(rev) 3
#define ACPHY_RfctrlOverrideGlobalPus_pllldo_reset_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideGlobalPus_pllldo_reset_SHIFT(rev))

/* Register ACPHY_RfctrlCoreGlobalPus */
#define ACPHY_RfctrlCoreGlobalPus(rev)                          0x417
#define ACPHY_RfctrlCoreGlobalPus_rfpll_reset_SHIFT(rev)        0
#define ACPHY_RfctrlCoreGlobalPus_rfpll_reset_MASK(rev)         (0x1 << ACPHY_RfctrlCoreGlobalPus_rfpll_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreGlobalPus_pllldo_pu_SHIFT(rev)          2
#define ACPHY_RfctrlCoreGlobalPus_pllldo_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreGlobalPus_pllldo_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreGlobalPus_pllldo_reset_SHIFT(rev)       3
#define ACPHY_RfctrlCoreGlobalPus_pllldo_reset_MASK(rev)        (0x1 << ACPHY_RfctrlCoreGlobalPus_pllldo_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreGlobalPus_muxTxVlinOnFemCtrl_SHIFT(rev) 4
#define ACPHY_RfctrlCoreGlobalPus_muxTxVlinOnFemCtrl_MASK(rev)  (ACREV_GE(rev,2) ? (0x3ff << ACPHY_RfctrlCoreGlobalPus_muxTxVlinOnFemCtrl_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BT_FemControl */
#define ACPHY_BT_FemControl(rev)                  0x418
#define ACPHY_BT_FemControl_bt_en_SHIFT(rev)      0
#define ACPHY_BT_FemControl_bt_en_MASK(rev)       (0x1 << ACPHY_BT_FemControl_bt_en_SHIFT(rev))
#define ACPHY_BT_FemControl_bt_en_ovrd_SHIFT(rev) 1
#define ACPHY_BT_FemControl_bt_en_ovrd_MASK(rev)  (0x1 << ACPHY_BT_FemControl_bt_en_ovrd_SHIFT(rev))
#define ACPHY_BT_FemControl_bt_fem_SHIFT(rev)     2
#define ACPHY_BT_FemControl_bt_fem_MASK(rev)      (0xf << ACPHY_BT_FemControl_bt_fem_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxPwrUpDownDly40M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly40M(rev)                              0x420
#define ACPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_SHIFT(rev))

/* Register ACPHY_AfeseqTx2RxPwrUpDownDly40M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly40M(rev)                              0x421
#define ACPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_SHIFT(rev) 0
#define ACPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_MASK(rev)  (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxPwrUpDownDly20M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly20M(rev)                              0x422
#define ACPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_SHIFT(rev))

/* Register ACPHY_AfeseqTx2RxPwrUpDownDly20M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly20M(rev)                              0x423
#define ACPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_SHIFT(rev) 0
#define ACPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_MASK(rev)  (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxPwrUpDownDly10M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly10M(rev)                              0x424
#define ACPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_SHIFT(rev))

/* Register ACPHY_AfeseqTx2RxPwrUpDownDly10M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly10M(rev)                              0x425
#define ACPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_SHIFT(rev) 0
#define ACPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_MASK(rev)  (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxPwrUpDownDly80M */
#define ACPHY_AfeseqRx2TxPwrUpDownDly80M(rev)                              0x426
#define ACPHY_AfeseqRx2TxPwrUpDownDly80M_delayPwrUpDownRx2Tx80M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxPwrUpDownDly80M_delayPwrUpDownRx2Tx80M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxPwrUpDownDly80M_delayPwrUpDownRx2Tx80M_SHIFT(rev))

/* Register ACPHY_AfeseqTx2RxPwrUpDownDly80M */
#define ACPHY_AfeseqTx2RxPwrUpDownDly80M(rev)                              (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x427 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x427 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x427)))))
#define ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_SHIFT(rev) 0
#define ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_AfeseqTx2RxPwrUpDownDly80M_delayPwrUpDownTx2Rx80M_SHIFT(rev)))))))

/* Register ACPHY_AfeseqInitDACgain */
#define ACPHY_AfeseqInitDACgain(rev)                    (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x428 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x428 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x428)))))
#define ACPHY_AfeseqInitDACgain_InitDACgain2_SHIFT(rev) 8
#define ACPHY_AfeseqInitDACgain_InitDACgain2_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xf << ACPHY_AfeseqInitDACgain_InitDACgain2_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_AfeseqInitDACgain_InitDACgain2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xf << ACPHY_AfeseqInitDACgain_InitDACgain2_SHIFT(rev)))))))
#define ACPHY_AfeseqInitDACgain_InitDACgain1_SHIFT(rev) 4
#define ACPHY_AfeseqInitDACgain_InitDACgain1_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xf << ACPHY_AfeseqInitDACgain_InitDACgain1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_AfeseqInitDACgain_InitDACgain1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xf << ACPHY_AfeseqInitDACgain_InitDACgain1_SHIFT(rev)))))))
#define ACPHY_AfeseqInitDACgain_InitDACgain0_SHIFT(rev) 0
#define ACPHY_AfeseqInitDACgain_InitDACgain0_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xf << ACPHY_AfeseqInitDACgain_InitDACgain0_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_AfeseqInitDACgain_InitDACgain0_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xf << ACPHY_AfeseqInitDACgain_InitDACgain0_SHIFT(rev)))))))

/* Register ACPHY_AfeseqRx2TxAdcPwrDownDly80M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly80M(rev)                               0x429
#define ACPHY_AfeseqRx2TxAdcPwrDownDly80M_delayADCPwrDownRx2Tx80M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly80M_delayADCPwrDownRx2Tx80M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly80M_delayADCPwrDownRx2Tx80M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxAdcPwrDownDly40M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly40M(rev)                               0x42a
#define ACPHY_AfeseqRx2TxAdcPwrDownDly40M_delayADCPwrDownRx2Tx40M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly40M_delayADCPwrDownRx2Tx40M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly40M_delayADCPwrDownRx2Tx40M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxAdcPwrDownDly20M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly20M(rev)                               0x42b
#define ACPHY_AfeseqRx2TxAdcPwrDownDly20M_delayADCPwrDownRx2Tx20M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly20M_delayADCPwrDownRx2Tx20M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly20M_delayADCPwrDownRx2Tx20M_SHIFT(rev))

/* Register ACPHY_AfeseqRx2TxAdcPwrDownDly10M */
#define ACPHY_AfeseqRx2TxAdcPwrDownDly10M(rev)                               0x42c
#define ACPHY_AfeseqRx2TxAdcPwrDownDly10M_delayADCPwrDownRx2Tx10M_SHIFT(rev) 0
#define ACPHY_AfeseqRx2TxAdcPwrDownDly10M_delayADCPwrDownRx2Tx10M_MASK(rev)  (0xffff << ACPHY_AfeseqRx2TxAdcPwrDownDly10M_delayADCPwrDownRx2Tx10M_SHIFT(rev))

/* Register ACPHY_Afeseqctrl */
#define ACPHY_Afeseqctrl(rev)                                    0x42d
#define ACPHY_Afeseqctrl_keep_adc_on_during_entire_tx_SHIFT(rev) 0
#define ACPHY_Afeseqctrl_keep_adc_on_during_entire_tx_MASK(rev)  (0x1 << ACPHY_Afeseqctrl_keep_adc_on_during_entire_tx_SHIFT(rev))

/* Register ACPHY_BfmCon */
#define ACPHY_BfmCon(rev)                              0x430
#define ACPHY_BfmCon_bfmEn_SHIFT(rev)                  0
#define ACPHY_BfmCon_bfmEn_MASK(rev)                   (0x1 << ACPHY_BfmCon_bfmEn_SHIFT(rev))
#define ACPHY_BfmCon_bfmUserIndexOverideEn_SHIFT(rev)  1
#define ACPHY_BfmCon_bfmUserIndexOverideEn_MASK(rev)   (0x1 << ACPHY_BfmCon_bfmUserIndexOverideEn_SHIFT(rev))
#define ACPHY_BfmCon_bfmUserIndexOverideVal_SHIFT(rev) 2
#define ACPHY_BfmCon_bfmUserIndexOverideVal_MASK(rev)  (0x1f << ACPHY_BfmCon_bfmUserIndexOverideVal_SHIFT(rev))
#define ACPHY_BfmCon_bfmLstfFirstIndex_SHIFT(rev)      7
#define ACPHY_BfmCon_bfmLstfFirstIndex_MASK(rev)       (0x1f << ACPHY_BfmCon_bfmLstfFirstIndex_SHIFT(rev))
#define ACPHY_BfmCon_bfmLstfNumIndex_SHIFT(rev)        12
#define ACPHY_BfmCon_bfmLstfNumIndex_MASK(rev)         (0xf << ACPHY_BfmCon_bfmLstfNumIndex_SHIFT(rev))

/* Register ACPHY_BfmConfig1 */
#define ACPHY_BfmConfig1(rev)                         0x431
#define ACPHY_BfmConfig1_bfmMlbfPhasorReal_SHIFT(rev) 0
#define ACPHY_BfmConfig1_bfmMlbfPhasorReal_MASK(rev)  (0xff << ACPHY_BfmConfig1_bfmMlbfPhasorReal_SHIFT(rev))
#define ACPHY_BfmConfig1_bfmMlbfPhasorImag_SHIFT(rev) 8
#define ACPHY_BfmConfig1_bfmMlbfPhasorImag_MASK(rev)  (0xff << ACPHY_BfmConfig1_bfmMlbfPhasorImag_SHIFT(rev))

/* Register ACPHY_BfmConfig2 */
#define ACPHY_BfmConfig2(rev)                       0x432
#define ACPHY_BfmConfig2_bfmClearValidLo_SHIFT(rev) 0
#define ACPHY_BfmConfig2_bfmClearValidLo_MASK(rev)  (0xffff << ACPHY_BfmConfig2_bfmClearValidLo_SHIFT(rev))

/* Register ACPHY_BfmConfig3 */
#define ACPHY_BfmConfig3(rev)                         0x433
#define ACPHY_BfmConfig3_bfmClearValidHi_SHIFT(rev)   0
#define ACPHY_BfmConfig3_bfmClearValidHi_MASK(rev)    (ACREV_GE(rev,14) ? (0xffff << ACPHY_BfmConfig3_bfmClearValidHi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_BfmConfig3_bfmClearValidHi_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (0xffff << ACPHY_BfmConfig3_bfmClearValidHi_SHIFT(rev))))))
#define ACPHY_BfmConfig3_IrxDcLoopAccumVal_SHIFT(rev) 0
#define ACPHY_BfmConfig3_IrxDcLoopAccumVal_MASK(rev)  (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0xffff << ACPHY_BfmConfig3_IrxDcLoopAccumVal_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0xffff << ACPHY_BfmConfig3_IrxDcLoopAccumVal_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_BfmStatus0Reg */
#define ACPHY_BfmStatus0Reg(rev)                      0x434
#define ACPHY_BfmStatus0Reg_bfmUserValidLo_SHIFT(rev) 0
#define ACPHY_BfmStatus0Reg_bfmUserValidLo_MASK(rev)  (0xffff << ACPHY_BfmStatus0Reg_bfmUserValidLo_SHIFT(rev))

/* Register ACPHY_BfmStatus1Reg */
#define ACPHY_BfmStatus1Reg(rev)                      0x435
#define ACPHY_BfmStatus1Reg_bfmUserValidHi_SHIFT(rev) 0
#define ACPHY_BfmStatus1Reg_bfmUserValidHi_MASK(rev)  (0xffff << ACPHY_BfmStatus1Reg_bfmUserValidHi_SHIFT(rev))

/* Register ACPHY_BfmStatus2Reg */
#define ACPHY_BfmStatus2Reg(rev)                          0x436
#define ACPHY_BfmStatus2Reg_bfmSteeringErrorLo_SHIFT(rev) 0
#define ACPHY_BfmStatus2Reg_bfmSteeringErrorLo_MASK(rev)  (0xffff << ACPHY_BfmStatus2Reg_bfmSteeringErrorLo_SHIFT(rev))

/* Register ACPHY_BfmStatus3Reg */
#define ACPHY_BfmStatus3Reg(rev)                          0x437
#define ACPHY_BfmStatus3Reg_bfmSteeringErrorHi_SHIFT(rev) 0
#define ACPHY_BfmStatus3Reg_bfmSteeringErrorHi_MASK(rev)  (0xffff << ACPHY_BfmStatus3Reg_bfmSteeringErrorHi_SHIFT(rev))

/* Register ACPHY_BfmStatus4Reg */
#define ACPHY_BfmStatus4Reg(rev)                           0x438
#define ACPHY_BfmStatus4Reg_bfm_last_user_index_SHIFT(rev) 0
#define ACPHY_BfmStatus4Reg_bfm_last_user_index_MASK(rev)  (0x1f << ACPHY_BfmStatus4Reg_bfm_last_user_index_SHIFT(rev))
#define ACPHY_BfmStatus4Reg_bfm_last_bw_SHIFT(rev)         5
#define ACPHY_BfmStatus4Reg_bfm_last_bw_MASK(rev)          (0x3 << ACPHY_BfmStatus4Reg_bfm_last_bw_SHIFT(rev))
#define ACPHY_BfmStatus4Reg_bfm_last_num_sts_SHIFT(rev)    7
#define ACPHY_BfmStatus4Reg_bfm_last_num_sts_MASK(rev)     (0x3 << ACPHY_BfmStatus4Reg_bfm_last_num_sts_SHIFT(rev))
#define ACPHY_BfmStatus4Reg_bfm_last_sub_band_SHIFT(rev)   9
#define ACPHY_BfmStatus4Reg_bfm_last_sub_band_MASK(rev)    (0x3 << ACPHY_BfmStatus4Reg_bfm_last_sub_band_SHIFT(rev))
#define ACPHY_BfmStatus4Reg_align_running_SHIFT(rev)       11
#define ACPHY_BfmStatus4Reg_align_running_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_BfmStatus4Reg_align_running_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_BfmStatus4Reg_align_running_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_BfmStatus4Reg_align_running_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmStatus4Reg_align_done_SHIFT(rev)          12
#define ACPHY_BfmStatus4Reg_align_done_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_BfmStatus4Reg_align_done_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_BfmStatus4Reg_align_done_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_BfmStatus4Reg_align_done_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_TxbfReportFifoReg */
#define ACPHY_TxbfReportFifoReg(rev)                               (ACREV_GE(rev,14) ? 0x439 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x439 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x439 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x439))))))
#define ACPHY_TxbfReportFifoReg_txbfReportReadEn_SHIFT(rev)        0
#define ACPHY_TxbfReportFifoReg_txbfReportReadEn_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportReadEn_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportReadEn_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportReadEn_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfReportFifoReg_txbfReportReadEn_SHIFT(rev))))))))
#define ACPHY_TxbfReportFifoReg_txbfReportWriteEn_SHIFT(rev)       1
#define ACPHY_TxbfReportFifoReg_txbfReportWriteEn_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportWriteEn_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportWriteEn_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportWriteEn_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfReportFifoReg_txbfReportWriteEn_SHIFT(rev))))))))
#define ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_SHIFT(rev)  2
#define ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearReadPtr_SHIFT(rev))))))))
#define ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_SHIFT(rev) 3
#define ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfReportFifoReg_txbfReportClearWritePtr_SHIFT(rev))))))))

/* Register ACPHY_TxbfReportStatus0Reg */
#define ACPHY_TxbfReportStatus0Reg(rev)                         (ACREV_GE(rev,14) ? 0x43a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43a : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43a))))))
#define ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_SHIFT(rev) 0
#define ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_TxbfReportStatus0Reg_txbfReportReadPtr_SHIFT(rev))))))))
#define ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_SHIFT(rev)   10
#define ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfReportStatus0Reg_txbfReportEmpty_SHIFT(rev))))))))

/* Register ACPHY_TxbfReportStatus1Reg */
#define ACPHY_TxbfReportStatus1Reg(rev)                          (ACREV_GE(rev,14) ? 0x43b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43b))))))
#define ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_SHIFT(rev) 0
#define ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_TxbfReportStatus1Reg_txbfReportWritePtr_SHIFT(rev))))))))

/* Register ACPHY_TxbfMACReportFifoReg */
#define ACPHY_TxbfMACReportFifoReg(rev)                                  (ACREV_GE(rev,14) ? 0x43c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43c : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43c))))))
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_SHIFT(rev)        0
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportReadEn_SHIFT(rev))))))))
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_SHIFT(rev)       1
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportWriteEn_SHIFT(rev))))))))
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_SHIFT(rev)  2
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearReadPtr_SHIFT(rev))))))))
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_SHIFT(rev) 3
#define ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfMACReportFifoReg_txbfMACReportClearWritePtr_SHIFT(rev))))))))

/* Register ACPHY_TxbfMACReportStatus0Reg */
#define ACPHY_TxbfMACReportStatus0Reg(rev)                            (ACREV_GE(rev,14) ? 0x43d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43d : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43d))))))
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_SHIFT(rev) 0
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportReadPtr_SHIFT(rev))))))))
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_SHIFT(rev)   10
#define ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfMACReportStatus0Reg_txbfMACReportEmpty_SHIFT(rev))))))))
#define ACPHY_TxbfMACReportStatus0Reg_bfrRunning_SHIFT(rev)           11
#define ACPHY_TxbfMACReportStatus0Reg_bfrRunning_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrRunning_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrRunning_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrRunning_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrRunning_SHIFT(rev))))))))
#define ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_SHIFT(rev)      12
#define ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrTimeOutError_SHIFT(rev))))))))
#define ACPHY_TxbfMACReportStatus0Reg_bfrDone_SHIFT(rev)              11
#define ACPHY_TxbfMACReportStatus0Reg_bfrDone_MASK(rev)               (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrDone_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrDone_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_TxbfMACReportStatus0Reg_bfrDone_SHIFT(rev)) : INVALID_MASK))))))

/* Register ACPHY_TxbfMACReportStatus1Reg */
#define ACPHY_TxbfMACReportStatus1Reg(rev)                             (ACREV_GE(rev,14) ? 0x43e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43e : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43e))))))
#define ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_SHIFT(rev) 0
#define ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_TxbfMACReportStatus1Reg_txbfMACReportWritePtr_SHIFT(rev))))))))

/* Register ACPHY_BfrConfigReg1 */
#define ACPHY_BfrConfigReg1(rev)                                   (ACREV_GE(rev,14) ? 0x43f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x43f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x43f : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x43f))))))
#define ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_SHIFT(rev)   0
#define ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_MASK(rev)    (ACREV_GE(rev,14) ? (0x7ff << ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x7ff << ACPHY_BfrConfigReg1_bfr_config_maxPowerAdjust_SHIFT(rev))))))))
#define ACPHY_BfrConfigReg1_bfr_config_powerControlMode_SHIFT(rev) 11
#define ACPHY_BfrConfigReg1_bfr_config_powerControlMode_MASK(rev)  (ACREV_GE(rev,14) ? (0x3 << ACPHY_BfrConfigReg1_bfr_config_powerControlMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_BfrConfigReg1_bfr_config_powerControlMode_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_BfrConfigReg1_bfr_config_powerControlMode_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3 << ACPHY_BfrConfigReg1_bfr_config_powerControlMode_SHIFT(rev))))))))
#define ACPHY_BfrConfigReg1_bfr_config_timeout_SHIFT(rev)          13
#define ACPHY_BfrConfigReg1_bfr_config_timeout_MASK(rev)           (ACREV_GE(rev,18) ? (0x3 << ACPHY_BfrConfigReg1_bfr_config_timeout_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_BfrConfigReg1_bfr_config_timeout_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_BfrConfigReg1_bfr_config_timeout_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_BfrConfigReg1_bfr_config_timeout_SHIFT(rev))))))))

/* Register ACPHY_BfrMimoCntlField */
#define ACPHY_BfrMimoCntlField(rev)                        (ACREV_GE(rev,14) ? 0x440 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x440 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x440 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x440))))))
#define ACPHY_BfrMimoCntlField_bfrMimoCntlField_SHIFT(rev) 0
#define ACPHY_BfrMimoCntlField_bfrMimoCntlField_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_BfrMimoCntlField_bfrMimoCntlField_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_BfrMimoCntlField_bfrMimoCntlField_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_BfrMimoCntlField_bfrMimoCntlField_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_BfrMimoCntlField_bfrMimoCntlField_SHIFT(rev))))))))

/* Register ACPHY_BfrConfigReg0 */
#define ACPHY_BfrConfigReg0(rev)                                (ACREV_GE(rev,14) ? 0x441 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x441 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x441 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x441))))))
#define ACPHY_BfrConfigReg0_bfr_start_SHIFT(rev)                0
#define ACPHY_BfrConfigReg0_bfr_start_MASK(rev)                 (ACREV_GE(rev,14) ? (0x1 << ACPHY_BfrConfigReg0_bfr_start_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_BfrConfigReg0_bfr_start_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_BfrConfigReg0_bfr_start_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_BfrConfigReg0_bfr_start_SHIFT(rev))))))))
#define ACPHY_BfrConfigReg0_bfr_config_reportType_SHIFT(rev)    1
#define ACPHY_BfrConfigReg0_bfr_config_reportType_MASK(rev)     (ACREV_GE(rev,14) ? (0x3 << ACPHY_BfrConfigReg0_bfr_config_reportType_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_BfrConfigReg0_bfr_config_reportType_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_BfrConfigReg0_bfr_config_reportType_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3 << ACPHY_BfrConfigReg0_bfr_config_reportType_SHIFT(rev))))))))
#define ACPHY_BfrConfigReg0_bfr_config_frameFormat_SHIFT(rev)   3
#define ACPHY_BfrConfigReg0_bfr_config_frameFormat_MASK(rev)    (ACREV_GE(rev,14) ? (0x3 << ACPHY_BfrConfigReg0_bfr_config_frameFormat_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_BfrConfigReg0_bfr_config_frameFormat_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_BfrConfigReg0_bfr_config_frameFormat_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3 << ACPHY_BfrConfigReg0_bfr_config_frameFormat_SHIFT(rev))))))))
#define ACPHY_BfrConfigReg0_bfr_config_userIndex_SHIFT(rev)     5
#define ACPHY_BfrConfigReg0_bfr_config_userIndex_MASK(rev)      (ACREV_GE(rev,14) ? (0x1f << ACPHY_BfrConfigReg0_bfr_config_userIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_BfrConfigReg0_bfr_config_userIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_BfrConfigReg0_bfr_config_userIndex_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1f << ACPHY_BfrConfigReg0_bfr_config_userIndex_SHIFT(rev))))))))
#define ACPHY_BfrConfigReg0_bfr_config_sub_band_SHIFT(rev)      10
#define ACPHY_BfrConfigReg0_bfr_config_sub_band_MASK(rev)       (ACREV_GE(rev,14) ? (0x7 << ACPHY_BfrConfigReg0_bfr_config_sub_band_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfrConfigReg0_bfr_config_sub_band_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_BfrConfigReg0_bfr_config_sub_band_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x7 << ACPHY_BfrConfigReg0_bfr_config_sub_band_SHIFT(rev))))))))
#define ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_SHIFT(rev) 13
#define ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_MASK(rev)  (ACREV_GE(rev,14) ? (0x3 << ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3 << ACPHY_BfrConfigReg0_bfr_config_phy_bandwidth_SHIFT(rev))))))))

/* Register ACPHY_BfeConfigReg0 */
#define ACPHY_BfeConfigReg0(rev)                                        0x442
#define ACPHY_BfeConfigReg0_bfe_arm_SHIFT(rev)                          0
#define ACPHY_BfeConfigReg0_bfe_arm_MASK(rev)                           (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_BfeConfigReg0_bfe_arm_SHIFT(rev)))
#define ACPHY_BfeConfigReg0_bfe_arm_legacy_SHIFT(rev)                   1
#define ACPHY_BfeConfigReg0_bfe_arm_legacy_MASK(rev)                    (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_BfeConfigReg0_bfe_arm_legacy_SHIFT(rev)))
#define ACPHY_BfeConfigReg0_bfe_config_identity_SHIFT(rev)              2
#define ACPHY_BfeConfigReg0_bfe_config_identity_MASK(rev)               (0x3 << ACPHY_BfeConfigReg0_bfe_config_identity_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_userIndex_SHIFT(rev)             4
#define ACPHY_BfeConfigReg0_bfe_config_userIndex_MASK(rev)              (0x1f << ACPHY_BfeConfigReg0_bfe_config_userIndex_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_mlBfEnabled_SHIFT(rev)           9
#define ACPHY_BfeConfigReg0_bfe_config_mlBfEnabled_MASK(rev)            (0x1 << ACPHY_BfeConfigReg0_bfe_config_mlBfEnabled_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_broadcomTarget_SHIFT(rev)        10
#define ACPHY_BfeConfigReg0_bfe_config_broadcomTarget_MASK(rev)         (0x1 << ACPHY_BfeConfigReg0_bfe_config_broadcomTarget_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_reportType_SHIFT(rev)            11
#define ACPHY_BfeConfigReg0_bfe_config_reportType_MASK(rev)             (0x3 << ACPHY_BfeConfigReg0_bfe_config_reportType_SHIFT(rev))
#define ACPHY_BfeConfigReg0_bfe_config_forceIdentityMatrix_SHIFT(rev)   13
#define ACPHY_BfeConfigReg0_bfe_config_forceIdentityMatrix_MASK(rev)    (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_BfeConfigReg0_bfe_config_forceIdentityMatrix_SHIFT(rev)))
#define ACPHY_BfeConfigReg0_bfe_clear_arm_SHIFT(rev)                    14
#define ACPHY_BfeConfigReg0_bfe_clear_arm_MASK(rev)                     (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_BfeConfigReg0_bfe_clear_arm_SHIFT(rev)))
#define ACPHY_BfeConfigReg0_bfe_clear_arm_legacy_SHIFT(rev)             15
#define ACPHY_BfeConfigReg0_bfe_clear_arm_legacy_MASK(rev)              (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_BfeConfigReg0_bfe_clear_arm_legacy_SHIFT(rev)))
#define ACPHY_BfeConfigReg0_bfe_start_0_SHIFT(rev)                      0
#define ACPHY_BfeConfigReg0_bfe_start_0_MASK(rev)                       (ACREV_GE(rev,18) ? (0x1 << ACPHY_BfeConfigReg0_bfe_start_0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_BfeConfigReg0_bfe_start_0_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_BfeConfigReg0_bfe_start_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfeConfigReg0_bfe_start_1_SHIFT(rev)                      1
#define ACPHY_BfeConfigReg0_bfe_start_1_MASK(rev)                       (ACREV_GE(rev,18) ? (0x1 << ACPHY_BfeConfigReg0_bfe_start_1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_BfeConfigReg0_bfe_start_1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_BfeConfigReg0_bfe_start_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfeConfigReg0_bfe_config_force_identity_matrix_SHIFT(rev) 13
#define ACPHY_BfeConfigReg0_bfe_config_force_identity_matrix_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_BfeConfigReg0_bfe_config_force_identity_matrix_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_BfeConfigReg0_bfe_reset_SHIFT(rev)                        14
#define ACPHY_BfeConfigReg0_bfe_reset_MASK(rev)                         (ACREV_GE(rev,5) ? (0x1 << ACPHY_BfeConfigReg0_bfe_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_BfeConfigReg0_bfe_reset_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_BfeConfigReg0_bfe_start_SHIFT(rev)                        0
#define ACPHY_BfeConfigReg0_bfe_start_MASK(rev)                         (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0x3 << ACPHY_BfeConfigReg0_bfe_start_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_BfeConfigReg0_bfe_start_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_BfeConfigReg0_bfe_start_SHIFT(rev)) : INVALID_MASK))))))

/* Register ACPHY_BfeConfigReg1 */
#define ACPHY_BfeConfigReg1(rev)                                     0x443
#define ACPHY_BfeConfigReg1_bfe_config_legacyUserIndex_SHIFT(rev)    0
#define ACPHY_BfeConfigReg1_bfe_config_legacyUserIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1f << ACPHY_BfeConfigReg1_bfe_config_legacyUserIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_BfeConfigReg1_bfe_config_legacyUserIndex_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_BfeConfigReg1_bfe_config_legacyUserIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_BfeConfigReg1_bfe_config_legacyUserIndex_SHIFT(rev))))))))
#define ACPHY_BfeConfigReg1_bfe_block_reset_SHIFT(rev)               5
#define ACPHY_BfeConfigReg1_bfe_block_reset_MASK(rev)                (ACREV_GE(rev,18) ? (0x1 << ACPHY_BfeConfigReg1_bfe_block_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_BfeConfigReg1_bfe_block_reset_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_BfeConfigReg1_bfe_block_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_BfeConfigReg1_bfe_block_reset_SHIFT(rev))))))))
#define ACPHY_BfeConfigReg1_bfeConfigReg1_SHIFT(rev)                 6
#define ACPHY_BfeConfigReg1_bfeConfigReg1_MASK(rev)                  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_BfeConfigReg1_bfeConfigReg1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_BfeConfigReg1_bfeConfigReg1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_BfeConfigReg1_bfeConfigReg1_SHIFT(rev))))))
#define ACPHY_BfeConfigReg1_bfe_config_reportNumRows_SHIFT(rev)      0
#define ACPHY_BfeConfigReg1_bfe_config_reportNumRows_MASK(rev)       (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportNumRows_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportNumRows_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportNumRows_SHIFT(rev)) : INVALID_MASK))))))
#define ACPHY_BfeConfigReg1_bfe_config_reportNumCols_SHIFT(rev)      2
#define ACPHY_BfeConfigReg1_bfe_config_reportNumCols_MASK(rev)       (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportNumCols_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportNumCols_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportNumCols_SHIFT(rev)) : INVALID_MASK))))))
#define ACPHY_BfeConfigReg1_bfe_config_reportGrouping_SHIFT(rev)     4
#define ACPHY_BfeConfigReg1_bfe_config_reportGrouping_MASK(rev)      (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportGrouping_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportGrouping_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportGrouping_SHIFT(rev)) : INVALID_MASK))))))
#define ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_SHIFT(rev)     6
#define ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_MASK(rev)      (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportCoefsize_SHIFT(rev)) : INVALID_MASK))))))
#define ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_SHIFT(rev) 13
#define ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_BfeConfigReg1_bfe_config_reportCodebookSize_SHIFT(rev)) : INVALID_MASK))))))
#define ACPHY_BfeConfigReg1_bfe_nvar_comp_SHIFT(rev)                 6
#define ACPHY_BfeConfigReg1_bfe_nvar_comp_MASK(rev)                  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_BfeConfigReg1_bfe_nvar_comp_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BfeMimoCntlField */
#define ACPHY_BfeMimoCntlField(rev)                        0x444
#define ACPHY_BfeMimoCntlField_bfeMimoCntlField_SHIFT(rev) 0
#define ACPHY_BfeMimoCntlField_bfeMimoCntlField_MASK(rev)  (0xffff << ACPHY_BfeMimoCntlField_bfeMimoCntlField_SHIFT(rev))

/* Register ACPHY_BfeMaxPowerAdjustVal */
#define ACPHY_BfeMaxPowerAdjustVal(rev)                                   0x445
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_maxPowerAdjust_SHIFT(rev)   0
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_maxPowerAdjust_MASK(rev)    (0x7ff << ACPHY_BfeMaxPowerAdjustVal_bfe_config_maxPowerAdjust_SHIFT(rev))
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_dynNumStsEnabled_SHIFT(rev) 11
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_dynNumStsEnabled_MASK(rev)  (0x1 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_dynNumStsEnabled_SHIFT(rev))
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_powerControlMode_SHIFT(rev) 12
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_powerControlMode_MASK(rev)  (0x3 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_powerControlMode_SHIFT(rev))
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_ldpcEn_SHIFT(rev)           14
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_ldpcEn_MASK(rev)            (0x1 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_ldpcEn_SHIFT(rev))
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_lowerMcsSel_SHIFT(rev)      15
#define ACPHY_BfeMaxPowerAdjustVal_bfe_config_lowerMcsSel_MASK(rev)       (0x1 << ACPHY_BfeMaxPowerAdjustVal_bfe_config_lowerMcsSel_SHIFT(rev))

/* Register ACPHY_BfeMaxNoiseVarVal */
#define ACPHY_BfeMaxNoiseVarVal(rev)                                 0x446
#define ACPHY_BfeMaxNoiseVarVal_bfe_config_maxNoiseVar_SHIFT(rev)    0
#define ACPHY_BfeMaxNoiseVarVal_bfe_config_maxNoiseVar_MASK(rev)     (0x3ff << ACPHY_BfeMaxNoiseVarVal_bfe_config_maxNoiseVar_SHIFT(rev))
#define ACPHY_BfeMaxNoiseVarVal_bfe_config_txRxCorrection_SHIFT(rev) 10
#define ACPHY_BfeMaxNoiseVarVal_bfe_config_txRxCorrection_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_BfeMaxNoiseVarVal_bfe_config_txRxCorrection_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BfeStatus0Reg */
#define ACPHY_BfeStatus0Reg(rev)                             0x447
#define ACPHY_BfeStatus0Reg_bfe_running_SHIFT(rev)           0
#define ACPHY_BfeStatus0Reg_bfe_running_MASK(rev)            (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_BfeStatus0Reg_bfe_running_SHIFT(rev)))
#define ACPHY_BfeStatus0Reg_bfe_recommend_valid_SHIFT(rev)   1
#define ACPHY_BfeStatus0Reg_bfe_recommend_valid_MASK(rev)    (0x1 << ACPHY_BfeStatus0Reg_bfe_recommend_valid_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_recommend_mcs_SHIFT(rev)     2
#define ACPHY_BfeStatus0Reg_bfe_recommend_mcs_MASK(rev)      (0x1f << ACPHY_BfeStatus0Reg_bfe_recommend_mcs_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_recommend_num_sts_SHIFT(rev) 7
#define ACPHY_BfeStatus0Reg_bfe_recommend_num_sts_MASK(rev)  (0x3 << ACPHY_BfeStatus0Reg_bfe_recommend_num_sts_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_last_user_index_SHIFT(rev)   9
#define ACPHY_BfeStatus0Reg_bfe_last_user_index_MASK(rev)    (0x1f << ACPHY_BfeStatus0Reg_bfe_last_user_index_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_last_bandwidth_SHIFT(rev)    14
#define ACPHY_BfeStatus0Reg_bfe_last_bandwidth_MASK(rev)     (0x3 << ACPHY_BfeStatus0Reg_bfe_last_bandwidth_SHIFT(rev))
#define ACPHY_BfeStatus0Reg_bfe_stat_running_SHIFT(rev)      0
#define ACPHY_BfeStatus0Reg_bfe_stat_running_MASK(rev)       (ACREV_GE(rev,2) ? (0x1 << ACPHY_BfeStatus0Reg_bfe_stat_running_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeStatus1Reg */
#define ACPHY_BfeStatus1Reg(rev)                            0x448
#define ACPHY_BfeStatus1Reg_bfe_num_report_bytes_SHIFT(rev) 0
#define ACPHY_BfeStatus1Reg_bfe_num_report_bytes_MASK(rev)  (0x1fff << ACPHY_BfeStatus1Reg_bfe_num_report_bytes_SHIFT(rev))
#define ACPHY_BfeStatus1Reg_bfe_last_frameformat_SHIFT(rev) 13
#define ACPHY_BfeStatus1Reg_bfe_last_frameformat_MASK(rev)  (0x3 << ACPHY_BfeStatus1Reg_bfe_last_frameformat_SHIFT(rev))

/* Register ACPHY_BfeStatus2Reg */
#define ACPHY_BfeStatus2Reg(rev)                           0x449
#define ACPHY_BfeStatus2Reg_bfeMimoCntlFieldOut_SHIFT(rev) 0
#define ACPHY_BfeStatus2Reg_bfeMimoCntlFieldOut_MASK(rev)  (0xffff << ACPHY_BfeStatus2Reg_bfeMimoCntlFieldOut_SHIFT(rev))

/* Register ACPHY_sampleCmd */
#define ACPHY_sampleCmd(rev)                              0x460
#define ACPHY_sampleCmd_start_SHIFT(rev)                  0
#define ACPHY_sampleCmd_start_MASK(rev)                   (0x1 << ACPHY_sampleCmd_start_SHIFT(rev))
#define ACPHY_sampleCmd_stop_SHIFT(rev)                   1
#define ACPHY_sampleCmd_stop_MASK(rev)                    (0x1 << ACPHY_sampleCmd_stop_SHIFT(rev))
#define ACPHY_sampleCmd_DacTestMode_SHIFT(rev)            2
#define ACPHY_sampleCmd_DacTestMode_MASK(rev)             (0x1 << ACPHY_sampleCmd_DacTestMode_SHIFT(rev))
#define ACPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT(rev) 3
#define ACPHY_sampleCmd_DisTxFrameInSampleplay_MASK(rev)  (0x1 << ACPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT(rev))
#define ACPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT(rev)    4
#define ACPHY_sampleCmd_DisTxFrameInIqlocal_MASK(rev)     (0x1 << ACPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT(rev))
#define ACPHY_sampleCmd_FlipsignQ_SHIFT(rev)              5
#define ACPHY_sampleCmd_FlipsignQ_MASK(rev)               (0x1 << ACPHY_sampleCmd_FlipsignQ_SHIFT(rev))
#define ACPHY_sampleCmd_FlipsignI_SHIFT(rev)              6
#define ACPHY_sampleCmd_FlipsignI_MASK(rev)               (0x1 << ACPHY_sampleCmd_FlipsignI_SHIFT(rev))
#define ACPHY_sampleCmd_fdiqicalmode_SHIFT(rev)           7
#define ACPHY_sampleCmd_fdiqicalmode_MASK(rev)            (0x1 << ACPHY_sampleCmd_fdiqicalmode_SHIFT(rev))
#define ACPHY_sampleCmd_DisTxFrameInfdiqiPlay_SHIFT(rev)  8
#define ACPHY_sampleCmd_DisTxFrameInfdiqiPlay_MASK(rev)   (0x1 << ACPHY_sampleCmd_DisTxFrameInfdiqiPlay_SHIFT(rev))

/* Register ACPHY_sampleLoopCount */
#define ACPHY_sampleLoopCount(rev)                 0x461
#define ACPHY_sampleLoopCount_LoopCount_SHIFT(rev) 0
#define ACPHY_sampleLoopCount_LoopCount_MASK(rev)  (0xffff << ACPHY_sampleLoopCount_LoopCount_SHIFT(rev))

/* Register ACPHY_sampleInitWaitCount */
#define ACPHY_sampleInitWaitCount(rev)                     0x462
#define ACPHY_sampleInitWaitCount_InitWaitCount_SHIFT(rev) 0
#define ACPHY_sampleInitWaitCount_InitWaitCount_MASK(rev)  (0xffff << ACPHY_sampleInitWaitCount_InitWaitCount_SHIFT(rev))

/* Register ACPHY_sampleDepthCount */
#define ACPHY_sampleDepthCount(rev)                  0x463
#define ACPHY_sampleDepthCount_DepthCount_SHIFT(rev) 0
#define ACPHY_sampleDepthCount_DepthCount_MASK(rev)  (0x1ff << ACPHY_sampleDepthCount_DepthCount_SHIFT(rev))

/* Register ACPHY_sampleStatus */
#define ACPHY_sampleStatus(rev)                   0x464
#define ACPHY_sampleStatus_NormalPlay_SHIFT(rev)  0
#define ACPHY_sampleStatus_NormalPlay_MASK(rev)   (0x1 << ACPHY_sampleStatus_NormalPlay_SHIFT(rev))
#define ACPHY_sampleStatus_iqlocalPlay_SHIFT(rev) 1
#define ACPHY_sampleStatus_iqlocalPlay_MASK(rev)  (0x1 << ACPHY_sampleStatus_iqlocalPlay_SHIFT(rev))
#define ACPHY_sampleStatus_fdiqiPlay_SHIFT(rev)   2
#define ACPHY_sampleStatus_fdiqiPlay_MASK(rev)    (0x1 << ACPHY_sampleStatus_fdiqiPlay_SHIFT(rev))

/* Register ACPHY_sampleStartAddr */
#define ACPHY_sampleStartAddr(rev)                 0x465
#define ACPHY_sampleStartAddr_startAddr_SHIFT(rev) 0
#define ACPHY_sampleStartAddr_startAddr_MASK(rev)  (0x1ff << ACPHY_sampleStartAddr_startAddr_SHIFT(rev))

/* Register ACPHY_sampleTailWaitCount */
#define ACPHY_sampleTailWaitCount(rev)                     0x466
#define ACPHY_sampleTailWaitCount_TailWaitCount_SHIFT(rev) 0
#define ACPHY_sampleTailWaitCount_TailWaitCount_MASK(rev)  (0xffff << ACPHY_sampleTailWaitCount_TailWaitCount_SHIFT(rev))

/* Register ACPHY_AdcDataCollect */
#define ACPHY_AdcDataCollect(rev)                        0x467
#define ACPHY_AdcDataCollect_adcDataCollectEn_SHIFT(rev) 0
#define ACPHY_AdcDataCollect_adcDataCollectEn_MASK(rev)  (0x1 << ACPHY_AdcDataCollect_adcDataCollectEn_SHIFT(rev))
#define ACPHY_AdcDataCollect_gpioSel_SHIFT(rev)          1
#define ACPHY_AdcDataCollect_gpioSel_MASK(rev)           (0x1 << ACPHY_AdcDataCollect_gpioSel_SHIFT(rev))
#define ACPHY_AdcDataCollect_sampSel_SHIFT(rev)          2
#define ACPHY_AdcDataCollect_sampSel_MASK(rev)           (0x1f << ACPHY_AdcDataCollect_sampSel_SHIFT(rev))
#define ACPHY_AdcDataCollect_bitStart_SHIFT(rev)         7
#define ACPHY_AdcDataCollect_bitStart_MASK(rev)          (0x3 << ACPHY_AdcDataCollect_bitStart_SHIFT(rev))
#define ACPHY_AdcDataCollect_downSample_SHIFT(rev)       9
#define ACPHY_AdcDataCollect_downSample_MASK(rev)        (0x1 << ACPHY_AdcDataCollect_downSample_SHIFT(rev))
#define ACPHY_AdcDataCollect_gpioMode_SHIFT(rev)         10
#define ACPHY_AdcDataCollect_gpioMode_MASK(rev)          (0x1 << ACPHY_AdcDataCollect_gpioMode_SHIFT(rev))
#define ACPHY_AdcDataCollect_txCoreSel_SHIFT(rev)        11
#define ACPHY_AdcDataCollect_txCoreSel_MASK(rev)         (0x3 << ACPHY_AdcDataCollect_txCoreSel_SHIFT(rev))
#define ACPHY_AdcDataCollect_specAnaMode_SHIFT(rev)      13
#define ACPHY_AdcDataCollect_specAnaMode_MASK(rev)       (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AdcDataCollect_specAnaMode_SHIFT(rev)))
#define ACPHY_AdcDataCollect_specAnaModeDs_SHIFT(rev)    14
#define ACPHY_AdcDataCollect_specAnaModeDs_MASK(rev)     (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_AdcDataCollect_specAnaModeDs_SHIFT(rev)))
#define ACPHY_AdcDataCollect_rxSingleCoreMode_SHIFT(rev) 13
#define ACPHY_AdcDataCollect_rxSingleCoreMode_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_AdcDataCollect_rxSingleCoreMode_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_AdcDataCollect_rxSingleCoreMode_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_AdcDataCollect_rxCoreSel_SHIFT(rev)        14
#define ACPHY_AdcDataCollect_rxCoreSel_MASK(rev)         (ACREV_GE(rev,5) ? (0x3 << ACPHY_AdcDataCollect_rxCoreSel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_AdcDataCollect_rxCoreSel_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_SampCollectWaitCounter */
#define ACPHY_SampCollectWaitCounter(rev)                    0x468
#define ACPHY_SampCollectWaitCounter_sampCollWait_SHIFT(rev) 0
#define ACPHY_SampCollectWaitCounter_sampCollWait_MASK(rev)  (0xffff << ACPHY_SampCollectWaitCounter_sampCollWait_SHIFT(rev))

/* Register ACPHY_PassThroughCounter */
#define ACPHY_PassThroughCounter(rev)                             0x469
#define ACPHY_PassThroughCounter_numPassThroughSamples_SHIFT(rev) 0
#define ACPHY_PassThroughCounter_numPassThroughSamples_MASK(rev)  (0xffff << ACPHY_PassThroughCounter_numPassThroughSamples_SHIFT(rev))

/* Register ACPHY_bphytestcontrol */
#define ACPHY_bphytestcontrol(rev)                         0x46a
#define ACPHY_bphytestcontrol_bphytest_SHIFT(rev)          0
#define ACPHY_bphytestcontrol_bphytest_MASK(rev)           (0x1 << ACPHY_bphytestcontrol_bphytest_SHIFT(rev))
#define ACPHY_bphytestcontrol_bphytestAntselect_SHIFT(rev) 1
#define ACPHY_bphytestcontrol_bphytestAntselect_MASK(rev)  (0xf << ACPHY_bphytestcontrol_bphytestAntselect_SHIFT(rev))

/* Register ACPHY_FrontEndDebug */
#define ACPHY_FrontEndDebug(rev)                        0x46b
#define ACPHY_FrontEndDebug_clkextEn_SHIFT(rev)         15
#define ACPHY_FrontEndDebug_clkextEn_MASK(rev)          (0x1 << ACPHY_FrontEndDebug_clkextEn_SHIFT(rev))
#define ACPHY_FrontEndDebug_disableTdCor_SHIFT(rev)     14
#define ACPHY_FrontEndDebug_disableTdCor_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_FrontEndDebug_disableTdCor_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (0x1 << ACPHY_FrontEndDebug_disableTdCor_SHIFT(rev))))
#define ACPHY_FrontEndDebug_disableFreqCor_SHIFT(rev)   13
#define ACPHY_FrontEndDebug_disableFreqCor_MASK(rev)    (0x1 << ACPHY_FrontEndDebug_disableFreqCor_SHIFT(rev))
#define ACPHY_FrontEndDebug_enableFine_SHIFT(rev)       12
#define ACPHY_FrontEndDebug_enableFine_MASK(rev)        (0x1 << ACPHY_FrontEndDebug_enableFine_SHIFT(rev))
#define ACPHY_FrontEndDebug_finalClass_SHIFT(rev)       8
#define ACPHY_FrontEndDebug_finalClass_MASK(rev)        (0xf << ACPHY_FrontEndDebug_finalClass_SHIFT(rev))
#define ACPHY_FrontEndDebug_initialClass_SHIFT(rev)     4
#define ACPHY_FrontEndDebug_initialClass_MASK(rev)      (0xf << ACPHY_FrontEndDebug_initialClass_SHIFT(rev))
#define ACPHY_FrontEndDebug_forceFinalClass_SHIFT(rev)  0
#define ACPHY_FrontEndDebug_forceFinalClass_MASK(rev)   (0xf << ACPHY_FrontEndDebug_forceFinalClass_SHIFT(rev))
#define ACPHY_FrontEndDebug_txbfReportReadEn_SHIFT(rev) 14
#define ACPHY_FrontEndDebug_txbfReportReadEn_MASK(rev)  (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0x1 << ACPHY_FrontEndDebug_txbfReportReadEn_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_JumpStep0 */
#define ACPHY_JumpStep0(rev)                  0x46c
#define ACPHY_JumpStep0_jumpStep20_SHIFT(rev) 0
#define ACPHY_JumpStep0_jumpStep20_MASK(rev)  (0xff << ACPHY_JumpStep0_jumpStep20_SHIFT(rev))

/* Register ACPHY_JumpStep1 */
#define ACPHY_JumpStep1(rev)                  0x46d
#define ACPHY_JumpStep1_jumpStep40_SHIFT(rev) 8
#define ACPHY_JumpStep1_jumpStep40_MASK(rev)  (0xff << ACPHY_JumpStep1_jumpStep40_SHIFT(rev))

/* Register ACPHY_PhyLoopbackMode */
#define ACPHY_PhyLoopbackMode(rev)                       0x46e
#define ACPHY_PhyLoopbackMode_LoopbackAdc2Dac_SHIFT(rev) 0
#define ACPHY_PhyLoopbackMode_LoopbackAdc2Dac_MASK(rev)  (0x1 << ACPHY_PhyLoopbackMode_LoopbackAdc2Dac_SHIFT(rev))

/* Register ACPHY_SPB_stride */
#define ACPHY_SPB_stride(rev)              0x46f
#define ACPHY_SPB_stride_stride_SHIFT(rev) 0
#define ACPHY_SPB_stride_stride_MASK(rev)  (0x1ff << ACPHY_SPB_stride_stride_SHIFT(rev))

/* Register ACPHY_SPB_remainder */
#define ACPHY_SPB_remainder(rev)                 0x470
#define ACPHY_SPB_remainder_remainder_SHIFT(rev) 0
#define ACPHY_SPB_remainder_remainder_MASK(rev)  (0x1ff << ACPHY_SPB_remainder_remainder_SHIFT(rev))

/* Register ACPHY_macbasedDACPlay */
#define ACPHY_macbasedDACPlay(rev)                           0x471
#define ACPHY_macbasedDACPlay_macBasedDACPlayEn_SHIFT(rev)   0
#define ACPHY_macbasedDACPlay_macBasedDACPlayEn_MASK(rev)    (0x1 << ACPHY_macbasedDACPlay_macBasedDACPlayEn_SHIFT(rev))
#define ACPHY_macbasedDACPlay_macBasedDACPlayMode_SHIFT(rev) 1
#define ACPHY_macbasedDACPlay_macBasedDACPlayMode_MASK(rev)  (0x3 << ACPHY_macbasedDACPlay_macBasedDACPlayMode_SHIFT(rev))

/* Register ACPHY_gpioCapMaskLow */
#define ACPHY_gpioCapMaskLow(rev)                   0x472
#define ACPHY_gpioCapMaskLow_gpioMaskLow_SHIFT(rev) 0
#define ACPHY_gpioCapMaskLow_gpioMaskLow_MASK(rev)  (0xffff << ACPHY_gpioCapMaskLow_gpioMaskLow_SHIFT(rev))

/* Register ACPHY_gpioCapMaskHigh */
#define ACPHY_gpioCapMaskHigh(rev)                    0x473
#define ACPHY_gpioCapMaskHigh_gpioMaskHigh_SHIFT(rev) 0
#define ACPHY_gpioCapMaskHigh_gpioMaskHigh_MASK(rev)  (0xffff << ACPHY_gpioCapMaskHigh_gpioMaskHigh_SHIFT(rev))

/* Register ACPHY_OCLControl1 */
#define ACPHY_OCLControl1(rev)                                   (ACREV_GE(rev,5) ? 0x480 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x480))
#define ACPHY_OCLControl1_ocl_mode_enable_SHIFT(rev)             0
#define ACPHY_OCLControl1_ocl_mode_enable_MASK(rev)              (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_ocl_mode_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_ocl_mode_enable_SHIFT(rev))))
#define ACPHY_OCLControl1_ocl_wake_on_energy_en_SHIFT(rev)       1
#define ACPHY_OCLControl1_ocl_wake_on_energy_en_MASK(rev)        (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_ocl_wake_on_energy_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_ocl_wake_on_energy_en_SHIFT(rev))))
#define ACPHY_OCLControl1_ocl_bphy_dontwakeup_core_SHIFT(rev)    2
#define ACPHY_OCLControl1_ocl_bphy_dontwakeup_core_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_ocl_bphy_dontwakeup_core_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_ocl_bphy_dontwakeup_core_SHIFT(rev))))
#define ACPHY_OCLControl1_ocl_core_mask_ovr_SHIFT(rev)           3
#define ACPHY_OCLControl1_ocl_core_mask_ovr_MASK(rev)            (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_ocl_core_mask_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_ocl_core_mask_ovr_SHIFT(rev))))
#define ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT(rev)            4
#define ACPHY_OCLControl1_ocl_rx_core_mask_MASK(rev)             (ACREV_GE(rev,5) ? (0x7 << ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x7 << ACPHY_OCLControl1_ocl_rx_core_mask_SHIFT(rev))))
#define ACPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT(rev)     7
#define ACPHY_OCLControl1_ofdm_scd_shutOff_enable_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT(rev))))
#define ACPHY_OCLControl1_scd_stag_shutOff_enable_SHIFT(rev)     8
#define ACPHY_OCLControl1_scd_stag_shutOff_enable_MASK(rev)      (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_scd_stag_shutOff_enable_SHIFT(rev)))
#define ACPHY_OCLControl1_ocl_wake_on_rifs_enable_SHIFT(rev)     9
#define ACPHY_OCLControl1_ocl_wake_on_rifs_enable_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_ocl_wake_on_rifs_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_ocl_wake_on_rifs_enable_SHIFT(rev))))
#define ACPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT(rev)          10
#define ACPHY_OCLControl1_dis_ocl_ed_if_clip_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT(rev))))
#define ACPHY_OCLControl1_dsss_cck_scd_shutOff_enable_SHIFT(rev) 11
#define ACPHY_OCLControl1_dsss_cck_scd_shutOff_enable_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_dsss_cck_scd_shutOff_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_dsss_cck_scd_shutOff_enable_SHIFT(rev))))
#define ACPHY_OCLControl1_InactiveCore_auxAdc_turnOff_SHIFT(rev) 13
#define ACPHY_OCLControl1_InactiveCore_auxAdc_turnOff_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_InactiveCore_auxAdc_turnOff_SHIFT(rev)))
#define ACPHY_OCLControl1_InactiveCore_Adc_turnOff_SHIFT(rev)    14
#define ACPHY_OCLControl1_InactiveCore_Adc_turnOff_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_InactiveCore_Adc_turnOff_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_InactiveCore_Adc_turnOff_SHIFT(rev))))
#define ACPHY_OCLControl1_InactiveCore_bg_turnOff_SHIFT(rev)     15
#define ACPHY_OCLControl1_InactiveCore_bg_turnOff_MASK(rev)      (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCLControl1_InactiveCore_bg_turnOff_SHIFT(rev)))
#define ACPHY_OCLControl1_sgi_scd_stag_shutOff_adj_en_SHIFT(rev) 8
#define ACPHY_OCLControl1_sgi_scd_stag_shutOff_adj_en_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_sgi_scd_stag_shutOff_adj_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_OCLControl1_sgi_scd_stag_shutOff_adj_en_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_OCLControl1_scd_dec_on_ltrn_pwr_SHIFT(rev)         12
#define ACPHY_OCLControl1_scd_dec_on_ltrn_pwr_MASK(rev)          (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_scd_dec_on_ltrn_pwr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_OCLControl1_scd_dec_on_ltrn_pwr_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_OCLControl1_pipeline_wed_clip_cmds_SHIFT(rev)      13
#define ACPHY_OCLControl1_pipeline_wed_clip_cmds_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_pipeline_wed_clip_cmds_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_OCLControl1_pipeline_wed_clip_cmds_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_OCLControl1_mask_WoEd_after_shutoff_SHIFT(rev)     15
#define ACPHY_OCLControl1_mask_WoEd_after_shutoff_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl1_mask_WoEd_after_shutoff_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_OCLControl1_mask_WoEd_after_shutoff_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_OCLControl2 */
#define ACPHY_OCLControl2(rev)                                    (ACREV_GE(rev,5) ? 0x481 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x481))
#define ACPHY_OCLControl2_finestr_th_sel_ocl_wo_det_SHIFT(rev)    0
#define ACPHY_OCLControl2_finestr_th_sel_ocl_wo_det_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl2_finestr_th_sel_ocl_wo_det_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl2_finestr_th_sel_ocl_wo_det_SHIFT(rev))))
#define ACPHY_OCLControl2_wo_det_hipwrant_sel_SHIFT(rev)          1
#define ACPHY_OCLControl2_wo_det_hipwrant_sel_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl2_wo_det_hipwrant_sel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl2_wo_det_hipwrant_sel_SHIFT(rev))))
#define ACPHY_OCLControl2_scale_ant_weights_ocl_wo_det_SHIFT(rev) 2
#define ACPHY_OCLControl2_scale_ant_weights_ocl_wo_det_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl2_scale_ant_weights_ocl_wo_det_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl2_scale_ant_weights_ocl_wo_det_SHIFT(rev))))
#define ACPHY_OCLControl2_scale_inactive_core_wod_SHIFT(rev)      3
#define ACPHY_OCLControl2_scale_inactive_core_wod_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl2_scale_inactive_core_wod_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl2_scale_inactive_core_wod_SHIFT(rev))))
#define ACPHY_OCLControl2_compute_ltrn_ocl_wo_det_SHIFT(rev)      4
#define ACPHY_OCLControl2_compute_ltrn_ocl_wo_det_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl2_compute_ltrn_ocl_wo_det_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl2_compute_ltrn_ocl_wo_det_SHIFT(rev))))
#define ACPHY_OCLControl2_OCLcckdigigainEnCntValue_SHIFT(rev)     8
#define ACPHY_OCLControl2_OCLcckdigigainEnCntValue_MASK(rev)      (ACREV_GE(rev,5) ? (0xff << ACPHY_OCLControl2_OCLcckdigigainEnCntValue_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xff << ACPHY_OCLControl2_OCLcckdigigainEnCntValue_SHIFT(rev))))
#define ACPHY_OCLControl2_use_gud_pkt_active_core_SHIFT(rev)      5
#define ACPHY_OCLControl2_use_gud_pkt_active_core_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl2_use_gud_pkt_active_core_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_OCLControl2_use_gud_pkt_active_core_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_OCLControl2_use_only_active_core_cfo_ffo_SHIFT(rev) 6
#define ACPHY_OCLControl2_use_only_active_core_cfo_ffo_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl2_use_only_active_core_cfo_ffo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_OCLControl2_use_only_active_core_cfo_ffo_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_OCLControl2_RxStat_ocl_core_mask_SHIFT(rev)         7
#define ACPHY_OCLControl2_RxStat_ocl_core_mask_MASK(rev)          (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl2_RxStat_ocl_core_mask_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_OCLControl2_RxStat_ocl_core_mask_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_OCLControl4 */
#define ACPHY_OCLControl4(rev)                                     0x482
#define ACPHY_OCLControl4_force_tr_sw_rx_en_SHIFT(rev)             0
#define ACPHY_OCLControl4_force_tr_sw_rx_en_MASK(rev)              (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl4_force_tr_sw_rx_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_force_tr_sw_rx_en_SHIFT(rev))))
#define ACPHY_OCLControl4_force_tr_sw_tx_en_SHIFT(rev)             1
#define ACPHY_OCLControl4_force_tr_sw_tx_en_MASK(rev)              (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl4_force_tr_sw_tx_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_force_tr_sw_tx_en_SHIFT(rev))))
#define ACPHY_OCLControl4_turnOffRSSICkts_SHIFT(rev)               2
#define ACPHY_OCLControl4_turnOffRSSICkts_MASK(rev)                (0x1 << ACPHY_OCLControl4_turnOffRSSICkts_SHIFT(rev))
#define ACPHY_OCLControl4_honour_clips_till_ant_holdoff_SHIFT(rev) 3
#define ACPHY_OCLControl4_honour_clips_till_ant_holdoff_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_honour_clips_till_ant_holdoff_SHIFT(rev)))
#define ACPHY_OCLControl4_ocl_wed_clip_gain_mode_SHIFT(rev)        6
#define ACPHY_OCLControl4_ocl_wed_clip_gain_mode_MASK(rev)         (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl4_ocl_wed_clip_gain_mode_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_ocl_wed_clip_gain_mode_SHIFT(rev))))
#define ACPHY_OCLControl4_ocl_shut_off_on_small_sig_SHIFT(rev)     7
#define ACPHY_OCLControl4_ocl_shut_off_on_small_sig_MASK(rev)      (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_small_sig_SHIFT(rev))
#define ACPHY_OCLControl4_ocl_shut_off_on_wait_ed_drop_SHIFT(rev)  8
#define ACPHY_OCLControl4_ocl_shut_off_on_wait_ed_drop_MASK(rev)   (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_wait_ed_drop_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_wait_ed_drop_SHIFT(rev))))
#define ACPHY_OCLControl4_ocl_shut_off_on_timeout_exit_SHIFT(rev)  9
#define ACPHY_OCLControl4_ocl_shut_off_on_timeout_exit_MASK(rev)   (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_timeout_exit_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_timeout_exit_SHIFT(rev))))
#define ACPHY_OCLControl4_ocl_shut_off_on_error_exit_SHIFT(rev)    10
#define ACPHY_OCLControl4_ocl_shut_off_on_error_exit_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_error_exit_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_error_exit_SHIFT(rev))))
#define ACPHY_OCLControl4_ocl_shut_off_on_zlf_exit_SHIFT(rev)      11
#define ACPHY_OCLControl4_ocl_shut_off_on_zlf_exit_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_zlf_exit_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_ocl_shut_off_on_zlf_exit_SHIFT(rev))))
#define ACPHY_OCLControl4_leg_pkt_wake_on_rifs_en_SHIFT(rev)       12
#define ACPHY_OCLControl4_leg_pkt_wake_on_rifs_en_MASK(rev)        (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl4_leg_pkt_wake_on_rifs_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_leg_pkt_wake_on_rifs_en_SHIFT(rev))))
#define ACPHY_OCLControl4_ocl_adc_ctrl_mux_en_SHIFT(rev)           13
#define ACPHY_OCLControl4_ocl_adc_ctrl_mux_en_MASK(rev)            (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_ocl_adc_ctrl_mux_en_SHIFT(rev)))
#define ACPHY_OCLControl4_afe_pd_delay_SHIFT(rev)                  14
#define ACPHY_OCLControl4_afe_pd_delay_MASK(rev)                   (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl4_afe_pd_delay_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCLControl4_afe_pd_delay_SHIFT(rev))))
#define ACPHY_OCLControl4_sgi_scd_shut_off_delay_ctrl_SHIFT(rev)   15
#define ACPHY_OCLControl4_sgi_scd_shut_off_delay_ctrl_MASK(rev)    (0x1 << ACPHY_OCLControl4_sgi_scd_shut_off_delay_ctrl_SHIFT(rev))
#define ACPHY_OCLControl4_dis_clips_till_ant_holdoff_SHIFT(rev)    3
#define ACPHY_OCLControl4_dis_clips_till_ant_holdoff_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCLControl4_dis_clips_till_ant_holdoff_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_OCLControl4_dis_clips_till_ant_holdoff_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_OCLControl5 */
#define ACPHY_OCLControl5(rev)                                     0x483
#define ACPHY_OCLControl5_latchMode_in_OfdmPhy_State_SHIFT(rev)    1
#define ACPHY_OCLControl5_latchMode_in_OfdmPhy_State_MASK(rev)     (0x1 << ACPHY_OCLControl5_latchMode_in_OfdmPhy_State_SHIFT(rev))
#define ACPHY_OCLControl5_resetcca_ocl_active_core_en_SHIFT(rev)   2
#define ACPHY_OCLControl5_resetcca_ocl_active_core_en_MASK(rev)    (0x1 << ACPHY_OCLControl5_resetcca_ocl_active_core_en_SHIFT(rev))
#define ACPHY_OCLControl5_resetcca_ocl_core_mask_en_SHIFT(rev)     3
#define ACPHY_OCLControl5_resetcca_ocl_core_mask_en_MASK(rev)      (0x1 << ACPHY_OCLControl5_resetcca_ocl_core_mask_en_SHIFT(rev))
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_en_SHIFT(rev)          8
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_en_MASK(rev)           (0x1 << ACPHY_OCLControl5_ocl_pseudo_phycrs_en_SHIFT(rev))
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_reset_en_SHIFT(rev)    9
#define ACPHY_OCLControl5_ocl_pseudo_phycrs_reset_en_MASK(rev)     (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_OCLControl5_ocl_pseudo_phycrs_reset_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCLControl5_ocl_pseudo_phycrs_reset_en_SHIFT(rev)))))
#define ACPHY_OCLControl5_inactive_core_clips_settle_en_SHIFT(rev) 10
#define ACPHY_OCLControl5_inactive_core_clips_settle_en_MASK(rev)  (0x1 << ACPHY_OCLControl5_inactive_core_clips_settle_en_SHIFT(rev))
#define ACPHY_OCLControl5_ocl_cck_pseudo_phycrs_en_SHIFT(rev)      11
#define ACPHY_OCLControl5_ocl_cck_pseudo_phycrs_en_MASK(rev)       (0x1 << ACPHY_OCLControl5_ocl_cck_pseudo_phycrs_en_SHIFT(rev))
#define ACPHY_OCLControl5_use_tx2rx_seq_in_ocl_SHIFT(rev)          12
#define ACPHY_OCLControl5_use_tx2rx_seq_in_ocl_MASK(rev)           (0x1 << ACPHY_OCLControl5_use_tx2rx_seq_in_ocl_SHIFT(rev))
#define ACPHY_OCLControl5_drop_pmu_voltage_en_SHIFT(rev)           13
#define ACPHY_OCLControl5_drop_pmu_voltage_en_MASK(rev)            (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_OCLControl5_drop_pmu_voltage_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCLControl5_drop_pmu_voltage_en_SHIFT(rev)))))
#define ACPHY_OCLControl5_bphyHiPwrAnt_latchmode_SHIFT(rev)        15
#define ACPHY_OCLControl5_bphyHiPwrAnt_latchmode_MASK(rev)         (0x1 << ACPHY_OCLControl5_bphyHiPwrAnt_latchmode_SHIFT(rev))
#define ACPHY_OCLControl5_inactive_core_clips_dis_SHIFT(rev)       9
#define ACPHY_OCLControl5_inactive_core_clips_dis_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCLControl5_inactive_core_clips_dis_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_ocl_ofdm_pkt_gain_settle_ctr */
#define ACPHY_ocl_ofdm_pkt_gain_settle_ctr(rev)                                (ACREV_GE(rev,14) ? 0x484 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x484 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x484 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x484 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x484))))))))
#define ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_SHIFT(rev) 0
#define ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ocl_ofdm_pkt_gain_settle_ctr_ocl_ofdm_pkt_gain_settle_ctr_SHIFT(rev))))))))))

/* Register ACPHY_ocl_dsss_pkt_gain_settle_ctr */
#define ACPHY_ocl_dsss_pkt_gain_settle_ctr(rev)                                (ACREV_GE(rev,14) ? 0x485 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x485 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x485 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x485 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x485))))))))
#define ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_SHIFT(rev) 0
#define ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ocl_dsss_pkt_gain_settle_ctr_ocl_dsss_pkt_gain_settle_ctr_SHIFT(rev))))))))))

/* Register ACPHY_ocl_radio_turnOn_settle_ctr */
#define ACPHY_ocl_radio_turnOn_settle_ctr(rev)                               (ACREV_GE(rev,14) ? 0x486 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x486 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x486 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x486))))))
#define ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_SHIFT(rev) 0
#define ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_radio_turnOn_settle_ctr_radio_turnOn_settle_ctr_SHIFT(rev))))))))

/* Register ACPHY_ocl_radio_turnOff_settle_ctr */
#define ACPHY_ocl_radio_turnOff_settle_ctr(rev)                                (ACREV_GE(rev,14) ? 0x487 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x487 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x487 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x487))))))
#define ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_SHIFT(rev) 0
#define ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_radio_turnOff_settle_ctr_radio_turnOff_settle_ctr_SHIFT(rev))))))))

/* Register ACPHY_ocl_ant_decision_est_holdoff_ctr_ed */
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ed(rev)                         (ACREV_GE(rev,14) ? 0x488 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x488 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x488 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x488))))))
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_SHIFT(rev) 0
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ed_ocl_ant_decision_est_holdoff_ctr_ed_SHIFT(rev))))))))

/* Register ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det */
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det(rev)                    (ACREV_GE(rev,14) ? 0x489 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x489 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x489 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x489))))))
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_SHIFT(rev) 0
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_cck_det_ocl_ant_decision_est_holdoff_ctr_cck_det_SHIFT(rev))))))))

/* Register ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det */
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det(rev)                   (ACREV_GE(rev,14) ? 0x48a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x48a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x48a : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x48a))))))
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_SHIFT(rev) 0
#define ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_ant_decision_est_holdoff_ctr_ofdm_det_ocl_ant_decision_est_holdoff_ctr_ofdm_det_SHIFT(rev))))))))

/* Register ACPHY_clip_gain_replicate_dis_ctr */
#define ACPHY_clip_gain_replicate_dis_ctr(rev)                                 (ACREV_GE(rev,14) ? 0x48b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x48b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x48b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x48b))))))
#define ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_SHIFT(rev) 0
#define ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_clip_gain_replicate_dis_ctr_clip_gain_replicate_dis_ctr_SHIFT(rev))))))))

/* Register ACPHY_OCL_CoarseLength0 */
#define ACPHY_OCL_CoarseLength0(rev)                         (ACREV_GE(rev,14) ? 0x48c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x48c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x48c : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x48c))))))
#define ACPHY_OCL_CoarseLength0_OCL_noClipLength1_SHIFT(rev) 0
#define ACPHY_OCL_CoarseLength0_OCL_noClipLength1_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_CoarseLength0_OCL_noClipLength1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_CoarseLength0_OCL_noClipLength1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_CoarseLength0_OCL_noClipLength1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_CoarseLength0_OCL_noClipLength1_SHIFT(rev))))))))
#define ACPHY_OCL_CoarseLength0_OCL_oneClipLength_SHIFT(rev) 8
#define ACPHY_OCL_CoarseLength0_OCL_oneClipLength_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_CoarseLength0_OCL_oneClipLength_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_CoarseLength0_OCL_oneClipLength_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_CoarseLength0_OCL_oneClipLength_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_CoarseLength0_OCL_oneClipLength_SHIFT(rev))))))))

/* Register ACPHY_OCL_CoarseLength1 */
#define ACPHY_OCL_CoarseLength1(rev)                         (ACREV_GE(rev,14) ? 0x48d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x48d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x48d : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x48d))))))
#define ACPHY_OCL_CoarseLength1_OCL_twoClipLength_SHIFT(rev) 0
#define ACPHY_OCL_CoarseLength1_OCL_twoClipLength_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_CoarseLength1_OCL_twoClipLength_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_CoarseLength1_OCL_twoClipLength_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_CoarseLength1_OCL_twoClipLength_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_CoarseLength1_OCL_twoClipLength_SHIFT(rev))))))))
#define ACPHY_OCL_CoarseLength1_OCL_noClipLength2_SHIFT(rev) 8
#define ACPHY_OCL_CoarseLength1_OCL_noClipLength2_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_CoarseLength1_OCL_noClipLength2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_CoarseLength1_OCL_noClipLength2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_CoarseLength1_OCL_noClipLength2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_CoarseLength1_OCL_noClipLength2_SHIFT(rev))))))))

/* Register ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr */
#define ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr(rev)                            0x48e
#define ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr_wake_on_rifs_cmd_holdOff_ctr_SHIFT(rev) 0
#define ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr_wake_on_rifs_cmd_holdOff_ctr_MASK(rev) (0xffff << ACPHY_ocl_wake_on_rifs_cmd_holdOff_ctr_wake_on_rifs_cmd_holdOff_ctr_SHIFT(rev))

/* Register ACPHY_ocl_sgi_eventDelta_AdjCount */
#define ACPHY_ocl_sgi_eventDelta_AdjCount(rev)                               (ACREV_GE(rev,14) ? 0x48f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x48f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x48f : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x48f : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x48f))))))))
#define ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_SHIFT(rev) 0
#define ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xff << ACPHY_ocl_sgi_eventDelta_AdjCount_sgi_eventDelta_AdjCount_SHIFT(rev))))))))))

/* Register ACPHY_OCL_RxStatus_Ctrl */
#define ACPHY_OCL_RxStatus_Ctrl(rev)                                0x490
#define ACPHY_OCL_RxStatus_Ctrl_send_ofdm_ocl_rxcoremask_SHIFT(rev) (ACREV_GE(rev,4) ? 3 : 0)
#define ACPHY_OCL_RxStatus_Ctrl_send_ofdm_ocl_rxcoremask_MASK(rev)  (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_ofdm_ocl_rxcoremask_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_ofdm_ocl_rxcoremask_SHIFT(rev)))))
#define ACPHY_OCL_RxStatus_Ctrl_send_dsss_ocl_rxcoremask_SHIFT(rev) (ACREV_GE(rev,4) ? 4 : 1)
#define ACPHY_OCL_RxStatus_Ctrl_send_dsss_ocl_rxcoremask_MASK(rev)  (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_dsss_ocl_rxcoremask_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_dsss_ocl_rxcoremask_SHIFT(rev)))))
#define ACPHY_OCL_RxStatus_Ctrl_RxStat_ocl_core_mask_SHIFT(rev)     2
#define ACPHY_OCL_RxStatus_Ctrl_RxStat_ocl_core_mask_MASK(rev)      (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_RxStatus_Ctrl_RxStat_ocl_core_mask_SHIFT(rev)))
#define ACPHY_OCL_RxStatus_Ctrl_send_ocl_status_inSq_SHIFT(rev)     (ACREV_GE(rev,4) ? 6 : 3)
#define ACPHY_OCL_RxStatus_Ctrl_send_ocl_status_inSq_MASK(rev)      (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_ocl_status_inSq_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_RxStatus_Ctrl_send_ocl_status_inSq_SHIFT(rev)))))
#define ACPHY_OCL_RxStatus_Ctrl_mux_ocl_status_SHIFT(rev)           1
#define ACPHY_OCL_RxStatus_Ctrl_mux_ocl_status_MASK(rev)            (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCL_RxStatus_Ctrl_mux_ocl_status_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_OCL_RxStatus_Ctrl_mux_ocl_status_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_OCL_RxStatus_Ctrl_latch_oclStat_at_rxstart_SHIFT(rev) 2
#define ACPHY_OCL_RxStatus_Ctrl_latch_oclStat_at_rxstart_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCL_RxStatus_Ctrl_latch_oclStat_at_rxstart_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_OCL_RxStatus_Ctrl_latch_oclStat_at_rxstart_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_scd_shut_off_trig_cnt_sgi */
#define ACPHY_scd_shut_off_trig_cnt_sgi(rev)                                   (ACREV_GE(rev,14) ? 0x491 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x491 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x491 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x491))))))
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_SHIFT(rev) 0
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_20_sgi_SHIFT(rev))))))))
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_SHIFT(rev) 8
#define ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_scd_shut_off_trig_cnt_sgi_scd_shut_off_trig_cnt_40_sgi_SHIFT(rev))))))))

/* Register ACPHY_ocl_rx_AntConfig */
#define ACPHY_ocl_rx_AntConfig(rev)                                   (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x492)
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_active_SHIFT(rev)   0
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_active_MASK(rev)    (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_active_SHIFT(rev)))
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_inactive_SHIFT(rev) 1
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_inactive_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core0_inactive_SHIFT(rev)))
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_active_SHIFT(rev)   2
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_active_MASK(rev)    (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_active_SHIFT(rev)))
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_inactive_SHIFT(rev) 3
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_inactive_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core1_inactive_SHIFT(rev)))
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_active_SHIFT(rev)   4
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_active_MASK(rev)    (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_active_SHIFT(rev)))
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_inactive_SHIFT(rev) 5
#define ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_inactive_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_ocl_rx_AntConfig_rx_antConfig_core2_inactive_SHIFT(rev)))
#define ACPHY_ocl_rx_AntConfig_ocl_rx_antConfig_sel_SHIFT(rev)        6
#define ACPHY_ocl_rx_AntConfig_ocl_rx_antConfig_sel_MASK(rev)         (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_ocl_rx_AntConfig_ocl_rx_antConfig_sel_SHIFT(rev)))

/* Register ACPHY_Override_TR_rx_pu_high_gain */
#define ACPHY_Override_TR_rx_pu_high_gain(rev)                                 (ACREV_GE(rev,14) ? 0x493 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x493 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x493 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x493))))))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev) 0
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_MASK(rev) (ACREV_GE(rev,14) ? (0x7 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x7 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_val_SHIFT(rev))))))))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_SHIFT(rev)  3
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_0_SHIFT(rev))))))))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_SHIFT(rev)  4
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_1_SHIFT(rev))))))))
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_SHIFT(rev)  5
#define ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_Override_TR_rx_pu_high_gain_high_gain_ovr_tr_rx_pu_2_SHIFT(rev))))))))

/* Register ACPHY_inactive_core_clips_dis_ctr */
#define ACPHY_inactive_core_clips_dis_ctr(rev)                                 (ACREV_GE(rev,14) ? 0x494 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x494 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x494 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x494))))))
#define ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_SHIFT(rev) 0
#define ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_inactive_core_clips_dis_ctr_inactive_core_clips_dis_ctr_SHIFT(rev))))))))

/* Register ACPHY_scd_shut_off_trig_cnt */
#define ACPHY_scd_shut_off_trig_cnt(rev)                                (ACREV_GE(rev,14) ? 0x495 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x495 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x495 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x495))))))
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_SHIFT(rev) 0
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_20_SHIFT(rev))))))))
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_SHIFT(rev) 8
#define ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_scd_shut_off_trig_cnt_scd_shut_off_trig_cnt_40_SHIFT(rev))))))))

/* Register ACPHY_cck_scd_shutOff_holdOff_ctr */
#define ACPHY_cck_scd_shutOff_holdOff_ctr(rev)                                 0x496
#define ACPHY_cck_scd_shutOff_holdOff_ctr_dsss_cck_scd_shutOff_holdOff_ctr_SHIFT(rev) 0
#define ACPHY_cck_scd_shutOff_holdOff_ctr_dsss_cck_scd_shutOff_holdOff_ctr_MASK(rev) (0xffff << ACPHY_cck_scd_shutOff_holdOff_ctr_dsss_cck_scd_shutOff_holdOff_ctr_SHIFT(rev))

/* Register ACPHY_RfseqStatus_Ocl */
#define ACPHY_RfseqStatus_Ocl(rev)                                (ACREV_GE(rev,14) ? 0x497 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x497 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x497 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x497))))))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_SHIFT(rev)       0
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_SHIFT(rev)         1
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_SHIFT(rev)       2
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off_SHIFT(rev)             3
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_scd_shut_off_SHIFT(rev)             4
#define ACPHY_RfseqStatus_Ocl_scd_shut_off_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx_SHIFT(rev)                5
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx_MASK(rev)                 (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx_SHIFT(rev)             6
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_SHIFT(rev)  7
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_SHIFT(rev)      8
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_energy1_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_SHIFT(rev)        9
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_clip1_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_SHIFT(rev)      10
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_detect1_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off1_SHIFT(rev)            11
#define ACPHY_RfseqStatus_Ocl_ocl_shut_off1_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_shut_off1_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_scd_shut_off1_SHIFT(rev)            12
#define ACPHY_RfseqStatus_Ocl_scd_shut_off1_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_scd_shut_off1_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_SHIFT(rev)               13
#define ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_MASK(rev)                (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_tx2rx1_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_SHIFT(rev)            14
#define ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_reset2rx1_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_SHIFT(rev) 15
#define ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl_ocl_wake_on_rifs_search1_SHIFT(rev))))))))

/* Register ACPHY_RfseqStatus_Ocl1 */
#define ACPHY_RfseqStatus_Ocl1(rev)                                (ACREV_GE(rev,14) ? 0x498 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x498 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x498 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x498))))))
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_SHIFT(rev)      0
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_energy2_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_SHIFT(rev)        1
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_clip2_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_SHIFT(rev)      2
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_detect2_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_SHIFT(rev)            3
#define ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_shut_off2_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl1_scd_shut_off2_SHIFT(rev)            4
#define ACPHY_RfseqStatus_Ocl1_scd_shut_off2_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl1_scd_shut_off2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl1_scd_shut_off2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl1_scd_shut_off2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl1_scd_shut_off2_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_SHIFT(rev)               5
#define ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_MASK(rev)                (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_tx2rx2_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_SHIFT(rev)            6
#define ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_reset2rx2_SHIFT(rev))))))))
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_SHIFT(rev) 7
#define ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RfseqStatus_Ocl1_ocl_wake_on_rifs_search2_SHIFT(rev))))))))

/* Register ACPHY_OCL_BtCoexCtrl */
#define ACPHY_OCL_BtCoexCtrl(rev)                                    (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x499 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x499)))
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_highpwr_ovr_SHIFT(rev) 0
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_highpwr_ovr_MASK(rev)  (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_highpwr_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_highpwr_ovr_SHIFT(rev)))))
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_SHIFT(rev)             1
#define ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_MASK(rev)              (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_BtCoexCtrl_bt_non_shrd_core_SHIFT(rev)))))

/* Register ACPHY_OCL_BtCoexTh */
#define ACPHY_OCL_BtCoexTh(rev)                                (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x49a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x49a)))
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_ofdm_SHIFT(rev) 0
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_ofdm_MASK(rev)  (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_ofdm_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_ofdm_SHIFT(rev)))))
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_cck_SHIFT(rev)  8
#define ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_cck_MASK(rev)   (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_cck_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_OCL_BtCoexTh_bt_hipwr_core_sw_th_cck_SHIFT(rev)))))

/* Register ACPHY_MCD_shutOff_PwrDiff_Th */
#define ACPHY_MCD_shutOff_PwrDiff_Th(rev)                                 (ACREV_GE(rev,14) ? 0x49b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x49b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x49b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x49b))))))
#define ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_SHIFT(rev) 0
#define ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_scd_rxpwr_dBm_diff_thresh_SHIFT(rev))))))))
#define ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_SHIFT(rev) 8
#define ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_MCD_shutOff_PwrDiff_Th_dcd_rxpwr_dBm_diff_thresh_SHIFT(rev))))))))

/* Register ACPHY_MCD_shutOffMinSym */
#define ACPHY_MCD_shutOffMinSym(rev)                               (ACREV_GE(rev,14) ? 0x49c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x49c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x49c : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x49c))))))
#define ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_SHIFT(rev) 0
#define ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_MCD_shutOffMinSym_scd_shutOff_min_symbols_SHIFT(rev))))))))

/* Register ACPHY_MCD_Control */
#define ACPHY_MCD_Control(rev)                          0x49d
#define ACPHY_MCD_Control_mcd_mode_SHIFT(rev)           0
#define ACPHY_MCD_Control_mcd_mode_MASK(rev)            (0x1 << ACPHY_MCD_Control_mcd_mode_SHIFT(rev))
#define ACPHY_MCD_Control_mcs_sq_scd_en_SHIFT(rev)      1
#define ACPHY_MCD_Control_mcs_sq_scd_en_MASK(rev)       (0x1 << ACPHY_MCD_Control_mcs_sq_scd_en_SHIFT(rev))
#define ACPHY_MCD_Control_scd_chan_MinMax_en_SHIFT(rev) 2
#define ACPHY_MCD_Control_scd_chan_MinMax_en_MASK(rev)  (0x1 << ACPHY_MCD_Control_scd_chan_MinMax_en_SHIFT(rev))

/* Register ACPHY_SCD_dBm_bw40Offset */
#define ACPHY_SCD_dBm_bw40Offset(rev)                                          (ACREV_GE(rev,14) ? 0x49e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x49e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x49e : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x49e))))))
#define ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_SHIFT(rev)             0
#define ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_MASK(rev)              (ACREV_GE(rev,14) ? (0xff << ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_bw40Offset_SCD_dBm_bw40Offset_val_SHIFT(rev))))))))
#define ACPHY_SCD_dBm_bw40Offset_pmu_drop_voltage_dBm_bw40Offset_val_SHIFT(rev) 8
#define ACPHY_SCD_dBm_bw40Offset_pmu_drop_voltage_dBm_bw40Offset_val_MASK(rev) (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_SCD_dBm_bw40Offset_pmu_drop_voltage_dBm_bw40Offset_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_bw40Offset_pmu_drop_voltage_dBm_bw40Offset_val_SHIFT(rev)))))

/* Register ACPHY_SCD_dBm_bw80Offset */
#define ACPHY_SCD_dBm_bw80Offset(rev)                                          (ACREV_GE(rev,14) ? 0x49f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x49f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x49f : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x49f))))))
#define ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_SHIFT(rev)             0
#define ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_MASK(rev)              (ACREV_GE(rev,14) ? (0xff << ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_bw80Offset_SCD_dBm_bw80Offset_val_SHIFT(rev))))))))
#define ACPHY_SCD_dBm_bw80Offset_pmu_drop_voltage_dBm_bw80Offset_val_SHIFT(rev) 8
#define ACPHY_SCD_dBm_bw80Offset_pmu_drop_voltage_dBm_bw80Offset_val_MASK(rev) (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_SCD_dBm_bw80Offset_pmu_drop_voltage_dBm_bw80Offset_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_bw80Offset_pmu_drop_voltage_dBm_bw80Offset_val_SHIFT(rev)))))

/* Register ACPHY_SCD_dBm_Table0_1 */
#define ACPHY_SCD_dBm_Table0_1(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a0)
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table0_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table0_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table0_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table1_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table1_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table0_1_SCD_dBm_Table1_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table2_3 */
#define ACPHY_SCD_dBm_Table2_3(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a1)
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table2_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table2_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table2_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table3_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table3_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table2_3_SCD_dBm_Table3_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table4_5 */
#define ACPHY_SCD_dBm_Table4_5(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a2)
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table4_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table4_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table4_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table5_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table5_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table4_5_SCD_dBm_Table5_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table6_7 */
#define ACPHY_SCD_dBm_Table6_7(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a3)
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table6_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table6_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table6_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table7_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table7_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table6_7_SCD_dBm_Table7_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table8_9 */
#define ACPHY_SCD_dBm_Table8_9(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a4)
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table8_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table8_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table8_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table9_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table9_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table8_9_SCD_dBm_Table9_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table10_11 */
#define ACPHY_SCD_dBm_Table10_11(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a5)
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table10_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table10_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table10_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table11_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table11_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table10_11_SCD_dBm_Table11_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table12_13 */
#define ACPHY_SCD_dBm_Table12_13(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a6)
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table12_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table12_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table12_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table13_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table13_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table12_13_SCD_dBm_Table13_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table14_15 */
#define ACPHY_SCD_dBm_Table14_15(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a7)
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table14_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table14_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table14_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table15_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table15_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table14_15_SCD_dBm_Table15_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table16_17 */
#define ACPHY_SCD_dBm_Table16_17(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a8)
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table16_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table16_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table16_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table17_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table17_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table16_17_SCD_dBm_Table17_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table18_19 */
#define ACPHY_SCD_dBm_Table18_19(rev)                       (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x4a9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4a9)))
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table18_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table18_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table18_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table19_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table19_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table18_19_SCD_dBm_Table19_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table20_21 */
#define ACPHY_SCD_dBm_Table20_21(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4aa)
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table20_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table20_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table20_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table21_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table21_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table20_21_SCD_dBm_Table21_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table22_23 */
#define ACPHY_SCD_dBm_Table22_23(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ab)
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table22_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table22_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table22_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table23_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table23_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table22_23_SCD_dBm_Table23_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table24_25 */
#define ACPHY_SCD_dBm_Table24_25(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ac)
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table24_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table24_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table24_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table25_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table25_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table24_25_SCD_dBm_Table25_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table26_27 */
#define ACPHY_SCD_dBm_Table26_27(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ad)
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table26_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table26_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table26_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table27_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table27_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table26_27_SCD_dBm_Table27_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table28_29 */
#define ACPHY_SCD_dBm_Table28_29(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ae)
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table28_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table28_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table28_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table29_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table29_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table28_29_SCD_dBm_Table29_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table30_31 */
#define ACPHY_SCD_dBm_Table30_31(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4af)
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table30_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table30_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table30_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table31_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table31_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table30_31_SCD_dBm_Table31_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table32_33 */
#define ACPHY_SCD_dBm_Table32_33(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b0)
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table32_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table32_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table32_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table33_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table33_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table32_33_SCD_dBm_Table33_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table34_35 */
#define ACPHY_SCD_dBm_Table34_35(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b1)
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table34_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table34_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table34_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table35_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table35_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table34_35_SCD_dBm_Table35_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table36_37 */
#define ACPHY_SCD_dBm_Table36_37(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b2)
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table36_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table36_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table36_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table37_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table37_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table36_37_SCD_dBm_Table37_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table38_39 */
#define ACPHY_SCD_dBm_Table38_39(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b3)
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table38_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table38_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table38_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table39_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table39_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table38_39_SCD_dBm_Table39_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table40_41 */
#define ACPHY_SCD_dBm_Table40_41(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b4)
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table40_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table40_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table40_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table41_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table41_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table40_41_SCD_dBm_Table41_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table42_43 */
#define ACPHY_SCD_dBm_Table42_43(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b5)
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table42_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table42_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table42_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table43_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table43_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table42_43_SCD_dBm_Table43_SHIFT(rev)))

/* Register ACPHY_SCD_dBm_Table44_45 */
#define ACPHY_SCD_dBm_Table44_45(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b6)
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table44_SHIFT(rev) 0
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table44_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table44_SHIFT(rev)))
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table45_SHIFT(rev) 8
#define ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table45_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_dBm_Table44_45_SCD_dBm_Table45_SHIFT(rev)))

/* Register ACPHY_OCL_CFO_windowTh */
#define ACPHY_OCL_CFO_windowTh(rev)                          (ACREV_GE(rev,14) ? 0x4b7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4b7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4b7 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4b7))))))
#define ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_SHIFT(rev) 0
#define ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1ff << ACPHY_OCL_CFO_windowTh_coarse_num_samp_th_SHIFT(rev))))))))

/* Register ACPHY_OCL_tx2rx_Ctrl */
#define ACPHY_OCL_tx2rx_Ctrl(rev)                            (ACREV_GE(rev,5) ? 0x4b8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x4b8))
#define ACPHY_OCL_tx2rx_Ctrl_use_tx2rx_seq_in_ocl_SHIFT(rev) 1
#define ACPHY_OCL_tx2rx_Ctrl_use_tx2rx_seq_in_ocl_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_OCL_tx2rx_Ctrl_use_tx2rx_seq_in_ocl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_OCL_tx2rx_Ctrl_use_tx2rx_seq_in_ocl_SHIFT(rev))))

/* Register ACPHY_DCD_dBm_Table0_1 */
#define ACPHY_DCD_dBm_Table0_1(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4b9)
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table0_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table0_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table0_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table1_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table1_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table0_1_DCD_dBm_Table1_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table2_3 */
#define ACPHY_DCD_dBm_Table2_3(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c0)
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table2_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table2_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table2_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table3_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table3_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table2_3_DCD_dBm_Table3_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table4_5 */
#define ACPHY_DCD_dBm_Table4_5(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c1)
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table4_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table4_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table4_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table5_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table5_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table4_5_DCD_dBm_Table5_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table6_7 */
#define ACPHY_DCD_dBm_Table6_7(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c2)
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table6_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table6_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table6_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table7_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table7_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table6_7_DCD_dBm_Table7_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table8_9 */
#define ACPHY_DCD_dBm_Table8_9(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c3)
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table8_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table8_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table8_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table9_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table9_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table8_9_DCD_dBm_Table9_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table10_11 */
#define ACPHY_DCD_dBm_Table10_11(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c4)
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table10_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table10_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table10_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table11_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table11_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table10_11_DCD_dBm_Table11_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table12_13 */
#define ACPHY_DCD_dBm_Table12_13(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c5)
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table12_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table12_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table12_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table13_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table13_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table12_13_DCD_dBm_Table13_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table14_15 */
#define ACPHY_DCD_dBm_Table14_15(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c6)
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table14_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table14_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table14_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table15_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table15_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table14_15_DCD_dBm_Table15_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table16_17 */
#define ACPHY_DCD_dBm_Table16_17(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c7)
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table16_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table16_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table16_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table17_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table17_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table16_17_DCD_dBm_Table17_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table18_19 */
#define ACPHY_DCD_dBm_Table18_19(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c8)
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table18_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table18_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table18_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table19_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table19_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table18_19_DCD_dBm_Table19_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table20_21 */
#define ACPHY_DCD_dBm_Table20_21(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4c9)
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table20_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table20_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table20_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table21_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table21_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table20_21_DCD_dBm_Table21_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table22_23 */
#define ACPHY_DCD_dBm_Table22_23(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ca)
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table22_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table22_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table22_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table23_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table23_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table22_23_DCD_dBm_Table23_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table24_25 */
#define ACPHY_DCD_dBm_Table24_25(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4cb)
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table24_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table24_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table24_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table25_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table25_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table24_25_DCD_dBm_Table25_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table26_27 */
#define ACPHY_DCD_dBm_Table26_27(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4cc)
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table26_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table26_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table26_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table27_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table27_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table26_27_DCD_dBm_Table27_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table28_29 */
#define ACPHY_DCD_dBm_Table28_29(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4cd)
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table28_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table28_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table28_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table29_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table29_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table28_29_DCD_dBm_Table29_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table30_31 */
#define ACPHY_DCD_dBm_Table30_31(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4ce)
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table30_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table30_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table30_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table31_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table31_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table30_31_DCD_dBm_Table31_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table32_33 */
#define ACPHY_DCD_dBm_Table32_33(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4cf)
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table32_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table32_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table32_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table33_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table33_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table32_33_DCD_dBm_Table33_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table34_35 */
#define ACPHY_DCD_dBm_Table34_35(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d0)
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table34_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table34_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table34_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table35_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table35_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table34_35_DCD_dBm_Table35_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table36_37 */
#define ACPHY_DCD_dBm_Table36_37(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d1)
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table36_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table36_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table36_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table37_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table37_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table36_37_DCD_dBm_Table37_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table38_39 */
#define ACPHY_DCD_dBm_Table38_39(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d2)
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table38_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table38_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table38_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table39_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table39_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table38_39_DCD_dBm_Table39_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table40_41 */
#define ACPHY_DCD_dBm_Table40_41(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d3)
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table40_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table40_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table40_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table41_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table41_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table40_41_DCD_dBm_Table41_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table42_43 */
#define ACPHY_DCD_dBm_Table42_43(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d4)
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table42_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table42_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table42_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table43_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table43_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table42_43_DCD_dBm_Table43_SHIFT(rev)))

/* Register ACPHY_DCD_dBm_Table44_45 */
#define ACPHY_DCD_dBm_Table44_45(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x4d5)
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table44_SHIFT(rev) 0
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table44_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table44_SHIFT(rev)))
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table45_SHIFT(rev) 8
#define ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table45_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_DCD_dBm_Table44_45_DCD_dBm_Table45_SHIFT(rev)))

/* Register ACPHY_dvgcompensation */
#define ACPHY_dvgcompensation(rev)                        0x4d6
#define ACPHY_dvgcompensation_dvgcompensation0_SHIFT(rev) 0
#define ACPHY_dvgcompensation_dvgcompensation0_MASK(rev)  (0x1 << ACPHY_dvgcompensation_dvgcompensation0_SHIFT(rev))
#define ACPHY_dvgcompensation_dvgcompensation1_SHIFT(rev) 1
#define ACPHY_dvgcompensation_dvgcompensation1_MASK(rev)  (0x1 << ACPHY_dvgcompensation_dvgcompensation1_SHIFT(rev))
#define ACPHY_dvgcompensation_dvgcompensation2_SHIFT(rev) 2
#define ACPHY_dvgcompensation_dvgcompensation2_MASK(rev)  (0x1 << ACPHY_dvgcompensation_dvgcompensation2_SHIFT(rev))

/* Register ACPHY_OCL_crsThreshold2uSub1 */
#define ACPHY_OCL_crsThreshold2uSub1(rev)                          (ACREV_GE(rev,14) ? 0x4d7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4d7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4d7 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4d7))))))
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_MASK(rev)      (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold2uSub1_OCL_peakDiffThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crsThreshold3uSub1 */
#define ACPHY_OCL_crsThreshold3uSub1(rev)                         (ACREV_GE(rev,14) ? 0x4d8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4d8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4d8 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4d8))))))
#define ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold3uSub1_OCL_peakValThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crsThreshold2lSub1 */
#define ACPHY_OCL_crsThreshold2lSub1(rev)                          (ACREV_GE(rev,14) ? 0x4d9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4d9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4d9 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4d9))))))
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_MASK(rev)      (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold2lSub1_OCL_peakDiffThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crsThreshold3lSub1 */
#define ACPHY_OCL_crsThreshold3lSub1(rev)                         (ACREV_GE(rev,14) ? 0x4da : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4da : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4da : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4da))))))
#define ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold3lSub1_OCL_peakValThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crsThreshold2u */
#define ACPHY_OCL_crsThreshold2u(rev)                          (ACREV_GE(rev,14) ? 0x4db : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4db : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4db : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4db))))))
#define ACPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crsThreshold2u_OCL_peakThresh_MASK(rev)      (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold2u_OCL_peakDiffThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crsThreshold3u */
#define ACPHY_OCL_crsThreshold3u(rev)                         (ACREV_GE(rev,14) ? 0x4dc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4dc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4dc : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4dc))))))
#define ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold3u_OCL_peakValThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crsThreshold2l */
#define ACPHY_OCL_crsThreshold2l(rev)                          (ACREV_GE(rev,14) ? 0x4dd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4dd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4dd : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4dd))))))
#define ACPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crsThreshold2l_OCL_peakThresh_MASK(rev)      (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold2l_OCL_peakDiffThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crsThreshold3l */
#define ACPHY_OCL_crsThreshold3l(rev)                         (ACREV_GE(rev,14) ? 0x4de : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4de : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4de : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4de))))))
#define ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_SHIFT(rev) 8
#define ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crsThreshold3l_OCL_peakValThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crshighpowThreshold1uSub1 */
#define ACPHY_OCL_crshighpowThreshold1uSub1(rev)                               (ACREV_GE(rev,14) ? 0x4df : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4df : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4df : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4df))))))
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowpeakValThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_SHIFT(rev)  8
#define ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_MASK(rev)   (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold1uSub1_OCL_highpowautoThresh2_SHIFT(rev))))))))

/* Register ACPHY_OCL_crshighpowThreshold1lSub1 */
#define ACPHY_OCL_crshighpowThreshold1lSub1(rev)                               (ACREV_GE(rev,14) ? 0x4e0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e0 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e0))))))
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowpeakValThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_SHIFT(rev)  8
#define ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_MASK(rev)   (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold1lSub1_OCL_highpowautoThresh2_SHIFT(rev))))))))

/* Register ACPHY_OCL_crshighpowThreshold1u */
#define ACPHY_OCL_crshighpowThreshold1u(rev)                                (ACREV_GE(rev,14) ? 0x4e1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e1 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e1))))))
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowpeakValThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_MASK(rev)    (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold1u_OCL_highpowautoThresh2_SHIFT(rev))))))))

/* Register ACPHY_OCL_crshighpowThreshold1l */
#define ACPHY_OCL_crshighpowThreshold1l(rev)                                (ACREV_GE(rev,14) ? 0x4e2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e2 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e2))))))
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowpeakValThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_MASK(rev)    (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold1l_OCL_highpowautoThresh2_SHIFT(rev))))))))

/* Register ACPHY_OCL_crshighpowThreshold2uSub1 */
#define ACPHY_OCL_crshighpowThreshold2uSub1(rev)                               (ACREV_GE(rev,14) ? 0x4e3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e3 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e3))))))
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_SHIFT(rev)   0
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_MASK(rev)    (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold2uSub1_OCL_highpowpeakDiffThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crshighpowThreshold2lSub1 */
#define ACPHY_OCL_crshighpowThreshold2lSub1(rev)                               (ACREV_GE(rev,14) ? 0x4e4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e4 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e4))))))
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_SHIFT(rev)   0
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_MASK(rev)    (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold2lSub1_OCL_highpowpeakDiffThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crshighpowThreshold2u */
#define ACPHY_OCL_crshighpowThreshold2u(rev)                                 (ACREV_GE(rev,14) ? 0x4e5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e5 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e5))))))
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_MASK(rev)      (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold2u_OCL_highpowpeakDiffThresh_SHIFT(rev))))))))

/* Register ACPHY_OCL_crshighpowThreshold2l */
#define ACPHY_OCL_crshighpowThreshold2l(rev)                                 (ACREV_GE(rev,14) ? 0x4e6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4e6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4e6 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4e6))))))
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_MASK(rev)      (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakThresh_SHIFT(rev))))))))
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_crshighpowThreshold2l_OCL_highpowpeakDiffThresh_SHIFT(rev))))))))

/* Register ACPHY_SCD_maxmin_bound */
#define ACPHY_SCD_maxmin_bound(rev)                             (ACREV_GE(rev,14) ? 0x4f2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4f2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4f2 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4f2))))))
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_SHIFT(rev)  0
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_MASK(rev)   (ACREV_GE(rev,14) ? (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_lo_bound_SHIFT(rev))))))))
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_SHIFT(rev) 8
#define ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_SCD_maxmin_bound_maxmin_rssi_mid_bound_SHIFT(rev))))))))

/* Register ACPHY_SCD_maxmin_bound_offset */
#define ACPHY_SCD_maxmin_bound_offset(rev)                             (ACREV_GE(rev,14) ? 0x4f3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4f3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4f3 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4f3))))))
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_SHIFT(rev) 0
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw40Offset_val_SHIFT(rev))))))))
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_SHIFT(rev) 8
#define ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_SCD_maxmin_bound_offset_maxmin_bw80Offset_val_SHIFT(rev))))))))

/* Register ACPHY_MCD_shutOff_PwrSNR_Th */
#define ACPHY_MCD_shutOff_PwrSNR_Th(rev)                           0x4f4
#define ACPHY_MCD_shutOff_PwrSNR_Th_scd_SNR_diff_thresh_SHIFT(rev) 0
#define ACPHY_MCD_shutOff_PwrSNR_Th_scd_SNR_diff_thresh_MASK(rev)  (0xff << ACPHY_MCD_shutOff_PwrSNR_Th_scd_SNR_diff_thresh_SHIFT(rev))
#define ACPHY_MCD_shutOff_PwrSNR_Th_dcd_SNR_diff_thresh_SHIFT(rev) 8
#define ACPHY_MCD_shutOff_PwrSNR_Th_dcd_SNR_diff_thresh_MASK(rev)  (0xff << ACPHY_MCD_shutOff_PwrSNR_Th_dcd_SNR_diff_thresh_SHIFT(rev))

/* Register ACPHY_MCD_MinMaxTh1 */
#define ACPHY_MCD_MinMaxTh1(rev)                 0x4f5
#define ACPHY_MCD_MinMaxTh1_MaxMinTh1_SHIFT(rev) 0
#define ACPHY_MCD_MinMaxTh1_MaxMinTh1_MASK(rev)  (0x1fff << ACPHY_MCD_MinMaxTh1_MaxMinTh1_SHIFT(rev))

/* Register ACPHY_MCD_MinMaxTh2 */
#define ACPHY_MCD_MinMaxTh2(rev)                 0x4f6
#define ACPHY_MCD_MinMaxTh2_MaxMinTh2_SHIFT(rev) 0
#define ACPHY_MCD_MinMaxTh2_MaxMinTh2_MASK(rev)  (0x1fff << ACPHY_MCD_MinMaxTh2_MaxMinTh2_SHIFT(rev))

/* Register ACPHY_SCD_trig_postition */
#define ACPHY_SCD_trig_postition(rev)                             (ACREV_GE(rev,14) ? 0x4f7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4f7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4f7 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x4f7))))))
#define ACPHY_SCD_trig_postition_scd_trig_pos_SHIFT(rev)          0
#define ACPHY_SCD_trig_postition_scd_trig_pos_MASK(rev)           (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_SCD_trig_postition_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_SCD_trig_postition_scd_trig_pos_SHIFT(rev)))))
#define ACPHY_SCD_trig_postition_non_stbc_scd_trig_pos_SHIFT(rev) 0
#define ACPHY_SCD_trig_postition_non_stbc_scd_trig_pos_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_SCD_trig_postition_non_stbc_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_SCD_trig_postition_non_stbc_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_SCD_trig_postition_non_stbc_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_SCD_trig_postition_non_stbc_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_SCD_trig_postition_non_stbc_scd_trig_pos_SHIFT(rev)) : INVALID_MASK)))))))))
#define ACPHY_SCD_trig_postition_stbc_mm_scd_trig_pos_SHIFT(rev)  4
#define ACPHY_SCD_trig_postition_stbc_mm_scd_trig_pos_MASK(rev)   (ACREV_GE(rev,14) ? (0xf << ACPHY_SCD_trig_postition_stbc_mm_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_SCD_trig_postition_stbc_mm_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_SCD_trig_postition_stbc_mm_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_SCD_trig_postition_stbc_mm_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_SCD_trig_postition_stbc_mm_scd_trig_pos_SHIFT(rev)) : INVALID_MASK)))))))))
#define ACPHY_SCD_trig_postition_stbc_vht_scd_trig_pos_SHIFT(rev) 8
#define ACPHY_SCD_trig_postition_stbc_vht_scd_trig_pos_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_SCD_trig_postition_stbc_vht_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_SCD_trig_postition_stbc_vht_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_SCD_trig_postition_stbc_vht_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_SCD_trig_postition_stbc_vht_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_SCD_trig_postition_stbc_vht_scd_trig_pos_SHIFT(rev)) : INVALID_MASK)))))))))
#define ACPHY_SCD_trig_postition_stbc_gf_scd_trig_pos_SHIFT(rev)  12
#define ACPHY_SCD_trig_postition_stbc_gf_scd_trig_pos_MASK(rev)   (ACREV_GE(rev,14) ? (0xf << ACPHY_SCD_trig_postition_stbc_gf_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_SCD_trig_postition_stbc_gf_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_SCD_trig_postition_stbc_gf_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_SCD_trig_postition_stbc_gf_scd_trig_pos_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_SCD_trig_postition_stbc_gf_scd_trig_pos_SHIFT(rev)) : INVALID_MASK)))))))))

/* Register ACPHY_FastChanSW_PLLVCOARBITR */
#define ACPHY_FastChanSW_PLLVCOARBITR(rev)                      0x500
#define ACPHY_FastChanSW_PLLVCOARBITR_pllresetlen_SHIFT(rev)    0
#define ACPHY_FastChanSW_PLLVCOARBITR_pllresetlen_MASK(rev)     (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1f << ACPHY_FastChanSW_PLLVCOARBITR_pllresetlen_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_FastChanSW_PLLVCOARBITR_pllresetlen_SHIFT(rev)))))
#define ACPHY_FastChanSW_PLLVCOARBITR_vcocaliblen_SHIFT(rev)    5
#define ACPHY_FastChanSW_PLLVCOARBITR_vcocaliblen_MASK(rev)     (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1f << ACPHY_FastChanSW_PLLVCOARBITR_vcocaliblen_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_FastChanSW_PLLVCOARBITR_vcocaliblen_SHIFT(rev)))))
#define ACPHY_FastChanSW_PLLVCOARBITR_waitforarbitr_SHIFT(rev)  (ACREV_GE(rev,5) ? 6 : (ACREV_GE(rev,4) ? 10 : (ACREV_GE(rev,2) ? 6 : 10)))
#define ACPHY_FastChanSW_PLLVCOARBITR_waitforarbitr_MASK(rev)   (0xf << ACPHY_FastChanSW_PLLVCOARBITR_waitforarbitr_SHIFT(rev))
#define ACPHY_FastChanSW_PLLVCOARBITR_arbitrdisable_SHIFT(rev)  (ACREV_GE(rev,5) ? 10 : (ACREV_GE(rev,4) ? 14 : (ACREV_GE(rev,2) ? 10 : 14)))
#define ACPHY_FastChanSW_PLLVCOARBITR_arbitrdisable_MASK(rev)   (0x1 << ACPHY_FastChanSW_PLLVCOARBITR_arbitrdisable_SHIFT(rev))
#define ACPHY_FastChanSW_PLLVCOARBITR_vcocalibsettle_SHIFT(rev) 0
#define ACPHY_FastChanSW_PLLVCOARBITR_vcocalibsettle_MASK(rev)  (ACREV_GE(rev,5) ? (0x3f << ACPHY_FastChanSW_PLLVCOARBITR_vcocalibsettle_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3f << ACPHY_FastChanSW_PLLVCOARBITR_vcocalibsettle_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_FastChanSW_IniRaddr */
#define ACPHY_FastChanSW_IniRaddr(rev)                (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x501 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x501)))
#define ACPHY_FastChanSW_IniRaddr_iniraddr_SHIFT(rev) 0
#define ACPHY_FastChanSW_IniRaddr_iniraddr_MASK(rev)  (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x3ff << ACPHY_FastChanSW_IniRaddr_iniraddr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_FastChanSW_IniRaddr_iniraddr_SHIFT(rev)))))

/* Register ACPHY_FastChanSW_Status */
#define ACPHY_FastChanSW_Status(rev)                           0x510
#define ACPHY_FastChanSW_Status_fastchsw_done_SHIFT(rev)       0
#define ACPHY_FastChanSW_Status_fastchsw_done_MASK(rev)        (0x1 << ACPHY_FastChanSW_Status_fastchsw_done_SHIFT(rev))
#define ACPHY_FastChanSW_Status_fastchsw_inprogress_SHIFT(rev) 1
#define ACPHY_FastChanSW_Status_fastchsw_inprogress_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_FastChanSW_Status_fastchsw_inprogress_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_FastChanSW_Status_fastchsw_inprogress_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_FastChanSW_Status_swacimtg_inprogress_SHIFT(rev) 2
#define ACPHY_FastChanSW_Status_swacimtg_inprogress_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_FastChanSW_Status_swacimtg_inprogress_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_FastChanSW_Status_swacimtg_inprogress_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_FastChanSW_Status_hwacimtg_inprogress_SHIFT(rev) 3
#define ACPHY_FastChanSW_Status_hwacimtg_inprogress_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_FastChanSW_Status_hwacimtg_inprogress_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_FastChanSW_Status_hwacimtg_inprogress_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_FastChanSW_Status_hrp_error_SHIFT(rev)           4
#define ACPHY_FastChanSW_Status_hrp_error_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_FastChanSW_Status_hrp_error_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_FastChanSW_Status_hrp_error_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_FastChanSW_Status_hrp_error_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_FastChanSW_Status_rx2sr_inprogress_SHIFT(rev)    5
#define ACPHY_FastChanSW_Status_rx2sr_inprogress_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_FastChanSW_Status_rx2sr_inprogress_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_FastChanSW_Status_rx2sr_inprogress_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_FastChanSW_Status_rx2sr_inprogress_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_RssiStatusControl */
#define ACPHY_RssiStatusControl(rev)                          0x520
#define ACPHY_RssiStatusControl_enLatchSetClipGain_SHIFT(rev) 0
#define ACPHY_RssiStatusControl_enLatchSetClipGain_MASK(rev)  (0x1 << ACPHY_RssiStatusControl_enLatchSetClipGain_SHIFT(rev))
#define ACPHY_RssiStatusControl_latchStatus_SHIFT(rev)        1
#define ACPHY_RssiStatusControl_latchStatus_MASK(rev)         (0x1 << ACPHY_RssiStatusControl_latchStatus_SHIFT(rev))
#define ACPHY_RssiStatusControl_coreSel_SHIFT(rev)            2
#define ACPHY_RssiStatusControl_coreSel_MASK(rev)             (0x3 << ACPHY_RssiStatusControl_coreSel_SHIFT(rev))
#define ACPHY_RssiStatusControl_gpioSelrx1_SHIFT(rev)         4
#define ACPHY_RssiStatusControl_gpioSelrx1_MASK(rev)          (0x1f << ACPHY_RssiStatusControl_gpioSelrx1_SHIFT(rev))

/* Register ACPHY_NbClipCnt3 */
#define ACPHY_NbClipCnt3(rev)                         0x521
#define ACPHY_NbClipCnt3_NbClipCntAccum3_i_SHIFT(rev) 0
#define ACPHY_NbClipCnt3_NbClipCntAccum3_i_MASK(rev)  (0x7f << ACPHY_NbClipCnt3_NbClipCntAccum3_i_SHIFT(rev))
#define ACPHY_NbClipCnt3_NbClipCntAccum3_q_SHIFT(rev) 7
#define ACPHY_NbClipCnt3_NbClipCntAccum3_q_MASK(rev)  (0x7f << ACPHY_NbClipCnt3_NbClipCntAccum3_q_SHIFT(rev))

/* Register ACPHY_NbClipCnt2 */
#define ACPHY_NbClipCnt2(rev)                         0x522
#define ACPHY_NbClipCnt2_NbClipCntAccum2_i_SHIFT(rev) 0
#define ACPHY_NbClipCnt2_NbClipCntAccum2_i_MASK(rev)  (0x7f << ACPHY_NbClipCnt2_NbClipCntAccum2_i_SHIFT(rev))
#define ACPHY_NbClipCnt2_NbClipCntAccum2_q_SHIFT(rev) 7
#define ACPHY_NbClipCnt2_NbClipCntAccum2_q_MASK(rev)  (0x7f << ACPHY_NbClipCnt2_NbClipCntAccum2_q_SHIFT(rev))

/* Register ACPHY_NbClipCnt1 */
#define ACPHY_NbClipCnt1(rev)                         0x523
#define ACPHY_NbClipCnt1_NbClipCntAccum1_i_SHIFT(rev) 0
#define ACPHY_NbClipCnt1_NbClipCntAccum1_i_MASK(rev)  (0x7f << ACPHY_NbClipCnt1_NbClipCntAccum1_i_SHIFT(rev))
#define ACPHY_NbClipCnt1_NbClipCntAccum1_q_SHIFT(rev) 7
#define ACPHY_NbClipCnt1_NbClipCntAccum1_q_MASK(rev)  (0x7f << ACPHY_NbClipCnt1_NbClipCntAccum1_q_SHIFT(rev))

/* Register ACPHY_W3ClipCnt3 */
#define ACPHY_W3ClipCnt3(rev)                         0x524
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_i_SHIFT(rev) 0
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_i_MASK(rev)  (0x7f << ACPHY_W3ClipCnt3_W3ClipCntAccum3_i_SHIFT(rev))
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_q_SHIFT(rev) 7
#define ACPHY_W3ClipCnt3_W3ClipCntAccum3_q_MASK(rev)  (0x7f << ACPHY_W3ClipCnt3_W3ClipCntAccum3_q_SHIFT(rev))

/* Register ACPHY_W3ClipCnt2 */
#define ACPHY_W3ClipCnt2(rev)                         0x525
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_i_SHIFT(rev) 0
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_i_MASK(rev)  (0x7f << ACPHY_W3ClipCnt2_W3ClipCntAccum2_i_SHIFT(rev))
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_q_SHIFT(rev) 7
#define ACPHY_W3ClipCnt2_W3ClipCntAccum2_q_MASK(rev)  (0x7f << ACPHY_W3ClipCnt2_W3ClipCntAccum2_q_SHIFT(rev))

/* Register ACPHY_W3ClipCnt1 */
#define ACPHY_W3ClipCnt1(rev)                         0x526
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_i_SHIFT(rev) 0
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_i_MASK(rev)  (0x7f << ACPHY_W3ClipCnt1_W3ClipCntAccum1_i_SHIFT(rev))
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_q_SHIFT(rev) 7
#define ACPHY_W3ClipCnt1_W3ClipCntAccum1_q_MASK(rev)  (0x7f << ACPHY_W3ClipCnt1_W3ClipCntAccum1_q_SHIFT(rev))

/* Register ACPHY_W2W1ClipCnt3 */
#define ACPHY_W2W1ClipCnt3(rev)                       0x527
#define ACPHY_W2W1ClipCnt3_W2ClipCntAccum3_SHIFT(rev) 0
#define ACPHY_W2W1ClipCnt3_W2ClipCntAccum3_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt3_W2ClipCntAccum3_SHIFT(rev))
#define ACPHY_W2W1ClipCnt3_W1ClipCntAccum3_SHIFT(rev) 7
#define ACPHY_W2W1ClipCnt3_W1ClipCntAccum3_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt3_W1ClipCntAccum3_SHIFT(rev))

/* Register ACPHY_W2W1ClipCnt2 */
#define ACPHY_W2W1ClipCnt2(rev)                       0x528
#define ACPHY_W2W1ClipCnt2_W2ClipCntAccum2_SHIFT(rev) 0
#define ACPHY_W2W1ClipCnt2_W2ClipCntAccum2_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt2_W2ClipCntAccum2_SHIFT(rev))
#define ACPHY_W2W1ClipCnt2_W1ClipCntAccum2_SHIFT(rev) 7
#define ACPHY_W2W1ClipCnt2_W1ClipCntAccum2_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt2_W1ClipCntAccum2_SHIFT(rev))

/* Register ACPHY_W2W1ClipCnt1 */
#define ACPHY_W2W1ClipCnt1(rev)                       0x529
#define ACPHY_W2W1ClipCnt1_W2ClipCntAccum1_SHIFT(rev) 0
#define ACPHY_W2W1ClipCnt1_W2ClipCntAccum1_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt1_W2ClipCntAccum1_SHIFT(rev))
#define ACPHY_W2W1ClipCnt1_W1ClipCntAccum1_SHIFT(rev) 7
#define ACPHY_W2W1ClipCnt1_W1ClipCntAccum1_MASK(rev)  (0x7f << ACPHY_W2W1ClipCnt1_W1ClipCntAccum1_SHIFT(rev))

/* Register ACPHY_AdcClipCnt */
#define ACPHY_AdcClipCnt(rev)                         0x52a
#define ACPHY_AdcClipCnt_adcClipCntAccum_i_SHIFT(rev) 0
#define ACPHY_AdcClipCnt_adcClipCntAccum_i_MASK(rev)  (0x7f << ACPHY_AdcClipCnt_adcClipCntAccum_i_SHIFT(rev))
#define ACPHY_AdcClipCnt_adcClipCntAccum_q_SHIFT(rev) 7
#define ACPHY_AdcClipCnt_adcClipCntAccum_q_MASK(rev)  (0x7f << ACPHY_AdcClipCnt_adcClipCntAccum_q_SHIFT(rev))

/* Register ACPHY_ssAGC_clip_gain_idx */
#define ACPHY_ssAGC_clip_gain_idx(rev)                           0x52b
#define ACPHY_ssAGC_clip_gain_idx_ssAGC_clip_gain_idx_SHIFT(rev) 0
#define ACPHY_ssAGC_clip_gain_idx_ssAGC_clip_gain_idx_MASK(rev)  (0x7fff << ACPHY_ssAGC_clip_gain_idx_ssAGC_clip_gain_idx_SHIFT(rev))

/* Register ACPHY_ocl_adc_rf01Lo */
#define ACPHY_ocl_adc_rf01Lo(rev)                      (ACREV_GE(rev,14) ? 0x530 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x530 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x530 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x530))))))
#define ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf01Lo_ocl_adc_rf01Lo_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf01Hi */
#define ACPHY_ocl_adc_rf01Hi(rev)                      (ACREV_GE(rev,14) ? 0x531 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x531 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x531 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x531))))))
#define ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf01Hi_ocl_adc_rf01Hi_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf02Lo */
#define ACPHY_ocl_adc_rf02Lo(rev)                      (ACREV_GE(rev,14) ? 0x532 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x532 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x532 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x532))))))
#define ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf02Lo_ocl_adc_rf02Lo_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf02Hi */
#define ACPHY_ocl_adc_rf02Hi(rev)                      (ACREV_GE(rev,14) ? 0x533 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x533 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x533 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x533))))))
#define ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf02Hi_ocl_adc_rf02Hi_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf12Lo */
#define ACPHY_ocl_adc_rf12Lo(rev)                      (ACREV_GE(rev,14) ? 0x534 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x534 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x534 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x534))))))
#define ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf12Lo_ocl_adc_rf12Lo_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf12Hi */
#define ACPHY_ocl_adc_rf12Hi(rev)                      (ACREV_GE(rev,14) ? 0x535 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x535 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x535 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x535))))))
#define ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf12Hi_ocl_adc_rf12Hi_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf10Lo */
#define ACPHY_ocl_adc_rf10Lo(rev)                      (ACREV_GE(rev,14) ? 0x536 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x536 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x536 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x536))))))
#define ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf10Lo_ocl_adc_rf10Lo_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf10Hi */
#define ACPHY_ocl_adc_rf10Hi(rev)                      (ACREV_GE(rev,14) ? 0x537 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x537 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x537 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x537))))))
#define ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf10Hi_ocl_adc_rf10Hi_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf20Lo */
#define ACPHY_ocl_adc_rf20Lo(rev)                      (ACREV_GE(rev,14) ? 0x538 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x538 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x538 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x538))))))
#define ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf20Lo_ocl_adc_rf20Lo_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf20Hi */
#define ACPHY_ocl_adc_rf20Hi(rev)                      (ACREV_GE(rev,14) ? 0x539 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x539 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x539 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x539))))))
#define ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf20Hi_ocl_adc_rf20Hi_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf21Lo */
#define ACPHY_ocl_adc_rf21Lo(rev)                      (ACREV_GE(rev,14) ? 0x53a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53a : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53a))))))
#define ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf21Lo_ocl_adc_rf21Lo_SHIFT(rev))))))))

/* Register ACPHY_ocl_adc_rf21Hi */
#define ACPHY_ocl_adc_rf21Hi(rev)                      (ACREV_GE(rev,14) ? 0x53b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53b))))))
#define ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_SHIFT(rev) 0
#define ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_adc_rf21Hi_ocl_adc_rf21Hi_SHIFT(rev))))))))

/* Register ACPHY_ocl_ctrl_pstate_rfLo */
#define ACPHY_ocl_ctrl_pstate_rfLo(rev)                            (ACREV_GE(rev,14) ? 0x53c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53c : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53c))))))
#define ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_SHIFT(rev) 0
#define ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_ctrl_pstate_rfLo_ocl_ctrl_pstate_rfLo_SHIFT(rev))))))))

/* Register ACPHY_ocl_ctrl_pstate_rfHi */
#define ACPHY_ocl_ctrl_pstate_rfHi(rev)                            (ACREV_GE(rev,14) ? 0x53d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53d : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53d))))))
#define ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_SHIFT(rev) 0
#define ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_ctrl_pstate_rfHi_ocl_ctrl_pstate_rfHi_SHIFT(rev))))))))

/* Register ACPHY_ocl_ctrl_statesLo */
#define ACPHY_ocl_ctrl_statesLo(rev)                         (ACREV_GE(rev,14) ? 0x53e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53e : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53e))))))
#define ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_SHIFT(rev) 0
#define ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_ctrl_statesLo_ocl_ctrl_statesLo_SHIFT(rev))))))))

/* Register ACPHY_ocl_ctrl_statesHi */
#define ACPHY_ocl_ctrl_statesHi(rev)                         (ACREV_GE(rev,14) ? 0x53f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x53f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x53f : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x53f))))))
#define ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_SHIFT(rev) 0
#define ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_ctrl_statesHi_ocl_ctrl_statesHi_SHIFT(rev))))))))

/* Register ACPHY_ocl_pstate_rfLo */
#define ACPHY_ocl_pstate_rfLo(rev)                       (ACREV_GE(rev,14) ? 0x540 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x540 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x540 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x540))))))
#define ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_SHIFT(rev) 0
#define ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_pstate_rfLo_ocl_pstate_rfLo_SHIFT(rev))))))))

/* Register ACPHY_ocl_pstate_rfHi */
#define ACPHY_ocl_pstate_rfHi(rev)                       (ACREV_GE(rev,14) ? 0x541 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x541 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x541 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x541))))))
#define ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_SHIFT(rev) 0
#define ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ocl_pstate_rfHi_ocl_pstate_rfHi_SHIFT(rev))))))))

/* Register ACPHY_ACI_Detect_CTRL */
#define ACPHY_ACI_Detect_CTRL(rev)                                (ACREV_GE(rev,5) ? 0x5a0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a0 : 0x550)))
#define ACPHY_ACI_Detect_CTRL_aci_detect_enable_SHIFT(rev)        0
#define ACPHY_ACI_Detect_CTRL_aci_detect_enable_MASK(rev)         (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Detect_CTRL_aci_detect_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_ACI_Detect_CTRL_aci_detect_enable_SHIFT(rev))))
#define ACPHY_ACI_Detect_CTRL_aci_sel_SHIFT(rev)                  1
#define ACPHY_ACI_Detect_CTRL_aci_sel_MASK(rev)                   (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Detect_CTRL_aci_sel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_ACI_Detect_CTRL_aci_sel_SHIFT(rev))))
#define ACPHY_ACI_Detect_CTRL_aci_report_ctr_clren_SHIFT(rev)     2
#define ACPHY_ACI_Detect_CTRL_aci_report_ctr_clren_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Detect_CTRL_aci_report_ctr_clren_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_ACI_Detect_CTRL_aci_report_ctr_clren_SHIFT(rev))))
#define ACPHY_ACI_Detect_CTRL_aci_detected_ctr_clren_SHIFT(rev)   3
#define ACPHY_ACI_Detect_CTRL_aci_detected_ctr_clren_MASK(rev)    (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Detect_CTRL_aci_detected_ctr_clren_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_ACI_Detect_CTRL_aci_detected_ctr_clren_SHIFT(rev))))
#define ACPHY_ACI_Detect_CTRL_aci_detect_window_size_1_SHIFT(rev) 4
#define ACPHY_ACI_Detect_CTRL_aci_detect_window_size_1_MASK(rev)  (ACREV_GE(rev,5) ? (0xf << ACPHY_ACI_Detect_CTRL_aci_detect_window_size_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xf << ACPHY_ACI_Detect_CTRL_aci_detect_window_size_1_SHIFT(rev))))
#define ACPHY_ACI_Detect_CTRL_aci_detect_window_size_2_SHIFT(rev) 8
#define ACPHY_ACI_Detect_CTRL_aci_detect_window_size_2_MASK(rev)  (ACREV_GE(rev,5) ? (0xf << ACPHY_ACI_Detect_CTRL_aci_detect_window_size_2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xf << ACPHY_ACI_Detect_CTRL_aci_detect_window_size_2_SHIFT(rev))))
#define ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_SHIFT(rev)  12
#define ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_MASK(rev)   (ACREV_GE(rev,5) ? (0x7 << ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_ACI_Detect_CTRL_aci_detect_rx_core_mask_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Detect_CTRL_aci_detect_clkenable_SHIFT(rev)     15
#define ACPHY_ACI_Detect_CTRL_aci_detect_clkenable_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Detect_CTRL_aci_detect_clkenable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Detect_CTRL_aci_detect_clkenable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_collect_interval */
#define ACPHY_ACI_Detect_collect_interval(rev)                                 (ACREV_GE(rev,5) ? 0x5a1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a1 : 0x551)))
#define ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_1_SHIFT(rev) 0
#define ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_1_MASK(rev) (ACREV_GE(rev,5) ? (0xf << ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xf << ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_1_SHIFT(rev))))
#define ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_2_SHIFT(rev) 4
#define ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_2_MASK(rev) (ACREV_GE(rev,5) ? (0xf << ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xf << ACPHY_ACI_Detect_collect_interval_aci_detect_collect_interval_2_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_wait_period_1 */
#define ACPHY_ACI_Detect_wait_period_1(rev)                                (ACREV_GE(rev,5) ? 0x5a2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a2 : 0x552)))
#define ACPHY_ACI_Detect_wait_period_1_aci_detect_wait_period_1_SHIFT(rev) 0
#define ACPHY_ACI_Detect_wait_period_1_aci_detect_wait_period_1_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_wait_period_1_aci_detect_wait_period_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_wait_period_1_aci_detect_wait_period_1_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_wait_period_2 */
#define ACPHY_ACI_Detect_wait_period_2(rev)                                (ACREV_GE(rev,5) ? 0x5a3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a3 : 0x553)))
#define ACPHY_ACI_Detect_wait_period_2_aci_detect_wait_period_2_SHIFT(rev) 0
#define ACPHY_ACI_Detect_wait_period_2_aci_detect_wait_period_2_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_wait_period_2_aci_detect_wait_period_2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_wait_period_2_aci_detect_wait_period_2_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_energy_threshold_1 */
#define ACPHY_ACI_Detect_energy_threshold_1(rev)                               (ACREV_GE(rev,18) ? 0x5a4 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5a4 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5a4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a4 : 0x554)))))))
#define ACPHY_ACI_Detect_energy_threshold_1_aci_detect_energy_threshold_1_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_1_aci_detect_energy_threshold_1_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_1_aci_detect_energy_threshold_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_1_aci_detect_energy_threshold_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_1_aci_detect_energy_threshold_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_energy_threshold_1_aci_detect_energy_threshold_1_SHIFT(rev))))))))

/* Register ACPHY_ACI_Detect_energy_threshold_2 */
#define ACPHY_ACI_Detect_energy_threshold_2(rev)                               (ACREV_GE(rev,18) ? 0x5a5 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5a5 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5a5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a5 : 0x555)))))))
#define ACPHY_ACI_Detect_energy_threshold_2_aci_detect_energy_threshold_2_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_2_aci_detect_energy_threshold_2_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_2_aci_detect_energy_threshold_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_2_aci_detect_energy_threshold_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_2_aci_detect_energy_threshold_2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_energy_threshold_2_aci_detect_energy_threshold_2_SHIFT(rev))))))))

/* Register ACPHY_ACI_Detect_detect_threshold_1 */
#define ACPHY_ACI_Detect_detect_threshold_1(rev)                               (ACREV_GE(rev,18) ? 0x5a6 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5a6 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5a6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a6 : 0x556)))))))
#define ACPHY_ACI_Detect_detect_threshold_1_aci_detect_diff_threshold_1_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_1_aci_detect_diff_threshold_1_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_1_aci_detect_diff_threshold_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_1_aci_detect_diff_threshold_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_1_aci_detect_diff_threshold_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_detect_threshold_1_aci_detect_diff_threshold_1_SHIFT(rev))))))))

/* Register ACPHY_ACI_Detect_detect_threshold_2 */
#define ACPHY_ACI_Detect_detect_threshold_2(rev)                               (ACREV_GE(rev,18) ? 0x5a7 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5a7 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5a7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a7 : 0x557)))))))
#define ACPHY_ACI_Detect_detect_threshold_2_aci_detect_diff_threshold_2_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_2_aci_detect_diff_threshold_2_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_2_aci_detect_diff_threshold_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_2_aci_detect_diff_threshold_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_2_aci_detect_diff_threshold_2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_detect_threshold_2_aci_detect_diff_threshold_2_SHIFT(rev))))))))

/* Register ACPHY_ACI_Detect_MAX_COUNT_LO */
#define ACPHY_ACI_Detect_MAX_COUNT_LO(rev)                               (ACREV_GE(rev,5) ? 0x5a8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a8 : 0x558)))
#define ACPHY_ACI_Detect_MAX_COUNT_LO_aci_detect_max_count_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_MAX_COUNT_LO_aci_detect_max_count_lo_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_MAX_COUNT_LO_aci_detect_max_count_lo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_MAX_COUNT_LO_aci_detect_max_count_lo_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_MAX_COUNT_HI */
#define ACPHY_ACI_Detect_MAX_COUNT_HI(rev)                               (ACREV_GE(rev,5) ? 0x5a9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5a9 : 0x559)))
#define ACPHY_ACI_Detect_MAX_COUNT_HI_aci_detect_max_count_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_MAX_COUNT_HI_aci_detect_max_count_hi_MASK(rev)  (ACREV_GE(rev,5) ? (0x1f << ACPHY_ACI_Detect_MAX_COUNT_HI_aci_detect_max_count_hi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1f << ACPHY_ACI_Detect_MAX_COUNT_HI_aci_detect_max_count_hi_SHIFT(rev))))

/* Register ACPHY_Core1TxControl */
#define ACPHY_Core1TxControl(rev)                       0x600
#define ACPHY_Core1TxControl_loft_comp_en_SHIFT(rev)    4
#define ACPHY_Core1TxControl_loft_comp_en_MASK(rev)     (0x1 << ACPHY_Core1TxControl_loft_comp_en_SHIFT(rev))
#define ACPHY_Core1TxControl_iqSwapEnable_SHIFT(rev)    3
#define ACPHY_Core1TxControl_iqSwapEnable_MASK(rev)     (0x1 << ACPHY_Core1TxControl_iqSwapEnable_SHIFT(rev))
#define ACPHY_Core1TxControl_iqImbCompEnable_SHIFT(rev) 2
#define ACPHY_Core1TxControl_iqImbCompEnable_MASK(rev)  (0x1 << ACPHY_Core1TxControl_iqImbCompEnable_SHIFT(rev))
#define ACPHY_Core1TxControl_phaseRotate_SHIFT(rev)     1
#define ACPHY_Core1TxControl_phaseRotate_MASK(rev)      (0x1 << ACPHY_Core1TxControl_phaseRotate_SHIFT(rev))

/* Register ACPHY_TxResamplerEnable0 */
#define ACPHY_TxResamplerEnable0(rev)                                    0x601
#define ACPHY_TxResamplerEnable0_enable_tx_SHIFT(rev)                    0
#define ACPHY_TxResamplerEnable0_enable_tx_MASK(rev)                     (0x1 << ACPHY_TxResamplerEnable0_enable_tx_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_almost_full_disable_SHIFT(rev)          1
#define ACPHY_TxResamplerEnable0_almost_full_disable_MASK(rev)           (0x1 << ACPHY_TxResamplerEnable0_almost_full_disable_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_full_threshold_SHIFT(rev)               2
#define ACPHY_TxResamplerEnable0_full_threshold_MASK(rev)                (0x7 << ACPHY_TxResamplerEnable0_full_threshold_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_tx_stall_disable_SHIFT(rev)             5
#define ACPHY_TxResamplerEnable0_tx_stall_disable_MASK(rev)              (0x1 << ACPHY_TxResamplerEnable0_tx_stall_disable_SHIFT(rev))
#define ACPHY_TxResamplerEnable0_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev) 6
#define ACPHY_TxResamplerEnable0_tx_fifo_wrrst_onrdrst_enable_MASK(rev)  (0x1 << ACPHY_TxResamplerEnable0_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDelta0u */
#define ACPHY_TxResamplerMuDelta0u(rev)                         0x602
#define ACPHY_TxResamplerMuDelta0u_mu_tx_u_SHIFT(rev)           0
#define ACPHY_TxResamplerMuDelta0u_mu_tx_u_MASK(rev)            (0xff << ACPHY_TxResamplerMuDelta0u_mu_tx_u_SHIFT(rev))
#define ACPHY_TxResamplerMuDelta0u_mu_tx_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDelta0u_mu_tx_l_lsb_3bits_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_TxResamplerMuDelta0u_mu_tx_l_lsb_3bits_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_TxResamplerMuDelta0u_mu_tx_l_lsb_3bits_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxResamplerMuDelta0l */
#define ACPHY_TxResamplerMuDelta0l(rev)               0x603
#define ACPHY_TxResamplerMuDelta0l_mu_tx_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDelta0l_mu_tx_l_MASK(rev)  (0xffff << ACPHY_TxResamplerMuDelta0l_mu_tx_l_SHIFT(rev))

/* Register ACPHY_TxFIFOReset0 */
#define ACPHY_TxFIFOReset0(rev)                     0x604
#define ACPHY_TxFIFOReset0_tx_fifo_reset_SHIFT(rev) 0
#define ACPHY_TxFIFOReset0_tx_fifo_reset_MASK(rev)  (0x1 << ACPHY_TxFIFOReset0_tx_fifo_reset_SHIFT(rev))

/* Register ACPHY_TxFePrimeCnt0 */
#define ACPHY_TxFePrimeCnt0(rev)                      0x605
#define ACPHY_TxFePrimeCnt0_txfe_prime_cnt_SHIFT(rev) 0
#define ACPHY_TxFePrimeCnt0_txfe_prime_cnt_MASK(rev)  (0xf << ACPHY_TxFePrimeCnt0_txfe_prime_cnt_SHIFT(rev))

/* Register ACPHY_TxResamplerMuDeltaInit0u */
#define ACPHY_TxResamplerMuDeltaInit0u(rev)                                    0x606
#define ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_u_SHIFT(rev)       0
#define ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_u_MASK(rev)        (0xff << ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_u_SHIFT(rev))
#define ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_l_lsb_3bits_MASK(rev) (ACREV_GE(rev,5) ? (0x7 << ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_TxResamplerMuDeltaInit0u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxResamplerMuDeltaInit0l */
#define ACPHY_TxResamplerMuDeltaInit0l(rev)                              0x607
#define ACPHY_TxResamplerMuDeltaInit0l_txresamp_mu_tx_reset_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDeltaInit0l_txresamp_mu_tx_reset_l_MASK(rev)  (0xffff << ACPHY_TxResamplerMuDeltaInit0l_txresamp_mu_tx_reset_l_SHIFT(rev))

/* Register ACPHY_TxResamplerSampSyncVal0 */
#define ACPHY_TxResamplerSampSyncVal0(rev)                              0x608
#define ACPHY_TxResamplerSampSyncVal0_txresamp_samp_sync_val_SHIFT(rev) 0
#define ACPHY_TxResamplerSampSyncVal0_txresamp_samp_sync_val_MASK(rev)  (0xffff << ACPHY_TxResamplerSampSyncVal0_txresamp_samp_sync_val_SHIFT(rev))

/* Register ACPHY_MuInitialLOAD0 */
#define ACPHY_MuInitialLOAD0(rev)                             0x609
#define ACPHY_MuInitialLOAD0_muinitial_load_SHIFT(rev)        0
#define ACPHY_MuInitialLOAD0_muinitial_load_MASK(rev)         (0x1 << ACPHY_MuInitialLOAD0_muinitial_load_SHIFT(rev))
#define ACPHY_MuInitialLOAD0_txresamp_samp_sync_en_SHIFT(rev) 1
#define ACPHY_MuInitialLOAD0_txresamp_samp_sync_en_MASK(rev)  (ACREV_GE(rev,7) ? (0x1 << ACPHY_MuInitialLOAD0_txresamp_samp_sync_en_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_TxFIFORST0 */
#define ACPHY_TxFIFORST0(rev)                  0x60a
#define ACPHY_TxFIFORST0_txfifo_rst_SHIFT(rev) 0
#define ACPHY_TxFIFORST0_txfifo_rst_MASK(rev)  (0x1 << ACPHY_TxFIFORST0_txfifo_rst_SHIFT(rev))

/* Register ACPHY_TxFIFOCLR0 */
#define ACPHY_TxFIFOCLR0(rev)                  0x60b
#define ACPHY_TxFIFOCLR0_txfifo_clr_SHIFT(rev) 0
#define ACPHY_TxFIFOCLR0_txfifo_clr_MASK(rev)  (0x1 << ACPHY_TxFIFOCLR0_txfifo_clr_SHIFT(rev))

/* Register ACPHY_TxFIFORDSTART0 */
#define ACPHY_TxFIFORDSTART0(rev)                      0x60c
#define ACPHY_TxFIFORDSTART0_txfifo_rdstart_SHIFT(rev) 0
#define ACPHY_TxFIFORDSTART0_txfifo_rdstart_MASK(rev)  (0x1f << ACPHY_TxFIFORDSTART0_txfifo_rdstart_SHIFT(rev))

/* Register ACPHY_TxFIFOStatus0 */
#define ACPHY_TxFIFOStatus0(rev)                           0x60d
#define ACPHY_TxFIFOStatus0_tx_fifo_overflow_SHIFT(rev)    0
#define ACPHY_TxFIFOStatus0_tx_fifo_overflow_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_overflow_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_underflow_SHIFT(rev)   1
#define ACPHY_TxFIFOStatus0_tx_fifo_underflow_MASK(rev)    (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_underflow_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_tx_SHIFT(rev)    2
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_tx_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_stall_tx_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_SHIFT(rev)       3
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_MASK(rev)        (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_stall_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_full_SHIFT(rev)        4
#define ACPHY_TxFIFOStatus0_tx_fifo_full_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_full_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_almost_full_SHIFT(rev) 5
#define ACPHY_TxFIFOStatus0_tx_fifo_almost_full_MASK(rev)  (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_almost_full_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_en_SHIFT(rev)    6
#define ACPHY_TxFIFOStatus0_tx_fifo_stall_en_MASK(rev)     (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_stall_en_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_primed_SHIFT(rev)      7
#define ACPHY_TxFIFOStatus0_tx_fifo_primed_MASK(rev)       (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_primed_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_rinc_SHIFT(rev)        8
#define ACPHY_TxFIFOStatus0_tx_fifo_rinc_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_rinc_SHIFT(rev))
#define ACPHY_TxFIFOStatus0_tx_fifo_winc_SHIFT(rev)        9
#define ACPHY_TxFIFOStatus0_tx_fifo_winc_MASK(rev)         (0x1 << ACPHY_TxFIFOStatus0_tx_fifo_winc_SHIFT(rev))

/* Register ACPHY_TxFIFOOverflowCnt0 */
#define ACPHY_TxFIFOOverflowCnt0(rev)                            0x60e
#define ACPHY_TxFIFOOverflowCnt0_tx_fifo_overflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOOverflowCnt0_tx_fifo_overflow_cnt_MASK(rev)  (0xffff << ACPHY_TxFIFOOverflowCnt0_tx_fifo_overflow_cnt_SHIFT(rev))

/* Register ACPHY_TxFIFOUnderflowCnt0 */
#define ACPHY_TxFIFOUnderflowCnt0(rev)                             0x60f
#define ACPHY_TxFIFOUnderflowCnt0_tx_fifo_underflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOUnderflowCnt0_tx_fifo_underflow_cnt_MASK(rev)  (0xffff << ACPHY_TxFIFOUnderflowCnt0_tx_fifo_underflow_cnt_SHIFT(rev))

/* Register ACPHY_TxClipThreshCCK0 */
#define ACPHY_TxClipThreshCCK0(rev)                      0x620
#define ACPHY_TxClipThreshCCK0_clipThreshCCK0_SHIFT(rev) 0
#define ACPHY_TxClipThreshCCK0_clipThreshCCK0_MASK(rev)  (0x1ff << ACPHY_TxClipThreshCCK0_clipThreshCCK0_SHIFT(rev))

/* Register ACPHY_TxClipThreshBPSK0 */
#define ACPHY_TxClipThreshBPSK0(rev)                       0x621
#define ACPHY_TxClipThreshBPSK0_clipThreshBPSK0_SHIFT(rev) 0
#define ACPHY_TxClipThreshBPSK0_clipThreshBPSK0_MASK(rev)  (0x7fff << ACPHY_TxClipThreshBPSK0_clipThreshBPSK0_SHIFT(rev))

/* Register ACPHY_TxClipThreshQPSK0 */
#define ACPHY_TxClipThreshQPSK0(rev)                       0x622
#define ACPHY_TxClipThreshQPSK0_clipThreshQPSK0_SHIFT(rev) 0
#define ACPHY_TxClipThreshQPSK0_clipThreshQPSK0_MASK(rev)  (0x7fff << ACPHY_TxClipThreshQPSK0_clipThreshQPSK0_SHIFT(rev))

/* Register ACPHY_TxClipThresh16QAM0 */
#define ACPHY_TxClipThresh16QAM0(rev)                        0x623
#define ACPHY_TxClipThresh16QAM0_clipThresh16QAM0_SHIFT(rev) 0
#define ACPHY_TxClipThresh16QAM0_clipThresh16QAM0_MASK(rev)  (0x7fff << ACPHY_TxClipThresh16QAM0_clipThresh16QAM0_SHIFT(rev))

/* Register ACPHY_TxClipThresh64QAM0 */
#define ACPHY_TxClipThresh64QAM0(rev)                        0x624
#define ACPHY_TxClipThresh64QAM0_clipThresh64QAM0_SHIFT(rev) 0
#define ACPHY_TxClipThresh64QAM0_clipThresh64QAM0_MASK(rev)  (0x7fff << ACPHY_TxClipThresh64QAM0_clipThresh64QAM0_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c0 */
#define ACPHY_txfdiqcomp_str0_c0(rev)          0x625
#define ACPHY_txfdiqcomp_str0_c0_c0_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c0_c0_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c0_c0_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c1 */
#define ACPHY_txfdiqcomp_str0_c1(rev)          0x626
#define ACPHY_txfdiqcomp_str0_c1_c1_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c1_c1_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c1_c1_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c2 */
#define ACPHY_txfdiqcomp_str0_c2(rev)          0x627
#define ACPHY_txfdiqcomp_str0_c2_c2_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c2_c2_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c2_c2_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c3 */
#define ACPHY_txfdiqcomp_str0_c3(rev)          0x628
#define ACPHY_txfdiqcomp_str0_c3_c3_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c3_c3_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c3_c3_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c4 */
#define ACPHY_txfdiqcomp_str0_c4(rev)          0x629
#define ACPHY_txfdiqcomp_str0_c4_c4_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c4_c4_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c4_c4_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c5 */
#define ACPHY_txfdiqcomp_str0_c5(rev)          0x62a
#define ACPHY_txfdiqcomp_str0_c5_c5_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c5_c5_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c5_c5_SHIFT(rev))

/* Register ACPHY_txfdiqcomp_str0_c6 */
#define ACPHY_txfdiqcomp_str0_c6(rev)          0x62b
#define ACPHY_txfdiqcomp_str0_c6_c6_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str0_c6_c6_MASK(rev)  (0x3ff << ACPHY_txfdiqcomp_str0_c6_c6_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlStatus_path0 */
#define ACPHY_TxPwrCtrlStatus_path0(rev)                      0x640
#define ACPHY_TxPwrCtrlStatus_path0_estPwrAdjValid_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlStatus_path0_estPwrAdjValid_MASK(rev)  (0x1 << ACPHY_TxPwrCtrlStatus_path0_estPwrAdjValid_SHIFT(rev))
#define ACPHY_TxPwrCtrlStatus_path0_baseIndex_SHIFT(rev)      8
#define ACPHY_TxPwrCtrlStatus_path0_baseIndex_MASK(rev)       (0x7f << ACPHY_TxPwrCtrlStatus_path0_baseIndex_SHIFT(rev))
#define ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_SHIFT(rev)     0
#define ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_MASK(rev)      (0xff << ACPHY_TxPwrCtrlStatus_path0_estPwr_adj_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlCore0TSSISensLmt */
#define ACPHY_TxPwrCtrlCore0TSSISensLmt(rev)                      0x641
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_MASK(rev)  (0xff << ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_SHIFT(rev))
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_MASK(rev)  (0xff << ACPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_SHIFT(rev))

/* Register ACPHY_EstPower_path0 */
#define ACPHY_EstPower_path0(rev)                     0x642
#define ACPHY_EstPower_path0_baseindex0_SHIFT(rev)    9
#define ACPHY_EstPower_path0_baseindex0_MASK(rev)     (0x1 << ACPHY_EstPower_path0_baseindex0_SHIFT(rev))
#define ACPHY_EstPower_path0_estPowerValid_SHIFT(rev) 8
#define ACPHY_EstPower_path0_estPowerValid_MASK(rev)  (0x1 << ACPHY_EstPower_path0_estPowerValid_SHIFT(rev))
#define ACPHY_EstPower_path0_estPower_SHIFT(rev)      0
#define ACPHY_EstPower_path0_estPower_MASK(rev)       (0xff << ACPHY_EstPower_path0_estPower_SHIFT(rev))

/* Register ACPHY_TxPwrCapping_path0 */
#define ACPHY_TxPwrCapping_path0(rev)                         0x643
#define ACPHY_TxPwrCapping_path0_maxTxPwrCap_path0_SHIFT(rev) 0
#define ACPHY_TxPwrCapping_path0_maxTxPwrCap_path0_MASK(rev)  (0xff << ACPHY_TxPwrCapping_path0_maxTxPwrCap_path0_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlInit_path0 */
#define ACPHY_TxPwrCtrlInit_path0(rev)                                0x644
#define ACPHY_TxPwrCtrlInit_path0_pwrIndex_init_path0_SHIFT(rev)      0
#define ACPHY_TxPwrCtrlInit_path0_pwrIndex_init_path0_MASK(rev)       (0x7f << ACPHY_TxPwrCtrlInit_path0_pwrIndex_init_path0_SHIFT(rev))
#define ACPHY_TxPwrCtrlInit_path0_pwr_index_init_cck_path0_SHIFT(rev) 7
#define ACPHY_TxPwrCtrlInit_path0_pwr_index_init_cck_path0_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_TxPwrCtrlInit_path0_pwr_index_init_cck_path0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_TxPwrCtrlInit_path0_pwr_index_init_cck_path0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_TxPwrCtrlInit_path0_pwr_index_init_cck_path0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_TxPwrCtrlInit_path0_papd_lut_iscck0_SHIFT(rev)          14
#define ACPHY_TxPwrCtrlInit_path0_papd_lut_iscck0_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrlInit_path0_papd_lut_iscck0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrlIdleTssi_path0 */
#define ACPHY_TxPwrCtrlIdleTssi_path0(rev)                 0x645
#define ACPHY_TxPwrCtrlIdleTssi_path0_idleTssi0_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_path0_idleTssi0_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path0_idleTssi0_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlTargetPwr_path0 */
#define ACPHY_TxPwrCtrlTargetPwr_path0(rev)                     0x646
#define ACPHY_TxPwrCtrlTargetPwr_path0_targetPwr0_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlTargetPwr_path0_targetPwr0_MASK(rev)     (0xff << ACPHY_TxPwrCtrlTargetPwr_path0_targetPwr0_SHIFT(rev))
#define ACPHY_TxPwrCtrlTargetPwr_path0_cckPwrOffset0_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlTargetPwr_path0_cckPwrOffset0_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path0_cckPwrOffset0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path0_cckPwrOffset0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path0_cckPwrOffset0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_TxPwrCtrl_uCIndex_path0 */
#define ACPHY_TxPwrCtrl_uCIndex_path0(rev)                     0x647
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_baseIndex0_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_baseIndex0_MASK(rev)  (0x7f << ACPHY_TxPwrCtrl_uCIndex_path0_uC_baseIndex0_SHIFT(rev))
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_pwrIndex0_SHIFT(rev)  0
#define ACPHY_TxPwrCtrl_uCIndex_path0_uC_pwrIndex0_MASK(rev)   (0x7f << ACPHY_TxPwrCtrl_uCIndex_path0_uC_pwrIndex0_SHIFT(rev))

/* Register ACPHY_TssiVal_path0 */
#define ACPHY_TssiVal_path0(rev)                     0x648
#define ACPHY_TssiVal_path0_TSSIVal_SHIFT(rev)       0
#define ACPHY_TssiVal_path0_TSSIVal_MASK(rev)        (0x3ff << ACPHY_TssiVal_path0_TSSIVal_SHIFT(rev))
#define ACPHY_TssiVal_path0_tssiVal_valid_SHIFT(rev) 15
#define ACPHY_TssiVal_path0_tssiVal_valid_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_TssiVal_path0_tssiVal_valid_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_TssiVal_path0_tssiVal_valid_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxPwrCtrlPwrIdx_path0 */
#define ACPHY_TxPwrCtrlPwrIdx_path0(rev)                0x649
#define ACPHY_TxPwrCtrlPwrIdx_path0_pwrIndex_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlPwrIdx_path0_pwrIndex_MASK(rev)  (0xff << ACPHY_TxPwrCtrlPwrIdx_path0_pwrIndex_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlGainStatus_path0 */
#define ACPHY_TxPwrCtrlGainStatus_path0(rev)              0x64a
#define ACPHY_TxPwrCtrlGainStatus_path0_bbMult_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlGainStatus_path0_bbMult_MASK(rev)  (0xff << ACPHY_TxPwrCtrlGainStatus_path0_bbMult_SHIFT(rev))

/* Register ACPHY_TxPwrCtrlIdleTssi_second_path0 */
#define ACPHY_TxPwrCtrlIdleTssi_second_path0(rev)                        0x64c
#define ACPHY_TxPwrCtrlIdleTssi_second_path0_idleTssi_second0_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_second_path0_idleTssi_second0_MASK(rev)  (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path0_idleTssi_second0_SHIFT(rev))

/* Register ACPHY_papr_gain_index_p0 */
#define ACPHY_papr_gain_index_p0(rev)                       0x660
#define ACPHY_papr_gain_index_p0_papr_gain_index_SHIFT(rev) 0
#define ACPHY_papr_gain_index_p0_papr_gain_index_MASK(rev)  (0x7f << ACPHY_papr_gain_index_p0_papr_gain_index_SHIFT(rev))
#define ACPHY_papr_gain_index_p0_papr_enable_SHIFT(rev)     7
#define ACPHY_papr_gain_index_p0_papr_enable_MASK(rev)      (0x1 << ACPHY_papr_gain_index_p0_papr_enable_SHIFT(rev))
#define ACPHY_papr_gain_index_p0_shrink_scale_SHIFT(rev)    8
#define ACPHY_papr_gain_index_p0_shrink_scale_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_papr_gain_index_p0_shrink_scale_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_papr_gain_index_p0_shrink_scale_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_papr_gamma_p0 */
#define ACPHY_papr_gamma_p0(rev)                  0x661
#define ACPHY_papr_gamma_p0_papr_gamma_SHIFT(rev) 0
#define ACPHY_papr_gamma_p0_papr_gamma_MASK(rev)  (0x1fff << ACPHY_papr_gamma_p0_papr_gamma_SHIFT(rev))

/* Register ACPHY_papr_gamma1_p0 */
#define ACPHY_papr_gamma1_p0(rev)                   0x662
#define ACPHY_papr_gamma1_p0_papr_gamma1_SHIFT(rev) 0
#define ACPHY_papr_gamma1_p0_papr_gamma1_MASK(rev)  (0x1fff << ACPHY_papr_gamma1_p0_papr_gamma1_SHIFT(rev))

/* Register ACPHY_papdCalFirstCorr_I0 */
#define ACPHY_papdCalFirstCorr_I0(rev)                        0x670
#define ACPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_MASK(rev)  (0xffff << ACPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_SHIFT(rev))

/* Register ACPHY_papdCalFirstCorr_Q0 */
#define ACPHY_papdCalFirstCorr_Q0(rev)                        0x671
#define ACPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_MASK(rev)  (0xffff << ACPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_SHIFT(rev))

/* Register ACPHY_papdCalLastCorr_I0 */
#define ACPHY_papdCalLastCorr_I0(rev)                       0x672
#define ACPHY_papdCalLastCorr_I0_papdLastCorr_I0_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_I0_papdLastCorr_I0_MASK(rev)  (0xffff << ACPHY_papdCalLastCorr_I0_papdLastCorr_I0_SHIFT(rev))

/* Register ACPHY_papdCalLastCorr_Q0 */
#define ACPHY_papdCalLastCorr_Q0(rev)                       0x673
#define ACPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_MASK(rev)  (0xffff << ACPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_SHIFT(rev))

/* Register ACPHY_PapdCalYref_I0 */
#define ACPHY_PapdCalYref_I0(rev)                         0x674
#define ACPHY_PapdCalYref_I0_papdYreference_I0_SHIFT(rev) 0
#define ACPHY_PapdCalYref_I0_papdYreference_I0_MASK(rev)  (0xffff << ACPHY_PapdCalYref_I0_papdYreference_I0_SHIFT(rev))

/* Register ACPHY_PapdCalYref_Q0 */
#define ACPHY_PapdCalYref_Q0(rev)                         0x675
#define ACPHY_PapdCalYref_Q0_papdYreference_Q0_SHIFT(rev) 0
#define ACPHY_PapdCalYref_Q0_papdYreference_Q0_MASK(rev)  (0xffff << ACPHY_PapdCalYref_Q0_papdYreference_Q0_SHIFT(rev))

/* Register ACPHY_PapdCalYrefOverride_I0 */
#define ACPHY_PapdCalYrefOverride_I0(rev)                           0x676
#define ACPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_MASK(rev)  (0xffff << ACPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_SHIFT(rev))

/* Register ACPHY_PapdCalYrefOverride_Q0 */
#define ACPHY_PapdCalYrefOverride_Q0(rev)                           0x677
#define ACPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_MASK(rev)  (0xffff << ACPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_SHIFT(rev))

/* Register ACPHY_PapdEnable0 */
#define ACPHY_PapdEnable0(rev)                                0x678
#define ACPHY_PapdEnable0_papd_compEnb0_SHIFT(rev)            0
#define ACPHY_PapdEnable0_papd_compEnb0_MASK(rev)             (0x1 << ACPHY_PapdEnable0_papd_compEnb0_SHIFT(rev))
#define ACPHY_PapdEnable0_avgPapdPowerEnb0_SHIFT(rev)         1
#define ACPHY_PapdEnable0_avgPapdPowerEnb0_MASK(rev)          (0x1 << ACPHY_PapdEnable0_avgPapdPowerEnb0_SHIFT(rev))
#define ACPHY_PapdEnable0_gain_dac_rf_override0_SHIFT(rev)    2
#define ACPHY_PapdEnable0_gain_dac_rf_override0_MASK(rev)     (0x1 << ACPHY_PapdEnable0_gain_dac_rf_override0_SHIFT(rev))
#define ACPHY_PapdEnable0_papd_compCckEnb0_SHIFT(rev)         3
#define ACPHY_PapdEnable0_papd_compCckEnb0_MASK(rev)          (0x1 << ACPHY_PapdEnable0_papd_compCckEnb0_SHIFT(rev))
#define ACPHY_PapdEnable0_gain_dac_rf_reg0_SHIFT(rev)         4
#define ACPHY_PapdEnable0_gain_dac_rf_reg0_MASK(rev)          (0x1ff << ACPHY_PapdEnable0_gain_dac_rf_reg0_SHIFT(rev))
#define ACPHY_PapdEnable0_papd_comp_interpolation0_SHIFT(rev) 13
#define ACPHY_PapdEnable0_papd_comp_interpolation0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdEnable0_papd_comp_interpolation0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_EpsilonTableAdjust0 */
#define ACPHY_EpsilonTableAdjust0(rev)                      0x679
#define ACPHY_EpsilonTableAdjust0_epsilonOffset0_SHIFT(rev) 7
#define ACPHY_EpsilonTableAdjust0_epsilonOffset0_MASK(rev)  (0x1ff << ACPHY_EpsilonTableAdjust0_epsilonOffset0_SHIFT(rev))
#define ACPHY_EpsilonTableAdjust0_epsilonScalar0_SHIFT(rev) 0
#define ACPHY_EpsilonTableAdjust0_epsilonScalar0_MASK(rev)  (0x7f << ACPHY_EpsilonTableAdjust0_epsilonScalar0_SHIFT(rev))

/* Register ACPHY_EpsilonOverrideI_0 */
#define ACPHY_EpsilonOverrideI_0(rev)                          0x67a
#define ACPHY_EpsilonOverrideI_0_epsilonFixedPoint_SHIFT(rev)  14
#define ACPHY_EpsilonOverrideI_0_epsilonFixedPoint_MASK(rev)   (0x3 << ACPHY_EpsilonOverrideI_0_epsilonFixedPoint_SHIFT(rev))
#define ACPHY_EpsilonOverrideI_0_epsilonOverride0_SHIFT(rev)   13
#define ACPHY_EpsilonOverrideI_0_epsilonOverride0_MASK(rev)    (0x1 << ACPHY_EpsilonOverrideI_0_epsilonOverride0_SHIFT(rev))
#define ACPHY_EpsilonOverrideI_0_epsilonOverrideI_0_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideI_0_epsilonOverrideI_0_MASK(rev)  (0x1fff << ACPHY_EpsilonOverrideI_0_epsilonOverrideI_0_SHIFT(rev))

/* Register ACPHY_EpsilonOverrideQ_0 */
#define ACPHY_EpsilonOverrideQ_0(rev)                          0x67b
#define ACPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_MASK(rev)  (0x1fff << ACPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_SHIFT(rev))

/* Register ACPHY_PapdCalShifts0 */
#define ACPHY_PapdCalShifts0(rev)                         0x67c
#define ACPHY_PapdCalShifts0_papd_calEnb0_SHIFT(rev)      13
#define ACPHY_PapdCalShifts0_papd_calEnb0_MASK(rev)       (0x1 << ACPHY_PapdCalShifts0_papd_calEnb0_SHIFT(rev))
#define ACPHY_PapdCalShifts0_papdYrefOverride0_SHIFT(rev) 12
#define ACPHY_PapdCalShifts0_papdYrefOverride0_MASK(rev)  (0x1 << ACPHY_PapdCalShifts0_papdYrefOverride0_SHIFT(rev))
#define ACPHY_PapdCalShifts0_papdLambda_Q0_SHIFT(rev)     8
#define ACPHY_PapdCalShifts0_papdLambda_Q0_MASK(rev)      (0xf << ACPHY_PapdCalShifts0_papdLambda_Q0_SHIFT(rev))
#define ACPHY_PapdCalShifts0_papdLambda_I0_SHIFT(rev)     4
#define ACPHY_PapdCalShifts0_papdLambda_I0_MASK(rev)      (0xf << ACPHY_PapdCalShifts0_papdLambda_I0_SHIFT(rev))
#define ACPHY_PapdCalShifts0_papdCorrShift0_SHIFT(rev)    0
#define ACPHY_PapdCalShifts0_papdCorrShift0_MASK(rev)     (0xf << ACPHY_PapdCalShifts0_papdCorrShift0_SHIFT(rev))

/* Register ACPHY_forceFront0 */
#define ACPHY_forceFront0(rev)                   0x690
#define ACPHY_forceFront0_freqEst_SHIFT(rev)     10
#define ACPHY_forceFront0_freqEst_MASK(rev)      (0x1 << ACPHY_forceFront0_freqEst_SHIFT(rev))
#define ACPHY_forceFront0_freqCor_SHIFT(rev)     9
#define ACPHY_forceFront0_freqCor_MASK(rev)      (0x1 << ACPHY_forceFront0_freqCor_SHIFT(rev))
#define ACPHY_forceFront0_mf20U_sub_SHIFT(rev)   8
#define ACPHY_forceFront0_mf20U_sub_MASK(rev)    (0x1 << ACPHY_forceFront0_mf20U_sub_SHIFT(rev))
#define ACPHY_forceFront0_mf20L_sub_SHIFT(rev)   7
#define ACPHY_forceFront0_mf20L_sub_MASK(rev)    (0x1 << ACPHY_forceFront0_mf20L_sub_SHIFT(rev))
#define ACPHY_forceFront0_mf20U_SHIFT(rev)       6
#define ACPHY_forceFront0_mf20U_MASK(rev)        (0x1 << ACPHY_forceFront0_mf20U_SHIFT(rev))
#define ACPHY_forceFront0_mf20L_SHIFT(rev)       5
#define ACPHY_forceFront0_mf20L_MASK(rev)        (0x1 << ACPHY_forceFront0_mf20L_SHIFT(rev))
#define ACPHY_forceFront0_auto20U_sub_SHIFT(rev) 4
#define ACPHY_forceFront0_auto20U_sub_MASK(rev)  (0x1 << ACPHY_forceFront0_auto20U_sub_SHIFT(rev))
#define ACPHY_forceFront0_auto20L_sub_SHIFT(rev) 3
#define ACPHY_forceFront0_auto20L_sub_MASK(rev)  (0x1 << ACPHY_forceFront0_auto20L_sub_SHIFT(rev))
#define ACPHY_forceFront0_auto20U_SHIFT(rev)     2
#define ACPHY_forceFront0_auto20U_MASK(rev)      (0x1 << ACPHY_forceFront0_auto20U_SHIFT(rev))
#define ACPHY_forceFront0_auto20L_SHIFT(rev)     1
#define ACPHY_forceFront0_auto20L_MASK(rev)      (0x1 << ACPHY_forceFront0_auto20L_SHIFT(rev))
#define ACPHY_forceFront0_front40_SHIFT(rev)     0
#define ACPHY_forceFront0_front40_MASK(rev)      (0x1 << ACPHY_forceFront0_front40_SHIFT(rev))

/* Register ACPHY_Auxphystats0 */
#define ACPHY_Auxphystats0(rev)                    0x691
#define ACPHY_Auxphystats0_auxgaininfo0_SHIFT(rev) 0
#define ACPHY_Auxphystats0_auxgaininfo0_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x3fff << ACPHY_Auxphystats0_auxgaininfo0_SHIFT(rev)))
#define ACPHY_Auxphystats0_auxgaininfo_SHIFT(rev)  0
#define ACPHY_Auxphystats0_auxgaininfo_MASK(rev)   (ACREV_GE(rev,2) ? (0x3fff << ACPHY_Auxphystats0_auxgaininfo_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_PhyStatsGainInfo0 */
#define ACPHY_PhyStatsGainInfo0(rev)                 0x692
#define ACPHY_PhyStatsGainInfo0_GainInfo0_SHIFT(rev) 0
#define ACPHY_PhyStatsGainInfo0_GainInfo0_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PhyStatsGainInfo0_GainInfo0_SHIFT(rev)))
#define ACPHY_PhyStatsGainInfo0_GainInfo_SHIFT(rev)  0
#define ACPHY_PhyStatsGainInfo0_GainInfo_MASK(rev)   (ACREV_GE(rev,2) ? (0xffff << ACPHY_PhyStatsGainInfo0_GainInfo_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_rxfe_fifo_uflow_cnt0 */
#define ACPHY_rxfe_fifo_uflow_cnt0(rev)                  0x693
#define ACPHY_rxfe_fifo_uflow_cnt0_uflow_cnt0_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt0_uflow_cnt0_MASK(rev)  (0xffff << ACPHY_rxfe_fifo_uflow_cnt0_uflow_cnt0_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0 */
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0(rev)                        0x694
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0_uflow_cnt_per_pkt_latched0_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0_uflow_cnt_per_pkt_latched0_MASK(rev) (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched0_uflow_cnt_per_pkt_latched0_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_oflow_cnt0 */
#define ACPHY_rxfe_fifo_oflow_cnt0(rev)                  0x695
#define ACPHY_rxfe_fifo_oflow_cnt0_oflow_cnt0_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt0_oflow_cnt0_MASK(rev)  (0xffff << ACPHY_rxfe_fifo_oflow_cnt0_oflow_cnt0_SHIFT(rev))

/* Register ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0 */
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0(rev)                        0x696
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0_oflow_cnt_per_pkt_latched0_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0_oflow_cnt_per_pkt_latched0_MASK(rev) (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched0_oflow_cnt_per_pkt_latched0_SHIFT(rev))

/* Register ACPHY_Core1RxIQCompA0 */
#define ACPHY_Core1RxIQCompA0(rev)          0x6a0
#define ACPHY_Core1RxIQCompA0_a0_SHIFT(rev) 0
#define ACPHY_Core1RxIQCompA0_a0_MASK(rev)  (0x3ff << ACPHY_Core1RxIQCompA0_a0_SHIFT(rev))

/* Register ACPHY_Core1RxIQCompB0 */
#define ACPHY_Core1RxIQCompB0(rev)          0x6a1
#define ACPHY_Core1RxIQCompB0_b0_SHIFT(rev) 0
#define ACPHY_Core1RxIQCompB0_b0_MASK(rev)  (0x3ff << ACPHY_Core1RxIQCompB0_b0_SHIFT(rev))

/* Register ACPHY_Core1BPhyRxIQCompA0 */
#define ACPHY_Core1BPhyRxIQCompA0(rev)         0x6a2
#define ACPHY_Core1BPhyRxIQCompA0_a_SHIFT(rev) 0
#define ACPHY_Core1BPhyRxIQCompA0_a_MASK(rev)  (0x3ff << ACPHY_Core1BPhyRxIQCompA0_a_SHIFT(rev))

/* Register ACPHY_Core1BPhyRxIQCompB0 */
#define ACPHY_Core1BPhyRxIQCompB0(rev)         0x6a3
#define ACPHY_Core1BPhyRxIQCompB0_b_SHIFT(rev) 0
#define ACPHY_Core1BPhyRxIQCompB0_b_MASK(rev)  (0x3ff << ACPHY_Core1BPhyRxIQCompB0_b_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c0 */
#define ACPHY_rxfdiqcomp_str0_c0(rev)          0x6a4
#define ACPHY_rxfdiqcomp_str0_c0_c0_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c0_c0_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c0_c0_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c1 */
#define ACPHY_rxfdiqcomp_str0_c1(rev)          0x6a5
#define ACPHY_rxfdiqcomp_str0_c1_c1_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c1_c1_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c1_c1_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c2 */
#define ACPHY_rxfdiqcomp_str0_c2(rev)          0x6a6
#define ACPHY_rxfdiqcomp_str0_c2_c2_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c2_c2_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c2_c2_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c3 */
#define ACPHY_rxfdiqcomp_str0_c3(rev)          0x6a7
#define ACPHY_rxfdiqcomp_str0_c3_c3_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c3_c3_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c3_c3_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c4 */
#define ACPHY_rxfdiqcomp_str0_c4(rev)          0x6a8
#define ACPHY_rxfdiqcomp_str0_c4_c4_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c4_c4_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c4_c4_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c5 */
#define ACPHY_rxfdiqcomp_str0_c5(rev)          0x6a9
#define ACPHY_rxfdiqcomp_str0_c5_c5_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c5_c5_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c5_c5_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c6 */
#define ACPHY_rxfdiqcomp_str0_c6(rev)          0x6aa
#define ACPHY_rxfdiqcomp_str0_c6_c6_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c6_c6_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c6_c6_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c7 */
#define ACPHY_rxfdiqcomp_str0_c7(rev)          0x6ab
#define ACPHY_rxfdiqcomp_str0_c7_c7_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c7_c7_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c7_c7_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c8 */
#define ACPHY_rxfdiqcomp_str0_c8(rev)          0x6ac
#define ACPHY_rxfdiqcomp_str0_c8_c8_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c8_c8_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c8_c8_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c9 */
#define ACPHY_rxfdiqcomp_str0_c9(rev)          0x6ad
#define ACPHY_rxfdiqcomp_str0_c9_c9_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c9_c9_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c9_c9_SHIFT(rev))

/* Register ACPHY_rxfdiqcomp_str0_c10 */
#define ACPHY_rxfdiqcomp_str0_c10(rev)           0x6ae
#define ACPHY_rxfdiqcomp_str0_c10_c10_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str0_c10_c10_MASK(rev)  (0x7ff << ACPHY_rxfdiqcomp_str0_c10_c10_SHIFT(rev))

/* Register ACPHY_IqestIqAccLo0 */
#define ACPHY_IqestIqAccLo0(rev)               0x6c0
#define ACPHY_IqestIqAccLo0_iqAccLo_SHIFT(rev) 0
#define ACPHY_IqestIqAccLo0_iqAccLo_MASK(rev)  (0xffff << ACPHY_IqestIqAccLo0_iqAccLo_SHIFT(rev))

/* Register ACPHY_IqestIqAccHi0 */
#define ACPHY_IqestIqAccHi0(rev)               0x6c1
#define ACPHY_IqestIqAccHi0_iqAccHi_SHIFT(rev) 0
#define ACPHY_IqestIqAccHi0_iqAccHi_MASK(rev)  (0xffff << ACPHY_IqestIqAccHi0_iqAccHi_SHIFT(rev))

/* Register ACPHY_IqestipwrAccLo0 */
#define ACPHY_IqestipwrAccLo0(rev)                 0x6c2
#define ACPHY_IqestipwrAccLo0_ipwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestipwrAccLo0_ipwrAccLo_MASK(rev)  (0xffff << ACPHY_IqestipwrAccLo0_ipwrAccLo_SHIFT(rev))

/* Register ACPHY_IqestipwrAccHi0 */
#define ACPHY_IqestipwrAccHi0(rev)                 0x6c3
#define ACPHY_IqestipwrAccHi0_ipwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestipwrAccHi0_ipwrAccHi_MASK(rev)  (0xffff << ACPHY_IqestipwrAccHi0_ipwrAccHi_SHIFT(rev))

/* Register ACPHY_IqestqpwrAccLo0 */
#define ACPHY_IqestqpwrAccLo0(rev)                 0x6c4
#define ACPHY_IqestqpwrAccLo0_qpwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccLo0_qpwrAccLo_MASK(rev)  (0xffff << ACPHY_IqestqpwrAccLo0_qpwrAccLo_SHIFT(rev))

/* Register ACPHY_IqestqpwrAccHi0 */
#define ACPHY_IqestqpwrAccHi0(rev)                 0x6c5
#define ACPHY_IqestqpwrAccHi0_qpwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccHi0_qpwrAccHi_MASK(rev)  (0xffff << ACPHY_IqestqpwrAccHi0_qpwrAccHi_SHIFT(rev))

/* Register ACPHY_Core0DesiredPower */
#define ACPHY_Core0DesiredPower(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6d0 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6d0 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6d0)))))
#define ACPHY_Core0DesiredPower_normDesiredPower_SHIFT(rev) 0
#define ACPHY_Core0DesiredPower_normDesiredPower_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core0DesiredPower_normDesiredPower_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core0DesiredPower_normDesiredPower_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_Core0DesiredPower_normDesiredPower_SHIFT(rev)))))))

/* Register ACPHY_Core0cckDesiredPower */
#define ACPHY_Core0cckDesiredPower(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6d1 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6d1 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6d1)))))
#define ACPHY_Core0cckDesiredPower_ccknormDesiredPower_SHIFT(rev) 0
#define ACPHY_Core0cckDesiredPower_ccknormDesiredPower_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core0cckDesiredPower_ccknormDesiredPower_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core0cckDesiredPower_ccknormDesiredPower_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_Core0cckDesiredPower_ccknormDesiredPower_SHIFT(rev)))))))

/* Register ACPHY_Core0barelyClipBackoff */
#define ACPHY_Core0barelyClipBackoff(rev)                           0x6d2
#define ACPHY_Core0barelyClipBackoff_barelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core0barelyClipBackoff_barelyclipThreshold_MASK(rev)  (0xffff << ACPHY_Core0barelyClipBackoff_barelyclipThreshold_SHIFT(rev))

/* Register ACPHY_Core0cckbarelyClipBackoff */
#define ACPHY_Core0cckbarelyClipBackoff(rev)                              (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6d3 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6d3 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6d3)))))
#define ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev)))))))

/* Register ACPHY_Core0computeGainInfo */
#define ACPHY_Core0computeGainInfo(rev)                                  0x6d4
#define ACPHY_Core0computeGainInfo_disableClip1detect_SHIFT(rev)         14
#define ACPHY_Core0computeGainInfo_disableClip1detect_MASK(rev)          (0x1 << ACPHY_Core0computeGainInfo_disableClip1detect_SHIFT(rev))
#define ACPHY_Core0computeGainInfo_disableClip2detect_SHIFT(rev)         13
#define ACPHY_Core0computeGainInfo_disableClip2detect_MASK(rev)          (0x1 << ACPHY_Core0computeGainInfo_disableClip2detect_SHIFT(rev))
#define ACPHY_Core0computeGainInfo_gainStepValue_SHIFT(rev)              10
#define ACPHY_Core0computeGainInfo_gainStepValue_MASK(rev)               (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core0computeGainInfo_gainStepValue_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core0computeGainInfo_gainStepValue_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x7 << ACPHY_Core0computeGainInfo_gainStepValue_SHIFT(rev)))))))
#define ACPHY_Core0computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core0computeGainInfo_barelyClipGainBackoffValue_MASK(rev)  (0x1f << ACPHY_Core0computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev))
#define ACPHY_Core0computeGainInfo_gainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core0computeGainInfo_gainBackoffValue_MASK(rev)            (0x1f << ACPHY_Core0computeGainInfo_gainBackoffValue_SHIFT(rev))

/* Register ACPHY_Core0cckcomputeGainInfo */
#define ACPHY_Core0cckcomputeGainInfo(rev)                                     (ACREV_GE(rev,14) ? 0x6d5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6d5 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6d5 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6d5))))))
#define ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1f << ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1f << ACPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev)))))))
#define ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_MASK(rev)            (ACREV_GE(rev,14) ? (0x1f << ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1f << ACPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev))))))))

/* Register ACPHY_Core0MinMaxGain */
#define ACPHY_Core0MinMaxGain(rev)                    0x6d6
#define ACPHY_Core0MinMaxGain_maxGainValue_SHIFT(rev) 8
#define ACPHY_Core0MinMaxGain_maxGainValue_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core0MinMaxGain_maxGainValue_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core0MinMaxGain_maxGainValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core0MinMaxGain_maxGainValue_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_Core0MinMaxGain_maxGainValue_SHIFT(rev))))))))
#define ACPHY_Core0MinMaxGain_minGainValue_SHIFT(rev) 0
#define ACPHY_Core0MinMaxGain_minGainValue_MASK(rev)  (0xff << ACPHY_Core0MinMaxGain_minGainValue_SHIFT(rev))

/* Register ACPHY_Core0cckMinMaxGain */
#define ACPHY_Core0cckMinMaxGain(rev)                       (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6d7 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6d7 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6d7)))))
#define ACPHY_Core0cckMinMaxGain_cckmaxGainValue_SHIFT(rev) 8
#define ACPHY_Core0cckMinMaxGain_cckmaxGainValue_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xff << ACPHY_Core0cckMinMaxGain_cckmaxGainValue_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core0cckMinMaxGain_cckmaxGainValue_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_Core0cckMinMaxGain_cckmaxGainValue_SHIFT(rev)))))))
#define ACPHY_Core0cckMinMaxGain_cckminGainValue_SHIFT(rev) 0
#define ACPHY_Core0cckMinMaxGain_cckminGainValue_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xff << ACPHY_Core0cckMinMaxGain_cckminGainValue_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core0cckMinMaxGain_cckminGainValue_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_Core0cckMinMaxGain_cckminGainValue_SHIFT(rev)))))))

/* Register ACPHY_Core0edThreshold */
#define ACPHY_Core0edThreshold(rev)                   0x6d8
#define ACPHY_Core0edThreshold_edThreshold_SHIFT(rev) 0
#define ACPHY_Core0edThreshold_edThreshold_MASK(rev)  (0xffff << ACPHY_Core0edThreshold_edThreshold_SHIFT(rev))

/* Register ACPHY_Core0smallsigThreshold */
#define ACPHY_Core0smallsigThreshold(rev)                         0x6d9
#define ACPHY_Core0smallsigThreshold_smallsigThreshold_SHIFT(rev) 0
#define ACPHY_Core0smallsigThreshold_smallsigThreshold_MASK(rev)  (0xffff << ACPHY_Core0smallsigThreshold_smallsigThreshold_SHIFT(rev))

/* Register ACPHY_Core0Clip1Threshold */
#define ACPHY_Core0Clip1Threshold(rev)                      0x6da
#define ACPHY_Core0Clip1Threshold_Clip1Threshold_SHIFT(rev) 0
#define ACPHY_Core0Clip1Threshold_Clip1Threshold_MASK(rev)  (0xffff << ACPHY_Core0Clip1Threshold_Clip1Threshold_SHIFT(rev))

/* Register ACPHY_Core0Clip2Threshold */
#define ACPHY_Core0Clip2Threshold(rev)                      0x6db
#define ACPHY_Core0Clip2Threshold_Clip2Threshold_SHIFT(rev) 0
#define ACPHY_Core0Clip2Threshold_Clip2Threshold_MASK(rev)  (0xffff << ACPHY_Core0Clip2Threshold_Clip2Threshold_SHIFT(rev))

/* Register ACPHY_Core0InitGainCodeA */
#define ACPHY_Core0InitGainCodeA(rev)                          0x6dc
#define ACPHY_Core0InitGainCodeA_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0InitGainCodeA_initmixergainIndex_MASK(rev)  (0xf << ACPHY_Core0InitGainCodeA_initmixergainIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core0InitGainCodeA_initlna2Index_MASK(rev)       (0x7 << ACPHY_Core0InitGainCodeA_initlna2Index_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core0InitGainCodeA_initLnaIndex_MASK(rev)        (0x7 << ACPHY_Core0InitGainCodeA_initLnaIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeA_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core0InitGainCodeA_initExtLnaIndex_MASK(rev)     (0x1 << ACPHY_Core0InitGainCodeA_initExtLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0InitGainCodeB */
#define ACPHY_Core0InitGainCodeB(rev)                        0x6dd
#define ACPHY_Core0InitGainCodeB_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0InitGainCodeB_initvgagainIndex_MASK(rev)  (0xf << ACPHY_Core0InitGainCodeB_initvgagainIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0InitGainCodeB_InitBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0InitGainCodeB_InitBiQ1Index_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0InitGainCodeB_InitBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0InitGainCodeB_InitBiQ0Index_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)  3
#define ACPHY_Core0InitGainCodeB_InitHiTrTxIndex_MASK(rev)   (0x1 << ACPHY_Core0InitGainCodeB_InitHiTrTxIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)  2
#define ACPHY_Core0InitGainCodeB_InitHiTrRxIndex_MASK(rev)   (0x1 << ACPHY_Core0InitGainCodeB_InitHiTrRxIndex_SHIFT(rev))
#define ACPHY_Core0InitGainCodeB_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core0InitGainCodeB_InitHiLna1Byp_MASK(rev)     (0x1 << ACPHY_Core0InitGainCodeB_InitHiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0clipHiGainCodeA */
#define ACPHY_Core0clipHiGainCodeA(rev)                             0x6de
#define ACPHY_Core0clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0clipHiGainCodeA_clip1himixergainIndex_MASK(rev)  (0xf << ACPHY_Core0clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core0clipHiGainCodeA_clip1hilna2Index_MASK(rev)       (0x7 << ACPHY_Core0clipHiGainCodeA_clip1hilna2Index_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core0clipHiGainCodeA_clip1hiLnaIndex_MASK(rev)        (0x7 << ACPHY_Core0clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core0clipHiGainCodeA_clip1hiextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core0clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0clipHiGainCodeB */
#define ACPHY_Core0clipHiGainCodeB(rev)                           0x6df
#define ACPHY_Core0clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0clipHiGainCodeB_clip1hivgagainIndex_MASK(rev)  (0xf << ACPHY_Core0clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0clipHiGainCodeB_clip1hiBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core0clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core0clipHiGainCodeB_clip1HiTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core0clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev))
#define ACPHY_Core0clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core0clipHiGainCodeB_clip1HiLna1Byp_MASK(rev)       (0x1 << ACPHY_Core0clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0clipmdGainCodeA */
#define ACPHY_Core0clipmdGainCodeA(rev)                              0x6e0
#define ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)  7
#define ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndex_MASK(rev)   (0xf << ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)       4
#define ACPHY_Core0clipmdGainCodeA_clip1mdlna2Index_MASK(rev)        (0x7 << ACPHY_Core0clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)        1
#define ACPHY_Core0clipmdGainCodeA_clip1mdLnaIndex_MASK(rev)         (0x7 << ACPHY_Core0clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)     0
#define ACPHY_Core0clipmdGainCodeA_clip1mdextLnaIndex_MASK(rev)      (0x1 << ACPHY_Core0clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev) 7
#define ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndexF_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core0clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core0clipmdGainCodeB */
#define ACPHY_Core0clipmdGainCodeB(rev)                           0x6e1
#define ACPHY_Core0clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0clipmdGainCodeB_clip1mdvgagainIndex_MASK(rev)  (0xf << ACPHY_Core0clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0clipmdGainCodeB_clip1mdBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core0clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core0clipmdGainCodeB_clip1mdTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core0clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev))
#define ACPHY_Core0clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core0clipmdGainCodeB_clip1mdLna1Byp_MASK(rev)       (0x1 << ACPHY_Core0clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0cliploGainCodeA */
#define ACPHY_Core0cliploGainCodeA(rev)                             0x6e2
#define ACPHY_Core0cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0cliploGainCodeA_clip1lomixergainIndex_MASK(rev)  (0xf << ACPHY_Core0cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeA_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core0cliploGainCodeA_clip1lolna2Index_MASK(rev)       (0x7 << ACPHY_Core0cliploGainCodeA_clip1lolna2Index_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core0cliploGainCodeA_clip1loLnaIndex_MASK(rev)        (0x7 << ACPHY_Core0cliploGainCodeA_clip1loLnaIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core0cliploGainCodeA_clip1loextLnaIndex_MASK(rev)     (0x1 << ACPHY_Core0cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0cliploGainCodeB */
#define ACPHY_Core0cliploGainCodeB(rev)                           0x6e3
#define ACPHY_Core0cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0cliploGainCodeB_clip1lovgagainIndex_MASK(rev)  (0xf << ACPHY_Core0cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0cliploGainCodeB_clip1loBiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core0cliploGainCodeB_clip1loTrTxIndex_MASK(rev)     (0x1 << ACPHY_Core0cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core0cliploGainCodeB_clip1loTrRxIndex_MASK(rev)     (0x1 << ACPHY_Core0cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev))
#define ACPHY_Core0cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core0cliploGainCodeB_clip1loLna1Byp_MASK(rev)       (0x1 << ACPHY_Core0cliploGainCodeB_clip1loLna1Byp_SHIFT(rev))

/* Register ACPHY_Core0clip2GainCodeA */
#define ACPHY_Core0clip2GainCodeA(rev)                           0x6e4
#define ACPHY_Core0clip2GainCodeA_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core0clip2GainCodeA_clip2mixergainIndex_MASK(rev)  (0xf << ACPHY_Core0clip2GainCodeA_clip2mixergainIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeA_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core0clip2GainCodeA_clip2lna2Index_MASK(rev)       (0x7 << ACPHY_Core0clip2GainCodeA_clip2lna2Index_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeA_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core0clip2GainCodeA_clip2LnaIndex_MASK(rev)        (0x7 << ACPHY_Core0clip2GainCodeA_clip2LnaIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core0clip2GainCodeA_cllip2extLnaIndex_MASK(rev)    (0x1 << ACPHY_Core0clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev))

/* Register ACPHY_Core0clip2GainCodeB */
#define ACPHY_Core0clip2GainCodeB(rev)                         0x6e5
#define ACPHY_Core0clip2GainCodeB_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core0clip2GainCodeB_clip2vgagainIndex_MASK(rev)  (0xf << ACPHY_Core0clip2GainCodeB_clip2vgagainIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core0clip2GainCodeB_clip2BiQ1Index_MASK(rev)     (0x7 << ACPHY_Core0clip2GainCodeB_clip2BiQ1Index_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core0clip2GainCodeB_clip2BiQ0Index_MASK(rev)     (0x7 << ACPHY_Core0clip2GainCodeB_clip2BiQ0Index_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)    3
#define ACPHY_Core0clip2GainCodeB_clip2TRTxIndex_MASK(rev)     (0x1 << ACPHY_Core0clip2GainCodeB_clip2TRTxIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)    2
#define ACPHY_Core0clip2GainCodeB_clip2TRRxIndex_MASK(rev)     (0x1 << ACPHY_Core0clip2GainCodeB_clip2TRRxIndex_SHIFT(rev))
#define ACPHY_Core0clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core0clip2GainCodeB_clip2Lna1Byp_MASK(rev)       (0x1 << ACPHY_Core0clip2GainCodeB_clip2Lna1Byp_SHIFT(rev))

/* Register ACPHY_Core0_BiQuad_MaxGain */
#define ACPHY_Core0_BiQuad_MaxGain(rev)                         0x6e6
#define ACPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)    0
#define ACPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_MASK(rev)     (0xff << ACPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev))
#define ACPHY_Core0_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev) 8
#define ACPHY_Core0_BiQuad_MaxGain_adcExtraBackOffdb_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core0_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core0_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_Core0_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_Core0_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_Core0lpfQ */
#define ACPHY_Core0lpfQ(rev)               0x6e7
#define ACPHY_Core0lpfQ_lpfqOvr_SHIFT(rev) 0
#define ACPHY_Core0lpfQ_lpfqOvr_MASK(rev)  (0x1ff << ACPHY_Core0lpfQ_lpfqOvr_SHIFT(rev))

/* Register ACPHY_Core0HpFBw */
#define ACPHY_Core0HpFBw(rev)                       0x6e8
#define ACPHY_Core0HpFBw_hpfbWval_SHIFT(rev)        0
#define ACPHY_Core0HpFBw_hpfbWval_MASK(rev)         (0xff << ACPHY_Core0HpFBw_hpfbWval_SHIFT(rev))
#define ACPHY_Core0HpFBw_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core0HpFBw_maxAnalogGaindb_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core0HpFBw_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core0HpFBw_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_Core0HpFBw_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_Core0HpFBw_maxAnalogGaindb_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_Core0_TargetVar_log2 */
#define ACPHY_Core0_TargetVar_log2(rev)                      0x6e9
#define ACPHY_Core0_TargetVar_log2_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core0_TargetVar_log2_targetVar_log2_MASK(rev)  (0x3ff << ACPHY_Core0_TargetVar_log2_targetVar_log2_SHIFT(rev))

/* Register ACPHY_Core0_BPHY_TargetVar_log2 */
#define ACPHY_Core0_BPHY_TargetVar_log2(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6ea : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6ea : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6ea)))))
#define ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x3ff << ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev)))))))

/* Register ACPHY_Core0PreClip1Threshold */
#define ACPHY_Core0PreClip1Threshold(rev)                         0x6eb
#define ACPHY_Core0PreClip1Threshold_PreClip1Threshold_SHIFT(rev) 0
#define ACPHY_Core0PreClip1Threshold_PreClip1Threshold_MASK(rev)  (0xffff << ACPHY_Core0PreClip1Threshold_PreClip1Threshold_SHIFT(rev))

/* Register ACPHY_Core0PreClip2Threshold */
#define ACPHY_Core0PreClip2Threshold(rev)                         0x6ec
#define ACPHY_Core0PreClip2Threshold_PreClip2Threshold_SHIFT(rev) 0
#define ACPHY_Core0PreClip2Threshold_PreClip2Threshold_MASK(rev)  (0xffff << ACPHY_Core0PreClip2Threshold_PreClip2Threshold_SHIFT(rev))

/* Register ACPHY_Core0Adcclip */
#define ACPHY_Core0Adcclip(rev)                       0x6ed
#define ACPHY_Core0Adcclip_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core0Adcclip_adc_clip_cnt_th_MASK(rev)  (0xff << ACPHY_Core0Adcclip_adc_clip_cnt_th_SHIFT(rev))

/* Register ACPHY_Core0RssiClipMuxSel */
#define ACPHY_Core0RssiClipMuxSel(rev)                             0x6ee
#define ACPHY_Core0RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)   0
#define ACPHY_Core0RssiClipMuxSel_fastAgcNbClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core0RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev))
#define ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)   2
#define ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMuxSel_MASK(rev)    (0x3 << ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev))
#define ACPHY_Core0RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)   4
#define ACPHY_Core0RssiClipMuxSel_fastAgcW3ClipMuxSel_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core0RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core0RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_Core0RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_Core0RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev) 5
#define ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMix1stEn_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_Core0RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Core0FastAgcClipCntTh */
#define ACPHY_Core0FastAgcClipCntTh(rev)                          0x6ef
#define ACPHY_Core0FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core0FastAgcClipCntTh_fastAgcNbClipCntTh_MASK(rev)  (0xff << ACPHY_Core0FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev))
#define ACPHY_Core0FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core0FastAgcClipCntTh_fastAgcW1ClipCntTh_MASK(rev)  (0xff << ACPHY_Core0FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev))

/* Register ACPHY_Core0SsAgcW1ClipCntTh */
#define ACPHY_Core0SsAgcW1ClipCntTh(rev)                          0x6f0
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev))
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0SsAgcW2ClipCntTh */
#define ACPHY_Core0SsAgcW2ClipCntTh(rev)                          0x6f1
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev))
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0SsAgcNbClipCntTh1 */
#define ACPHY_Core0SsAgcNbClipCntTh1(rev)                          0x6f2
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_MASK(rev)  (0xff << ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev))
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_MASK(rev)  (0xff << ACPHY_Core0SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev))

/* Register ACPHY_Core0SsAgcNbClipCntTh2 */
#define ACPHY_Core0SsAgcNbClipCntTh2(rev)                          (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6f3 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6f3 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6f3)))))
#define ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xff << ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_Core0SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev)))))))

/* Register ACPHY_Core0ssClipGainTR */
#define ACPHY_Core0ssClipGainTR(rev)                           0x6f4
#define ACPHY_Core0ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev) 0
#define ACPHY_Core0ssClipGainTR_ssClipGainTrTxIndex_MASK(rev)  (0x1 << ACPHY_Core0ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev))
#define ACPHY_Core0ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev) 1
#define ACPHY_Core0ssClipGainTR_ssClipGainTrRxIndex_MASK(rev)  (0x1 << ACPHY_Core0ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev))

/* Register ACPHY_ed_crsAssertThresh0 */
#define ACPHY_ed_crsAssertThresh0(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6f5 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6f5 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6f5)))))
#define ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_SHIFT(rev)))))))

/* Register ACPHY_ed_crsDeassertThresh0 */
#define ACPHY_ed_crsDeassertThresh0(rev)                             (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x6f6 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x6f6 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x6f6)))))
#define ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_SHIFT(rev) 0
#define ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_SHIFT(rev)))))))

/* Register ACPHY_RxStatPwrOffset0 */
#define ACPHY_RxStatPwrOffset0(rev)                             0x6f7
#define ACPHY_RxStatPwrOffset0_rx_status_pwr_offset0_SHIFT(rev) 0
#define ACPHY_RxStatPwrOffset0_rx_status_pwr_offset0_MASK(rev)  (0xff << ACPHY_RxStatPwrOffset0_rx_status_pwr_offset0_SHIFT(rev))
#define ACPHY_RxStatPwrOffset0_use_gainVar_for_rssi0_SHIFT(rev) 8
#define ACPHY_RxStatPwrOffset0_use_gainVar_for_rssi0_MASK(rev)  (0x1 << ACPHY_RxStatPwrOffset0_use_gainVar_for_rssi0_SHIFT(rev))
#define ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_SHIFT(rev)   9
#define ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_MASK(rev)    (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_RxStatPwrOffset0_en_clip_detect_adc0_SHIFT(rev)))))))

/* Register ACPHY_Core0_TRLossValue */
#define ACPHY_Core0_TRLossValue(rev)                      0x6f9
#define ACPHY_Core0_TRLossValue_freqGainRLoss0_SHIFT(rev) 0
#define ACPHY_Core0_TRLossValue_freqGainRLoss0_MASK(rev)  (0x7f << ACPHY_Core0_TRLossValue_freqGainRLoss0_SHIFT(rev))
#define ACPHY_Core0_TRLossValue_freqGainTLoss0_SHIFT(rev) 8
#define ACPHY_Core0_TRLossValue_freqGainTLoss0_MASK(rev)  (0x7f << ACPHY_Core0_TRLossValue_freqGainTLoss0_SHIFT(rev))

/* Register ACPHY_Core0_lna1BypVals */
#define ACPHY_Core0_lna1BypVals(rev)                      0x6fa
#define ACPHY_Core0_lna1BypVals_lna1BypEn0_SHIFT(rev)     0
#define ACPHY_Core0_lna1BypVals_lna1BypEn0_MASK(rev)      (0x1 << ACPHY_Core0_lna1BypVals_lna1BypEn0_SHIFT(rev))
#define ACPHY_Core0_lna1BypVals_lna1BypIndex0_SHIFT(rev)  1
#define ACPHY_Core0_lna1BypVals_lna1BypIndex0_MASK(rev)   (0x7 << ACPHY_Core0_lna1BypVals_lna1BypIndex0_SHIFT(rev))
#define ACPHY_Core0_lna1BypVals_lna1BypGain0_SHIFT(rev)   4
#define ACPHY_Core0_lna1BypVals_lna1BypGain0_MASK(rev)    (0xff << ACPHY_Core0_lna1BypVals_lna1BypGain0_SHIFT(rev))
#define ACPHY_Core0_lna1BypVals_tiny_tia_mode0_SHIFT(rev) 12
#define ACPHY_Core0_lna1BypVals_tiny_tia_mode0_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core0_lna1BypVals_tiny_tia_mode0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core0_lna1BypVals_tiny_tia_mode0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_Core0_lna1BypVals_tiny_tia_mode0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_Core0_lna1BypVals_tiny_tia_mode0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_Core0_HTPktGainELNAIndex */
#define ACPHY_Core0_HTPktGainELNAIndex(rev)                                    (ACREV_GE(rev,5) ? 0x6fd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x6fd : 0x6fb)))
#define ACPHY_Core0_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain0_SHIFT(rev) 0
#define ACPHY_Core0_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain0_MASK(rev) (ACREV_GE(rev,5) ? (0x1 << ACPHY_Core0_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_Core0_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain0_SHIFT(rev))))
#define ACPHY_Core0_HTPktGainELNAIndex_min_gain_for_extlna_en0_SHIFT(rev)      1
#define ACPHY_Core0_HTPktGainELNAIndex_min_gain_for_extlna_en0_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_Core0_HTPktGainELNAIndex_min_gain_for_extlna_en0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_Core0_HTPktGainELNAIndex_min_gain_for_extlna_en0_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_crsminpoweroffset0 */
#define ACPHY_crsminpoweroffset0(rev)                          0x710
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetu_MASK(rev)  (0xff << ACPHY_crsminpoweroffset0_crsminpowerOffsetu_SHIFT(rev))
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsminpoweroffset0_crsminpowerOffsetl_MASK(rev)  (0xff << ACPHY_crsminpoweroffset0_crsminpowerOffsetl_SHIFT(rev))

/* Register ACPHY_crsminpoweroffsetSub10 */
#define ACPHY_crsminpoweroffsetSub10(rev)                              0x711
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetuSub1_MASK(rev)  (0xff << ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetuSub1_SHIFT(rev))
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetlSub1_MASK(rev)  (0xff << ACPHY_crsminpoweroffsetSub10_crsminpowerOffsetlSub1_SHIFT(rev))

/* Register ACPHY_crsmfminpoweroffset0 */
#define ACPHY_crsmfminpoweroffset0(rev)                            0x712
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetu_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetu_SHIFT(rev))
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetl_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffset0_crsmfminpowerOffsetl_SHIFT(rev))

/* Register ACPHY_crsmfminpoweroffsetSub10 */
#define ACPHY_crsmfminpoweroffsetSub10(rev)                                0x713
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetuSub1_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetuSub1_SHIFT(rev))
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetlSub1_MASK(rev)  (0xff << ACPHY_crsmfminpoweroffsetSub10_crsmfminpowerOffsetlSub1_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideTxPus0 */
#define ACPHY_RfctrlOverrideTxPus0(rev)                           0x720
#define ACPHY_RfctrlOverrideTxPus0_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideTxPus0_txrf_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus0_txrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideTxPus0_pa_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideTxPus0_pa_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlOverrideTxPus0_txrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideTxPus0_txrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlOverrideTxPus0_pa_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideTxPus0_pa_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlOverrideTxPus0_lpf_pu_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideTxPus0_lpf_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq1_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus0_lpf_bq1_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlOverrideTxPus0_lpf_bq2_pu_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideTxPus0_lpf_bq2_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlOverrideTxPus0_logen_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideTxPus0_logen_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlOverrideTxPus0_logen_reset_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideTxPus0_logen_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_bg_pulse_SHIFT(rev)            9
#define ACPHY_RfctrlOverrideTxPus0_bg_pulse_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideTxPus0_bg_pulse_SHIFT(rev))
#define ACPHY_RfctrlOverrideTxPus0_logen_mimodes_pwrup_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideTxPus0_logen_mimodes_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus0_logen_mimodes_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlOverrideTxPus0_logen_mimosrc_pwrup_SHIFT(rev) 11
#define ACPHY_RfctrlOverrideTxPus0_logen_mimosrc_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus0_logen_mimosrc_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlOverrideTxPus0_logen5g_lob_pwrup_SHIFT(rev)   10
#define ACPHY_RfctrlOverrideTxPus0_logen5g_lob_pwrup_MASK(rev)    (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus0_logen5g_lob_pwrup_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus0_logen5g_lob_pwrup_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_RfctrlOverrideRxPus0 */
#define ACPHY_RfctrlOverrideRxPus0(rev)                              0x721
#define ACPHY_RfctrlOverrideRxPus0_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlOverrideRxPus0_fast_nap_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideRxPus0_fast_nap_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_bias_reset_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_bias_reset_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideRxPus0_logen_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_pwrup_SHIFT(rev)         2
#define ACPHY_RfctrlOverrideRxPus0_logen_rx_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideRxPus0_logen_rx_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlOverrideRxPus0_rxrf_pwrup_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlOverrideRxPus0_rxrf_5G_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_5G_pwrup_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna1_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlOverrideRxPus0_lpf_pu_dc_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideRxPus0_lpf_pu_dc_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideRxPus0_tia_DC_loop_PU_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideRxPus0_tia_DC_loop_PU_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1a_pu_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideRxPus0_rssi_wb1a_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlOverrideRxPus0_rssi_wb1g_pu_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideRxPus0_rssi_wb1g_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlOverrideRxPus0_lpf_nrssi_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus0_lpf_nrssi_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_lpf_wrssi3_pwrup_SHIFT(rev)       14
#define ACPHY_RfctrlOverrideRxPus0_lpf_wrssi3_pwrup_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideRxPus0_lpf_wrssi3_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideRxPus0_rxrf_bias_reset_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideRxPus0_rxrf_bias_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideRxPus0_rxrf_bias_reset_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideGains0 */
#define ACPHY_RfctrlOverrideGains0(rev)                      0x722
#define ACPHY_RfctrlOverrideGains0_txgain_SHIFT(rev)         0
#define ACPHY_RfctrlOverrideGains0_txgain_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideGains0_txgain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains0_rxgain_SHIFT(rev)         1
#define ACPHY_RfctrlOverrideGains0_rxgain_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideGains0_rxgain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains0_lpf_bq1_gain_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideGains0_lpf_bq1_gain_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideGains0_lpf_bq1_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains0_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideGains0_lpf_bq2_gain_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideGains0_lpf_bq2_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideGains0_rf2g_mix1st_en_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideGains0_rf2g_mix1st_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideGains0_rf2g_mix1st_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlOverrideGains0_tia_high_gain_SHIFT(rev)  5
#define ACPHY_RfctrlOverrideGains0_tia_high_gain_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideGains0_tia_high_gain_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RfctrlOverrideLpfCT0 */
#define ACPHY_RfctrlOverrideLpfCT0(rev)                            0x723
#define ACPHY_RfctrlOverrideLpfCT0_lpf_q_biq2_SHIFT(rev)           0
#define ACPHY_RfctrlOverrideLpfCT0_lpf_q_biq2_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_q_biq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bw_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bw_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_tia_HPC_SHIFT(rev)              2
#define ACPHY_RfctrlOverrideLpfCT0_tia_HPC_MASK(rev)               (0x1 << ACPHY_RfctrlOverrideLpfCT0_tia_HPC_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq1_bw_SHIFT(rev)           3
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq1_bw_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_bq1_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq2_bw_SHIFT(rev)           4
#define ACPHY_RfctrlOverrideLpfCT0_lpf_bq2_bw_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_bq2_bw_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bypass_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bypass_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_dc_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_tia_DC_loop_bypass_SHIFT(rev)   6
#define ACPHY_RfctrlOverrideLpfCT0_tia_DC_loop_bypass_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfCT0_tia_DC_loop_bypass_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_fixed_cap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_fixed_cap_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_fixed_cap_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_Cap_SHIFT(rev)       8
#define ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_Cap_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideLpfCT0_afe_DACbuf_Cap_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_MASK(rev)            (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_rc_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_rc_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_g_mult_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfCT0_lpf_rc_bw_SHIFT(rev)            11
#define ACPHY_RfctrlOverrideLpfCT0_lpf_rc_bw_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideLpfCT0_lpf_rc_bw_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLpfSwtch0 */
#define ACPHY_RfctrlOverrideLpfSwtch0(rev)                        0x724
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_tia_bq1_SHIFT(rev)   0
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_tia_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_tia_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT(rev) 1
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_iqcal_bq1_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_aux_bq1_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_aux_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_aux_bq1_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_bq2_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_bq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_bq2_SHIFT(rev)   4
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_bq2_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_rc_SHIFT(rev)    5
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_rc_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_rc_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_rc_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_rc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_adc_SHIFT(rev)   7
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_dac_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_adc_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq1_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_adc_SHIFT(rev)   9
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_adc_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_sw_bq2_adc_SHIFT(rev))
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_dc_hold_SHIFT(rev)      10
#define ACPHY_RfctrlOverrideLpfSwtch0_lpf_dc_hold_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideLpfSwtch0_lpf_dc_hold_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAfeCfg0 */
#define ACPHY_RfctrlOverrideAfeCfg0(rev)                              0x725
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pwrup_SHIFT(rev)        0
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_pwrup_SHIFT(rev)        1
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_SHIFT(rev)        2
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_MASK(rev)         (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_rx_div4_en_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_rx_div4_en_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_rx_div4_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_rst_clk_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAfeCfg0_afe_rst_clk_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_rst_clk_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_mode_SHIFT(rev)         5
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_mode_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_mode_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flashhspd_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flashhspd_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flashhspd_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_ctrl_flash17lvl_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideAfeCfg0_afe_ctrl_flash17lvl_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_ctrl_flash17lvl_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_adc_bias_SHIFT(rev)     8
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_adc_bias_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_adc_bias_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_clamp_en_SHIFT(rev)     9
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_clamp_en_MASK(rev)      (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_clamp_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_ov_det_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_ov_det_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_reset_ov_det_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flash_only_SHIFT(rev)   11
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flash_only_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqadc_flash_only_SHIFT(rev))
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pd_partial_SHIFT(rev)   12
#define ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pd_partial_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideAfeCfg0_afe_iqdac_pd_partial_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideLowPwrCfg0 */
#define ACPHY_RfctrlOverrideLowPwrCfg0(rev)                           0x726
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_5G_low_ct_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_5G_low_ct_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_low_ct_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna1_low_ct_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna2_gm_size_MASK(rev)    (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_lna2_gm_size_SHIFT(rev))
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_rxmix_gm_size_SHIFT(rev)  3
#define ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_rxmix_gm_size_MASK(rev)   (0x1 << ACPHY_RfctrlOverrideLowPwrCfg0_rxrf_rxmix_gm_size_SHIFT(rev))

/* Register ACPHY_RfctrlOverrideAuxTssi0 */
#define ACPHY_RfctrlOverrideAuxTssi0(rev)                           0x727
#define ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_aux_en_MASK(rev)     (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_aux_en_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlOverrideAuxTssi0_amux_sel_port_MASK(rev)        (0x1 << ACPHY_RfctrlOverrideAuxTssi0_amux_sel_port_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_pu_SHIFT(rev)             2
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_pu_MASK(rev)              (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tssi_pu_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_range_SHIFT(rev)          3
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_range_MASK(rev)           (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tssi_range_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_sel_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAuxTssi0_tssi_sel_MASK(rev)             (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tssi_sel_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_gain_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_gain_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_gain_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_vmid_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_vmid_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_auxpga_sel_vmid_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_comp_swap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_comp_swap_MASK(rev)  (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tempsense_comp_swap_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_swap_SHIFT(rev)      8
#define ACPHY_RfctrlOverrideAuxTssi0_tempsense_swap_MASK(rev)       (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tempsense_swap_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_tx_vlin_ovr_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideAuxTssi0_tx_vlin_ovr_MASK(rev)          (0x1 << ACPHY_RfctrlOverrideAuxTssi0_tx_vlin_ovr_SHIFT(rev))
#define ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_auxpga_cc_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_auxpga_cc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi0_afe_iqadc_auxpga_cc_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RfctrlCoreTxPus0 */
#define ACPHY_RfctrlCoreTxPus0(rev)                           0x728
#define ACPHY_RfctrlCoreTxPus0_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlCoreTxPus0_txrf_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus0_txrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlCoreTxPus0_pa_pwrup_MASK(rev)             (0x1 << ACPHY_RfctrlCoreTxPus0_pa_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlCoreTxPus0_txrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlCoreTxPus0_txrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlCoreTxPus0_pa_bias_reset_MASK(rev)        (0x1 << ACPHY_RfctrlCoreTxPus0_pa_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlCoreTxPus0_lpf_pu_MASK(rev)               (0x1 << ACPHY_RfctrlCoreTxPus0_lpf_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlCoreTxPus0_lpf_bq1_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus0_lpf_bq1_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlCoreTxPus0_lpf_bq2_pu_MASK(rev)           (0x1 << ACPHY_RfctrlCoreTxPus0_lpf_bq2_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlCoreTxPus0_logen_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlCoreTxPus0_logen_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlCoreTxPus0_logen_reset_MASK(rev)          (0x1 << ACPHY_RfctrlCoreTxPus0_logen_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_rxrf_bias_reset_SHIFT(rev)     10
#define ACPHY_RfctrlCoreTxPus0_rxrf_bias_reset_MASK(rev)      (0x1 << ACPHY_RfctrlCoreTxPus0_rxrf_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_lpf_wrssi3_pwrup_SHIFT(rev)    11
#define ACPHY_RfctrlCoreTxPus0_lpf_wrssi3_pwrup_MASK(rev)     (0x7 << ACPHY_RfctrlCoreTxPus0_lpf_wrssi3_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_bg_pulse_SHIFT(rev)            14
#define ACPHY_RfctrlCoreTxPus0_bg_pulse_MASK(rev)             (0x1 << ACPHY_RfctrlCoreTxPus0_bg_pulse_SHIFT(rev))
#define ACPHY_RfctrlCoreTxPus0_logen_mimosrc_pwrup_SHIFT(rev) 9
#define ACPHY_RfctrlCoreTxPus0_logen_mimosrc_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus0_logen_mimosrc_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlCoreTxPus0_logen_mimodes_pwrup_SHIFT(rev) 15
#define ACPHY_RfctrlCoreTxPus0_logen_mimodes_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus0_logen_mimodes_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlCoreTxPus0_logen5g_lob_pwrup_SHIFT(rev)   15
#define ACPHY_RfctrlCoreTxPus0_logen5g_lob_pwrup_MASK(rev)    (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus0_logen5g_lob_pwrup_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus0_logen5g_lob_pwrup_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_RfctrlCoreRxPus0 */
#define ACPHY_RfctrlCoreRxPus0(rev)                              0x729
#define ACPHY_RfctrlCoreRxPus0_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlCoreRxPus0_fast_nap_bias_pu_MASK(rev)        (0x1 << ACPHY_RfctrlCoreRxPus0_fast_nap_bias_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_logen_rx_pwrup_SHIFT(rev)         1
#define ACPHY_RfctrlCoreRxPus0_logen_rx_pwrup_MASK(rev)          (0x1 << ACPHY_RfctrlCoreRxPus0_logen_rx_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_logen_rx_bias_reset_SHIFT(rev)    2
#define ACPHY_RfctrlCoreRxPus0_logen_rx_bias_reset_MASK(rev)     (0x1 << ACPHY_RfctrlCoreRxPus0_logen_rx_bias_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlCoreRxPus0_rxrf_pwrup_MASK(rev)              (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlCoreRxPus0_rxrf_5G_pwrup_MASK(rev)           (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_pwrup_MASK(rev)         (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna1_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna1_5G_pwrup_MASK(rev)      (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna1_5G_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlCoreRxPus0_lpf_pu_dc_MASK(rev)               (0x1 << ACPHY_RfctrlCoreRxPus0_lpf_pu_dc_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlCoreRxPus0_tia_DC_loop_PU_MASK(rev)          (0x1 << ACPHY_RfctrlCoreRxPus0_tia_DC_loop_PU_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1a_pu_MASK(rev)            (0x1 << ACPHY_RfctrlCoreRxPus0_rssi_wb1a_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlCoreRxPus0_rssi_wb1g_pu_MASK(rev)            (0x1 << ACPHY_RfctrlCoreRxPus0_rssi_wb1g_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRxPus0_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (0x1 << ACPHY_RfctrlCoreRxPus0_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreRxPus0_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlCoreRxPus0_lpf_nrssi_pwrup_MASK(rev)         (0x7 << ACPHY_RfctrlCoreRxPus0_lpf_nrssi_pwrup_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRXGAIN10 */
#define ACPHY_RfctrlCoreRXGAIN10(rev)                      0x730
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna1_gain_SHIFT(rev) 0
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna1_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreRXGAIN10_rxrf_lna1_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna2_gain_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_lna2_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreRXGAIN10_rxrf_lna2_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_tia_gain_SHIFT(rev)  6
#define ACPHY_RfctrlCoreRXGAIN10_rxrf_tia_gain_MASK(rev)   (0xf << ACPHY_RfctrlCoreRXGAIN10_rxrf_tia_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN10_rxgain_dvga_SHIFT(rev)    10
#define ACPHY_RfctrlCoreRXGAIN10_rxgain_dvga_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN10_rxgain_dvga_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN10_lna1_bypass_SHIFT(rev)    14
#define ACPHY_RfctrlCoreRXGAIN10_lna1_bypass_MASK(rev)     (0x1 << ACPHY_RfctrlCoreRXGAIN10_lna1_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRXGAIN20 */
#define ACPHY_RfctrlCoreRXGAIN20(rev)                         0x731
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna1_Rout_SHIFT(rev)    0
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna1_Rout_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN20_rxrf_lna1_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna2_Rout_SHIFT(rev)    4
#define ACPHY_RfctrlCoreRXGAIN20_rxrf_lna2_Rout_MASK(rev)     (0xf << ACPHY_RfctrlCoreRXGAIN20_rxrf_lna2_Rout_SHIFT(rev))
#define ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna1_Rout_SHIFT(rev) 8
#define ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna1_Rout_MASK(rev)  (ACREV_GE(rev,5) ? (0xf << ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna1_Rout_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna2_Rout_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna2_Rout_MASK(rev)  (ACREV_GE(rev,5) ? (0xf << ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_RfctrlCoreRXGAIN20_tr_rxrf_lna2_Rout_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_RfctrlCoreTXGAIN10 */
#define ACPHY_RfctrlCoreTXGAIN10(rev)                      0x732
#define ACPHY_RfctrlCoreTXGAIN10_pa_GAINCTRL_PA_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN10_pa_GAINCTRL_PA_MASK(rev)  (0xff << ACPHY_RfctrlCoreTXGAIN10_pa_GAINCTRL_PA_SHIFT(rev))
#define ACPHY_RfctrlCoreTXGAIN10_txrf_pad_gc_SHIFT(rev)    8
#define ACPHY_RfctrlCoreTXGAIN10_txrf_pad_gc_MASK(rev)     (0xff << ACPHY_RfctrlCoreTXGAIN10_txrf_pad_gc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreTXGAIN20 */
#define ACPHY_RfctrlCoreTXGAIN20(rev)                   0x733
#define ACPHY_RfctrlCoreTXGAIN20_txrf_pga_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN20_txrf_pga_gc_MASK(rev)  (0xff << ACPHY_RfctrlCoreTXGAIN20_txrf_pga_gc_SHIFT(rev))
#define ACPHY_RfctrlCoreTXGAIN20_txrf_gm_gc_SHIFT(rev)  8
#define ACPHY_RfctrlCoreTXGAIN20_txrf_gm_gc_MASK(rev)   (0xff << ACPHY_RfctrlCoreTXGAIN20_txrf_gm_gc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfGain0 */
#define ACPHY_RfctrlCoreLpfGain0(rev)                      0x734
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq1_gain_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq1_gain_MASK(rev)    (0x7 << ACPHY_RfctrlCoreLpfGain0_lpf_bq1_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlCoreLpfGain0_lpf_bq2_gain_MASK(rev)    (0x7 << ACPHY_RfctrlCoreLpfGain0_lpf_bq2_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGain0_rf2g_mix1st_en_SHIFT(rev) 6
#define ACPHY_RfctrlCoreLpfGain0_rf2g_mix1st_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfGain0_rf2g_mix1st_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlCoreLpfGain0_tia_high_gain_SHIFT(rev)  7
#define ACPHY_RfctrlCoreLpfGain0_tia_high_gain_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfGain0_tia_high_gain_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RfctrlCoreLpfCT0 */
#define ACPHY_RfctrlCoreLpfCT0(rev)                          0x735
#define ACPHY_RfctrlCoreLpfCT0_lpf_q_biq2_SHIFT(rev)         0
#define ACPHY_RfctrlCoreLpfCT0_lpf_q_biq2_MASK(rev)          (0x1 << ACPHY_RfctrlCoreLpfCT0_lpf_q_biq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bw_SHIFT(rev)          1
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bw_MASK(rev)           (0xf << ACPHY_RfctrlCoreLpfCT0_lpf_dc_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT0_tia_HPC_SHIFT(rev)            5
#define ACPHY_RfctrlCoreLpfCT0_tia_HPC_MASK(rev)             (0x7 << ACPHY_RfctrlCoreLpfCT0_tia_HPC_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq1_bw_SHIFT(rev)         8
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq1_bw_MASK(rev)          (0x7 << ACPHY_RfctrlCoreLpfCT0_lpf_bq1_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq2_bw_SHIFT(rev)         11
#define ACPHY_RfctrlCoreLpfCT0_lpf_bq2_bw_MASK(rev)          (0x7 << ACPHY_RfctrlCoreLpfCT0_lpf_bq2_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bypass_SHIFT(rev)      14
#define ACPHY_RfctrlCoreLpfCT0_lpf_dc_bypass_MASK(rev)       (0x1 << ACPHY_RfctrlCoreLpfCT0_lpf_dc_bypass_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfCT0_tia_DC_loop_bypass_SHIFT(rev) 15
#define ACPHY_RfctrlCoreLpfCT0_tia_DC_loop_bypass_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLpfCT0_tia_DC_loop_bypass_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfSwtch0 */
#define ACPHY_RfctrlCoreLpfSwtch0(rev)                        0x736
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_tia_bq1_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_tia_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_tia_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT(rev) 1
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_iqcal_bq1_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_iqcal_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_aux_bq1_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_aux_bq1_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_aux_bq1_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_bq2_SHIFT(rev)   3
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_bq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_bq2_SHIFT(rev)   4
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_bq2_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_bq2_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_rc_SHIFT(rev)    5
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_rc_MASK(rev)     (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_rc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_rc_SHIFT(rev)    6
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_rc_MASK(rev)     (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_rc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_adc_SHIFT(rev)   7
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_adc_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_dac_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_adc_SHIFT(rev)   8
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_adc_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq1_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_adc_SHIFT(rev)   9
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_adc_MASK(rev)    (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_sw_bq2_adc_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_dc_hold_SHIFT(rev)      10
#define ACPHY_RfctrlCoreLpfSwtch0_lpf_dc_hold_MASK(rev)       (0x1 << ACPHY_RfctrlCoreLpfSwtch0_lpf_dc_hold_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLpfGmult0 */
#define ACPHY_RfctrlCoreLpfGmult0(rev)                     0x737
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_SHIFT(rev)    0
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_MASK(rev)     (0xff << ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_SHIFT(rev))
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_rc_SHIFT(rev) 8
#define ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_rc_MASK(rev)  (0xff << ACPHY_RfctrlCoreLpfGmult0_lpf_g_mult_rc_SHIFT(rev))

/* Register ACPHY_RfctrlCoreRCDACBuf0 */
#define ACPHY_RfctrlCoreRCDACBuf0(rev)                            0x738
#define ACPHY_RfctrlCoreRCDACBuf0_lpf_rc_bw_SHIFT(rev)            0
#define ACPHY_RfctrlCoreRCDACBuf0_lpf_rc_bw_MASK(rev)             (0x7 << ACPHY_RfctrlCoreRCDACBuf0_lpf_rc_bw_SHIFT(rev))
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_fixed_cap_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_fixed_cap_MASK(rev)  (0x1 << ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_fixed_cap_SHIFT(rev))
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_Cap_SHIFT(rev)       4
#define ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_Cap_MASK(rev)        (0x1f << ACPHY_RfctrlCoreRCDACBuf0_afe_DACbuf_Cap_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAfeCfg10 */
#define ACPHY_RfctrlCoreAfeCfg10(rev)                            0x739
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pwrup_SHIFT(rev)      0
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pwrup_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_pwrup_MASK(rev)       (0x3f << ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_pwrup_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_reset_SHIFT(rev)      7
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_reset_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_reset_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_rx_div4_en_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_rx_div4_en_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqadc_rx_div4_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_rst_clk_SHIFT(rev)          9
#define ACPHY_RfctrlCoreAfeCfg10_afe_rst_clk_MASK(rev)           (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_rst_clk_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pd_partial_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pd_partial_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg10_afe_iqdac_pd_partial_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAfeCfg20 */
#define ACPHY_RfctrlCoreAfeCfg20(rev)                              0x73a
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_mode_SHIFT(rev)         0
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_mode_MASK(rev)          (0x7 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_mode_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flashhspd_SHIFT(rev)    3
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flashhspd_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flashhspd_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_ctrl_flash17lvl_SHIFT(rev)    4
#define ACPHY_RfctrlCoreAfeCfg20_afe_ctrl_flash17lvl_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_ctrl_flash17lvl_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_adc_bias_SHIFT(rev)     5
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_adc_bias_MASK(rev)      (0x3 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_adc_bias_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_clamp_en_SHIFT(rev)     7
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_clamp_en_MASK(rev)      (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_clamp_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_reset_ov_det_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_reset_ov_det_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_reset_ov_det_SHIFT(rev))
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flash_only_SHIFT(rev)   9
#define ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flash_only_MASK(rev)    (0x1 << ACPHY_RfctrlCoreAfeCfg20_afe_iqadc_flash_only_SHIFT(rev))

/* Register ACPHY_RfctrlCoreLowPwr0 */
#define ACPHY_RfctrlCoreLowPwr0(rev)                           0x73b
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_5G_low_ct_MASK(rev)  (0x1 << ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_5G_low_ct_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_low_ct_MASK(rev)     (0x1 << ACPHY_RfctrlCoreLowPwr0_rxrf_lna1_low_ct_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLowPwr0_rxrf_lna2_gm_size_MASK(rev)    (0x3 << ACPHY_RfctrlCoreLowPwr0_rxrf_lna2_gm_size_SHIFT(rev))
#define ACPHY_RfctrlCoreLowPwr0_rxrf_rxmix_gm_size_SHIFT(rev)  4
#define ACPHY_RfctrlCoreLowPwr0_rxrf_rxmix_gm_size_MASK(rev)   (0x7 << ACPHY_RfctrlCoreLowPwr0_rxrf_rxmix_gm_size_SHIFT(rev))

/* Register ACPHY_RfctrlCoreAuxTssi10 */
#define ACPHY_RfctrlCoreAuxTssi10(rev)                           0x73c
#define ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_aux_en_MASK(rev)     (0x1 << ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_aux_en_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlCoreAuxTssi10_amux_sel_port_MASK(rev)        (0x7 << ACPHY_RfctrlCoreAuxTssi10_amux_sel_port_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tssi_pu_SHIFT(rev)             4
#define ACPHY_RfctrlCoreAuxTssi10_tssi_pu_MASK(rev)              (0x1 << ACPHY_RfctrlCoreAuxTssi10_tssi_pu_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tssi_range_SHIFT(rev)          5
#define ACPHY_RfctrlCoreAuxTssi10_tssi_range_MASK(rev)           (0x1 << ACPHY_RfctrlCoreAuxTssi10_tssi_range_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tssi_sel_SHIFT(rev)            6
#define ACPHY_RfctrlCoreAuxTssi10_tssi_sel_MASK(rev)             (0x1 << ACPHY_RfctrlCoreAuxTssi10_tssi_sel_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_afe_auxpga_sel_gain_SHIFT(rev) 7
#define ACPHY_RfctrlCoreAuxTssi10_afe_auxpga_sel_gain_MASK(rev)  (0x7 << ACPHY_RfctrlCoreAuxTssi10_afe_auxpga_sel_gain_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_comp_swap_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_comp_swap_MASK(rev)  (0x1 << ACPHY_RfctrlCoreAuxTssi10_tempsense_comp_swap_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_swap_SHIFT(rev)      11
#define ACPHY_RfctrlCoreAuxTssi10_tempsense_swap_MASK(rev)       (0x1 << ACPHY_RfctrlCoreAuxTssi10_tempsense_swap_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_tx_vlin_SHIFT(rev)             12
#define ACPHY_RfctrlCoreAuxTssi10_tx_vlin_MASK(rev)              (0x1 << ACPHY_RfctrlCoreAuxTssi10_tx_vlin_SHIFT(rev))
#define ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_auxpga_cc_SHIFT(rev) 13
#define ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_auxpga_cc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAuxTssi10_afe_iqadc_auxpga_cc_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RfctrlCoreAuxTssi20 */
#define ACPHY_RfctrlCoreAuxTssi20(rev)                           0x73d
#define ACPHY_RfctrlCoreAuxTssi20_afe_auxpga_sel_vmid_SHIFT(rev) 0
#define ACPHY_RfctrlCoreAuxTssi20_afe_auxpga_sel_vmid_MASK(rev)  (0x3ff << ACPHY_RfctrlCoreAuxTssi20_afe_auxpga_sel_vmid_SHIFT(rev))

/* Register ACPHY_RfctrlIntc0 */
#define ACPHY_RfctrlIntc0(rev)                        0x73e
#define ACPHY_RfctrlIntc0_ext_lna_5g_pu_SHIFT(rev)    0
#define ACPHY_RfctrlIntc0_ext_lna_5g_pu_MASK(rev)     (0x1 << ACPHY_RfctrlIntc0_ext_lna_5g_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_ext_lna_5g_gain_SHIFT(rev)  1
#define ACPHY_RfctrlIntc0_ext_lna_5g_gain_MASK(rev)   (0x1 << ACPHY_RfctrlIntc0_ext_lna_5g_gain_SHIFT(rev))
#define ACPHY_RfctrlIntc0_ext_lna_2g_pu_SHIFT(rev)    2
#define ACPHY_RfctrlIntc0_ext_lna_2g_pu_MASK(rev)     (0x1 << ACPHY_RfctrlIntc0_ext_lna_2g_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_ext_lna_2g_gain_SHIFT(rev)  3
#define ACPHY_RfctrlIntc0_ext_lna_2g_gain_MASK(rev)   (0x1 << ACPHY_RfctrlIntc0_ext_lna_2g_gain_SHIFT(rev))
#define ACPHY_RfctrlIntc0_ext_2g_papu_SHIFT(rev)      4
#define ACPHY_RfctrlIntc0_ext_2g_papu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc0_ext_2g_papu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_ext_5g_papu_SHIFT(rev)      5
#define ACPHY_RfctrlIntc0_ext_5g_papu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc0_ext_5g_papu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_tr_sw_tx_pu_SHIFT(rev)      6
#define ACPHY_RfctrlIntc0_tr_sw_tx_pu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc0_tr_sw_tx_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_tr_sw_rx_pu_SHIFT(rev)      7
#define ACPHY_RfctrlIntc0_tr_sw_rx_pu_MASK(rev)       (0x1 << ACPHY_RfctrlIntc0_tr_sw_rx_pu_SHIFT(rev))
#define ACPHY_RfctrlIntc0_override_tr_sw_SHIFT(rev)   10
#define ACPHY_RfctrlIntc0_override_tr_sw_MASK(rev)    (0x1 << ACPHY_RfctrlIntc0_override_tr_sw_SHIFT(rev))
#define ACPHY_RfctrlIntc0_override_ext_lna_SHIFT(rev) 11
#define ACPHY_RfctrlIntc0_override_ext_lna_MASK(rev)  (0x1 << ACPHY_RfctrlIntc0_override_ext_lna_SHIFT(rev))
#define ACPHY_RfctrlIntc0_override_ext_pa_SHIFT(rev)  12
#define ACPHY_RfctrlIntc0_override_ext_pa_MASK(rev)   (0x1 << ACPHY_RfctrlIntc0_override_ext_pa_SHIFT(rev))

/* Register ACPHY_Rfctrlcore0LUTLna */
#define ACPHY_Rfctrlcore0LUTLna(rev)                         (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x73f : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x73f : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x73f)))))
#define ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_SHIFT(rev)))))))

/* Register ACPHY_Rfctrlcore0LUTPa */
#define ACPHY_Rfctrlcore0LUTPa(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x740 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x740 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x740)))))
#define ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_SHIFT(rev)))))))

/* Register ACPHY_Rfctrlcore0gpio0 */
#define ACPHY_Rfctrlcore0gpio0(rev)                        0x741
#define ACPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_MASK(rev)  (0xffff << ACPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_SHIFT(rev))

/* Register ACPHY_Rfctrlcore0gpio1 */
#define ACPHY_Rfctrlcore0gpio1(rev)                        0x742
#define ACPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_MASK(rev)  (0xffff << ACPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_SHIFT(rev))

/* Register ACPHY_Rfctrlcore0gpio2 */
#define ACPHY_Rfctrlcore0gpio2(rev)                        0x743
#define ACPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_MASK(rev)  (0xffff << ACPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_SHIFT(rev))

/* Register ACPHY_Rfctrlcore0gpio3 */
#define ACPHY_Rfctrlcore0gpio3(rev)                        0x744
#define ACPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_SHIFT(rev) 0
#define ACPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_MASK(rev)  (0xffff << ACPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_SHIFT(rev))

/* Register ACPHY_RfCtrlCoreITRCtrl0 */
#define ACPHY_RfCtrlCoreITRCtrl0(rev)                        0x745
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSwOvr_SHIFT(rev)     0
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSwOvr_MASK(rev)      (0x1 << ACPHY_RfCtrlCoreITRCtrl0_lnaKillSwOvr_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw2GVal_SHIFT(rev)   1
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw2GVal_MASK(rev)    (0x1 << ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw2GVal_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw5GVal_SHIFT(rev)   2
#define ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw5GVal_MASK(rev)    (0x1 << ACPHY_RfCtrlCoreITRCtrl0_lnaKillSw5GVal_SHIFT(rev))
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_SHIFT(rev)     3
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_MASK(rev)      (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_SHIFT(rev)))
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_ovr_SHIFT(rev) 3
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_ovr_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_ovr_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_val_SHIFT(rev) 4
#define ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_val_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl0_trsw2g_bt_en_val_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_RfCtrlCorePwrSw0 */
#define ACPHY_RfCtrlCorePwrSw0(rev)                     0x746
#define ACPHY_RfCtrlCorePwrSw0_bt_lna_bypass_SHIFT(rev) 0
#define ACPHY_RfCtrlCorePwrSw0_bt_lna_bypass_MASK(rev)  (0x1 << ACPHY_RfCtrlCorePwrSw0_bt_lna_bypass_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_en_SHIFT(rev)  1
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_en_MASK(rev)   (0x1 << ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_en_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_en_SHIFT(rev)  2
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_en_MASK(rev)   (0x1 << ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_en_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_lna1_short_pu_SHIFT(rev) 3
#define ACPHY_RfCtrlCorePwrSw0_lna1_short_pu_MASK(rev)  (0x1 << ACPHY_RfCtrlCorePwrSw0_lna1_short_pu_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_ovr_SHIFT(rev) 4
#define ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_ovr_MASK(rev)  (0x1 << ACPHY_RfCtrlCorePwrSw0_mix_pwrsw_ovr_SHIFT(rev))
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_ovr_SHIFT(rev) 5
#define ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_ovr_MASK(rev)  (0x1 << ACPHY_RfCtrlCorePwrSw0_lna_pwrsw_ovr_SHIFT(rev))

/* Register ACPHY_Dac_gain0 */
#define ACPHY_Dac_gain0(rev)                             0x747
#define ACPHY_Dac_gain0_afe_iqdac_att_SHIFT(rev)         0
#define ACPHY_Dac_gain0_afe_iqdac_att_MASK(rev)          (0xf << ACPHY_Dac_gain0_afe_iqdac_att_SHIFT(rev))
#define ACPHY_Dac_gain0_pa_avail_SHIFT(rev)              4
#define ACPHY_Dac_gain0_pa_avail_MASK(rev)               (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Dac_gain0_pa_avail_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Dac_gain0_lna_avail_SHIFT(rev)             5
#define ACPHY_Dac_gain0_lna_avail_MASK(rev)              (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Dac_gain0_lna_avail_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Dac_gain0_tssi_avail_SHIFT(rev)            6
#define ACPHY_Dac_gain0_tssi_avail_MASK(rev)             (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Dac_gain0_tssi_avail_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Dac_gain0_tx_pwrctrl_coresel_en_SHIFT(rev) 7
#define ACPHY_Dac_gain0_tx_pwrctrl_coresel_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Dac_gain0_tx_pwrctrl_coresel_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_AfectrlOverride0 */
#define ACPHY_AfectrlOverride0(rev)                               0x750
#define ACPHY_AfectrlOverride0_adc_pd_SHIFT(rev)                  0
#define ACPHY_AfectrlOverride0_adc_pd_MASK(rev)                   (0x1 << ACPHY_AfectrlOverride0_adc_pd_SHIFT(rev))
#define ACPHY_AfectrlOverride0_dac_pd_SHIFT(rev)                  1
#define ACPHY_AfectrlOverride0_dac_pd_MASK(rev)                   (0x1 << ACPHY_AfectrlOverride0_dac_pd_SHIFT(rev))
#define ACPHY_AfectrlOverride0_reset_dac_SHIFT(rev)               2
#define ACPHY_AfectrlOverride0_reset_dac_MASK(rev)                (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride0_reset_dac_SHIFT(rev)))
#define ACPHY_AfectrlOverride0_tssi_pu_ovr_SHIFT(rev)             4
#define ACPHY_AfectrlOverride0_tssi_pu_ovr_MASK(rev)              (0x1 << ACPHY_AfectrlOverride0_tssi_pu_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride0_amux_sel_port_ovr_SHIFT(rev)       5
#define ACPHY_AfectrlOverride0_amux_sel_port_ovr_MASK(rev)        (0x1 << ACPHY_AfectrlOverride0_amux_sel_port_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride0_iqadc_clk_div_ratio_ovr_SHIFT(rev) 6
#define ACPHY_AfectrlOverride0_iqadc_clk_div_ratio_ovr_MASK(rev)  (0x1 << ACPHY_AfectrlOverride0_iqadc_clk_div_ratio_ovr_SHIFT(rev))
#define ACPHY_AfectrlOverride0_aux_en_ovr_SHIFT(rev)              7
#define ACPHY_AfectrlOverride0_aux_en_ovr_MASK(rev)               (0x1 << ACPHY_AfectrlOverride0_aux_en_ovr_SHIFT(rev))

/* Register ACPHY_AfectrlCore10 */
#define ACPHY_AfectrlCore10(rev)                 0x751
#define ACPHY_AfectrlCore10_adc_pd_SHIFT(rev)    0
#define ACPHY_AfectrlCore10_adc_pd_MASK(rev)     (0x3f << ACPHY_AfectrlCore10_adc_pd_SHIFT(rev))
#define ACPHY_AfectrlCore10_dac_pd_SHIFT(rev)    6
#define ACPHY_AfectrlCore10_dac_pd_MASK(rev)     (0x1 << ACPHY_AfectrlCore10_dac_pd_SHIFT(rev))
#define ACPHY_AfectrlCore10_reset_dac_SHIFT(rev) 7
#define ACPHY_AfectrlCore10_reset_dac_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore10_reset_dac_SHIFT(rev)))

/* Register ACPHY_AfectrlCore20 */
#define ACPHY_AfectrlCore20(rev)                                   0x752
#define ACPHY_AfectrlCore20_tssi_pu_ovr_val_SHIFT(rev)             0
#define ACPHY_AfectrlCore20_tssi_pu_ovr_val_MASK(rev)              (0x1 << ACPHY_AfectrlCore20_tssi_pu_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore20_amux_sel_port_ovr_val_SHIFT(rev)       1
#define ACPHY_AfectrlCore20_amux_sel_port_ovr_val_MASK(rev)        (0x7 << ACPHY_AfectrlCore20_amux_sel_port_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore20_iqadc_clk_div_ratio_ovr_val_SHIFT(rev) 4
#define ACPHY_AfectrlCore20_iqadc_clk_div_ratio_ovr_val_MASK(rev)  (0x1 << ACPHY_AfectrlCore20_iqadc_clk_div_ratio_ovr_val_SHIFT(rev))
#define ACPHY_AfectrlCore20_aux_en_val_SHIFT(rev)                  5
#define ACPHY_AfectrlCore20_aux_en_val_MASK(rev)                   (0x1 << ACPHY_AfectrlCore20_aux_en_val_SHIFT(rev))

/* Register ACPHY_AfectrlCoreAux0 */
#define ACPHY_AfectrlCoreAux0(rev)                              0x753
#define ACPHY_AfectrlCoreAux0_tssi_pu_tx_SHIFT(rev)             0
#define ACPHY_AfectrlCoreAux0_tssi_pu_tx_MASK(rev)              (0x1 << ACPHY_AfectrlCoreAux0_tssi_pu_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_amux_sel_port_tx_SHIFT(rev)       1
#define ACPHY_AfectrlCoreAux0_amux_sel_port_tx_MASK(rev)        (0x7 << ACPHY_AfectrlCoreAux0_amux_sel_port_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_tssi_pu_rx_SHIFT(rev)             4
#define ACPHY_AfectrlCoreAux0_tssi_pu_rx_MASK(rev)              (0x1 << ACPHY_AfectrlCoreAux0_tssi_pu_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_amux_sel_port_rx_SHIFT(rev)       5
#define ACPHY_AfectrlCoreAux0_amux_sel_port_rx_MASK(rev)        (0x7 << ACPHY_AfectrlCoreAux0_amux_sel_port_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_tx_SHIFT(rev) 8
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_tx_MASK(rev)  (0x1 << ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_tx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_rx_SHIFT(rev) 9
#define ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_rx_MASK(rev)  (0x1 << ACPHY_AfectrlCoreAux0_iqadc_clk_div_ratio_rx_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_aux_en_rx_val_SHIFT(rev)          10
#define ACPHY_AfectrlCoreAux0_aux_en_rx_val_MASK(rev)           (0x1 << ACPHY_AfectrlCoreAux0_aux_en_rx_val_SHIFT(rev))
#define ACPHY_AfectrlCoreAux0_aux_en_tx_val_SHIFT(rev)          11
#define ACPHY_AfectrlCoreAux0_aux_en_tx_val_MASK(rev)           (0x1 << ACPHY_AfectrlCoreAux0_aux_en_tx_val_SHIFT(rev))

/* Register ACPHY_OCL_EnergyMinTh20_core0 */
#define ACPHY_OCL_EnergyMinTh20_core0(rev)                                     (ACREV_GE(rev,14) ? 0x760 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x760 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x760 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x760))))))
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_MASK(rev)     (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_min_th20_SHIFT(rev))))))))
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev))))))))
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh20_core0_ocl_energy_detect_aci_cond_en20_SHIFT(rev))))))))

/* Register ACPHY_OCL_EnergyMinTh40_core0 */
#define ACPHY_OCL_EnergyMinTh40_core0(rev)                                     (ACREV_GE(rev,14) ? 0x761 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x761 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x761 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x761))))))
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_MASK(rev)     (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_min_th40_SHIFT(rev))))))))
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev))))))))
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh40_core0_ocl_energy_detect_aci_cond_en40_SHIFT(rev))))))))

/* Register ACPHY_OCL_EnergyMinTh80_core0 */
#define ACPHY_OCL_EnergyMinTh80_core0(rev)                                     (ACREV_GE(rev,14) ? 0x762 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x762 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x762 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x762))))))
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_MASK(rev)     (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_min_th80_SHIFT(rev))))))))
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev))))))))
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh80_core0_ocl_energy_detect_aci_cond_en80_SHIFT(rev))))))))

/* Register ACPHY_OCL_EnergyMaxTh20_core0 */
#define ACPHY_OCL_EnergyMaxTh20_core0(rev)                                  (ACREV_GE(rev,14) ? 0x763 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x763 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x763 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x763))))))
#define ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMaxTh20_core0_ocl_energy_detect_max_th20_SHIFT(rev))))))))

/* Register ACPHY_OCL_EnergyMaxTh40_core0 */
#define ACPHY_OCL_EnergyMaxTh40_core0(rev)                                  (ACREV_GE(rev,14) ? 0x764 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x764 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x764 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x764))))))
#define ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMaxTh40_core0_ocl_energy_detect_max_th40_SHIFT(rev))))))))

/* Register ACPHY_OCL_EnergyMaxTh80_core0 */
#define ACPHY_OCL_EnergyMaxTh80_core0(rev)                                  (ACREV_GE(rev,14) ? 0x765 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x765 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x765 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x765))))))
#define ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMaxTh80_core0_ocl_energy_detect_max_th80_SHIFT(rev))))))))

/* Register ACPHY_OCL_WakeOnDetect_Backoff0 */
#define ACPHY_OCL_WakeOnDetect_Backoff0(rev)                                (ACREV_GE(rev,14) ? 0x766 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x766 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x766 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x766))))))
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_SHIFT(rev)  0
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_MASK(rev)   (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_cck_gain_backoff_db_SHIFT(rev))))))))
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_SHIFT(rev) 8
#define ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0xff << ACPHY_OCL_WakeOnDetect_Backoff0_ocl_ofdm_gain_backoff_db_SHIFT(rev))))))))

/* Register ACPHY_OCL_Afe_pu_ctrl0 */
#define ACPHY_OCL_Afe_pu_ctrl0(rev)                                 0x767
#define ACPHY_OCL_Afe_pu_ctrl0_adc_pu_basedOn_rf_rxpu_SHIFT(rev)    0
#define ACPHY_OCL_Afe_pu_ctrl0_adc_pu_basedOn_rf_rxpu_MASK(rev)     (0x1 << ACPHY_OCL_Afe_pu_ctrl0_adc_pu_basedOn_rf_rxpu_SHIFT(rev))
#define ACPHY_OCL_Afe_pu_ctrl0_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev) 1
#define ACPHY_OCL_Afe_pu_ctrl0_Auxadc_pu_basedOn_rf_rxpu_MASK(rev)  (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_OCL_Afe_pu_ctrl0_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_Afe_pu_ctrl0_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev)))))

/* Register ACPHY_OCL_Ant_weights_Adj_offset0 */
#define ACPHY_OCL_Ant_weights_Adj_offset0(rev)                              (ACREV_GE(rev,14) ? 0x768 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x768 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x768 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : 0x768))))))
#define ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_SHIFT(rev) 0
#define ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset0_ant_weights_adj_offset_SHIFT(rev))))))))

/* Register ACPHY_txgainLo0 */
#define ACPHY_txgainLo0(rev)              0x780
#define ACPHY_txgainLo0_txgain_SHIFT(rev) 0
#define ACPHY_txgainLo0_txgain_MASK(rev)  (0xffff << ACPHY_txgainLo0_txgain_SHIFT(rev))

/* Register ACPHY_txgainHi0 */
#define ACPHY_txgainHi0(rev)              0x781
#define ACPHY_txgainHi0_txgain_SHIFT(rev) 0
#define ACPHY_txgainHi0_txgain_MASK(rev)  (0xffff << ACPHY_txgainHi0_txgain_SHIFT(rev))

/* Register ACPHY_rxgainLo0 */
#define ACPHY_rxgainLo0(rev)              0x782
#define ACPHY_rxgainLo0_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainLo0_rxgain_MASK(rev)  (0xffff << ACPHY_rxgainLo0_rxgain_SHIFT(rev))

/* Register ACPHY_rxgainHi0 */
#define ACPHY_rxgainHi0(rev)              0x783
#define ACPHY_rxgainHi0_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainHi0_rxgain_MASK(rev)  (0xffff << ACPHY_rxgainHi0_rxgain_SHIFT(rev))

/* Register ACPHY_rxGainLpfCtrlLo0 */
#define ACPHY_rxGainLpfCtrlLo0(rev)                     0x784
#define ACPHY_rxGainLpfCtrlLo0_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlLo0_rxGainLpfCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfCtrlLo0_rxGainLpfCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfCtrlHi0 */
#define ACPHY_rxGainLpfCtrlHi0(rev)                     0x785
#define ACPHY_rxGainLpfCtrlHi0_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlHi0_rxGainLpfCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfCtrlHi0_rxGainLpfCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfTiaCtrlLo0 */
#define ACPHY_rxGainLpfTiaCtrlLo0(rev)                        0x786
#define ACPHY_rxGainLpfTiaCtrlLo0_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlLo0_rxGainLpfTiaCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfTiaCtrlLo0_rxGainLpfTiaCtrl_SHIFT(rev))

/* Register ACPHY_rxGainLpfTiaCtrlHi0 */
#define ACPHY_rxGainLpfTiaCtrlHi0(rev)                        0x787
#define ACPHY_rxGainLpfTiaCtrlHi0_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlHi0_rxGainLpfTiaCtrl_MASK(rev)  (0xffff << ACPHY_rxGainLpfTiaCtrlHi0_rxGainLpfTiaCtrl_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_0Lo0 */
#define ACPHY_PuResetLpfCtrl_0Lo0(rev)                        0x788
#define ACPHY_PuResetLpfCtrl_0Lo0_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Lo0_PuResetLpfCtrl_0_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_0Lo0_PuResetLpfCtrl_0_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_0Hi0 */
#define ACPHY_PuResetLpfCtrl_0Hi0(rev)                        0x789
#define ACPHY_PuResetLpfCtrl_0Hi0_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Hi0_PuResetLpfCtrl_0_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_0Hi0_PuResetLpfCtrl_0_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_1Lo0 */
#define ACPHY_PuResetLpfCtrl_1Lo0(rev)                        0x78a
#define ACPHY_PuResetLpfCtrl_1Lo0_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Lo0_PuResetLpfCtrl_1_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_1Lo0_PuResetLpfCtrl_1_SHIFT(rev))

/* Register ACPHY_PuResetLpfCtrl_1Hi0 */
#define ACPHY_PuResetLpfCtrl_1Hi0(rev)                        0x78b
#define ACPHY_PuResetLpfCtrl_1Hi0_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Hi0_PuResetLpfCtrl_1_MASK(rev)  (0xffff << ACPHY_PuResetLpfCtrl_1Hi0_PuResetLpfCtrl_1_SHIFT(rev))

/* Register ACPHY_PuResetAfeCtrlLo0 */
#define ACPHY_PuResetAfeCtrlLo0(rev)                      0x78c
#define ACPHY_PuResetAfeCtrlLo0_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlLo0_PuResetAfeCtrl_MASK(rev)  (0xffff << ACPHY_PuResetAfeCtrlLo0_PuResetAfeCtrl_SHIFT(rev))

/* Register ACPHY_PuResetAfeCtrlHi0 */
#define ACPHY_PuResetAfeCtrlHi0(rev)                      0x78d
#define ACPHY_PuResetAfeCtrlHi0_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlHi0_PuResetAfeCtrl_MASK(rev)  (0xffff << ACPHY_PuResetAfeCtrlHi0_PuResetAfeCtrl_SHIFT(rev))

/* Register ACPHY_LpfBwAfeCapLo0 */
#define ACPHY_LpfBwAfeCapLo0(rev)                   0x78e
#define ACPHY_LpfBwAfeCapLo0_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapLo0_LpfBwAfeCap_MASK(rev)  (0xffff << ACPHY_LpfBwAfeCapLo0_LpfBwAfeCap_SHIFT(rev))

/* Register ACPHY_LpfBwAfeCapHi0 */
#define ACPHY_LpfBwAfeCapHi0(rev)                   0x78f
#define ACPHY_LpfBwAfeCapHi0_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapHi0_LpfBwAfeCap_MASK(rev)  (0xffff << ACPHY_LpfBwAfeCapHi0_LpfBwAfeCap_SHIFT(rev))

/* Register ACPHY_TxTssiLo0 */
#define ACPHY_TxTssiLo0(rev)              0x790
#define ACPHY_TxTssiLo0_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiLo0_TxTssi_MASK(rev)  (0xffff << ACPHY_TxTssiLo0_TxTssi_SHIFT(rev))

/* Register ACPHY_TxTssiHi0 */
#define ACPHY_TxTssiHi0(rev)              0x791
#define ACPHY_TxTssiHi0_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiHi0_TxTssi_MASK(rev)  (0xffff << ACPHY_TxTssiHi0_TxTssi_SHIFT(rev))

/* Register ACPHY_GainLpLo0 */
#define ACPHY_GainLpLo0(rev)              0x792
#define ACPHY_GainLpLo0_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpLo0_GainLp_MASK(rev)  (0xffff << ACPHY_GainLpLo0_GainLp_SHIFT(rev))

/* Register ACPHY_GainLpHi0 */
#define ACPHY_GainLpHi0(rev)              0x793
#define ACPHY_GainLpHi0_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpHi0_GainLp_MASK(rev)  (0xffff << ACPHY_GainLpHi0_GainLp_SHIFT(rev))

/* Register ACPHY_CalibLo0 */
#define ACPHY_CalibLo0(rev)             0x794
#define ACPHY_CalibLo0_Calib_SHIFT(rev) 0
#define ACPHY_CalibLo0_Calib_MASK(rev)  (0xffff << ACPHY_CalibLo0_Calib_SHIFT(rev))

/* Register ACPHY_CalibHi0 */
#define ACPHY_CalibHi0(rev)             0x795
#define ACPHY_CalibHi0_Calib_SHIFT(rev) 0
#define ACPHY_CalibHi0_Calib_MASK(rev)  (0xffff << ACPHY_CalibHi0_Calib_SHIFT(rev))

/* Register ACPHY_rxLpfLo0 */
#define ACPHY_rxLpfLo0(rev)             0x796
#define ACPHY_rxLpfLo0_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpfLo0_rxLpf_MASK(rev)  (0xffff << ACPHY_rxLpfLo0_rxLpf_SHIFT(rev))

/* Register ACPHY_rxLpHif0 */
#define ACPHY_rxLpHif0(rev)             0x797
#define ACPHY_rxLpHif0_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpHif0_rxLpf_MASK(rev)  (0xffff << ACPHY_rxLpHif0_rxLpf_SHIFT(rev))

/* Register ACPHY_pllAfeclkLo0 */
#define ACPHY_pllAfeclkLo0(rev)                 0x798
#define ACPHY_pllAfeclkLo0_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkLo0_pllAfeclk_MASK(rev)  (0xffff << ACPHY_pllAfeclkLo0_pllAfeclk_SHIFT(rev))

/* Register ACPHY_pllAfeclkHi0 */
#define ACPHY_pllAfeclkHi0(rev)                 0x799
#define ACPHY_pllAfeclkHi0_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkHi0_pllAfeclk_MASK(rev)  (0xffff << ACPHY_pllAfeclkHi0_pllAfeclk_SHIFT(rev))

/* Register ACPHY_ACI_Detect_s_w3_value0 */
#define ACPHY_ACI_Detect_s_w3_value0(rev)                  (ACREV_GE(rev,5) ? 0x7a0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a0))
#define ACPHY_ACI_Detect_s_w3_value0_s_w3_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_value0_s_w3_value_MASK(rev)  (ACREV_GE(rev,5) ? (0x7ff << ACPHY_ACI_Detect_s_w3_value0_s_w3_value_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x7ff << ACPHY_ACI_Detect_s_w3_value0_s_w3_value_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_s_nb_value0 */
#define ACPHY_ACI_Detect_s_nb_value0(rev)                  (ACREV_GE(rev,5) ? 0x7a1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a1))
#define ACPHY_ACI_Detect_s_nb_value0_s_nb_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_value0_s_nb_value_MASK(rev)  (ACREV_GE(rev,5) ? (0x7ff << ACPHY_ACI_Detect_s_nb_value0_s_nb_value_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x7ff << ACPHY_ACI_Detect_s_nb_value0_s_nb_value_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_s_w3_block_acc0 */
#define ACPHY_ACI_Detect_s_w3_block_acc0(rev)                      (ACREV_GE(rev,5) ? 0x7a2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a2))
#define ACPHY_ACI_Detect_s_w3_block_acc0_s_w3_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_block_acc0_s_w3_block_acc_MASK(rev)  (ACREV_GE(rev,5) ? (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc0_s_w3_block_acc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc0_s_w3_block_acc_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_s_nb_block_acc0 */
#define ACPHY_ACI_Detect_s_nb_block_acc0(rev)                      (ACREV_GE(rev,5) ? 0x7a3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a3))
#define ACPHY_ACI_Detect_s_nb_block_acc0_s_nb_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_block_acc0_s_nb_block_acc_MASK(rev)  (ACREV_GE(rev,5) ? (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc0_s_nb_block_acc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc0_s_nb_block_acc_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_s_w3_window_acc0_lo */
#define ACPHY_ACI_Detect_s_w3_window_acc0_lo(rev)                          (ACREV_GE(rev,5) ? 0x7a4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a4))
#define ACPHY_ACI_Detect_s_w3_window_acc0_lo_s_w3_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc0_lo_s_w3_window_acc_lo_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_s_w3_window_acc0_lo_s_w3_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_s_w3_window_acc0_lo_s_w3_window_acc_lo_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_s_w3_window_acc0_hi */
#define ACPHY_ACI_Detect_s_w3_window_acc0_hi(rev)                          (ACREV_GE(rev,5) ? 0x7a5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a5))
#define ACPHY_ACI_Detect_s_w3_window_acc0_hi_s_w3_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc0_hi_s_w3_window_acc_hi_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_ACI_Detect_s_w3_window_acc0_hi_s_w3_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x7 << ACPHY_ACI_Detect_s_w3_window_acc0_hi_s_w3_window_acc_hi_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_s_nb_window_acc0_lo */
#define ACPHY_ACI_Detect_s_nb_window_acc0_lo(rev)                          (ACREV_GE(rev,5) ? 0x7a6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a6))
#define ACPHY_ACI_Detect_s_nb_window_acc0_lo_s_nb_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc0_lo_s_nb_window_acc_lo_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_s_nb_window_acc0_lo_s_nb_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_s_nb_window_acc0_lo_s_nb_window_acc_lo_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_s_nb_window_acc0_hi */
#define ACPHY_ACI_Detect_s_nb_window_acc0_hi(rev)                          (ACREV_GE(rev,5) ? 0x7a7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a7))
#define ACPHY_ACI_Detect_s_nb_window_acc0_hi_s_nb_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc0_hi_s_nb_window_acc_hi_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_ACI_Detect_s_nb_window_acc0_hi_s_nb_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x7 << ACPHY_ACI_Detect_s_nb_window_acc0_hi_s_nb_window_acc_hi_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_aci_select0 */
#define ACPHY_ACI_Detect_aci_select0(rev)                                 (ACREV_GE(rev,5) ? 0x7a8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : 0x7a8))
#define ACPHY_ACI_Detect_aci_select0_aci_select_SHIFT(rev)                0
#define ACPHY_ACI_Detect_aci_select0_aci_select_MASK(rev)                 (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_SHIFT(rev))))))))
#define ACPHY_ACI_Detect_aci_select0_s_aci_mitigation_hw_state_SHIFT(rev) 1
#define ACPHY_ACI_Detect_aci_select0_s_aci_mitigation_hw_state_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_mitigation_hw_state_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_mitigation_hw_state_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_mitigation_hw_state_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_0_SHIFT(rev)       2
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_0_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_1_SHIFT(rev)       3
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_1_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_2_SHIFT(rev)       4
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_2_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_2_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select0_aci_select_w12_SHIFT(rev)            (ACREV_GE(rev,18) ? 5 : (ACREV_GE(rev,14) ? 1 : (ACREV_GE(rev,9) ? 5 : 1)))
#define ACPHY_ACI_Detect_aci_select0_aci_select_w12_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_w12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_w12_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_0_SHIFT(rev)   6
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_0_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_0_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_1_SHIFT(rev)   7
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_1_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_2_SHIFT(rev)   8
#define ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_2_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_2_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select0_s_aci_detect_cond_w12_2_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select0_aci_select_w3_SHIFT(rev)             0
#define ACPHY_ACI_Detect_aci_select0_aci_select_w3_MASK(rev)              (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_ACI_Detect_aci_select0_aci_select_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Detect_aci_counter0_lo */
#define ACPHY_ACI_Detect_aci_counter0_lo(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x7a9)
#define ACPHY_ACI_Detect_aci_counter0_lo_aci_counter_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter0_lo_aci_counter_lo_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_aci_counter0_lo_aci_counter_lo_SHIFT(rev)))

/* Register ACPHY_ACI_Detect_aci_counter0_hi */
#define ACPHY_ACI_Detect_aci_counter0_hi(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x7aa)
#define ACPHY_ACI_Detect_aci_counter0_hi_aci_counter_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter0_hi_aci_counter_hi_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_ACI_Detect_aci_counter0_hi_aci_counter_hi_SHIFT(rev)))

/* Register ACPHY_ACI_Detect_aci_report_ctr0 */
#define ACPHY_ACI_Detect_aci_report_ctr0(rev)                      (ACREV_GE(rev,5) ? 0x7a9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7a9 : 0x7ab)))
#define ACPHY_ACI_Detect_aci_report_ctr0_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_report_ctr0_aci_report_ctr_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_aci_report_ctr0_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_aci_report_ctr0_aci_report_ctr_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_aci_detected_ctr0 */
#define ACPHY_ACI_Detect_aci_detected_ctr0(rev)                        (ACREV_GE(rev,18) ? 0x7aa : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7aa : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x7aa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7aa : 0x7af)))))))
#define ACPHY_ACI_Detect_aci_detected_ctr0_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr0_aci_detected_ctr_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr0_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr0_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr0_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_aci_detected_ctr0_aci_detected_ctr_SHIFT(rev))))))))

/* Register ACPHY_ACI_Detect_sw_aci_report_ctr0 */
#define ACPHY_ACI_Detect_sw_aci_report_ctr0(rev)                         (ACREV_GE(rev,5) ? 0x7ab : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7ab : 0x7b1)))
#define ACPHY_ACI_Detect_sw_aci_report_ctr0_sw_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_report_ctr0_sw_aci_report_ctr_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr0_sw_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr0_sw_aci_report_ctr_SHIFT(rev))))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr0 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr0(rev)                           (ACREV_GE(rev,18) ? 0x7ac : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7ac : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x7ac : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7ac : 0x7b3)))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr0_sw_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr0_sw_aci_detected_ctr_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr0_sw_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr0_sw_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr0_sw_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr0_sw_aci_detected_ctr_SHIFT(rev))))))))

/* Register ACPHY_Core2TxControl */
#define ACPHY_Core2TxControl(rev)                       (ACREV_GE(rev,14) ? 0x800 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x800 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x800 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x800 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x800))))))))
#define ACPHY_Core2TxControl_loft_comp_en_SHIFT(rev)    4
#define ACPHY_Core2TxControl_loft_comp_en_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core2TxControl_loft_comp_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core2TxControl_loft_comp_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core2TxControl_loft_comp_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core2TxControl_loft_comp_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2TxControl_loft_comp_en_SHIFT(rev))))))))))
#define ACPHY_Core2TxControl_iqSwapEnable_SHIFT(rev)    3
#define ACPHY_Core2TxControl_iqSwapEnable_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core2TxControl_iqSwapEnable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core2TxControl_iqSwapEnable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core2TxControl_iqSwapEnable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core2TxControl_iqSwapEnable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2TxControl_iqSwapEnable_SHIFT(rev))))))))))
#define ACPHY_Core2TxControl_iqImbCompEnable_SHIFT(rev) 2
#define ACPHY_Core2TxControl_iqImbCompEnable_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core2TxControl_iqImbCompEnable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core2TxControl_iqImbCompEnable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core2TxControl_iqImbCompEnable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core2TxControl_iqImbCompEnable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2TxControl_iqImbCompEnable_SHIFT(rev))))))))))
#define ACPHY_Core2TxControl_phaseRotate_SHIFT(rev)     1
#define ACPHY_Core2TxControl_phaseRotate_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core2TxControl_phaseRotate_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core2TxControl_phaseRotate_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core2TxControl_phaseRotate_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core2TxControl_phaseRotate_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2TxControl_phaseRotate_SHIFT(rev))))))))))

/* Register ACPHY_TxResamplerEnable1 */
#define ACPHY_TxResamplerEnable1(rev)                                    (ACREV_GE(rev,14) ? 0x801 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x801 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x801 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x801 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x801))))))))
#define ACPHY_TxResamplerEnable1_enable_tx_SHIFT(rev)                    0
#define ACPHY_TxResamplerEnable1_enable_tx_MASK(rev)                     (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxResamplerEnable1_enable_tx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxResamplerEnable1_enable_tx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxResamplerEnable1_enable_tx_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxResamplerEnable1_enable_tx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxResamplerEnable1_enable_tx_SHIFT(rev))))))))))
#define ACPHY_TxResamplerEnable1_almost_full_disable_SHIFT(rev)          1
#define ACPHY_TxResamplerEnable1_almost_full_disable_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxResamplerEnable1_almost_full_disable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxResamplerEnable1_almost_full_disable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxResamplerEnable1_almost_full_disable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxResamplerEnable1_almost_full_disable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxResamplerEnable1_almost_full_disable_SHIFT(rev))))))))))
#define ACPHY_TxResamplerEnable1_full_threshold_SHIFT(rev)               2
#define ACPHY_TxResamplerEnable1_full_threshold_MASK(rev)                (ACREV_GE(rev,14) ? (0x7 << ACPHY_TxResamplerEnable1_full_threshold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_TxResamplerEnable1_full_threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_TxResamplerEnable1_full_threshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_TxResamplerEnable1_full_threshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_TxResamplerEnable1_full_threshold_SHIFT(rev))))))))))
#define ACPHY_TxResamplerEnable1_tx_stall_disable_SHIFT(rev)             5
#define ACPHY_TxResamplerEnable1_tx_stall_disable_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxResamplerEnable1_tx_stall_disable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxResamplerEnable1_tx_stall_disable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxResamplerEnable1_tx_stall_disable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxResamplerEnable1_tx_stall_disable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxResamplerEnable1_tx_stall_disable_SHIFT(rev))))))))))
#define ACPHY_TxResamplerEnable1_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev) 6
#define ACPHY_TxResamplerEnable1_tx_fifo_wrrst_onrdrst_enable_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxResamplerEnable1_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxResamplerEnable1_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxResamplerEnable1_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxResamplerEnable1_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxResamplerEnable1_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev))))))))))

/* Register ACPHY_TxResamplerMuDelta1u */
#define ACPHY_TxResamplerMuDelta1u(rev)                         (ACREV_GE(rev,14) ? 0x802 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x802 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x802 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x802 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x802))))))))
#define ACPHY_TxResamplerMuDelta1u_mu_tx_u_SHIFT(rev)           0
#define ACPHY_TxResamplerMuDelta1u_mu_tx_u_MASK(rev)            (ACREV_GE(rev,14) ? (0xff << ACPHY_TxResamplerMuDelta1u_mu_tx_u_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxResamplerMuDelta1u_mu_tx_u_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxResamplerMuDelta1u_mu_tx_u_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxResamplerMuDelta1u_mu_tx_u_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxResamplerMuDelta1u_mu_tx_u_SHIFT(rev))))))))))
#define ACPHY_TxResamplerMuDelta1u_mu_tx_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDelta1u_mu_tx_l_lsb_3bits_MASK(rev)  (ACREV_GE(rev,14) ? (0x7 << ACPHY_TxResamplerMuDelta1u_mu_tx_l_lsb_3bits_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_TxResamplerMuDelta1u_mu_tx_l_lsb_3bits_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_TxResamplerMuDelta1u_mu_tx_l_lsb_3bits_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_TxResamplerMuDelta1l */
#define ACPHY_TxResamplerMuDelta1l(rev)               (ACREV_GE(rev,14) ? 0x803 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x803 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x803 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x803 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x803))))))))
#define ACPHY_TxResamplerMuDelta1l_mu_tx_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDelta1l_mu_tx_l_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_TxResamplerMuDelta1l_mu_tx_l_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_TxResamplerMuDelta1l_mu_tx_l_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_TxResamplerMuDelta1l_mu_tx_l_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_TxResamplerMuDelta1l_mu_tx_l_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxResamplerMuDelta1l_mu_tx_l_SHIFT(rev))))))))))

/* Register ACPHY_TxFIFOReset1 */
#define ACPHY_TxFIFOReset1(rev)                     (ACREV_GE(rev,14) ? 0x804 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x804 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x804 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x804 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x804))))))))
#define ACPHY_TxFIFOReset1_tx_fifo_reset_SHIFT(rev) 0
#define ACPHY_TxFIFOReset1_tx_fifo_reset_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOReset1_tx_fifo_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOReset1_tx_fifo_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOReset1_tx_fifo_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOReset1_tx_fifo_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOReset1_tx_fifo_reset_SHIFT(rev))))))))))

/* Register ACPHY_TxFePrimeCnt1 */
#define ACPHY_TxFePrimeCnt1(rev)                      (ACREV_GE(rev,14) ? 0x805 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x805 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x805 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x805 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x805))))))))
#define ACPHY_TxFePrimeCnt1_txfe_prime_cnt_SHIFT(rev) 0
#define ACPHY_TxFePrimeCnt1_txfe_prime_cnt_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_TxFePrimeCnt1_txfe_prime_cnt_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_TxFePrimeCnt1_txfe_prime_cnt_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_TxFePrimeCnt1_txfe_prime_cnt_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_TxFePrimeCnt1_txfe_prime_cnt_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_TxFePrimeCnt1_txfe_prime_cnt_SHIFT(rev))))))))))

/* Register ACPHY_TxResamplerMuDeltaInit1u */
#define ACPHY_TxResamplerMuDeltaInit1u(rev)                                    (ACREV_GE(rev,14) ? 0x806 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x806 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x806 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x806 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x806))))))))
#define ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_SHIFT(rev)       0
#define ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_MASK(rev)        (ACREV_GE(rev,14) ? (0xff << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_u_SHIFT(rev))))))))))
#define ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_l_lsb_3bits_MASK(rev) (ACREV_GE(rev,14) ? (0x7 << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_TxResamplerMuDeltaInit1u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_TxResamplerMuDeltaInit1l */
#define ACPHY_TxResamplerMuDeltaInit1l(rev)                              (ACREV_GE(rev,14) ? 0x807 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x807 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x807 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x807 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x807))))))))
#define ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxResamplerMuDeltaInit1l_txresamp_mu_tx_reset_l_SHIFT(rev))))))))))

/* Register ACPHY_TxResamplerSampSyncVal1 */
#define ACPHY_TxResamplerSampSyncVal1(rev)                              (ACREV_GE(rev,14) ? 0x808 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x808 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x808 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x808 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x808))))))))
#define ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_SHIFT(rev) 0
#define ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxResamplerSampSyncVal1_txresamp_samp_sync_val_SHIFT(rev))))))))))

/* Register ACPHY_MuInitialLOAD1 */
#define ACPHY_MuInitialLOAD1(rev)                             (ACREV_GE(rev,14) ? 0x809 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x809 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x809 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x809 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x809))))))))
#define ACPHY_MuInitialLOAD1_muinitial_load_SHIFT(rev)        0
#define ACPHY_MuInitialLOAD1_muinitial_load_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_MuInitialLOAD1_muinitial_load_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_MuInitialLOAD1_muinitial_load_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_MuInitialLOAD1_muinitial_load_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_MuInitialLOAD1_muinitial_load_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_MuInitialLOAD1_muinitial_load_SHIFT(rev))))))))))
#define ACPHY_MuInitialLOAD1_txresamp_samp_sync_en_SHIFT(rev) 1
#define ACPHY_MuInitialLOAD1_txresamp_samp_sync_en_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_MuInitialLOAD1_txresamp_samp_sync_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_MuInitialLOAD1_txresamp_samp_sync_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_MuInitialLOAD1_txresamp_samp_sync_en_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_TxFIFORST1 */
#define ACPHY_TxFIFORST1(rev)                  (ACREV_GE(rev,14) ? 0x80a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80a))))))))
#define ACPHY_TxFIFORST1_txfifo_rst_SHIFT(rev) 0
#define ACPHY_TxFIFORST1_txfifo_rst_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFORST1_txfifo_rst_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFORST1_txfifo_rst_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFORST1_txfifo_rst_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFORST1_txfifo_rst_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFORST1_txfifo_rst_SHIFT(rev))))))))))

/* Register ACPHY_TxFIFOCLR1 */
#define ACPHY_TxFIFOCLR1(rev)                  (ACREV_GE(rev,14) ? 0x80b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80b))))))))
#define ACPHY_TxFIFOCLR1_txfifo_clr_SHIFT(rev) 0
#define ACPHY_TxFIFOCLR1_txfifo_clr_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOCLR1_txfifo_clr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOCLR1_txfifo_clr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOCLR1_txfifo_clr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOCLR1_txfifo_clr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOCLR1_txfifo_clr_SHIFT(rev))))))))))

/* Register ACPHY_TxFIFORDSTART1 */
#define ACPHY_TxFIFORDSTART1(rev)                      (ACREV_GE(rev,14) ? 0x80c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80c))))))))
#define ACPHY_TxFIFORDSTART1_txfifo_rdstart_SHIFT(rev) 0
#define ACPHY_TxFIFORDSTART1_txfifo_rdstart_MASK(rev)  (ACREV_GE(rev,14) ? (0x1f << ACPHY_TxFIFORDSTART1_txfifo_rdstart_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_TxFIFORDSTART1_txfifo_rdstart_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_TxFIFORDSTART1_txfifo_rdstart_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_TxFIFORDSTART1_txfifo_rdstart_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_TxFIFORDSTART1_txfifo_rdstart_SHIFT(rev))))))))))

/* Register ACPHY_TxFIFOStatus1 */
#define ACPHY_TxFIFOStatus1(rev)                           (ACREV_GE(rev,14) ? 0x80d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80d))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_overflow_SHIFT(rev)    0
#define ACPHY_TxFIFOStatus1_tx_fifo_overflow_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_overflow_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_overflow_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_overflow_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_overflow_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_overflow_SHIFT(rev))))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_underflow_SHIFT(rev)   1
#define ACPHY_TxFIFOStatus1_tx_fifo_underflow_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_underflow_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_underflow_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_underflow_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_underflow_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_underflow_SHIFT(rev))))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_tx_SHIFT(rev)    2
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_tx_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_tx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_tx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_tx_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_tx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_tx_SHIFT(rev))))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_SHIFT(rev)       3
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_SHIFT(rev))))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_full_SHIFT(rev)        4
#define ACPHY_TxFIFOStatus1_tx_fifo_full_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_full_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_full_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_full_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_full_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_full_SHIFT(rev))))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_almost_full_SHIFT(rev) 5
#define ACPHY_TxFIFOStatus1_tx_fifo_almost_full_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_almost_full_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_almost_full_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_almost_full_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_almost_full_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_almost_full_SHIFT(rev))))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_en_SHIFT(rev)    6
#define ACPHY_TxFIFOStatus1_tx_fifo_stall_en_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_stall_en_SHIFT(rev))))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_primed_SHIFT(rev)      7
#define ACPHY_TxFIFOStatus1_tx_fifo_primed_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_primed_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_primed_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_primed_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_primed_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_primed_SHIFT(rev))))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_rinc_SHIFT(rev)        8
#define ACPHY_TxFIFOStatus1_tx_fifo_rinc_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_rinc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_rinc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_rinc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_rinc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_rinc_SHIFT(rev))))))))))
#define ACPHY_TxFIFOStatus1_tx_fifo_winc_SHIFT(rev)        9
#define ACPHY_TxFIFOStatus1_tx_fifo_winc_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_winc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_winc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_winc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_winc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus1_tx_fifo_winc_SHIFT(rev))))))))))

/* Register ACPHY_TxFIFOOverflowCnt1 */
#define ACPHY_TxFIFOOverflowCnt1(rev)                            (ACREV_GE(rev,14) ? 0x80e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80e))))))))
#define ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxFIFOOverflowCnt1_tx_fifo_overflow_cnt_SHIFT(rev))))))))))

/* Register ACPHY_TxFIFOUnderflowCnt1 */
#define ACPHY_TxFIFOUnderflowCnt1(rev)                             (ACREV_GE(rev,14) ? 0x80f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x80f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x80f : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x80f : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x80f))))))))
#define ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxFIFOUnderflowCnt1_tx_fifo_underflow_cnt_SHIFT(rev))))))))))

/* Register ACPHY_TxClipThreshCCK1 */
#define ACPHY_TxClipThreshCCK1(rev)                      (ACREV_GE(rev,14) ? 0x820 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x820 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x820 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x820 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x820))))))))
#define ACPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT(rev) 0
#define ACPHY_TxClipThreshCCK1_clipThreshCCK1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1ff << ACPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT(rev))))))))))

/* Register ACPHY_TxClipThreshBPSK1 */
#define ACPHY_TxClipThreshBPSK1(rev)                       (ACREV_GE(rev,14) ? 0x821 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x821 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x821 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x821 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x821))))))))
#define ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT(rev) 0
#define ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_MASK(rev)  (ACREV_GE(rev,14) ? (0x7fff << ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7fff << ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7fff << ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7fff << ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT(rev))))))))))

/* Register ACPHY_TxClipThreshQPSK1 */
#define ACPHY_TxClipThreshQPSK1(rev)                       (ACREV_GE(rev,14) ? 0x822 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x822 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x822 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x822 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x822))))))))
#define ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT(rev) 0
#define ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_MASK(rev)  (ACREV_GE(rev,14) ? (0x7fff << ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7fff << ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7fff << ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7fff << ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT(rev))))))))))

/* Register ACPHY_TxClipThresh16QAM1 */
#define ACPHY_TxClipThresh16QAM1(rev)                        (ACREV_GE(rev,14) ? 0x823 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x823 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x823 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x823 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x823))))))))
#define ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT(rev) 0
#define ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_MASK(rev)  (ACREV_GE(rev,14) ? (0x7fff << ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7fff << ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7fff << ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7fff << ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT(rev))))))))))

/* Register ACPHY_TxClipThresh64QAM1 */
#define ACPHY_TxClipThresh64QAM1(rev)                        (ACREV_GE(rev,14) ? 0x824 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x824 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x824 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x824 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x824))))))))
#define ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT(rev) 0
#define ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_MASK(rev)  (ACREV_GE(rev,14) ? (0x7fff << ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7fff << ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7fff << ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7fff << ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT(rev))))))))))

/* Register ACPHY_txfdiqcomp_str1_c0 */
#define ACPHY_txfdiqcomp_str1_c0(rev)          (ACREV_GE(rev,14) ? 0x825 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x825 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x825 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x825 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x825))))))))
#define ACPHY_txfdiqcomp_str1_c0_c0_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c0_c0_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_txfdiqcomp_str1_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txfdiqcomp_str1_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_txfdiqcomp_str1_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_txfdiqcomp_str1_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str1_c0_c0_SHIFT(rev))))))))))

/* Register ACPHY_txfdiqcomp_str1_c1 */
#define ACPHY_txfdiqcomp_str1_c1(rev)          (ACREV_GE(rev,14) ? 0x826 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x826 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x826 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x826 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x826))))))))
#define ACPHY_txfdiqcomp_str1_c1_c1_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c1_c1_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_txfdiqcomp_str1_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txfdiqcomp_str1_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_txfdiqcomp_str1_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_txfdiqcomp_str1_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str1_c1_c1_SHIFT(rev))))))))))

/* Register ACPHY_txfdiqcomp_str1_c2 */
#define ACPHY_txfdiqcomp_str1_c2(rev)          (ACREV_GE(rev,14) ? 0x827 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x827 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x827 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x827 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x827))))))))
#define ACPHY_txfdiqcomp_str1_c2_c2_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c2_c2_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_txfdiqcomp_str1_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txfdiqcomp_str1_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_txfdiqcomp_str1_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_txfdiqcomp_str1_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str1_c2_c2_SHIFT(rev))))))))))

/* Register ACPHY_txfdiqcomp_str1_c3 */
#define ACPHY_txfdiqcomp_str1_c3(rev)          (ACREV_GE(rev,14) ? 0x828 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x828 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x828 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x828 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x828))))))))
#define ACPHY_txfdiqcomp_str1_c3_c3_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c3_c3_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_txfdiqcomp_str1_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txfdiqcomp_str1_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_txfdiqcomp_str1_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_txfdiqcomp_str1_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str1_c3_c3_SHIFT(rev))))))))))

/* Register ACPHY_txfdiqcomp_str1_c4 */
#define ACPHY_txfdiqcomp_str1_c4(rev)          (ACREV_GE(rev,14) ? 0x829 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x829 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x829 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x829 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x829))))))))
#define ACPHY_txfdiqcomp_str1_c4_c4_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c4_c4_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_txfdiqcomp_str1_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txfdiqcomp_str1_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_txfdiqcomp_str1_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_txfdiqcomp_str1_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str1_c4_c4_SHIFT(rev))))))))))

/* Register ACPHY_txfdiqcomp_str1_c5 */
#define ACPHY_txfdiqcomp_str1_c5(rev)          (ACREV_GE(rev,14) ? 0x82a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x82a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x82a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x82a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x82a))))))))
#define ACPHY_txfdiqcomp_str1_c5_c5_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c5_c5_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_txfdiqcomp_str1_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txfdiqcomp_str1_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_txfdiqcomp_str1_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_txfdiqcomp_str1_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str1_c5_c5_SHIFT(rev))))))))))

/* Register ACPHY_txfdiqcomp_str1_c6 */
#define ACPHY_txfdiqcomp_str1_c6(rev)          (ACREV_GE(rev,14) ? 0x82b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x82b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x82b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x82b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x82b))))))))
#define ACPHY_txfdiqcomp_str1_c6_c6_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str1_c6_c6_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_txfdiqcomp_str1_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txfdiqcomp_str1_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_txfdiqcomp_str1_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_txfdiqcomp_str1_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str1_c6_c6_SHIFT(rev))))))))))

/* Register ACPHY_TxPwrCtrlStatus_path1 */
#define ACPHY_TxPwrCtrlStatus_path1(rev)                      (ACREV_GE(rev,14) ? 0x840 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x840 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x840 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x840 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x840))))))))
#define ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxPwrCtrlStatus_path1_estPwrAdjValid_SHIFT(rev))))))))))
#define ACPHY_TxPwrCtrlStatus_path1_baseIndex_SHIFT(rev)      8
#define ACPHY_TxPwrCtrlStatus_path1_baseIndex_MASK(rev)       (ACREV_GE(rev,14) ? (0x7f << ACPHY_TxPwrCtrlStatus_path1_baseIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_TxPwrCtrlStatus_path1_baseIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7f << ACPHY_TxPwrCtrlStatus_path1_baseIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7f << ACPHY_TxPwrCtrlStatus_path1_baseIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_TxPwrCtrlStatus_path1_baseIndex_SHIFT(rev))))))))))
#define ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT(rev)     0
#define ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_MASK(rev)      (ACREV_GE(rev,14) ? (0xff << ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlStatus_path1_estPwr_adj_SHIFT(rev))))))))))

/* Register ACPHY_TxPwrCtrlCore1TSSISensLmt */
#define ACPHY_TxPwrCtrlCore1TSSISensLmt(rev)                      (ACREV_GE(rev,14) ? 0x841 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x841 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x841 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x841 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x841))))))))
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT(rev))))))))))
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT(rev))))))))))

/* Register ACPHY_EstPower_path1 */
#define ACPHY_EstPower_path1(rev)                     (ACREV_GE(rev,14) ? 0x842 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x842 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x842 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x842 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x842))))))))
#define ACPHY_EstPower_path1_baseindex0_SHIFT(rev)    9
#define ACPHY_EstPower_path1_baseindex0_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_EstPower_path1_baseindex0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_EstPower_path1_baseindex0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_EstPower_path1_baseindex0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_EstPower_path1_baseindex0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_EstPower_path1_baseindex0_SHIFT(rev))))))))))
#define ACPHY_EstPower_path1_estPowerValid_SHIFT(rev) 8
#define ACPHY_EstPower_path1_estPowerValid_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_EstPower_path1_estPowerValid_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_EstPower_path1_estPowerValid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_EstPower_path1_estPowerValid_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_EstPower_path1_estPowerValid_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_EstPower_path1_estPowerValid_SHIFT(rev))))))))))
#define ACPHY_EstPower_path1_estPower_SHIFT(rev)      0
#define ACPHY_EstPower_path1_estPower_MASK(rev)       (ACREV_GE(rev,14) ? (0xff << ACPHY_EstPower_path1_estPower_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_EstPower_path1_estPower_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_EstPower_path1_estPower_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_EstPower_path1_estPower_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_EstPower_path1_estPower_SHIFT(rev))))))))))

/* Register ACPHY_TxPwrCapping_path1 */
#define ACPHY_TxPwrCapping_path1(rev)                         (ACREV_GE(rev,14) ? 0x843 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x843 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x843 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x843 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x843))))))))
#define ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_SHIFT(rev) 0
#define ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCapping_path1_maxTxPwrCap_path1_SHIFT(rev))))))))))

/* Register ACPHY_TxPwrCtrlInit_path1 */
#define ACPHY_TxPwrCtrlInit_path1(rev)                                (ACREV_GE(rev,14) ? 0x844 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x844 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x844 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x844 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x844))))))))
#define ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_SHIFT(rev)      0
#define ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_MASK(rev)       (ACREV_GE(rev,14) ? (0x7f << ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7f << ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7f << ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_TxPwrCtrlInit_path1_pwrIndex_init_path1_SHIFT(rev))))))))))
#define ACPHY_TxPwrCtrlInit_path1_pwr_index_init_cck_path1_SHIFT(rev) 7
#define ACPHY_TxPwrCtrlInit_path1_pwr_index_init_cck_path1_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_TxPwrCtrlInit_path1_pwr_index_init_cck_path1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_TxPwrCtrlInit_path1_pwr_index_init_cck_path1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_TxPwrCtrlInit_path1_pwr_index_init_cck_path1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_TxPwrCtrlInit_path1_papd_lut_iscck1_SHIFT(rev)          14
#define ACPHY_TxPwrCtrlInit_path1_papd_lut_iscck1_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrlInit_path1_papd_lut_iscck1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrlIdleTssi_path1 */
#define ACPHY_TxPwrCtrlIdleTssi_path1(rev)                 (ACREV_GE(rev,14) ? 0x845 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x845 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x845 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x845 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x845))))))))
#define ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path1_idleTssi1_SHIFT(rev))))))))))

/* Register ACPHY_TxPwrCtrlTargetPwr_path1 */
#define ACPHY_TxPwrCtrlTargetPwr_path1(rev)                     (ACREV_GE(rev,14) ? 0x846 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x846 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x846 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x846 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x846))))))))
#define ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_MASK(rev)     (ACREV_GE(rev,14) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_targetPwr1_SHIFT(rev))))))))))
#define ACPHY_TxPwrCtrlTargetPwr_path1_cckPwrOffset1_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlTargetPwr_path1_cckPwrOffset1_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_cckPwrOffset1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_cckPwrOffset1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path1_cckPwrOffset1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_TxPwrCtrl_uCIndex_path1 */
#define ACPHY_TxPwrCtrl_uCIndex_path1(rev)                     (ACREV_GE(rev,14) ? 0x847 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x847 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x847 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x847 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x847))))))))
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_MASK(rev)  (ACREV_GE(rev,14) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_baseIndex1_SHIFT(rev))))))))))
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_SHIFT(rev)  0
#define ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_MASK(rev)   (ACREV_GE(rev,14) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_TxPwrCtrl_uCIndex_path1_uC_pwrIndex1_SHIFT(rev))))))))))

/* Register ACPHY_TssiVal_path1 */
#define ACPHY_TssiVal_path1(rev)                     (ACREV_GE(rev,14) ? 0x848 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x848 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x848 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x848 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x848))))))))
#define ACPHY_TssiVal_path1_TSSIVal_SHIFT(rev)       0
#define ACPHY_TssiVal_path1_TSSIVal_MASK(rev)        (ACREV_GE(rev,14) ? (0x3ff << ACPHY_TssiVal_path1_TSSIVal_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_TssiVal_path1_TSSIVal_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_TssiVal_path1_TSSIVal_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_TssiVal_path1_TSSIVal_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_TssiVal_path1_TSSIVal_SHIFT(rev))))))))))
#define ACPHY_TssiVal_path1_tssiVal_valid_SHIFT(rev) 15
#define ACPHY_TssiVal_path1_tssiVal_valid_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_TssiVal_path1_tssiVal_valid_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TssiVal_path1_tssiVal_valid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_TssiVal_path1_tssiVal_valid_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_TssiVal_path1_tssiVal_valid_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_TxPwrCtrlPwrIdx_path1 */
#define ACPHY_TxPwrCtrlPwrIdx_path1(rev)                (ACREV_GE(rev,14) ? 0x849 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x849 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x849 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x849 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x849))))))))
#define ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlPwrIdx_path1_pwrIndex_SHIFT(rev))))))))))

/* Register ACPHY_TxPwrCtrlGainStatus_path1 */
#define ACPHY_TxPwrCtrlGainStatus_path1(rev)              (ACREV_GE(rev,14) ? 0x84a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x84a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x84a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x84a))))))))
#define ACPHY_TxPwrCtrlGainStatus_path1_bbMult_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlGainStatus_path1_bbMult_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_TxPwrCtrlGainStatus_path1_bbMult_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrlGainStatus_path1_bbMult_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxPwrCtrlGainStatus_path1_bbMult_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxPwrCtrlGainStatus_path1_bbMult_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlGainStatus_path1_bbMult_SHIFT(rev))))))))))

/* Register ACPHY_TxPwrCtrlIdleTssi_second_path1 */
#define ACPHY_TxPwrCtrlIdleTssi_second_path1(rev)                        (ACREV_GE(rev,14) ? 0x84c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x84c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x84c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x84c))))))))
#define ACPHY_TxPwrCtrlIdleTssi_second_path1_idleTssi_second1_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_second_path1_idleTssi_second1_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path1_idleTssi_second1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path1_idleTssi_second1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path1_idleTssi_second1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path1_idleTssi_second1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path1_idleTssi_second1_SHIFT(rev))))))))))

/* Register ACPHY_papr_gain_index_p1 */
#define ACPHY_papr_gain_index_p1(rev)                       (ACREV_GE(rev,14) ? 0x860 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x860 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x860 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x860 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x860))))))))
#define ACPHY_papr_gain_index_p1_papr_gain_index_SHIFT(rev) 0
#define ACPHY_papr_gain_index_p1_papr_gain_index_MASK(rev)  (ACREV_GE(rev,14) ? (0x7f << ACPHY_papr_gain_index_p1_papr_gain_index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_papr_gain_index_p1_papr_gain_index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7f << ACPHY_papr_gain_index_p1_papr_gain_index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7f << ACPHY_papr_gain_index_p1_papr_gain_index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_papr_gain_index_p1_papr_gain_index_SHIFT(rev))))))))))
#define ACPHY_papr_gain_index_p1_papr_enable_SHIFT(rev)     7
#define ACPHY_papr_gain_index_p1_papr_enable_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_papr_gain_index_p1_papr_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_papr_gain_index_p1_papr_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_papr_gain_index_p1_papr_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_papr_gain_index_p1_papr_enable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_papr_gain_index_p1_papr_enable_SHIFT(rev))))))))))
#define ACPHY_papr_gain_index_p1_shrink_scale_SHIFT(rev)    8
#define ACPHY_papr_gain_index_p1_shrink_scale_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_papr_gain_index_p1_shrink_scale_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_papr_gain_index_p1_shrink_scale_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_papr_gain_index_p1_shrink_scale_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_papr_gain_index_p1_shrink_scale_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_papr_gamma_p1 */
#define ACPHY_papr_gamma_p1(rev)                  (ACREV_GE(rev,14) ? 0x861 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x861 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x861 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x861 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x861))))))))
#define ACPHY_papr_gamma_p1_papr_gamma_SHIFT(rev) 0
#define ACPHY_papr_gamma_p1_papr_gamma_MASK(rev)  (ACREV_GE(rev,14) ? (0x1fff << ACPHY_papr_gamma_p1_papr_gamma_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_papr_gamma_p1_papr_gamma_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_papr_gamma_p1_papr_gamma_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1fff << ACPHY_papr_gamma_p1_papr_gamma_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1fff << ACPHY_papr_gamma_p1_papr_gamma_SHIFT(rev))))))))))

/* Register ACPHY_papr_gamma1_p1 */
#define ACPHY_papr_gamma1_p1(rev)                   (ACREV_GE(rev,14) ? 0x862 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x862 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x862 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x862 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x862))))))))
#define ACPHY_papr_gamma1_p1_papr_gamma1_SHIFT(rev) 0
#define ACPHY_papr_gamma1_p1_papr_gamma1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1fff << ACPHY_papr_gamma1_p1_papr_gamma1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_papr_gamma1_p1_papr_gamma1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_papr_gamma1_p1_papr_gamma1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1fff << ACPHY_papr_gamma1_p1_papr_gamma1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1fff << ACPHY_papr_gamma1_p1_papr_gamma1_SHIFT(rev))))))))))

/* Register ACPHY_papdCalFirstCorr_I1 */
#define ACPHY_papdCalFirstCorr_I1(rev)                        (ACREV_GE(rev,14) ? 0x870 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x870 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x870 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x870 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x870))))))))
#define ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT(rev))))))))))

/* Register ACPHY_papdCalFirstCorr_Q1 */
#define ACPHY_papdCalFirstCorr_Q1(rev)                        (ACREV_GE(rev,14) ? 0x871 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x871 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x871 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x871 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x871))))))))
#define ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT(rev))))))))))

/* Register ACPHY_papdCalLastCorr_I1 */
#define ACPHY_papdCalLastCorr_I1(rev)                       (ACREV_GE(rev,14) ? 0x872 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x872 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x872 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x872 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x872))))))))
#define ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT(rev))))))))))

/* Register ACPHY_papdCalLastCorr_Q1 */
#define ACPHY_papdCalLastCorr_Q1(rev)                       (ACREV_GE(rev,14) ? 0x873 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x873 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x873 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x873 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x873))))))))
#define ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT(rev))))))))))

/* Register ACPHY_PapdCalYref_I1 */
#define ACPHY_PapdCalYref_I1(rev)                         (ACREV_GE(rev,14) ? 0x874 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x874 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x874 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x874 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x874))))))))
#define ACPHY_PapdCalYref_I1_papdYreference_I1_SHIFT(rev) 0
#define ACPHY_PapdCalYref_I1_papdYreference_I1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PapdCalYref_I1_papdYreference_I1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PapdCalYref_I1_papdYreference_I1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PapdCalYref_I1_papdYreference_I1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PapdCalYref_I1_papdYreference_I1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PapdCalYref_I1_papdYreference_I1_SHIFT(rev))))))))))

/* Register ACPHY_PapdCalYref_Q1 */
#define ACPHY_PapdCalYref_Q1(rev)                         (ACREV_GE(rev,14) ? 0x875 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x875 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x875 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x875 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x875))))))))
#define ACPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT(rev) 0
#define ACPHY_PapdCalYref_Q1_papdYreference_Q1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT(rev))))))))))

/* Register ACPHY_PapdCalYrefOverride_I1 */
#define ACPHY_PapdCalYrefOverride_I1(rev)                           (ACREV_GE(rev,14) ? 0x876 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x876 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x876 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x876 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x876))))))))
#define ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT(rev))))))))))

/* Register ACPHY_PapdCalYrefOverride_Q1 */
#define ACPHY_PapdCalYrefOverride_Q1(rev)                           (ACREV_GE(rev,14) ? 0x877 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x877 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x877 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x877 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x877))))))))
#define ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT(rev))))))))))

/* Register ACPHY_PapdEnable1 */
#define ACPHY_PapdEnable1(rev)                                (ACREV_GE(rev,14) ? 0x878 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x878 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x878 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x878 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x878))))))))
#define ACPHY_PapdEnable1_papd_compEnb1_SHIFT(rev)            0
#define ACPHY_PapdEnable1_papd_compEnb1_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_PapdEnable1_papd_compEnb1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdEnable1_papd_compEnb1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PapdEnable1_papd_compEnb1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_PapdEnable1_papd_compEnb1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdEnable1_papd_compEnb1_SHIFT(rev))))))))))
#define ACPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT(rev)         1
#define ACPHY_PapdEnable1_avgPapdPowerEnb1_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT(rev))))))))))
#define ACPHY_PapdEnable1_gain_dac_rf_override1_SHIFT(rev)    2
#define ACPHY_PapdEnable1_gain_dac_rf_override1_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_PapdEnable1_gain_dac_rf_override1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdEnable1_gain_dac_rf_override1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PapdEnable1_gain_dac_rf_override1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_PapdEnable1_gain_dac_rf_override1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdEnable1_gain_dac_rf_override1_SHIFT(rev))))))))))
#define ACPHY_PapdEnable1_papd_compCckEnb1_SHIFT(rev)         3
#define ACPHY_PapdEnable1_papd_compCckEnb1_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_PapdEnable1_papd_compCckEnb1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdEnable1_papd_compCckEnb1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PapdEnable1_papd_compCckEnb1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_PapdEnable1_papd_compCckEnb1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdEnable1_papd_compCckEnb1_SHIFT(rev))))))))))
#define ACPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT(rev)         4
#define ACPHY_PapdEnable1_gain_dac_rf_reg1_MASK(rev)          (ACREV_GE(rev,14) ? (0x1ff << ACPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1ff << ACPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT(rev))))))))))
#define ACPHY_PapdEnable1_papd_comp_interpolation1_SHIFT(rev) 13
#define ACPHY_PapdEnable1_papd_comp_interpolation1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdEnable1_papd_comp_interpolation1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_EpsilonTableAdjust1 */
#define ACPHY_EpsilonTableAdjust1(rev)                      (ACREV_GE(rev,14) ? 0x879 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x879 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x879 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x879 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x879))))))))
#define ACPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT(rev) 7
#define ACPHY_EpsilonTableAdjust1_epsilonOffset1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1ff << ACPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT(rev))))))))))
#define ACPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT(rev) 0
#define ACPHY_EpsilonTableAdjust1_epsilonScalar1_MASK(rev)  (ACREV_GE(rev,14) ? (0x7f << ACPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7f << ACPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7f << ACPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT(rev))))))))))

/* Register ACPHY_EpsilonOverrideI_1 */
#define ACPHY_EpsilonOverrideI_1(rev)                          (ACREV_GE(rev,14) ? 0x87a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x87a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x87a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x87a))))))))
#define ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT(rev)  14
#define ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_MASK(rev)   (ACREV_GE(rev,14) ? (0x3 << ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT(rev))))))))))
#define ACPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT(rev)   13
#define ACPHY_EpsilonOverrideI_1_epsilonOverride1_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT(rev))))))))))
#define ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1fff << ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1fff << ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1fff << ACPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT(rev))))))))))

/* Register ACPHY_EpsilonOverrideQ_1 */
#define ACPHY_EpsilonOverrideQ_1(rev)                          (ACREV_GE(rev,14) ? 0x87b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x87b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x87b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x87b))))))))
#define ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1fff << ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1fff << ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1fff << ACPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT(rev))))))))))

/* Register ACPHY_PapdCalShifts1 */
#define ACPHY_PapdCalShifts1(rev)                         (ACREV_GE(rev,14) ? 0x87c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x87c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x87c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x87c))))))))
#define ACPHY_PapdCalShifts1_papd_calEnb1_SHIFT(rev)      13
#define ACPHY_PapdCalShifts1_papd_calEnb1_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_PapdCalShifts1_papd_calEnb1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdCalShifts1_papd_calEnb1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PapdCalShifts1_papd_calEnb1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_PapdCalShifts1_papd_calEnb1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdCalShifts1_papd_calEnb1_SHIFT(rev))))))))))
#define ACPHY_PapdCalShifts1_papdYrefOverride1_SHIFT(rev) 12
#define ACPHY_PapdCalShifts1_papdYrefOverride1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_PapdCalShifts1_papdYrefOverride1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdCalShifts1_papdYrefOverride1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PapdCalShifts1_papdYrefOverride1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_PapdCalShifts1_papdYrefOverride1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdCalShifts1_papdYrefOverride1_SHIFT(rev))))))))))
#define ACPHY_PapdCalShifts1_papdLambda_Q1_SHIFT(rev)     8
#define ACPHY_PapdCalShifts1_papdLambda_Q1_MASK(rev)      (ACREV_GE(rev,14) ? (0xf << ACPHY_PapdCalShifts1_papdLambda_Q1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_PapdCalShifts1_papdLambda_Q1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_PapdCalShifts1_papdLambda_Q1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_PapdCalShifts1_papdLambda_Q1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_PapdCalShifts1_papdLambda_Q1_SHIFT(rev))))))))))
#define ACPHY_PapdCalShifts1_papdLambda_I1_SHIFT(rev)     4
#define ACPHY_PapdCalShifts1_papdLambda_I1_MASK(rev)      (ACREV_GE(rev,14) ? (0xf << ACPHY_PapdCalShifts1_papdLambda_I1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_PapdCalShifts1_papdLambda_I1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_PapdCalShifts1_papdLambda_I1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_PapdCalShifts1_papdLambda_I1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_PapdCalShifts1_papdLambda_I1_SHIFT(rev))))))))))
#define ACPHY_PapdCalShifts1_papdCorrShift1_SHIFT(rev)    0
#define ACPHY_PapdCalShifts1_papdCorrShift1_MASK(rev)     (ACREV_GE(rev,14) ? (0xf << ACPHY_PapdCalShifts1_papdCorrShift1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_PapdCalShifts1_papdCorrShift1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_PapdCalShifts1_papdCorrShift1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_PapdCalShifts1_papdCorrShift1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_PapdCalShifts1_papdCorrShift1_SHIFT(rev))))))))))

/* Register ACPHY_forceFront1 */
#define ACPHY_forceFront1(rev)                   (ACREV_GE(rev,14) ? 0x890 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x890 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x890 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x890 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x890))))))))
#define ACPHY_forceFront1_freqEst_SHIFT(rev)     10
#define ACPHY_forceFront1_freqEst_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_freqEst_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_freqEst_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_freqEst_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_freqEst_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_freqEst_SHIFT(rev))))))))))
#define ACPHY_forceFront1_freqCor_SHIFT(rev)     9
#define ACPHY_forceFront1_freqCor_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_freqCor_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_freqCor_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_freqCor_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_freqCor_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_freqCor_SHIFT(rev))))))))))
#define ACPHY_forceFront1_mf20U_sub_SHIFT(rev)   8
#define ACPHY_forceFront1_mf20U_sub_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_mf20U_sub_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_mf20U_sub_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_mf20U_sub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_mf20U_sub_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_mf20U_sub_SHIFT(rev))))))))))
#define ACPHY_forceFront1_mf20L_sub_SHIFT(rev)   7
#define ACPHY_forceFront1_mf20L_sub_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_mf20L_sub_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_mf20L_sub_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_mf20L_sub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_mf20L_sub_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_mf20L_sub_SHIFT(rev))))))))))
#define ACPHY_forceFront1_mf20U_SHIFT(rev)       6
#define ACPHY_forceFront1_mf20U_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_mf20U_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_mf20U_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_mf20U_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_mf20U_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_mf20U_SHIFT(rev))))))))))
#define ACPHY_forceFront1_mf20L_SHIFT(rev)       5
#define ACPHY_forceFront1_mf20L_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_mf20L_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_mf20L_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_mf20L_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_mf20L_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_mf20L_SHIFT(rev))))))))))
#define ACPHY_forceFront1_auto20U_sub_SHIFT(rev) 4
#define ACPHY_forceFront1_auto20U_sub_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_auto20U_sub_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_auto20U_sub_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_auto20U_sub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_auto20U_sub_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_auto20U_sub_SHIFT(rev))))))))))
#define ACPHY_forceFront1_auto20L_sub_SHIFT(rev) 3
#define ACPHY_forceFront1_auto20L_sub_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_auto20L_sub_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_auto20L_sub_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_auto20L_sub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_auto20L_sub_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_auto20L_sub_SHIFT(rev))))))))))
#define ACPHY_forceFront1_auto20U_SHIFT(rev)     2
#define ACPHY_forceFront1_auto20U_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_auto20U_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_auto20U_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_auto20U_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_auto20U_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_auto20U_SHIFT(rev))))))))))
#define ACPHY_forceFront1_auto20L_SHIFT(rev)     1
#define ACPHY_forceFront1_auto20L_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_auto20L_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_auto20L_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_auto20L_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_auto20L_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_auto20L_SHIFT(rev))))))))))
#define ACPHY_forceFront1_front40_SHIFT(rev)     0
#define ACPHY_forceFront1_front40_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_forceFront1_front40_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_forceFront1_front40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_forceFront1_front40_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_forceFront1_front40_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront1_front40_SHIFT(rev))))))))))

/* Register ACPHY_Auxphystats1 */
#define ACPHY_Auxphystats1(rev)                    (ACREV_GE(rev,14) ? 0x891 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x891 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x891 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x891 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x891))))))))
#define ACPHY_Auxphystats1_auxgaininfo1_SHIFT(rev) 0
#define ACPHY_Auxphystats1_auxgaininfo1_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x3fff << ACPHY_Auxphystats1_auxgaininfo1_SHIFT(rev)))
#define ACPHY_Auxphystats1_auxgaininfo_SHIFT(rev)  0
#define ACPHY_Auxphystats1_auxgaininfo_MASK(rev)   (ACREV_GE(rev,14) ? (0x3fff << ACPHY_Auxphystats1_auxgaininfo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3fff << ACPHY_Auxphystats1_auxgaininfo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3fff << ACPHY_Auxphystats1_auxgaininfo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3fff << ACPHY_Auxphystats1_auxgaininfo_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PhyStatsGainInfo1 */
#define ACPHY_PhyStatsGainInfo1(rev)                 (ACREV_GE(rev,14) ? 0x892 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x892 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x892 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x892 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x892))))))))
#define ACPHY_PhyStatsGainInfo1_GainInfo1_SHIFT(rev) 0
#define ACPHY_PhyStatsGainInfo1_GainInfo1_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PhyStatsGainInfo1_GainInfo1_SHIFT(rev)))
#define ACPHY_PhyStatsGainInfo1_GainInfo_SHIFT(rev)  0
#define ACPHY_PhyStatsGainInfo1_GainInfo_MASK(rev)   (ACREV_GE(rev,14) ? (0xffff << ACPHY_PhyStatsGainInfo1_GainInfo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PhyStatsGainInfo1_GainInfo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PhyStatsGainInfo1_GainInfo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PhyStatsGainInfo1_GainInfo_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rxfe_fifo_uflow_cnt1 */
#define ACPHY_rxfe_fifo_uflow_cnt1(rev)                  (ACREV_GE(rev,14) ? 0x893 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x893 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x893 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x893 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x893))))))))
#define ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxfe_fifo_uflow_cnt1_uflow_cnt1_SHIFT(rev))))))))))

/* Register ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1 */
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1(rev)                        (ACREV_GE(rev,14) ? 0x894 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x894 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x894 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x894 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x894))))))))
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_MASK(rev) (ACREV_GE(rev,14) ? (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched1_uflow_cnt_per_pkt_latched1_SHIFT(rev))))))))))

/* Register ACPHY_rxfe_fifo_oflow_cnt1 */
#define ACPHY_rxfe_fifo_oflow_cnt1(rev)                  (ACREV_GE(rev,14) ? 0x895 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x895 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x895 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x895 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x895))))))))
#define ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxfe_fifo_oflow_cnt1_oflow_cnt1_SHIFT(rev))))))))))

/* Register ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1 */
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1(rev)                        (ACREV_GE(rev,14) ? 0x896 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x896 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x896 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x896 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x896))))))))
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_MASK(rev) (ACREV_GE(rev,14) ? (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched1_oflow_cnt_per_pkt_latched1_SHIFT(rev))))))))))

/* Register ACPHY_Core2RxIQCompA1 */
#define ACPHY_Core2RxIQCompA1(rev)          (ACREV_GE(rev,14) ? 0x8a0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a0))))))))
#define ACPHY_Core2RxIQCompA1_a1_SHIFT(rev) 0
#define ACPHY_Core2RxIQCompA1_a1_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_Core2RxIQCompA1_a1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_Core2RxIQCompA1_a1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_Core2RxIQCompA1_a1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_Core2RxIQCompA1_a1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core2RxIQCompA1_a1_SHIFT(rev))))))))))

/* Register ACPHY_Core2RxIQCompB1 */
#define ACPHY_Core2RxIQCompB1(rev)          (ACREV_GE(rev,14) ? 0x8a1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a1))))))))
#define ACPHY_Core2RxIQCompB1_b1_SHIFT(rev) 0
#define ACPHY_Core2RxIQCompB1_b1_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_Core2RxIQCompB1_b1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_Core2RxIQCompB1_b1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_Core2RxIQCompB1_b1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_Core2RxIQCompB1_b1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core2RxIQCompB1_b1_SHIFT(rev))))))))))

/* Register ACPHY_Core2BPhyRxIQCompA1 */
#define ACPHY_Core2BPhyRxIQCompA1(rev)         (ACREV_GE(rev,14) ? 0x8a2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a2))))))))
#define ACPHY_Core2BPhyRxIQCompA1_a_SHIFT(rev) 0
#define ACPHY_Core2BPhyRxIQCompA1_a_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_Core2BPhyRxIQCompA1_a_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_Core2BPhyRxIQCompA1_a_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_Core2BPhyRxIQCompA1_a_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_Core2BPhyRxIQCompA1_a_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core2BPhyRxIQCompA1_a_SHIFT(rev))))))))))

/* Register ACPHY_Core2BPhyRxIQCompB1 */
#define ACPHY_Core2BPhyRxIQCompB1(rev)         (ACREV_GE(rev,14) ? 0x8a3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a3))))))))
#define ACPHY_Core2BPhyRxIQCompB1_b_SHIFT(rev) 0
#define ACPHY_Core2BPhyRxIQCompB1_b_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_Core2BPhyRxIQCompB1_b_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_Core2BPhyRxIQCompB1_b_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_Core2BPhyRxIQCompB1_b_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_Core2BPhyRxIQCompB1_b_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core2BPhyRxIQCompB1_b_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c0 */
#define ACPHY_rxfdiqcomp_str1_c0(rev)          (ACREV_GE(rev,14) ? 0x8a4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a4))))))))
#define ACPHY_rxfdiqcomp_str1_c0_c0_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c0_c0_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c0_c0_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c1 */
#define ACPHY_rxfdiqcomp_str1_c1(rev)          (ACREV_GE(rev,14) ? 0x8a5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a5))))))))
#define ACPHY_rxfdiqcomp_str1_c1_c1_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c1_c1_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c1_c1_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c2 */
#define ACPHY_rxfdiqcomp_str1_c2(rev)          (ACREV_GE(rev,14) ? 0x8a6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a6))))))))
#define ACPHY_rxfdiqcomp_str1_c2_c2_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c2_c2_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c2_c2_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c3 */
#define ACPHY_rxfdiqcomp_str1_c3(rev)          (ACREV_GE(rev,14) ? 0x8a7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a7))))))))
#define ACPHY_rxfdiqcomp_str1_c3_c3_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c3_c3_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c3_c3_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c4 */
#define ACPHY_rxfdiqcomp_str1_c4(rev)          (ACREV_GE(rev,14) ? 0x8a8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a8))))))))
#define ACPHY_rxfdiqcomp_str1_c4_c4_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c4_c4_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c4_c4_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c5 */
#define ACPHY_rxfdiqcomp_str1_c5(rev)          (ACREV_GE(rev,14) ? 0x8a9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8a9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8a9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8a9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8a9))))))))
#define ACPHY_rxfdiqcomp_str1_c5_c5_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c5_c5_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c5_c5_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c6 */
#define ACPHY_rxfdiqcomp_str1_c6(rev)          (ACREV_GE(rev,14) ? 0x8aa : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8aa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8aa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8aa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8aa))))))))
#define ACPHY_rxfdiqcomp_str1_c6_c6_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c6_c6_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c6_c6_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c7 */
#define ACPHY_rxfdiqcomp_str1_c7(rev)          (ACREV_GE(rev,14) ? 0x8ab : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ab : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ab : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ab : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ab))))))))
#define ACPHY_rxfdiqcomp_str1_c7_c7_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c7_c7_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c7_c7_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c7_c7_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c7_c7_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c7_c7_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c7_c7_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c8 */
#define ACPHY_rxfdiqcomp_str1_c8(rev)          (ACREV_GE(rev,14) ? 0x8ac : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ac : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ac : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ac : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ac))))))))
#define ACPHY_rxfdiqcomp_str1_c8_c8_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c8_c8_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c8_c8_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c8_c8_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c8_c8_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c8_c8_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c8_c8_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c9 */
#define ACPHY_rxfdiqcomp_str1_c9(rev)          (ACREV_GE(rev,14) ? 0x8ad : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ad : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ad : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ad : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ad))))))))
#define ACPHY_rxfdiqcomp_str1_c9_c9_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c9_c9_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c9_c9_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c9_c9_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c9_c9_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c9_c9_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c9_c9_SHIFT(rev))))))))))

/* Register ACPHY_rxfdiqcomp_str1_c10 */
#define ACPHY_rxfdiqcomp_str1_c10(rev)           (ACREV_GE(rev,14) ? 0x8ae : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ae : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ae : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ae : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ae))))))))
#define ACPHY_rxfdiqcomp_str1_c10_c10_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str1_c10_c10_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c10_c10_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c10_c10_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c10_c10_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_rxfdiqcomp_str1_c10_c10_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str1_c10_c10_SHIFT(rev))))))))))

/* Register ACPHY_IqestIqAccLo1 */
#define ACPHY_IqestIqAccLo1(rev)               (ACREV_GE(rev,14) ? 0x8c0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c0))))))))
#define ACPHY_IqestIqAccLo1_iqAccLo_SHIFT(rev) 0
#define ACPHY_IqestIqAccLo1_iqAccLo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_IqestIqAccLo1_iqAccLo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_IqestIqAccLo1_iqAccLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_IqestIqAccLo1_iqAccLo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_IqestIqAccLo1_iqAccLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestIqAccLo1_iqAccLo_SHIFT(rev))))))))))

/* Register ACPHY_IqestIqAccHi1 */
#define ACPHY_IqestIqAccHi1(rev)               (ACREV_GE(rev,14) ? 0x8c1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c1))))))))
#define ACPHY_IqestIqAccHi1_iqAccHi_SHIFT(rev) 0
#define ACPHY_IqestIqAccHi1_iqAccHi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_IqestIqAccHi1_iqAccHi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_IqestIqAccHi1_iqAccHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_IqestIqAccHi1_iqAccHi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_IqestIqAccHi1_iqAccHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestIqAccHi1_iqAccHi_SHIFT(rev))))))))))

/* Register ACPHY_IqestipwrAccLo1 */
#define ACPHY_IqestipwrAccLo1(rev)                 (ACREV_GE(rev,14) ? 0x8c2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c2))))))))
#define ACPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestipwrAccLo1_ipwrAccLo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT(rev))))))))))

/* Register ACPHY_IqestipwrAccHi1 */
#define ACPHY_IqestipwrAccHi1(rev)                 (ACREV_GE(rev,14) ? 0x8c3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c3))))))))
#define ACPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestipwrAccHi1_ipwrAccHi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT(rev))))))))))

/* Register ACPHY_IqestqpwrAccLo1 */
#define ACPHY_IqestqpwrAccLo1(rev)                 (ACREV_GE(rev,14) ? 0x8c4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c4))))))))
#define ACPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccLo1_qpwrAccLo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT(rev))))))))))

/* Register ACPHY_IqestqpwrAccHi1 */
#define ACPHY_IqestqpwrAccHi1(rev)                 (ACREV_GE(rev,14) ? 0x8c5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8c5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8c5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8c5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8c5))))))))
#define ACPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccHi1_qpwrAccHi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT(rev))))))))))

/* Register ACPHY_Core1DesiredPower */
#define ACPHY_Core1DesiredPower(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d0 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d0)))))))
#define ACPHY_Core1DesiredPower_normDesiredPower_SHIFT(rev) 0
#define ACPHY_Core1DesiredPower_normDesiredPower_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core1DesiredPower_normDesiredPower_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core1DesiredPower_normDesiredPower_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Core1DesiredPower_normDesiredPower_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core1DesiredPower_normDesiredPower_SHIFT(rev)))))))))

/* Register ACPHY_Core1cckDesiredPower */
#define ACPHY_Core1cckDesiredPower(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d1 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d1)))))))
#define ACPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT(rev) 0
#define ACPHY_Core1cckDesiredPower_ccknormDesiredPower_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT(rev)))))))))

/* Register ACPHY_Core1barelyClipBackoff */
#define ACPHY_Core1barelyClipBackoff(rev)                           (ACREV_GE(rev,14) ? 0x8d2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d2))))))))
#define ACPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core1barelyClipBackoff_barelyclipThreshold_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT(rev))))))))))

/* Register ACPHY_Core1cckbarelyClipBackoff */
#define ACPHY_Core1cckbarelyClipBackoff(rev)                              (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d3 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d3)))))))
#define ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev)))))))))

/* Register ACPHY_Core1computeGainInfo */
#define ACPHY_Core1computeGainInfo(rev)                                  (ACREV_GE(rev,14) ? 0x8d4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d4))))))))
#define ACPHY_Core1computeGainInfo_disableClip1detect_SHIFT(rev)         14
#define ACPHY_Core1computeGainInfo_disableClip1detect_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1computeGainInfo_disableClip1detect_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1computeGainInfo_disableClip1detect_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1computeGainInfo_disableClip1detect_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1computeGainInfo_disableClip1detect_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1computeGainInfo_disableClip1detect_SHIFT(rev))))))))))
#define ACPHY_Core1computeGainInfo_disableClip2detect_SHIFT(rev)         13
#define ACPHY_Core1computeGainInfo_disableClip2detect_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1computeGainInfo_disableClip2detect_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1computeGainInfo_disableClip2detect_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1computeGainInfo_disableClip2detect_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1computeGainInfo_disableClip2detect_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1computeGainInfo_disableClip2detect_SHIFT(rev))))))))))
#define ACPHY_Core1computeGainInfo_gainStepValue_SHIFT(rev)              10
#define ACPHY_Core1computeGainInfo_gainStepValue_MASK(rev)               (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1computeGainInfo_gainStepValue_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1computeGainInfo_gainStepValue_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1computeGainInfo_gainStepValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1computeGainInfo_gainStepValue_SHIFT(rev)))))))))
#define ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_MASK(rev)  (ACREV_GE(rev,14) ? (0x1f << ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev))))))))))
#define ACPHY_Core1computeGainInfo_gainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core1computeGainInfo_gainBackoffValue_MASK(rev)            (ACREV_GE(rev,14) ? (0x1f << ACPHY_Core1computeGainInfo_gainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_Core1computeGainInfo_gainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_Core1computeGainInfo_gainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_Core1computeGainInfo_gainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_Core1computeGainInfo_gainBackoffValue_SHIFT(rev))))))))))

/* Register ACPHY_Core1cckcomputeGainInfo */
#define ACPHY_Core1cckcomputeGainInfo(rev)                                     (ACREV_GE(rev,14) ? 0x8d5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d5))))))))
#define ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1f << ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev)))))))))
#define ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_MASK(rev)            (ACREV_GE(rev,14) ? (0x1f << ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev))))))))))

/* Register ACPHY_Core1MinMaxGain */
#define ACPHY_Core1MinMaxGain(rev)                    (ACREV_GE(rev,14) ? 0x8d6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d6))))))))
#define ACPHY_Core1MinMaxGain_maxGainValue_SHIFT(rev) 8
#define ACPHY_Core1MinMaxGain_maxGainValue_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1MinMaxGain_maxGainValue_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1MinMaxGain_maxGainValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1MinMaxGain_maxGainValue_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1MinMaxGain_maxGainValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1MinMaxGain_maxGainValue_SHIFT(rev))))))))))
#define ACPHY_Core1MinMaxGain_minGainValue_SHIFT(rev) 0
#define ACPHY_Core1MinMaxGain_minGainValue_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1MinMaxGain_minGainValue_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1MinMaxGain_minGainValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1MinMaxGain_minGainValue_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1MinMaxGain_minGainValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1MinMaxGain_minGainValue_SHIFT(rev))))))))))

/* Register ACPHY_Core1cckMinMaxGain */
#define ACPHY_Core1cckMinMaxGain(rev)                       (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8d7 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d7)))))))
#define ACPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT(rev) 8
#define ACPHY_Core1cckMinMaxGain_cckmaxGainValue_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT(rev)))))))))
#define ACPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT(rev) 0
#define ACPHY_Core1cckMinMaxGain_cckminGainValue_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT(rev)))))))))

/* Register ACPHY_Core1edThreshold */
#define ACPHY_Core1edThreshold(rev)                   (ACREV_GE(rev,14) ? 0x8d8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d8))))))))
#define ACPHY_Core1edThreshold_edThreshold_SHIFT(rev) 0
#define ACPHY_Core1edThreshold_edThreshold_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core1edThreshold_edThreshold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Core1edThreshold_edThreshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core1edThreshold_edThreshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Core1edThreshold_edThreshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core1edThreshold_edThreshold_SHIFT(rev))))))))))

/* Register ACPHY_Core1smallsigThreshold */
#define ACPHY_Core1smallsigThreshold(rev)                         (ACREV_GE(rev,14) ? 0x8d9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8d9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8d9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8d9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8d9))))))))
#define ACPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT(rev) 0
#define ACPHY_Core1smallsigThreshold_smallsigThreshold_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT(rev))))))))))

/* Register ACPHY_Core1Clip1Threshold */
#define ACPHY_Core1Clip1Threshold(rev)                      (ACREV_GE(rev,14) ? 0x8da : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8da : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8da : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8da : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8da))))))))
#define ACPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT(rev) 0
#define ACPHY_Core1Clip1Threshold_Clip1Threshold_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT(rev))))))))))

/* Register ACPHY_Core1Clip2Threshold */
#define ACPHY_Core1Clip2Threshold(rev)                      (ACREV_GE(rev,14) ? 0x8db : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8db : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8db : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8db : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8db))))))))
#define ACPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT(rev) 0
#define ACPHY_Core1Clip2Threshold_Clip2Threshold_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT(rev))))))))))

/* Register ACPHY_Core1InitGainCodeA */
#define ACPHY_Core1InitGainCodeA(rev)                          (ACREV_GE(rev,14) ? 0x8dc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8dc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8dc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8dc : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8dc))))))))
#define ACPHY_Core1InitGainCodeA_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1InitGainCodeA_initmixergainIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_Core1InitGainCodeA_initmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Core1InitGainCodeA_initmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Core1InitGainCodeA_initmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Core1InitGainCodeA_initmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core1InitGainCodeA_initmixergainIndex_SHIFT(rev))))))))))
#define ACPHY_Core1InitGainCodeA_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core1InitGainCodeA_initlna2Index_MASK(rev)       (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1InitGainCodeA_initlna2Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1InitGainCodeA_initlna2Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1InitGainCodeA_initlna2Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1InitGainCodeA_initlna2Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1InitGainCodeA_initlna2Index_SHIFT(rev))))))))))
#define ACPHY_Core1InitGainCodeA_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core1InitGainCodeA_initLnaIndex_MASK(rev)        (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1InitGainCodeA_initLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1InitGainCodeA_initLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1InitGainCodeA_initLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1InitGainCodeA_initLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1InitGainCodeA_initLnaIndex_SHIFT(rev))))))))))
#define ACPHY_Core1InitGainCodeA_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core1InitGainCodeA_initExtLnaIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1InitGainCodeA_initExtLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1InitGainCodeA_initExtLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1InitGainCodeA_initExtLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1InitGainCodeA_initExtLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1InitGainCodeA_initExtLnaIndex_SHIFT(rev))))))))))

/* Register ACPHY_Core1InitGainCodeB */
#define ACPHY_Core1InitGainCodeB(rev)                        (ACREV_GE(rev,14) ? 0x8dd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8dd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8dd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8dd : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8dd))))))))
#define ACPHY_Core1InitGainCodeB_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1InitGainCodeB_initvgagainIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_Core1InitGainCodeB_initvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Core1InitGainCodeB_initvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Core1InitGainCodeB_initvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Core1InitGainCodeB_initvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core1InitGainCodeB_initvgagainIndex_SHIFT(rev))))))))))
#define ACPHY_Core1InitGainCodeB_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1InitGainCodeB_InitBiQ1Index_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ1Index_SHIFT(rev))))))))))
#define ACPHY_Core1InitGainCodeB_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1InitGainCodeB_InitBiQ0Index_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1InitGainCodeB_InitBiQ0Index_SHIFT(rev))))))))))
#define ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)  3
#define ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrTxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)  2
#define ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1InitGainCodeB_InitHiTrRxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1InitGainCodeB_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core1InitGainCodeB_InitHiLna1Byp_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1InitGainCodeB_InitHiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1InitGainCodeB_InitHiLna1Byp_SHIFT(rev))))))))))

/* Register ACPHY_Core1clipHiGainCodeA */
#define ACPHY_Core1clipHiGainCodeA(rev)                             (ACREV_GE(rev,14) ? 0x8de : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8de : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8de : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8de : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8de))))))))
#define ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core1clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_MASK(rev)       (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hilna2Index_SHIFT(rev))))))))))
#define ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_MASK(rev)        (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev))))))))))

/* Register ACPHY_Core1clipHiGainCodeB */
#define ACPHY_Core1clipHiGainCodeB(rev)                           (ACREV_GE(rev,14) ? 0x8df : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8df : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8df : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8df : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8df))))))))
#define ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core1clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev))))))))))
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev))))))))))
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core1clipHiGainCodeB_clip1HiLna1Byp_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev))))))))))

/* Register ACPHY_Core1clipmdGainCodeA */
#define ACPHY_Core1clipmdGainCodeA(rev)                              (ACREV_GE(rev,14) ? 0x8e0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e0))))))))
#define ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)  7
#define ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_MASK(rev)   (ACREV_GE(rev,14) ? (0xf << ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)       4
#define ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_MASK(rev)        (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev))))))))))
#define ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)        1
#define ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_MASK(rev)         (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)     0
#define ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev) 7
#define ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndexF_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core1clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core1clipmdGainCodeB */
#define ACPHY_Core1clipmdGainCodeB(rev)                           (ACREV_GE(rev,14) ? 0x8e1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e1))))))))
#define ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core1clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev))))))))))
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev))))))))))
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core1clipmdGainCodeB_clip1mdLna1Byp_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev))))))))))

/* Register ACPHY_Core1cliploGainCodeA */
#define ACPHY_Core1cliploGainCodeA(rev)                             (ACREV_GE(rev,14) ? 0x8e2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e2))))))))
#define ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core1cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev))))))))))
#define ACPHY_Core1cliploGainCodeA_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core1cliploGainCodeA_clip1lolna2Index_MASK(rev)       (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1cliploGainCodeA_clip1lolna2Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1cliploGainCodeA_clip1lolna2Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1cliploGainCodeA_clip1lolna2Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1cliploGainCodeA_clip1lolna2Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1cliploGainCodeA_clip1lolna2Index_SHIFT(rev))))))))))
#define ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_MASK(rev)        (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1cliploGainCodeA_clip1loLnaIndex_SHIFT(rev))))))))))
#define ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev))))))))))

/* Register ACPHY_Core1cliploGainCodeB */
#define ACPHY_Core1cliploGainCodeB(rev)                           (ACREV_GE(rev,14) ? 0x8e3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e3))))))))
#define ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core1cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev))))))))))
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev))))))))))
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev))))))))))
#define ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core1cliploGainCodeB_clip1loLna1Byp_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1cliploGainCodeB_clip1loLna1Byp_SHIFT(rev))))))))))

/* Register ACPHY_Core1clip2GainCodeA */
#define ACPHY_Core1clip2GainCodeA(rev)                           (ACREV_GE(rev,14) ? 0x8e4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e4))))))))
#define ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core1clip2GainCodeA_clip2mixergainIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clip2GainCodeA_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core1clip2GainCodeA_clip2lna2Index_MASK(rev)       (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clip2GainCodeA_clip2lna2Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clip2GainCodeA_clip2lna2Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clip2GainCodeA_clip2lna2Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clip2GainCodeA_clip2lna2Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clip2GainCodeA_clip2lna2Index_SHIFT(rev))))))))))
#define ACPHY_Core1clip2GainCodeA_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core1clip2GainCodeA_clip2LnaIndex_MASK(rev)        (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clip2GainCodeA_clip2LnaIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clip2GainCodeA_clip2LnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clip2GainCodeA_clip2LnaIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clip2GainCodeA_clip2LnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clip2GainCodeA_clip2LnaIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev))))))))))

/* Register ACPHY_Core1clip2GainCodeB */
#define ACPHY_Core1clip2GainCodeB(rev)                         (ACREV_GE(rev,14) ? 0x8e5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e5))))))))
#define ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core1clip2GainCodeB_clip2vgagainIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ1Index_SHIFT(rev))))))))))
#define ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1clip2GainCodeB_clip2BiQ0Index_SHIFT(rev))))))))))
#define ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)    3
#define ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRTxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)    2
#define ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clip2GainCodeB_clip2TRRxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core1clip2GainCodeB_clip2Lna1Byp_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1clip2GainCodeB_clip2Lna1Byp_SHIFT(rev))))))))))

/* Register ACPHY_Core1_BiQuad_MaxGain */
#define ACPHY_Core1_BiQuad_MaxGain(rev)                         (ACREV_GE(rev,14) ? 0x8e6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e6))))))))
#define ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)    0
#define ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_MASK(rev)     (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev))))))))))
#define ACPHY_Core1_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev) 8
#define ACPHY_Core1_BiQuad_MaxGain_adcExtraBackOffdb_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core1_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core1_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Core1lpfQ */
#define ACPHY_Core1lpfQ(rev)               (ACREV_GE(rev,14) ? 0x8e7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e7))))))))
#define ACPHY_Core1lpfQ_lpfqOvr_SHIFT(rev) 0
#define ACPHY_Core1lpfQ_lpfqOvr_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_Core1lpfQ_lpfqOvr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_Core1lpfQ_lpfqOvr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_Core1lpfQ_lpfqOvr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_Core1lpfQ_lpfqOvr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1ff << ACPHY_Core1lpfQ_lpfqOvr_SHIFT(rev))))))))))

/* Register ACPHY_Core1HpFBw */
#define ACPHY_Core1HpFBw(rev)                       (ACREV_GE(rev,14) ? 0x8e8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e8))))))))
#define ACPHY_Core1HpFBw_hpfbWval_SHIFT(rev)        0
#define ACPHY_Core1HpFBw_hpfbWval_MASK(rev)         (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1HpFBw_hpfbWval_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1HpFBw_hpfbWval_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1HpFBw_hpfbWval_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1HpFBw_hpfbWval_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1HpFBw_hpfbWval_SHIFT(rev))))))))))
#define ACPHY_Core1HpFBw_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core1HpFBw_maxAnalogGaindb_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core1HpFBw_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1HpFBw_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core1HpFBw_maxAnalogGaindb_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Core1_TargetVar_log2 */
#define ACPHY_Core1_TargetVar_log2(rev)                      (ACREV_GE(rev,14) ? 0x8e9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8e9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8e9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8e9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8e9))))))))
#define ACPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core1_TargetVar_log2_targetVar_log2_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT(rev))))))))))

/* Register ACPHY_Core1_BPHY_TargetVar_log2 */
#define ACPHY_Core1_BPHY_TargetVar_log2(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8ea : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ea : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ea : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ea)))))))
#define ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev)))))))))

/* Register ACPHY_Core1PreClip1Threshold */
#define ACPHY_Core1PreClip1Threshold(rev)                         (ACREV_GE(rev,14) ? 0x8eb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8eb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8eb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8eb : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8eb))))))))
#define ACPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT(rev) 0
#define ACPHY_Core1PreClip1Threshold_PreClip1Threshold_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT(rev))))))))))

/* Register ACPHY_Core1PreClip2Threshold */
#define ACPHY_Core1PreClip2Threshold(rev)                         (ACREV_GE(rev,14) ? 0x8ec : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ec : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ec : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ec : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ec))))))))
#define ACPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT(rev) 0
#define ACPHY_Core1PreClip2Threshold_PreClip2Threshold_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT(rev))))))))))

/* Register ACPHY_Core1Adcclip */
#define ACPHY_Core1Adcclip(rev)                       (ACREV_GE(rev,14) ? 0x8ed : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ed : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ed : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ed : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ed))))))))
#define ACPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core1Adcclip_adc_clip_cnt_th_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT(rev))))))))))

/* Register ACPHY_Core1RssiClipMuxSel */
#define ACPHY_Core1RssiClipMuxSel(rev)                             (ACREV_GE(rev,14) ? 0x8ee : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ee : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ee : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ee : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ee))))))))
#define ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)   0
#define ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_MASK(rev)    (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev))))))))))
#define ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)   2
#define ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_MASK(rev)    (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev))))))))))
#define ACPHY_Core1RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)   4
#define ACPHY_Core1RssiClipMuxSel_fastAgcW3ClipMuxSel_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core1RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core1RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev) 5
#define ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMix1stEn_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core1RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Core1FastAgcClipCntTh */
#define ACPHY_Core1FastAgcClipCntTh(rev)                          (ACREV_GE(rev,14) ? 0x8ef : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8ef : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8ef : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8ef : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8ef))))))))
#define ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev))))))))))
#define ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev))))))))))

/* Register ACPHY_Core1SsAgcW1ClipCntTh */
#define ACPHY_Core1SsAgcW1ClipCntTh(rev)                          (ACREV_GE(rev,14) ? 0x8f0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f0))))))))
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev))))))))))
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev))))))))))

/* Register ACPHY_Core1SsAgcW2ClipCntTh */
#define ACPHY_Core1SsAgcW2ClipCntTh(rev)                          (ACREV_GE(rev,14) ? 0x8f1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f1))))))))
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev))))))))))
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev))))))))))

/* Register ACPHY_Core1SsAgcNbClipCntTh1 */
#define ACPHY_Core1SsAgcNbClipCntTh1(rev)                          (ACREV_GE(rev,14) ? 0x8f2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f2))))))))
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev))))))))))
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev))))))))))

/* Register ACPHY_Core1SsAgcNbClipCntTh2 */
#define ACPHY_Core1SsAgcNbClipCntTh2(rev)                          (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f3 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f3)))))))
#define ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev)))))))))

/* Register ACPHY_Core1ssClipGainTR */
#define ACPHY_Core1ssClipGainTR(rev)                           (ACREV_GE(rev,14) ? 0x8f4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f4))))))))
#define ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev) 0
#define ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev))))))))))
#define ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev) 1
#define ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev))))))))))

/* Register ACPHY_ed_crsAssertThresh1 */
#define ACPHY_ed_crsAssertThresh1(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f5 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f5)))))))
#define ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT(rev)))))))))

/* Register ACPHY_ed_crsDeassertThresh1 */
#define ACPHY_ed_crsDeassertThresh1(rev)                             (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x8f6 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f6)))))))
#define ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT(rev) 0
#define ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT(rev)))))))))

/* Register ACPHY_RxStatPwrOffset1 */
#define ACPHY_RxStatPwrOffset1(rev)                             (ACREV_GE(rev,14) ? 0x8f7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f7))))))))
#define ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_SHIFT(rev) 0
#define ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RxStatPwrOffset1_rx_status_pwr_offset1_SHIFT(rev))))))))))
#define ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_SHIFT(rev) 8
#define ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RxStatPwrOffset1_use_gainVar_for_rssi1_SHIFT(rev))))))))))
#define ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_SHIFT(rev)   9
#define ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_MASK(rev)    (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RxStatPwrOffset1_en_clip_detect_adc1_SHIFT(rev)))))))))

/* Register ACPHY_Core1_TRLossValue */
#define ACPHY_Core1_TRLossValue(rev)                      (ACREV_GE(rev,14) ? 0x8f9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8f9))))))))
#define ACPHY_Core1_TRLossValue_freqGainRLoss1_SHIFT(rev) 0
#define ACPHY_Core1_TRLossValue_freqGainRLoss1_MASK(rev)  (ACREV_GE(rev,14) ? (0x7f << ACPHY_Core1_TRLossValue_freqGainRLoss1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_Core1_TRLossValue_freqGainRLoss1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7f << ACPHY_Core1_TRLossValue_freqGainRLoss1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7f << ACPHY_Core1_TRLossValue_freqGainRLoss1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_Core1_TRLossValue_freqGainRLoss1_SHIFT(rev))))))))))
#define ACPHY_Core1_TRLossValue_freqGainTLoss1_SHIFT(rev) 8
#define ACPHY_Core1_TRLossValue_freqGainTLoss1_MASK(rev)  (ACREV_GE(rev,14) ? (0x7f << ACPHY_Core1_TRLossValue_freqGainTLoss1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_Core1_TRLossValue_freqGainTLoss1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7f << ACPHY_Core1_TRLossValue_freqGainTLoss1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7f << ACPHY_Core1_TRLossValue_freqGainTLoss1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_Core1_TRLossValue_freqGainTLoss1_SHIFT(rev))))))))))

/* Register ACPHY_Core1_lna1BypVals */
#define ACPHY_Core1_lna1BypVals(rev)                      (ACREV_GE(rev,14) ? 0x8fa : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8fa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8fa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8fa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8fa))))))))
#define ACPHY_Core1_lna1BypVals_lna1BypEn1_SHIFT(rev)     0
#define ACPHY_Core1_lna1BypVals_lna1BypEn1_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1_lna1BypVals_lna1BypEn1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1_lna1BypVals_lna1BypEn1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1_lna1BypVals_lna1BypEn1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1_lna1BypVals_lna1BypEn1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1_lna1BypVals_lna1BypEn1_SHIFT(rev))))))))))
#define ACPHY_Core1_lna1BypVals_lna1BypIndex1_SHIFT(rev)  1
#define ACPHY_Core1_lna1BypVals_lna1BypIndex1_MASK(rev)   (ACREV_GE(rev,14) ? (0x7 << ACPHY_Core1_lna1BypVals_lna1BypIndex1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_Core1_lna1BypVals_lna1BypIndex1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_Core1_lna1BypVals_lna1BypIndex1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_Core1_lna1BypVals_lna1BypIndex1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core1_lna1BypVals_lna1BypIndex1_SHIFT(rev))))))))))
#define ACPHY_Core1_lna1BypVals_lna1BypGain1_SHIFT(rev)   4
#define ACPHY_Core1_lna1BypVals_lna1BypGain1_MASK(rev)    (ACREV_GE(rev,14) ? (0xff << ACPHY_Core1_lna1BypVals_lna1BypGain1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1_lna1BypVals_lna1BypGain1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_Core1_lna1BypVals_lna1BypGain1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_Core1_lna1BypVals_lna1BypGain1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core1_lna1BypVals_lna1BypGain1_SHIFT(rev))))))))))
#define ACPHY_Core1_lna1BypVals_tiny_tia_mode1_SHIFT(rev) 12
#define ACPHY_Core1_lna1BypVals_tiny_tia_mode1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core1_lna1BypVals_tiny_tia_mode1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1_lna1BypVals_tiny_tia_mode1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core1_lna1BypVals_tiny_tia_mode1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Core1_HTPktGainELNAIndex */
#define ACPHY_Core1_HTPktGainELNAIndex(rev)                                    (ACREV_GE(rev,14) ? 0x8fd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8fd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8fd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8fd : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x8fb))))))))
#define ACPHY_Core1_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain1_SHIFT(rev) 0
#define ACPHY_Core1_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain1_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core1_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain1_SHIFT(rev))))))))))
#define ACPHY_Core1_HTPktGainELNAIndex_min_gain_for_extlna_en1_SHIFT(rev)      1
#define ACPHY_Core1_HTPktGainELNAIndex_min_gain_for_extlna_en1_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_Core1_HTPktGainELNAIndex_min_gain_for_extlna_en1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Core1_HTPktGainELNAIndex_min_gain_for_extlna_en1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_Core1_HTPktGainELNAIndex_min_gain_for_extlna_en1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_Core1_HTPktGainELNAIndex_min_gain_for_extlna_en1_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_crsminpoweroffset1 */
#define ACPHY_crsminpoweroffset1(rev)                          (ACREV_GE(rev,14) ? 0x910 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x910 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x910 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x910 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x910))))))))
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetu_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetu_SHIFT(rev))))))))))
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsminpoweroffset1_crsminpowerOffsetl_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsminpoweroffset1_crsminpowerOffsetl_SHIFT(rev))))))))))

/* Register ACPHY_crsminpoweroffsetSub11 */
#define ACPHY_crsminpoweroffsetSub11(rev)                              (ACREV_GE(rev,14) ? 0x911 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x911 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x911 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x911 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x911))))))))
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetuSub1_SHIFT(rev))))))))))
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsminpoweroffsetSub11_crsminpowerOffsetlSub1_SHIFT(rev))))))))))

/* Register ACPHY_crsmfminpoweroffset1 */
#define ACPHY_crsmfminpoweroffset1(rev)                            (ACREV_GE(rev,14) ? 0x912 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x912 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x912 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x912 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x912))))))))
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetu_SHIFT(rev))))))))))
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsmfminpoweroffset1_crsmfminpowerOffsetl_SHIFT(rev))))))))))

/* Register ACPHY_crsmfminpoweroffsetSub11 */
#define ACPHY_crsmfminpoweroffsetSub11(rev)                                (ACREV_GE(rev,14) ? 0x913 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x913 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x913 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x913 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x913))))))))
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetuSub1_SHIFT(rev))))))))))
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsmfminpoweroffsetSub11_crsmfminpowerOffsetlSub1_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlOverrideTxPus1 */
#define ACPHY_RfctrlOverrideTxPus1(rev)                           (ACREV_GE(rev,14) ? 0x920 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x920 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x920 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x920 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x920))))))))
#define ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideTxPus1_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideTxPus1_pa_pwrup_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus1_txrf_bias_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus1_pa_bias_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideTxPus1_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlOverrideTxPus1_lpf_pu_MASK(rev)               (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq1_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus1_lpf_bq2_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideTxPus1_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlOverrideTxPus1_logen_pwrup_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideTxPus1_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlOverrideTxPus1_logen_reset_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideTxPus1_bg_pulse_SHIFT(rev)            9
#define ACPHY_RfctrlOverrideTxPus1_bg_pulse_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus1_bg_pulse_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideTxPus1_logen_mimodes_pwrup_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideTxPus1_logen_mimodes_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_mimodes_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlOverrideTxPus1_logen_mimosrc_pwrup_SHIFT(rev) 11
#define ACPHY_RfctrlOverrideTxPus1_logen_mimosrc_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen_mimosrc_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlOverrideTxPus1_logen5g_lob_pwrup_SHIFT(rev)   10
#define ACPHY_RfctrlOverrideTxPus1_logen5g_lob_pwrup_MASK(rev)    (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen5g_lob_pwrup_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideTxPus1_logen5g_lob_pwrup_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_RfctrlOverrideRxPus1 */
#define ACPHY_RfctrlOverrideRxPus1(rev)                              (ACREV_GE(rev,14) ? 0x921 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x921 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x921 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x921 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x921))))))))
#define ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_fast_nap_bias_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_bias_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_SHIFT(rev)         2
#define ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_logen_rx_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_5G_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_MASK(rev)               (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_pu_dc_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_tia_DC_loop_PU_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_MASK(rev)            (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1a_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_MASK(rev)            (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_rssi_wb1g_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_nrssi_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_SHIFT(rev)       14
#define ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_lpf_wrssi3_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus1_rxrf_bias_reset_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlOverrideGains1 */
#define ACPHY_RfctrlOverrideGains1(rev)                      (ACREV_GE(rev,14) ? 0x922 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x922 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x922 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x922 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x922))))))))
#define ACPHY_RfctrlOverrideGains1_txgain_SHIFT(rev)         0
#define ACPHY_RfctrlOverrideGains1_txgain_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideGains1_txgain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideGains1_txgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideGains1_txgain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideGains1_txgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideGains1_txgain_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideGains1_rxgain_SHIFT(rev)         1
#define ACPHY_RfctrlOverrideGains1_rxgain_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideGains1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideGains1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideGains1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideGains1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideGains1_rxgain_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq1_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideGains1_lpf_bq2_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideGains1_rf2g_mix1st_en_SHIFT(rev) 4
#define ACPHY_RfctrlOverrideGains1_rf2g_mix1st_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideGains1_rf2g_mix1st_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlOverrideGains1_tia_high_gain_SHIFT(rev)  5
#define ACPHY_RfctrlOverrideGains1_tia_high_gain_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideGains1_tia_high_gain_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RfctrlOverrideLpfCT1 */
#define ACPHY_RfctrlOverrideLpfCT1(rev)                            (ACREV_GE(rev,14) ? 0x923 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x923 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x923 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x923 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x923))))))))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_SHIFT(rev)           0
#define ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_MASK(rev)            (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_q_biq2_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bw_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_tia_HPC_SHIFT(rev)              2
#define ACPHY_RfctrlOverrideLpfCT1_tia_HPC_MASK(rev)               (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_HPC_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_SHIFT(rev)           3
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_MASK(rev)            (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq1_bw_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_SHIFT(rev)           4
#define ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_MASK(rev)            (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_bq2_bw_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_dc_bypass_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_SHIFT(rev)   6
#define ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_tia_DC_loop_bypass_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_fixed_cap_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_SHIFT(rev)       8
#define ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_afe_DACbuf_Cap_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_MASK(rev)            (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_g_mult_rc_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_SHIFT(rev)            11
#define ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT1_lpf_rc_bw_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlOverrideLpfSwtch1 */
#define ACPHY_RfctrlOverrideLpfSwtch1(rev)                        (ACREV_GE(rev,14) ? 0x924 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x924 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x924 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x924 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x924))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)   0
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev) 1
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)   4
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)    5
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)   7
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)   9
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_SHIFT(rev)      10
#define ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch1_lpf_dc_hold_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlOverrideAfeCfg1 */
#define ACPHY_RfctrlOverrideAfeCfg1(rev)                              (ACREV_GE(rev,14) ? 0x925 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x925 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x925 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x925 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x925))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_SHIFT(rev)        0
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_SHIFT(rev)        1
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_SHIFT(rev)        2
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_rx_div4_en_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_rst_clk_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_SHIFT(rev)         5
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_mode_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flashhspd_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_ctrl_flash17lvl_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_SHIFT(rev)     8
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_adc_bias_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_SHIFT(rev)     9
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_clamp_en_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_reset_ov_det_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_SHIFT(rev)   11
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqadc_flash_only_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pd_partial_SHIFT(rev)   12
#define ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pd_partial_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg1_afe_iqdac_pd_partial_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlOverrideLowPwrCfg1 */
#define ACPHY_RfctrlOverrideLowPwrCfg1(rev)                           (ACREV_GE(rev,14) ? 0x926 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x926 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x926 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x926 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x926))))))))
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_5G_low_ct_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna1_low_ct_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_lna2_gm_size_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_SHIFT(rev)  3
#define ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLowPwrCfg1_rxrf_rxmix_gm_size_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlOverrideAuxTssi1 */
#define ACPHY_RfctrlOverrideAuxTssi1(rev)                           (ACREV_GE(rev,14) ? 0x927 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x927 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x927 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x927 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x927))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_aux_en_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi1_amux_sel_port_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_SHIFT(rev)             2
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_range_SHIFT(rev)          3
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_range_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_range_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tssi_sel_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_auxpga_sel_vmid_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_comp_swap_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_SHIFT(rev)      8
#define ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tempsense_swap_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi1_tx_vlin_ovr_SHIFT(rev))))))))))
#define ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_auxpga_cc_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_auxpga_cc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi1_afe_iqadc_auxpga_cc_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RfctrlCoreTxPus1 */
#define ACPHY_RfctrlCoreTxPus1(rev)                           (ACREV_GE(rev,14) ? 0x928 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x928 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x928 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x928 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x928))))))))
#define ACPHY_RfctrlCoreTxPus1_txrf_pwrup_SHIFT(rev)          0
#define ACPHY_RfctrlCoreTxPus1_txrf_pwrup_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_pa_pwrup_SHIFT(rev)            1
#define ACPHY_RfctrlCoreTxPus1_pa_pwrup_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_pa_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_SHIFT(rev)     2
#define ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_txrf_bias_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_pa_bias_reset_SHIFT(rev)       3
#define ACPHY_RfctrlCoreTxPus1_pa_bias_reset_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_pa_bias_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_lpf_pu_SHIFT(rev)              4
#define ACPHY_RfctrlCoreTxPus1_lpf_pu_MASK(rev)               (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_SHIFT(rev)          5
#define ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq1_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_SHIFT(rev)          6
#define ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_lpf_bq2_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_logen_pwrup_SHIFT(rev)         7
#define ACPHY_RfctrlCoreTxPus1_logen_pwrup_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_logen_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_logen_reset_SHIFT(rev)         8
#define ACPHY_RfctrlCoreTxPus1_logen_reset_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_logen_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_SHIFT(rev)     10
#define ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_rxrf_bias_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_SHIFT(rev)    11
#define ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_MASK(rev)     (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreTxPus1_lpf_wrssi3_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_bg_pulse_SHIFT(rev)            14
#define ACPHY_RfctrlCoreTxPus1_bg_pulse_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreTxPus1_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus1_bg_pulse_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTxPus1_logen_mimosrc_pwrup_SHIFT(rev) 9
#define ACPHY_RfctrlCoreTxPus1_logen_mimosrc_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen_mimosrc_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlCoreTxPus1_logen_mimodes_pwrup_SHIFT(rev) 15
#define ACPHY_RfctrlCoreTxPus1_logen_mimodes_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen_mimodes_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlCoreTxPus1_logen5g_lob_pwrup_SHIFT(rev)   15
#define ACPHY_RfctrlCoreTxPus1_logen5g_lob_pwrup_MASK(rev)    (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen5g_lob_pwrup_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreTxPus1_logen5g_lob_pwrup_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_RfctrlCoreRxPus1 */
#define ACPHY_RfctrlCoreRxPus1(rev)                              (ACREV_GE(rev,14) ? 0x929 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x929 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x929 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x929 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x929))))))))
#define ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_fast_nap_bias_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_SHIFT(rev)         1
#define ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_SHIFT(rev)    2
#define ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_logen_rx_bias_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_5G_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna1_5G_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_MASK(rev)               (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_lpf_pu_dc_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_tia_DC_loop_PU_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_MASK(rev)            (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1a_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_MASK(rev)            (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_rssi_wb1g_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus1_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_MASK(rev)         (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreRxPus1_lpf_nrssi_pwrup_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreRXGAIN11 */
#define ACPHY_RfctrlCoreRXGAIN11(rev)                      (ACREV_GE(rev,14) ? 0x930 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x930 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x930 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x930 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x930))))))))
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_SHIFT(rev) 0
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_MASK(rev)  (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna1_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_MASK(rev)  (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreRXGAIN11_rxrf_lna2_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_SHIFT(rev)  6
#define ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_MASK(rev)   (ACREV_GE(rev,14) ? (0xf << ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_RfctrlCoreRXGAIN11_rxrf_tia_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_SHIFT(rev)    10
#define ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_MASK(rev)     (ACREV_GE(rev,14) ? (0xf << ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_RfctrlCoreRXGAIN11_rxgain_dvga_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRXGAIN11_lna1_bypass_SHIFT(rev)    14
#define ACPHY_RfctrlCoreRXGAIN11_lna1_bypass_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRXGAIN11_lna1_bypass_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRXGAIN11_lna1_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRXGAIN11_lna1_bypass_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRXGAIN11_lna1_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRXGAIN11_lna1_bypass_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreRXGAIN21 */
#define ACPHY_RfctrlCoreRXGAIN21(rev)                         (ACREV_GE(rev,14) ? 0x931 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x931 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x931 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x931 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x931))))))))
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_SHIFT(rev)    0
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_MASK(rev)     (ACREV_GE(rev,14) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna1_Rout_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_SHIFT(rev)    4
#define ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_MASK(rev)     (ACREV_GE(rev,14) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_RfctrlCoreRXGAIN21_rxrf_lna2_Rout_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna1_Rout_SHIFT(rev) 8
#define ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna1_Rout_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna1_Rout_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna2_Rout_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna2_Rout_MASK(rev)  (ACREV_GE(rev,14) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_RfctrlCoreRXGAIN21_tr_rxrf_lna2_Rout_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_RfctrlCoreTXGAIN11 */
#define ACPHY_RfctrlCoreTXGAIN11(rev)                      (ACREV_GE(rev,14) ? 0x932 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x932 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x932 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x932 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x932))))))))
#define ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreTXGAIN11_pa_GAINCTRL_PA_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_SHIFT(rev)    8
#define ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_MASK(rev)     (ACREV_GE(rev,14) ? (0xff << ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreTXGAIN11_txrf_pad_gc_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreTXGAIN21 */
#define ACPHY_RfctrlCoreTXGAIN21(rev)                   (ACREV_GE(rev,14) ? 0x933 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x933 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x933 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x933 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x933))))))))
#define ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_pga_gc_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_SHIFT(rev)  8
#define ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_MASK(rev)   (ACREV_GE(rev,14) ? (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreTXGAIN21_txrf_gm_gc_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreLpfGain1 */
#define ACPHY_RfctrlCoreLpfGain1(rev)                      (ACREV_GE(rev,14) ? 0x934 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x934 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x934 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x934 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x934))))))))
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_MASK(rev)    (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq1_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_SHIFT(rev)   3
#define ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_MASK(rev)    (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLpfGain1_lpf_bq2_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfGain1_rf2g_mix1st_en_SHIFT(rev) 6
#define ACPHY_RfctrlCoreLpfGain1_rf2g_mix1st_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfGain1_rf2g_mix1st_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlCoreLpfGain1_tia_high_gain_SHIFT(rev)  7
#define ACPHY_RfctrlCoreLpfGain1_tia_high_gain_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfGain1_tia_high_gain_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RfctrlCoreLpfCT1 */
#define ACPHY_RfctrlCoreLpfCT1(rev)                          (ACREV_GE(rev,14) ? 0x935 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x935 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x935 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x935 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x935))))))))
#define ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_SHIFT(rev)         0
#define ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_MASK(rev)          (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_q_biq2_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_SHIFT(rev)          1
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_MASK(rev)           (ACREV_GE(rev,14) ? (0xf << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bw_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfCT1_tia_HPC_SHIFT(rev)            5
#define ACPHY_RfctrlCoreLpfCT1_tia_HPC_MASK(rev)             (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLpfCT1_tia_HPC_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT(rev)         8
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_MASK(rev)          (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq1_bw_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT(rev)         11
#define ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_MASK(rev)          (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLpfCT1_lpf_bq2_bw_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_SHIFT(rev)      14
#define ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfCT1_lpf_dc_bypass_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_SHIFT(rev) 15
#define ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfCT1_tia_DC_loop_bypass_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreLpfSwtch1 */
#define ACPHY_RfctrlCoreLpfSwtch1(rev)                        (ACREV_GE(rev,14) ? 0x936 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x936 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x936 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x936 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x936))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_tia_bq1_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev) 1
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_iqcal_bq1_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_aux_bq1_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)   3
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_bq2_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)   4
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_bq2_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)    5
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_rc_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)    6
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_rc_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)   7
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_dac_adc_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)   8
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq1_adc_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)   9
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_sw_bq2_adc_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_SHIFT(rev)      10
#define ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch1_lpf_dc_hold_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreLpfGmult1 */
#define ACPHY_RfctrlCoreLpfGmult1(rev)                     (ACREV_GE(rev,14) ? 0x937 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x937 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x937 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x937 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x937))))))))
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_SHIFT(rev)    0
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_MASK(rev)     (ACREV_GE(rev,14) ? (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_SHIFT(rev) 8
#define ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreLpfGmult1_lpf_g_mult_rc_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreRCDACBuf1 */
#define ACPHY_RfctrlCoreRCDACBuf1(rev)                            (ACREV_GE(rev,14) ? 0x938 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x938 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x938 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x938 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x938))))))))
#define ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_SHIFT(rev)            0
#define ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_MASK(rev)             (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreRCDACBuf1_lpf_rc_bw_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_fixed_cap_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_SHIFT(rev)       4
#define ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_MASK(rev)        (ACREV_GE(rev,14) ? (0x1f << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_RfctrlCoreRCDACBuf1_afe_DACbuf_Cap_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreAfeCfg11 */
#define ACPHY_RfctrlCoreAfeCfg11(rev)                            (ACREV_GE(rev,14) ? 0x939 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x939 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x939 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x939 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x939))))))))
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_SHIFT(rev)      0
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_MASK(rev)       (ACREV_GE(rev,14) ? (0x3f << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3f << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3f << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3f << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_pwrup_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_SHIFT(rev)      7
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_reset_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqadc_rx_div4_en_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_SHIFT(rev)          9
#define ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_rst_clk_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pd_partial_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pd_partial_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg11_afe_iqdac_pd_partial_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreAfeCfg21 */
#define ACPHY_RfctrlCoreAfeCfg21(rev)                              (ACREV_GE(rev,14) ? 0x93a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x93a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93a))))))))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_SHIFT(rev)         0
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_MASK(rev)          (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_mode_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_SHIFT(rev)    3
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flashhspd_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_SHIFT(rev)    4
#define ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_ctrl_flash17lvl_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_SHIFT(rev)     5
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_MASK(rev)      (ACREV_GE(rev,14) ? (0x3 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_adc_bias_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_SHIFT(rev)     7
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_clamp_en_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_reset_ov_det_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_SHIFT(rev)   9
#define ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg21_afe_iqadc_flash_only_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreLowPwr1 */
#define ACPHY_RfctrlCoreLowPwr1(rev)                           (ACREV_GE(rev,14) ? 0x93b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x93b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93b))))))))
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_5G_low_ct_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna1_low_ct_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_MASK(rev)    (ACREV_GE(rev,14) ? (0x3 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_RfctrlCoreLowPwr1_rxrf_lna2_gm_size_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_SHIFT(rev)  4
#define ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_MASK(rev)   (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLowPwr1_rxrf_rxmix_gm_size_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlCoreAuxTssi11 */
#define ACPHY_RfctrlCoreAuxTssi11(rev)                           (ACREV_GE(rev,14) ? 0x93c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x93c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93c))))))))
#define ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_aux_en_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_MASK(rev)        (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreAuxTssi11_amux_sel_port_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAuxTssi11_tssi_pu_SHIFT(rev)             4
#define ACPHY_RfctrlCoreAuxTssi11_tssi_pu_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAuxTssi11_tssi_range_SHIFT(rev)          5
#define ACPHY_RfctrlCoreAuxTssi11_tssi_range_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_range_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAuxTssi11_tssi_sel_SHIFT(rev)            6
#define ACPHY_RfctrlCoreAuxTssi11_tssi_sel_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi11_tssi_sel_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_SHIFT(rev) 7
#define ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_MASK(rev)  (ACREV_GE(rev,14) ? (0x7 << ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreAuxTssi11_afe_auxpga_sel_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_comp_swap_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_SHIFT(rev)      11
#define ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi11_tempsense_swap_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAuxTssi11_tx_vlin_SHIFT(rev)             12
#define ACPHY_RfctrlCoreAuxTssi11_tx_vlin_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tx_vlin_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tx_vlin_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tx_vlin_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_tx_vlin_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi11_tx_vlin_SHIFT(rev))))))))))
#define ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_auxpga_cc_SHIFT(rev) 13
#define ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_auxpga_cc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlCoreAuxTssi11_afe_iqadc_auxpga_cc_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RfctrlCoreAuxTssi21 */
#define ACPHY_RfctrlCoreAuxTssi21(rev)                           (ACREV_GE(rev,14) ? 0x93d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x93d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93d))))))))
#define ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_SHIFT(rev) 0
#define ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_RfctrlCoreAuxTssi21_afe_auxpga_sel_vmid_SHIFT(rev))))))))))

/* Register ACPHY_RfctrlIntc1 */
#define ACPHY_RfctrlIntc1(rev)                        (ACREV_GE(rev,14) ? 0x93e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x93e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93e))))))))
#define ACPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT(rev)    0
#define ACPHY_RfctrlIntc1_ext_lna_5g_pu_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT(rev)  1
#define ACPHY_RfctrlIntc1_ext_lna_5g_gain_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT(rev)    2
#define ACPHY_RfctrlIntc1_ext_lna_2g_pu_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT(rev)  3
#define ACPHY_RfctrlIntc1_ext_lna_2g_gain_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT(rev))))))))))
#define ACPHY_RfctrlIntc1_ext_2g_papu_SHIFT(rev)      4
#define ACPHY_RfctrlIntc1_ext_2g_papu_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_ext_2g_papu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_ext_2g_papu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_ext_2g_papu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_ext_2g_papu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_ext_2g_papu_SHIFT(rev))))))))))
#define ACPHY_RfctrlIntc1_ext_5g_papu_SHIFT(rev)      5
#define ACPHY_RfctrlIntc1_ext_5g_papu_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_ext_5g_papu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_ext_5g_papu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_ext_5g_papu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_ext_5g_papu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_ext_5g_papu_SHIFT(rev))))))))))
#define ACPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT(rev)      6
#define ACPHY_RfctrlIntc1_tr_sw_tx_pu_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT(rev)      7
#define ACPHY_RfctrlIntc1_tr_sw_rx_pu_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT(rev))))))))))
#define ACPHY_RfctrlIntc1_override_tr_sw_SHIFT(rev)   10
#define ACPHY_RfctrlIntc1_override_tr_sw_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_override_tr_sw_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_override_tr_sw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_override_tr_sw_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_override_tr_sw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_override_tr_sw_SHIFT(rev))))))))))
#define ACPHY_RfctrlIntc1_override_ext_lna_SHIFT(rev) 11
#define ACPHY_RfctrlIntc1_override_ext_lna_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_override_ext_lna_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_override_ext_lna_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_override_ext_lna_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_override_ext_lna_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_override_ext_lna_SHIFT(rev))))))))))
#define ACPHY_RfctrlIntc1_override_ext_pa_SHIFT(rev)  12
#define ACPHY_RfctrlIntc1_override_ext_pa_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlIntc1_override_ext_pa_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlIntc1_override_ext_pa_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlIntc1_override_ext_pa_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlIntc1_override_ext_pa_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc1_override_ext_pa_SHIFT(rev))))))))))

/* Register ACPHY_Rfctrlcore1LUTLna */
#define ACPHY_Rfctrlcore1LUTLna(rev)                         (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x93f : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x93f : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x93f : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x93f)))))))
#define ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT(rev)))))))))

/* Register ACPHY_Rfctrlcore1LUTPa */
#define ACPHY_Rfctrlcore1LUTPa(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x940 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x940 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x940 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x940)))))))
#define ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT(rev)))))))))

/* Register ACPHY_Rfctrlcore1gpio0 */
#define ACPHY_Rfctrlcore1gpio0(rev)                        (ACREV_GE(rev,14) ? 0x941 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x941 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x941 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x941 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x941))))))))
#define ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT(rev))))))))))

/* Register ACPHY_Rfctrlcore1gpio1 */
#define ACPHY_Rfctrlcore1gpio1(rev)                        (ACREV_GE(rev,14) ? 0x942 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x942 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x942 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x942 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x942))))))))
#define ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT(rev))))))))))

/* Register ACPHY_Rfctrlcore1gpio2 */
#define ACPHY_Rfctrlcore1gpio2(rev)                        (ACREV_GE(rev,14) ? 0x943 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x943 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x943 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x943 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x943))))))))
#define ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT(rev))))))))))

/* Register ACPHY_Rfctrlcore1gpio3 */
#define ACPHY_Rfctrlcore1gpio3(rev)                        (ACREV_GE(rev,14) ? 0x944 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x944 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x944 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x944 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x944))))))))
#define ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT(rev) 0
#define ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT(rev))))))))))

/* Register ACPHY_RfCtrlCoreITRCtrl1 */
#define ACPHY_RfCtrlCoreITRCtrl1(rev)                        (ACREV_GE(rev,14) ? 0x945 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x945 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x945 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x945 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x945))))))))
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_SHIFT(rev)     0
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSwOvr_SHIFT(rev))))))))))
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_SHIFT(rev)   1
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw2GVal_SHIFT(rev))))))))))
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_SHIFT(rev)   2
#define ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCoreITRCtrl1_lnaKillSw5GVal_SHIFT(rev))))))))))
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_SHIFT(rev)     3
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_MASK(rev)      (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_SHIFT(rev)))
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_ovr_SHIFT(rev) 3
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_ovr_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_ovr_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_val_SHIFT(rev) 4
#define ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_val_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_val_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl1_trsw2g_bt_en_val_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_RfCtrlCorePwrSw1 */
#define ACPHY_RfCtrlCorePwrSw1(rev)                     (ACREV_GE(rev,14) ? 0x946 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x946 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x946 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x946 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x946))))))))
#define ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_SHIFT(rev) 0
#define ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw1_bt_lna_bypass_SHIFT(rev))))))))))
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_SHIFT(rev)  1
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_en_SHIFT(rev))))))))))
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_SHIFT(rev)  2
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_en_SHIFT(rev))))))))))
#define ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_SHIFT(rev) 3
#define ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw1_lna1_short_pu_SHIFT(rev))))))))))
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_SHIFT(rev) 4
#define ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw1_mix_pwrsw_ovr_SHIFT(rev))))))))))
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_SHIFT(rev) 5
#define ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw1_lna_pwrsw_ovr_SHIFT(rev))))))))))

/* Register ACPHY_Dac_gain1 */
#define ACPHY_Dac_gain1(rev)                             (ACREV_GE(rev,14) ? 0x947 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x947 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x947 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x947 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x947))))))))
#define ACPHY_Dac_gain1_afe_iqdac_att_SHIFT(rev)         0
#define ACPHY_Dac_gain1_afe_iqdac_att_MASK(rev)          (ACREV_GE(rev,14) ? (0xf << ACPHY_Dac_gain1_afe_iqdac_att_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_Dac_gain1_afe_iqdac_att_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xf << ACPHY_Dac_gain1_afe_iqdac_att_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xf << ACPHY_Dac_gain1_afe_iqdac_att_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Dac_gain1_afe_iqdac_att_SHIFT(rev))))))))))
#define ACPHY_Dac_gain1_pa_avail_SHIFT(rev)              4
#define ACPHY_Dac_gain1_pa_avail_MASK(rev)               (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Dac_gain1_pa_avail_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Dac_gain1_lna_avail_SHIFT(rev)             5
#define ACPHY_Dac_gain1_lna_avail_MASK(rev)              (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Dac_gain1_lna_avail_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Dac_gain1_tssi_avail_SHIFT(rev)            6
#define ACPHY_Dac_gain1_tssi_avail_MASK(rev)             (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Dac_gain1_tssi_avail_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Dac_gain1_tx_pwrctrl_coresel_en_SHIFT(rev) 7
#define ACPHY_Dac_gain1_tx_pwrctrl_coresel_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Dac_gain1_tx_pwrctrl_coresel_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_AfectrlOverride1 */
#define ACPHY_AfectrlOverride1(rev)                               (ACREV_GE(rev,14) ? 0x950 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x950 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x950 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x950 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x950))))))))
#define ACPHY_AfectrlOverride1_adc_pd_SHIFT(rev)                  0
#define ACPHY_AfectrlOverride1_adc_pd_MASK(rev)                   (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlOverride1_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlOverride1_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlOverride1_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlOverride1_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride1_adc_pd_SHIFT(rev))))))))))
#define ACPHY_AfectrlOverride1_dac_pd_SHIFT(rev)                  1
#define ACPHY_AfectrlOverride1_dac_pd_MASK(rev)                   (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlOverride1_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlOverride1_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlOverride1_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlOverride1_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride1_dac_pd_SHIFT(rev))))))))))
#define ACPHY_AfectrlOverride1_reset_dac_SHIFT(rev)               2
#define ACPHY_AfectrlOverride1_reset_dac_MASK(rev)                (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride1_reset_dac_SHIFT(rev)))
#define ACPHY_AfectrlOverride1_tssi_pu_ovr_SHIFT(rev)             4
#define ACPHY_AfectrlOverride1_tssi_pu_ovr_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlOverride1_tssi_pu_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlOverride1_tssi_pu_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlOverride1_tssi_pu_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlOverride1_tssi_pu_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride1_tssi_pu_ovr_SHIFT(rev))))))))))
#define ACPHY_AfectrlOverride1_amux_sel_port_ovr_SHIFT(rev)       5
#define ACPHY_AfectrlOverride1_amux_sel_port_ovr_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlOverride1_amux_sel_port_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlOverride1_amux_sel_port_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlOverride1_amux_sel_port_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlOverride1_amux_sel_port_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride1_amux_sel_port_ovr_SHIFT(rev))))))))))
#define ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_SHIFT(rev) 6
#define ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride1_iqadc_clk_div_ratio_ovr_SHIFT(rev))))))))))
#define ACPHY_AfectrlOverride1_aux_en_ovr_SHIFT(rev)              7
#define ACPHY_AfectrlOverride1_aux_en_ovr_MASK(rev)               (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlOverride1_aux_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlOverride1_aux_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlOverride1_aux_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlOverride1_aux_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride1_aux_en_ovr_SHIFT(rev))))))))))

/* Register ACPHY_AfectrlCore11 */
#define ACPHY_AfectrlCore11(rev)                 (ACREV_GE(rev,14) ? 0x951 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x951 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x951 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x951 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x951))))))))
#define ACPHY_AfectrlCore11_adc_pd_SHIFT(rev)    0
#define ACPHY_AfectrlCore11_adc_pd_MASK(rev)     (ACREV_GE(rev,14) ? (0x3f << ACPHY_AfectrlCore11_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_AfectrlCore11_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3f << ACPHY_AfectrlCore11_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3f << ACPHY_AfectrlCore11_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3f << ACPHY_AfectrlCore11_adc_pd_SHIFT(rev))))))))))
#define ACPHY_AfectrlCore11_dac_pd_SHIFT(rev)    6
#define ACPHY_AfectrlCore11_dac_pd_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlCore11_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlCore11_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlCore11_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlCore11_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore11_dac_pd_SHIFT(rev))))))))))
#define ACPHY_AfectrlCore11_reset_dac_SHIFT(rev) 7
#define ACPHY_AfectrlCore11_reset_dac_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore11_reset_dac_SHIFT(rev)))

/* Register ACPHY_AfectrlCore21 */
#define ACPHY_AfectrlCore21(rev)                                   (ACREV_GE(rev,14) ? 0x952 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x952 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x952 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x952 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x952))))))))
#define ACPHY_AfectrlCore21_tssi_pu_ovr_val_SHIFT(rev)             0
#define ACPHY_AfectrlCore21_tssi_pu_ovr_val_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlCore21_tssi_pu_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlCore21_tssi_pu_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlCore21_tssi_pu_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlCore21_tssi_pu_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore21_tssi_pu_ovr_val_SHIFT(rev))))))))))
#define ACPHY_AfectrlCore21_amux_sel_port_ovr_val_SHIFT(rev)       1
#define ACPHY_AfectrlCore21_amux_sel_port_ovr_val_MASK(rev)        (ACREV_GE(rev,14) ? (0x7 << ACPHY_AfectrlCore21_amux_sel_port_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_AfectrlCore21_amux_sel_port_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_AfectrlCore21_amux_sel_port_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_AfectrlCore21_amux_sel_port_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_AfectrlCore21_amux_sel_port_ovr_val_SHIFT(rev))))))))))
#define ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_SHIFT(rev) 4
#define ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore21_iqadc_clk_div_ratio_ovr_val_SHIFT(rev))))))))))
#define ACPHY_AfectrlCore21_aux_en_val_SHIFT(rev)                  5
#define ACPHY_AfectrlCore21_aux_en_val_MASK(rev)                   (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlCore21_aux_en_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlCore21_aux_en_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlCore21_aux_en_val_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlCore21_aux_en_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore21_aux_en_val_SHIFT(rev))))))))))

/* Register ACPHY_AfectrlCoreAux1 */
#define ACPHY_AfectrlCoreAux1(rev)                              (ACREV_GE(rev,14) ? 0x953 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x953 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x953 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x953 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x953))))))))
#define ACPHY_AfectrlCoreAux1_tssi_pu_tx_SHIFT(rev)             0
#define ACPHY_AfectrlCoreAux1_tssi_pu_tx_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_tx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_tx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_tx_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_tx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_tx_SHIFT(rev))))))))))
#define ACPHY_AfectrlCoreAux1_amux_sel_port_tx_SHIFT(rev)       1
#define ACPHY_AfectrlCoreAux1_amux_sel_port_tx_MASK(rev)        (ACREV_GE(rev,14) ? (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_tx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_tx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_tx_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_tx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_tx_SHIFT(rev))))))))))
#define ACPHY_AfectrlCoreAux1_tssi_pu_rx_SHIFT(rev)             4
#define ACPHY_AfectrlCoreAux1_tssi_pu_rx_MASK(rev)              (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_rx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_rx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_rx_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_rx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux1_tssi_pu_rx_SHIFT(rev))))))))))
#define ACPHY_AfectrlCoreAux1_amux_sel_port_rx_SHIFT(rev)       5
#define ACPHY_AfectrlCoreAux1_amux_sel_port_rx_MASK(rev)        (ACREV_GE(rev,14) ? (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_rx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_rx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_rx_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_rx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_AfectrlCoreAux1_amux_sel_port_rx_SHIFT(rev))))))))))
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_SHIFT(rev) 8
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_tx_SHIFT(rev))))))))))
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_SHIFT(rev) 9
#define ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux1_iqadc_clk_div_ratio_rx_SHIFT(rev))))))))))
#define ACPHY_AfectrlCoreAux1_aux_en_rx_val_SHIFT(rev)          10
#define ACPHY_AfectrlCoreAux1_aux_en_rx_val_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlCoreAux1_aux_en_rx_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlCoreAux1_aux_en_rx_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlCoreAux1_aux_en_rx_val_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlCoreAux1_aux_en_rx_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux1_aux_en_rx_val_SHIFT(rev))))))))))
#define ACPHY_AfectrlCoreAux1_aux_en_tx_val_SHIFT(rev)          11
#define ACPHY_AfectrlCoreAux1_aux_en_tx_val_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfectrlCoreAux1_aux_en_tx_val_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfectrlCoreAux1_aux_en_tx_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfectrlCoreAux1_aux_en_tx_val_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfectrlCoreAux1_aux_en_tx_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux1_aux_en_tx_val_SHIFT(rev))))))))))

/* Register ACPHY_OCL_EnergyMinTh20_core1 */
#define ACPHY_OCL_EnergyMinTh20_core1(rev)                                     (ACREV_GE(rev,14) ? 0x960 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x960 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x960 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x960 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x960))))))))
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_MASK(rev)     (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_min_th20_SHIFT(rev))))))))))
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev))))))))))
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh20_core1_ocl_energy_detect_aci_cond_en20_SHIFT(rev))))))))))

/* Register ACPHY_OCL_EnergyMinTh40_core1 */
#define ACPHY_OCL_EnergyMinTh40_core1(rev)                                     (ACREV_GE(rev,14) ? 0x961 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x961 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x961 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x961 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x961))))))))
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_MASK(rev)     (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_min_th40_SHIFT(rev))))))))))
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev))))))))))
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh40_core1_ocl_energy_detect_aci_cond_en40_SHIFT(rev))))))))))

/* Register ACPHY_OCL_EnergyMinTh80_core1 */
#define ACPHY_OCL_EnergyMinTh80_core1(rev)                                     (ACREV_GE(rev,14) ? 0x962 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x962 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x962 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x962 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x962))))))))
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_MASK(rev)     (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_min_th80_SHIFT(rev))))))))))
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev))))))))))
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh80_core1_ocl_energy_detect_aci_cond_en80_SHIFT(rev))))))))))

/* Register ACPHY_OCL_EnergyMaxTh20_core1 */
#define ACPHY_OCL_EnergyMaxTh20_core1(rev)                                  (ACREV_GE(rev,14) ? 0x963 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x963 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x963 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x963 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x963))))))))
#define ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMaxTh20_core1_ocl_energy_detect_max_th20_SHIFT(rev))))))))))

/* Register ACPHY_OCL_EnergyMaxTh40_core1 */
#define ACPHY_OCL_EnergyMaxTh40_core1(rev)                                  (ACREV_GE(rev,14) ? 0x964 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x964 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x964 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x964 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x964))))))))
#define ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMaxTh40_core1_ocl_energy_detect_max_th40_SHIFT(rev))))))))))

/* Register ACPHY_OCL_EnergyMaxTh80_core1 */
#define ACPHY_OCL_EnergyMaxTh80_core1(rev)                                  (ACREV_GE(rev,14) ? 0x965 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x965 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x965 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x965 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x965))))))))
#define ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMaxTh80_core1_ocl_energy_detect_max_th80_SHIFT(rev))))))))))

/* Register ACPHY_OCL_WakeOnDetect_Backoff1 */
#define ACPHY_OCL_WakeOnDetect_Backoff1(rev)                                (ACREV_GE(rev,14) ? 0x966 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x966 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x966 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x966 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x966))))))))
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_SHIFT(rev)  0
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_MASK(rev)   (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_cck_gain_backoff_db_SHIFT(rev))))))))))
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_SHIFT(rev) 8
#define ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_OCL_WakeOnDetect_Backoff1_ocl_ofdm_gain_backoff_db_SHIFT(rev))))))))))

/* Register ACPHY_OCL_Afe_pu_ctrl1 */
#define ACPHY_OCL_Afe_pu_ctrl1(rev)                                 (ACREV_GE(rev,14) ? 0x967 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x967 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x967 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x967 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x967))))))))
#define ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_SHIFT(rev)    0
#define ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_Afe_pu_ctrl1_adc_pu_basedOn_rf_rxpu_SHIFT(rev))))))))))
#define ACPHY_OCL_Afe_pu_ctrl1_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev) 1
#define ACPHY_OCL_Afe_pu_ctrl1_Auxadc_pu_basedOn_rf_rxpu_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_Afe_pu_ctrl1_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev)))

/* Register ACPHY_OCL_Ant_weights_Adj_offset1 */
#define ACPHY_OCL_Ant_weights_Adj_offset1(rev)                              (ACREV_GE(rev,14) ? 0x968 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x968 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x968 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x968 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x968))))))))
#define ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_SHIFT(rev) 0
#define ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset1_ant_weights_adj_offset_SHIFT(rev))))))))))

/* Register ACPHY_txgainLo1 */
#define ACPHY_txgainLo1(rev)              (ACREV_GE(rev,14) ? 0x980 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x980 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x980 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x980 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x980))))))))
#define ACPHY_txgainLo1_txgain_SHIFT(rev) 0
#define ACPHY_txgainLo1_txgain_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_txgainLo1_txgain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_txgainLo1_txgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_txgainLo1_txgain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_txgainLo1_txgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_txgainLo1_txgain_SHIFT(rev))))))))))

/* Register ACPHY_txgainHi1 */
#define ACPHY_txgainHi1(rev)              (ACREV_GE(rev,14) ? 0x981 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x981 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x981 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x981 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x981))))))))
#define ACPHY_txgainHi1_txgain_SHIFT(rev) 0
#define ACPHY_txgainHi1_txgain_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_txgainHi1_txgain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_txgainHi1_txgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_txgainHi1_txgain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_txgainHi1_txgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_txgainHi1_txgain_SHIFT(rev))))))))))

/* Register ACPHY_rxgainLo1 */
#define ACPHY_rxgainLo1(rev)              (ACREV_GE(rev,14) ? 0x982 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x982 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x982 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x982 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x982))))))))
#define ACPHY_rxgainLo1_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainLo1_rxgain_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_rxgainLo1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_rxgainLo1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_rxgainLo1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_rxgainLo1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxgainLo1_rxgain_SHIFT(rev))))))))))

/* Register ACPHY_rxgainHi1 */
#define ACPHY_rxgainHi1(rev)              (ACREV_GE(rev,14) ? 0x983 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x983 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x983 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x983 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x983))))))))
#define ACPHY_rxgainHi1_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainHi1_rxgain_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_rxgainHi1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_rxgainHi1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_rxgainHi1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_rxgainHi1_rxgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxgainHi1_rxgain_SHIFT(rev))))))))))

/* Register ACPHY_rxGainLpfCtrlLo1 */
#define ACPHY_rxGainLpfCtrlLo1(rev)                     (ACREV_GE(rev,14) ? 0x984 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x984 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x984 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x984 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x984))))))))
#define ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxGainLpfCtrlLo1_rxGainLpfCtrl_SHIFT(rev))))))))))

/* Register ACPHY_rxGainLpfCtrlHi1 */
#define ACPHY_rxGainLpfCtrlHi1(rev)                     (ACREV_GE(rev,14) ? 0x985 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x985 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x985 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x985 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x985))))))))
#define ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxGainLpfCtrlHi1_rxGainLpfCtrl_SHIFT(rev))))))))))

/* Register ACPHY_rxGainLpfTiaCtrlLo1 */
#define ACPHY_rxGainLpfTiaCtrlLo1(rev)                        (ACREV_GE(rev,14) ? 0x986 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x986 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x986 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x986 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x986))))))))
#define ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxGainLpfTiaCtrlLo1_rxGainLpfTiaCtrl_SHIFT(rev))))))))))

/* Register ACPHY_rxGainLpfTiaCtrlHi1 */
#define ACPHY_rxGainLpfTiaCtrlHi1(rev)                        (ACREV_GE(rev,14) ? 0x987 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x987 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x987 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x987 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x987))))))))
#define ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxGainLpfTiaCtrlHi1_rxGainLpfTiaCtrl_SHIFT(rev))))))))))

/* Register ACPHY_PuResetLpfCtrl_0Lo1 */
#define ACPHY_PuResetLpfCtrl_0Lo1(rev)                        (ACREV_GE(rev,14) ? 0x988 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x988 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x988 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x988 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x988))))))))
#define ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetLpfCtrl_0Lo1_PuResetLpfCtrl_0_SHIFT(rev))))))))))

/* Register ACPHY_PuResetLpfCtrl_0Hi1 */
#define ACPHY_PuResetLpfCtrl_0Hi1(rev)                        (ACREV_GE(rev,14) ? 0x989 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x989 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x989 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x989 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x989))))))))
#define ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetLpfCtrl_0Hi1_PuResetLpfCtrl_0_SHIFT(rev))))))))))

/* Register ACPHY_PuResetLpfCtrl_1Lo1 */
#define ACPHY_PuResetLpfCtrl_1Lo1(rev)                        (ACREV_GE(rev,14) ? 0x98a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98a))))))))
#define ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetLpfCtrl_1Lo1_PuResetLpfCtrl_1_SHIFT(rev))))))))))

/* Register ACPHY_PuResetLpfCtrl_1Hi1 */
#define ACPHY_PuResetLpfCtrl_1Hi1(rev)                        (ACREV_GE(rev,14) ? 0x98b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98b))))))))
#define ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetLpfCtrl_1Hi1_PuResetLpfCtrl_1_SHIFT(rev))))))))))

/* Register ACPHY_PuResetAfeCtrlLo1 */
#define ACPHY_PuResetAfeCtrlLo1(rev)                      (ACREV_GE(rev,14) ? 0x98c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98c))))))))
#define ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetAfeCtrlLo1_PuResetAfeCtrl_SHIFT(rev))))))))))

/* Register ACPHY_PuResetAfeCtrlHi1 */
#define ACPHY_PuResetAfeCtrlHi1(rev)                      (ACREV_GE(rev,14) ? 0x98d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98d))))))))
#define ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetAfeCtrlHi1_PuResetAfeCtrl_SHIFT(rev))))))))))

/* Register ACPHY_LpfBwAfeCapLo1 */
#define ACPHY_LpfBwAfeCapLo1(rev)                   (ACREV_GE(rev,14) ? 0x98e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98e))))))))
#define ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_LpfBwAfeCapLo1_LpfBwAfeCap_SHIFT(rev))))))))))

/* Register ACPHY_LpfBwAfeCapHi1 */
#define ACPHY_LpfBwAfeCapHi1(rev)                   (ACREV_GE(rev,14) ? 0x98f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x98f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x98f : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x98f : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x98f))))))))
#define ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_LpfBwAfeCapHi1_LpfBwAfeCap_SHIFT(rev))))))))))

/* Register ACPHY_TxTssiLo1 */
#define ACPHY_TxTssiLo1(rev)              (ACREV_GE(rev,14) ? 0x990 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x990 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x990 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x990 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x990))))))))
#define ACPHY_TxTssiLo1_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiLo1_TxTssi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_TxTssiLo1_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_TxTssiLo1_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_TxTssiLo1_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_TxTssiLo1_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxTssiLo1_TxTssi_SHIFT(rev))))))))))

/* Register ACPHY_TxTssiHi1 */
#define ACPHY_TxTssiHi1(rev)              (ACREV_GE(rev,14) ? 0x991 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x991 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x991 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x991 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x991))))))))
#define ACPHY_TxTssiHi1_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiHi1_TxTssi_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_TxTssiHi1_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_TxTssiHi1_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_TxTssiHi1_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_TxTssiHi1_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxTssiHi1_TxTssi_SHIFT(rev))))))))))

/* Register ACPHY_GainLpLo1 */
#define ACPHY_GainLpLo1(rev)              (ACREV_GE(rev,14) ? 0x992 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x992 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x992 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x992 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x992))))))))
#define ACPHY_GainLpLo1_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpLo1_GainLp_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_GainLpLo1_GainLp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_GainLpLo1_GainLp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_GainLpLo1_GainLp_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_GainLpLo1_GainLp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_GainLpLo1_GainLp_SHIFT(rev))))))))))

/* Register ACPHY_GainLpHi1 */
#define ACPHY_GainLpHi1(rev)              (ACREV_GE(rev,14) ? 0x993 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x993 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x993 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x993 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x993))))))))
#define ACPHY_GainLpHi1_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpHi1_GainLp_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_GainLpHi1_GainLp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_GainLpHi1_GainLp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_GainLpHi1_GainLp_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_GainLpHi1_GainLp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_GainLpHi1_GainLp_SHIFT(rev))))))))))

/* Register ACPHY_CalibLo1 */
#define ACPHY_CalibLo1(rev)             (ACREV_GE(rev,14) ? 0x994 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x994 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x994 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x994 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x994))))))))
#define ACPHY_CalibLo1_Calib_SHIFT(rev) 0
#define ACPHY_CalibLo1_Calib_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_CalibLo1_Calib_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_CalibLo1_Calib_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_CalibLo1_Calib_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_CalibLo1_Calib_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_CalibLo1_Calib_SHIFT(rev))))))))))

/* Register ACPHY_CalibHi1 */
#define ACPHY_CalibHi1(rev)             (ACREV_GE(rev,14) ? 0x995 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x995 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x995 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x995 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x995))))))))
#define ACPHY_CalibHi1_Calib_SHIFT(rev) 0
#define ACPHY_CalibHi1_Calib_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_CalibHi1_Calib_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_CalibHi1_Calib_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_CalibHi1_Calib_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_CalibHi1_Calib_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_CalibHi1_Calib_SHIFT(rev))))))))))

/* Register ACPHY_rxLpfLo1 */
#define ACPHY_rxLpfLo1(rev)             (ACREV_GE(rev,14) ? 0x996 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x996 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x996 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x996 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x996))))))))
#define ACPHY_rxLpfLo1_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpfLo1_rxLpf_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_rxLpfLo1_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_rxLpfLo1_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_rxLpfLo1_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_rxLpfLo1_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxLpfLo1_rxLpf_SHIFT(rev))))))))))

/* Register ACPHY_rxLpHif1 */
#define ACPHY_rxLpHif1(rev)             (ACREV_GE(rev,14) ? 0x997 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x997 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x997 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x997 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x997))))))))
#define ACPHY_rxLpHif1_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpHif1_rxLpf_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_rxLpHif1_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_rxLpHif1_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_rxLpHif1_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_rxLpHif1_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxLpHif1_rxLpf_SHIFT(rev))))))))))

/* Register ACPHY_pllAfeclkLo1 */
#define ACPHY_pllAfeclkLo1(rev)                 (ACREV_GE(rev,14) ? 0x998 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x998 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x998 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x998 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x998))))))))
#define ACPHY_pllAfeclkLo1_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkLo1_pllAfeclk_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_pllAfeclkLo1_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_pllAfeclkLo1_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_pllAfeclkLo1_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_pllAfeclkLo1_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_pllAfeclkLo1_pllAfeclk_SHIFT(rev))))))))))

/* Register ACPHY_pllAfeclkHi1 */
#define ACPHY_pllAfeclkHi1(rev)                 (ACREV_GE(rev,14) ? 0x999 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x999 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x999 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x999 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x999))))))))
#define ACPHY_pllAfeclkHi1_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkHi1_pllAfeclk_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_pllAfeclkHi1_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_pllAfeclkHi1_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_pllAfeclkHi1_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_pllAfeclkHi1_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_pllAfeclkHi1_pllAfeclk_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_s_w3_value1 */
#define ACPHY_ACI_Detect_s_w3_value1(rev)                  (ACREV_GE(rev,14) ? 0x9a0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a0))))))))
#define ACPHY_ACI_Detect_s_w3_value1_s_w3_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_value1_s_w3_value_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_ACI_Detect_s_w3_value1_s_w3_value_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_ACI_Detect_s_w3_value1_s_w3_value_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_ACI_Detect_s_w3_value1_s_w3_value_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_ACI_Detect_s_w3_value1_s_w3_value_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_ACI_Detect_s_w3_value1_s_w3_value_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_s_nb_value1 */
#define ACPHY_ACI_Detect_s_nb_value1(rev)                  (ACREV_GE(rev,14) ? 0x9a1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a1))))))))
#define ACPHY_ACI_Detect_s_nb_value1_s_nb_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_value1_s_nb_value_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_ACI_Detect_s_nb_value1_s_nb_value_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_ACI_Detect_s_nb_value1_s_nb_value_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_ACI_Detect_s_nb_value1_s_nb_value_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7ff << ACPHY_ACI_Detect_s_nb_value1_s_nb_value_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_ACI_Detect_s_nb_value1_s_nb_value_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_s_w3_block_acc1 */
#define ACPHY_ACI_Detect_s_w3_block_acc1(rev)                      (ACREV_GE(rev,14) ? 0x9a2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a2))))))))
#define ACPHY_ACI_Detect_s_w3_block_acc1_s_w3_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_block_acc1_s_w3_block_acc_MASK(rev)  (ACREV_GE(rev,14) ? (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc1_s_w3_block_acc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc1_s_w3_block_acc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc1_s_w3_block_acc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc1_s_w3_block_acc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc1_s_w3_block_acc_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_s_nb_block_acc1 */
#define ACPHY_ACI_Detect_s_nb_block_acc1(rev)                      (ACREV_GE(rev,14) ? 0x9a3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a3))))))))
#define ACPHY_ACI_Detect_s_nb_block_acc1_s_nb_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_block_acc1_s_nb_block_acc_MASK(rev)  (ACREV_GE(rev,14) ? (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc1_s_nb_block_acc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc1_s_nb_block_acc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc1_s_nb_block_acc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc1_s_nb_block_acc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc1_s_nb_block_acc_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_s_w3_window_acc1_lo */
#define ACPHY_ACI_Detect_s_w3_window_acc1_lo(rev)                          (ACREV_GE(rev,14) ? 0x9a4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a4))))))))
#define ACPHY_ACI_Detect_s_w3_window_acc1_lo_s_w3_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc1_lo_s_w3_window_acc_lo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_s_w3_window_acc1_lo_s_w3_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_s_w3_window_acc1_lo_s_w3_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_s_w3_window_acc1_lo_s_w3_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_ACI_Detect_s_w3_window_acc1_lo_s_w3_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_s_w3_window_acc1_lo_s_w3_window_acc_lo_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_s_w3_window_acc1_hi */
#define ACPHY_ACI_Detect_s_w3_window_acc1_hi(rev)                          (ACREV_GE(rev,14) ? 0x9a5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a5))))))))
#define ACPHY_ACI_Detect_s_w3_window_acc1_hi_s_w3_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc1_hi_s_w3_window_acc_hi_MASK(rev)  (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Detect_s_w3_window_acc1_hi_s_w3_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Detect_s_w3_window_acc1_hi_s_w3_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Detect_s_w3_window_acc1_hi_s_w3_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_ACI_Detect_s_w3_window_acc1_hi_s_w3_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_ACI_Detect_s_w3_window_acc1_hi_s_w3_window_acc_hi_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_s_nb_window_acc1_lo */
#define ACPHY_ACI_Detect_s_nb_window_acc1_lo(rev)                          (ACREV_GE(rev,14) ? 0x9a6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a6))))))))
#define ACPHY_ACI_Detect_s_nb_window_acc1_lo_s_nb_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc1_lo_s_nb_window_acc_lo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_s_nb_window_acc1_lo_s_nb_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_s_nb_window_acc1_lo_s_nb_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_s_nb_window_acc1_lo_s_nb_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_ACI_Detect_s_nb_window_acc1_lo_s_nb_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_s_nb_window_acc1_lo_s_nb_window_acc_lo_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_s_nb_window_acc1_hi */
#define ACPHY_ACI_Detect_s_nb_window_acc1_hi(rev)                          (ACREV_GE(rev,14) ? 0x9a7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a7))))))))
#define ACPHY_ACI_Detect_s_nb_window_acc1_hi_s_nb_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc1_hi_s_nb_window_acc_hi_MASK(rev)  (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Detect_s_nb_window_acc1_hi_s_nb_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Detect_s_nb_window_acc1_hi_s_nb_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Detect_s_nb_window_acc1_hi_s_nb_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x7 << ACPHY_ACI_Detect_s_nb_window_acc1_hi_s_nb_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_ACI_Detect_s_nb_window_acc1_hi_s_nb_window_acc_hi_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_aci_select1 */
#define ACPHY_ACI_Detect_aci_select1(rev)                                 (ACREV_GE(rev,14) ? 0x9a8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a8))))))))
#define ACPHY_ACI_Detect_aci_select1_aci_select_SHIFT(rev)                0
#define ACPHY_ACI_Detect_aci_select1_aci_select_MASK(rev)                 (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_SHIFT(rev))))))))))
#define ACPHY_ACI_Detect_aci_select1_s_aci_mitigation_hw_state_SHIFT(rev) 1
#define ACPHY_ACI_Detect_aci_select1_s_aci_mitigation_hw_state_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_mitigation_hw_state_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_mitigation_hw_state_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_mitigation_hw_state_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_0_SHIFT(rev)       2
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_0_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_1_SHIFT(rev)       3
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_1_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_2_SHIFT(rev)       4
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_2_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_2_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select1_aci_select_w12_SHIFT(rev)            (ACREV_GE(rev,18) ? 5 : (ACREV_GE(rev,14) ? 1 : (ACREV_GE(rev,9) ? 5 : 1)))
#define ACPHY_ACI_Detect_aci_select1_aci_select_w12_MASK(rev)             (ACREV_GE(rev,14) ? (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_w12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_w12_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_0_SHIFT(rev)   6
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_0_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_1_SHIFT(rev)   7
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_1_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_2_SHIFT(rev)   8
#define ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_2_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select1_s_aci_detect_cond_w12_2_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_aci_select1_aci_select_w3_SHIFT(rev)             0
#define ACPHY_ACI_Detect_aci_select1_aci_select_w3_MASK(rev)              (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_ACI_Detect_aci_select1_aci_select_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Detect_aci_counter1_lo */
#define ACPHY_ACI_Detect_aci_counter1_lo(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9a9)
#define ACPHY_ACI_Detect_aci_counter1_lo_aci_counter_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter1_lo_aci_counter_lo_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_aci_counter1_lo_aci_counter_lo_SHIFT(rev)))

/* Register ACPHY_ACI_Detect_aci_counter1_hi */
#define ACPHY_ACI_Detect_aci_counter1_hi(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9aa)
#define ACPHY_ACI_Detect_aci_counter1_hi_aci_counter_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter1_hi_aci_counter_hi_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_ACI_Detect_aci_counter1_hi_aci_counter_hi_SHIFT(rev)))

/* Register ACPHY_ACI_Detect_aci_report_ctr1 */
#define ACPHY_ACI_Detect_aci_report_ctr1(rev)                      (ACREV_GE(rev,14) ? 0x9a9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9a9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9a9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9a9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9ab))))))))
#define ACPHY_ACI_Detect_aci_report_ctr1_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_report_ctr1_aci_report_ctr_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_aci_report_ctr1_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_aci_report_ctr1_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_aci_report_ctr1_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_ACI_Detect_aci_report_ctr1_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_aci_report_ctr1_aci_report_ctr_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_aci_detected_ctr1 */
#define ACPHY_ACI_Detect_aci_detected_ctr1(rev)                        (ACREV_GE(rev,18) ? 0x9aa : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9aa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9aa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9aa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9af))))))))
#define ACPHY_ACI_Detect_aci_detected_ctr1_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr1_aci_detected_ctr_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr1_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr1_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr1_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr1_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_aci_detected_ctr1_aci_detected_ctr_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_sw_aci_report_ctr1 */
#define ACPHY_ACI_Detect_sw_aci_report_ctr1(rev)                         (ACREV_GE(rev,14) ? 0x9ab : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9ab : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9ab : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9ab : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9b1))))))))
#define ACPHY_ACI_Detect_sw_aci_report_ctr1_sw_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_report_ctr1_sw_aci_report_ctr_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr1_sw_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr1_sw_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr1_sw_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr1_sw_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr1_sw_aci_report_ctr_SHIFT(rev))))))))))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr1 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr1(rev)                           (ACREV_GE(rev,18) ? 0x9ac : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9ac : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9ac : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9ac : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0x9b3))))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr1_sw_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr1_sw_aci_detected_ctr_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr1_sw_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr1_sw_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr1_sw_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr1_sw_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr1_sw_aci_detected_ctr_SHIFT(rev))))))))))

/* Register ACPHY_Core3TxControl */
#define ACPHY_Core3TxControl(rev)                       (ACREV_GE(rev,18) ? 0xa00 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa00 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa00))))
#define ACPHY_Core3TxControl_loft_comp_en_SHIFT(rev)    4
#define ACPHY_Core3TxControl_loft_comp_en_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core3TxControl_loft_comp_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core3TxControl_loft_comp_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core3TxControl_loft_comp_en_SHIFT(rev))))))
#define ACPHY_Core3TxControl_iqSwapEnable_SHIFT(rev)    3
#define ACPHY_Core3TxControl_iqSwapEnable_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core3TxControl_iqSwapEnable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core3TxControl_iqSwapEnable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core3TxControl_iqSwapEnable_SHIFT(rev))))))
#define ACPHY_Core3TxControl_iqImbCompEnable_SHIFT(rev) 2
#define ACPHY_Core3TxControl_iqImbCompEnable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core3TxControl_iqImbCompEnable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core3TxControl_iqImbCompEnable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core3TxControl_iqImbCompEnable_SHIFT(rev))))))
#define ACPHY_Core3TxControl_phaseRotate_SHIFT(rev)     1
#define ACPHY_Core3TxControl_phaseRotate_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core3TxControl_phaseRotate_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core3TxControl_phaseRotate_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core3TxControl_phaseRotate_SHIFT(rev))))))

/* Register ACPHY_TxResamplerEnable2 */
#define ACPHY_TxResamplerEnable2(rev)                                    (ACREV_GE(rev,18) ? 0xa01 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa01 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa01))))
#define ACPHY_TxResamplerEnable2_enable_tx_SHIFT(rev)                    0
#define ACPHY_TxResamplerEnable2_enable_tx_MASK(rev)                     (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxResamplerEnable2_enable_tx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxResamplerEnable2_enable_tx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxResamplerEnable2_enable_tx_SHIFT(rev))))))
#define ACPHY_TxResamplerEnable2_almost_full_disable_SHIFT(rev)          1
#define ACPHY_TxResamplerEnable2_almost_full_disable_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxResamplerEnable2_almost_full_disable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxResamplerEnable2_almost_full_disable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxResamplerEnable2_almost_full_disable_SHIFT(rev))))))
#define ACPHY_TxResamplerEnable2_full_threshold_SHIFT(rev)               2
#define ACPHY_TxResamplerEnable2_full_threshold_MASK(rev)                (ACREV_GE(rev,18) ? (0x7 << ACPHY_TxResamplerEnable2_full_threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_TxResamplerEnable2_full_threshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_TxResamplerEnable2_full_threshold_SHIFT(rev))))))
#define ACPHY_TxResamplerEnable2_tx_stall_disable_SHIFT(rev)             5
#define ACPHY_TxResamplerEnable2_tx_stall_disable_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxResamplerEnable2_tx_stall_disable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxResamplerEnable2_tx_stall_disable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxResamplerEnable2_tx_stall_disable_SHIFT(rev))))))
#define ACPHY_TxResamplerEnable2_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev) 6
#define ACPHY_TxResamplerEnable2_tx_fifo_wrrst_onrdrst_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxResamplerEnable2_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxResamplerEnable2_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxResamplerEnable2_tx_fifo_wrrst_onrdrst_enable_SHIFT(rev))))))

/* Register ACPHY_TxResamplerMuDelta2u */
#define ACPHY_TxResamplerMuDelta2u(rev)                         (ACREV_GE(rev,18) ? 0xa02 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa02 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa02))))
#define ACPHY_TxResamplerMuDelta2u_mu_tx_u_SHIFT(rev)           0
#define ACPHY_TxResamplerMuDelta2u_mu_tx_u_MASK(rev)            (ACREV_GE(rev,18) ? (0xff << ACPHY_TxResamplerMuDelta2u_mu_tx_u_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxResamplerMuDelta2u_mu_tx_u_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxResamplerMuDelta2u_mu_tx_u_SHIFT(rev))))))
#define ACPHY_TxResamplerMuDelta2u_mu_tx_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDelta2u_mu_tx_l_lsb_3bits_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_TxResamplerMuDelta2u_mu_tx_l_lsb_3bits_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_TxResamplerMuDelta2u_mu_tx_l_lsb_3bits_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxResamplerMuDelta2l */
#define ACPHY_TxResamplerMuDelta2l(rev)               (ACREV_GE(rev,18) ? 0xa03 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa03 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa03))))
#define ACPHY_TxResamplerMuDelta2l_mu_tx_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDelta2l_mu_tx_l_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_TxResamplerMuDelta2l_mu_tx_l_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_TxResamplerMuDelta2l_mu_tx_l_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxResamplerMuDelta2l_mu_tx_l_SHIFT(rev))))))

/* Register ACPHY_TxFIFOReset2 */
#define ACPHY_TxFIFOReset2(rev)                     (ACREV_GE(rev,18) ? 0xa04 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa04 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa04))))
#define ACPHY_TxFIFOReset2_tx_fifo_reset_SHIFT(rev) 0
#define ACPHY_TxFIFOReset2_tx_fifo_reset_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOReset2_tx_fifo_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOReset2_tx_fifo_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOReset2_tx_fifo_reset_SHIFT(rev))))))

/* Register ACPHY_TxFePrimeCnt2 */
#define ACPHY_TxFePrimeCnt2(rev)                      (ACREV_GE(rev,18) ? 0xa05 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa05 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa05))))
#define ACPHY_TxFePrimeCnt2_txfe_prime_cnt_SHIFT(rev) 0
#define ACPHY_TxFePrimeCnt2_txfe_prime_cnt_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_TxFePrimeCnt2_txfe_prime_cnt_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_TxFePrimeCnt2_txfe_prime_cnt_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_TxFePrimeCnt2_txfe_prime_cnt_SHIFT(rev))))))

/* Register ACPHY_TxResamplerMuDeltaInit2u */
#define ACPHY_TxResamplerMuDeltaInit2u(rev)                                    (ACREV_GE(rev,18) ? 0xa06 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa06 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa06))))
#define ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_SHIFT(rev)       0
#define ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_MASK(rev)        (ACREV_GE(rev,18) ? (0xff << ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_u_SHIFT(rev))))))
#define ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev) 8
#define ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_l_lsb_3bits_MASK(rev) (ACREV_GE(rev,18) ? (0x7 << ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_TxResamplerMuDeltaInit2u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxResamplerMuDeltaInit2l */
#define ACPHY_TxResamplerMuDeltaInit2l(rev)                              (ACREV_GE(rev,18) ? 0xa07 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa07 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa07))))
#define ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_SHIFT(rev) 0
#define ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxResamplerMuDeltaInit2l_txresamp_mu_tx_reset_l_SHIFT(rev))))))

/* Register ACPHY_TxResamplerSampSyncVal2 */
#define ACPHY_TxResamplerSampSyncVal2(rev)                              (ACREV_GE(rev,18) ? 0xa08 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa08 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa08))))
#define ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_SHIFT(rev) 0
#define ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxResamplerSampSyncVal2_txresamp_samp_sync_val_SHIFT(rev))))))

/* Register ACPHY_MuInitialLOAD2 */
#define ACPHY_MuInitialLOAD2(rev)                             (ACREV_GE(rev,18) ? 0xa09 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa09 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa09))))
#define ACPHY_MuInitialLOAD2_muinitial_load_SHIFT(rev)        0
#define ACPHY_MuInitialLOAD2_muinitial_load_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_MuInitialLOAD2_muinitial_load_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_MuInitialLOAD2_muinitial_load_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_MuInitialLOAD2_muinitial_load_SHIFT(rev))))))
#define ACPHY_MuInitialLOAD2_txresamp_samp_sync_en_SHIFT(rev) 1
#define ACPHY_MuInitialLOAD2_txresamp_samp_sync_en_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_MuInitialLOAD2_txresamp_samp_sync_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_MuInitialLOAD2_txresamp_samp_sync_en_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxFIFORST2 */
#define ACPHY_TxFIFORST2(rev)                  (ACREV_GE(rev,18) ? 0xa0a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0a))))
#define ACPHY_TxFIFORST2_txfifo_rst_SHIFT(rev) 0
#define ACPHY_TxFIFORST2_txfifo_rst_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFORST2_txfifo_rst_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFORST2_txfifo_rst_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFORST2_txfifo_rst_SHIFT(rev))))))

/* Register ACPHY_TxFIFOCLR2 */
#define ACPHY_TxFIFOCLR2(rev)                  (ACREV_GE(rev,18) ? 0xa0b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0b))))
#define ACPHY_TxFIFOCLR2_txfifo_clr_SHIFT(rev) 0
#define ACPHY_TxFIFOCLR2_txfifo_clr_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOCLR2_txfifo_clr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOCLR2_txfifo_clr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOCLR2_txfifo_clr_SHIFT(rev))))))

/* Register ACPHY_TxFIFORDSTART2 */
#define ACPHY_TxFIFORDSTART2(rev)                      (ACREV_GE(rev,18) ? 0xa0c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0c))))
#define ACPHY_TxFIFORDSTART2_txfifo_rdstart_SHIFT(rev) 0
#define ACPHY_TxFIFORDSTART2_txfifo_rdstart_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_TxFIFORDSTART2_txfifo_rdstart_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_TxFIFORDSTART2_txfifo_rdstart_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_TxFIFORDSTART2_txfifo_rdstart_SHIFT(rev))))))

/* Register ACPHY_TxFIFOStatus2 */
#define ACPHY_TxFIFOStatus2(rev)                           (ACREV_GE(rev,18) ? 0xa0d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0d))))
#define ACPHY_TxFIFOStatus2_tx_fifo_overflow_SHIFT(rev)    0
#define ACPHY_TxFIFOStatus2_tx_fifo_overflow_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_overflow_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_overflow_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_overflow_SHIFT(rev))))))
#define ACPHY_TxFIFOStatus2_tx_fifo_underflow_SHIFT(rev)   1
#define ACPHY_TxFIFOStatus2_tx_fifo_underflow_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_underflow_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_underflow_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_underflow_SHIFT(rev))))))
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_tx_SHIFT(rev)    2
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_tx_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_tx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_tx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_tx_SHIFT(rev))))))
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_SHIFT(rev)       3
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_SHIFT(rev))))))
#define ACPHY_TxFIFOStatus2_tx_fifo_full_SHIFT(rev)        4
#define ACPHY_TxFIFOStatus2_tx_fifo_full_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_full_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_full_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_full_SHIFT(rev))))))
#define ACPHY_TxFIFOStatus2_tx_fifo_almost_full_SHIFT(rev) 5
#define ACPHY_TxFIFOStatus2_tx_fifo_almost_full_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_almost_full_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_almost_full_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_almost_full_SHIFT(rev))))))
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_en_SHIFT(rev)    6
#define ACPHY_TxFIFOStatus2_tx_fifo_stall_en_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_stall_en_SHIFT(rev))))))
#define ACPHY_TxFIFOStatus2_tx_fifo_primed_SHIFT(rev)      7
#define ACPHY_TxFIFOStatus2_tx_fifo_primed_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_primed_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_primed_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_primed_SHIFT(rev))))))
#define ACPHY_TxFIFOStatus2_tx_fifo_rinc_SHIFT(rev)        8
#define ACPHY_TxFIFOStatus2_tx_fifo_rinc_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_rinc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_rinc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_rinc_SHIFT(rev))))))
#define ACPHY_TxFIFOStatus2_tx_fifo_winc_SHIFT(rev)        9
#define ACPHY_TxFIFOStatus2_tx_fifo_winc_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_winc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_winc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxFIFOStatus2_tx_fifo_winc_SHIFT(rev))))))

/* Register ACPHY_TxFIFOOverflowCnt2 */
#define ACPHY_TxFIFOOverflowCnt2(rev)                            (ACREV_GE(rev,18) ? 0xa0e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0e))))
#define ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxFIFOOverflowCnt2_tx_fifo_overflow_cnt_SHIFT(rev))))))

/* Register ACPHY_TxFIFOUnderflowCnt2 */
#define ACPHY_TxFIFOUnderflowCnt2(rev)                             (ACREV_GE(rev,18) ? 0xa0f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa0f : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa0f))))
#define ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_SHIFT(rev) 0
#define ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxFIFOUnderflowCnt2_tx_fifo_underflow_cnt_SHIFT(rev))))))

/* Register ACPHY_TxClipThreshCCK2 */
#define ACPHY_TxClipThreshCCK2(rev)                      (ACREV_GE(rev,18) ? 0xa20 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa20 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa20))))
#define ACPHY_TxClipThreshCCK2_clipThreshCCK2_SHIFT(rev) 0
#define ACPHY_TxClipThreshCCK2_clipThreshCCK2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_TxClipThreshCCK2_clipThreshCCK2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_TxClipThreshCCK2_clipThreshCCK2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1ff << ACPHY_TxClipThreshCCK2_clipThreshCCK2_SHIFT(rev))))))

/* Register ACPHY_TxClipThreshBPSK2 */
#define ACPHY_TxClipThreshBPSK2(rev)                       (ACREV_GE(rev,18) ? 0xa21 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa21 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa21))))
#define ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_SHIFT(rev) 0
#define ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7fff << ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7fff << ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_TxClipThreshBPSK2_clipThreshBPSK2_SHIFT(rev))))))

/* Register ACPHY_TxClipThreshQPSK2 */
#define ACPHY_TxClipThreshQPSK2(rev)                       (ACREV_GE(rev,18) ? 0xa22 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa22 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa22))))
#define ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_SHIFT(rev) 0
#define ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7fff << ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7fff << ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_TxClipThreshQPSK2_clipThreshQPSK2_SHIFT(rev))))))

/* Register ACPHY_TxClipThresh16QAM2 */
#define ACPHY_TxClipThresh16QAM2(rev)                        (ACREV_GE(rev,18) ? 0xa23 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa23 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa23))))
#define ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_SHIFT(rev) 0
#define ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7fff << ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7fff << ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_TxClipThresh16QAM2_clipThresh16QAM2_SHIFT(rev))))))

/* Register ACPHY_TxClipThresh64QAM2 */
#define ACPHY_TxClipThresh64QAM2(rev)                        (ACREV_GE(rev,18) ? 0xa24 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa24 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa24))))
#define ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_SHIFT(rev) 0
#define ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7fff << ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7fff << ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_TxClipThresh64QAM2_clipThresh64QAM2_SHIFT(rev))))))

/* Register ACPHY_txfdiqcomp_str2_c0 */
#define ACPHY_txfdiqcomp_str2_c0(rev)          (ACREV_GE(rev,18) ? 0xa25 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa25 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa25))))
#define ACPHY_txfdiqcomp_str2_c0_c0_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c0_c0_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txfdiqcomp_str2_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txfdiqcomp_str2_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str2_c0_c0_SHIFT(rev))))))

/* Register ACPHY_txfdiqcomp_str2_c1 */
#define ACPHY_txfdiqcomp_str2_c1(rev)          (ACREV_GE(rev,18) ? 0xa26 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa26 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa26))))
#define ACPHY_txfdiqcomp_str2_c1_c1_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c1_c1_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txfdiqcomp_str2_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txfdiqcomp_str2_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str2_c1_c1_SHIFT(rev))))))

/* Register ACPHY_txfdiqcomp_str2_c2 */
#define ACPHY_txfdiqcomp_str2_c2(rev)          (ACREV_GE(rev,18) ? 0xa27 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa27 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa27))))
#define ACPHY_txfdiqcomp_str2_c2_c2_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c2_c2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txfdiqcomp_str2_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txfdiqcomp_str2_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str2_c2_c2_SHIFT(rev))))))

/* Register ACPHY_txfdiqcomp_str2_c3 */
#define ACPHY_txfdiqcomp_str2_c3(rev)          (ACREV_GE(rev,18) ? 0xa28 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa28 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa28))))
#define ACPHY_txfdiqcomp_str2_c3_c3_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c3_c3_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txfdiqcomp_str2_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txfdiqcomp_str2_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str2_c3_c3_SHIFT(rev))))))

/* Register ACPHY_txfdiqcomp_str2_c4 */
#define ACPHY_txfdiqcomp_str2_c4(rev)          (ACREV_GE(rev,18) ? 0xa29 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa29 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa29))))
#define ACPHY_txfdiqcomp_str2_c4_c4_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c4_c4_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txfdiqcomp_str2_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txfdiqcomp_str2_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str2_c4_c4_SHIFT(rev))))))

/* Register ACPHY_txfdiqcomp_str2_c5 */
#define ACPHY_txfdiqcomp_str2_c5(rev)          (ACREV_GE(rev,18) ? 0xa2a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa2a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa2a))))
#define ACPHY_txfdiqcomp_str2_c5_c5_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c5_c5_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txfdiqcomp_str2_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txfdiqcomp_str2_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str2_c5_c5_SHIFT(rev))))))

/* Register ACPHY_txfdiqcomp_str2_c6 */
#define ACPHY_txfdiqcomp_str2_c6(rev)          (ACREV_GE(rev,18) ? 0xa2b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa2b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa2b))))
#define ACPHY_txfdiqcomp_str2_c6_c6_SHIFT(rev) 0
#define ACPHY_txfdiqcomp_str2_c6_c6_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txfdiqcomp_str2_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txfdiqcomp_str2_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_txfdiqcomp_str2_c6_c6_SHIFT(rev))))))

/* Register ACPHY_TxPwrCtrlStatus_path2 */
#define ACPHY_TxPwrCtrlStatus_path2(rev)                      (ACREV_GE(rev,18) ? 0xa40 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa40 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa40))))
#define ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_SHIFT(rev) 15
#define ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_TxPwrCtrlStatus_path2_estPwrAdjValid_SHIFT(rev))))))
#define ACPHY_TxPwrCtrlStatus_path2_baseIndex_SHIFT(rev)      8
#define ACPHY_TxPwrCtrlStatus_path2_baseIndex_MASK(rev)       (ACREV_GE(rev,18) ? (0x7f << ACPHY_TxPwrCtrlStatus_path2_baseIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_TxPwrCtrlStatus_path2_baseIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_TxPwrCtrlStatus_path2_baseIndex_SHIFT(rev))))))
#define ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_SHIFT(rev)     0
#define ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_MASK(rev)      (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlStatus_path2_estPwr_adj_SHIFT(rev))))))

/* Register ACPHY_TxPwrCtrlCore2TSSISensLmt */
#define ACPHY_TxPwrCtrlCore2TSSISensLmt(rev)                      (ACREV_GE(rev,18) ? 0xa41 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa41 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa41))))
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_SHIFT(rev))))))
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_SHIFT(rev))))))

/* Register ACPHY_EstPower_path2 */
#define ACPHY_EstPower_path2(rev)                     (ACREV_GE(rev,18) ? 0xa42 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa42 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa42))))
#define ACPHY_EstPower_path2_baseindex0_SHIFT(rev)    9
#define ACPHY_EstPower_path2_baseindex0_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_EstPower_path2_baseindex0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_EstPower_path2_baseindex0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_EstPower_path2_baseindex0_SHIFT(rev))))))
#define ACPHY_EstPower_path2_estPowerValid_SHIFT(rev) 8
#define ACPHY_EstPower_path2_estPowerValid_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_EstPower_path2_estPowerValid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_EstPower_path2_estPowerValid_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_EstPower_path2_estPowerValid_SHIFT(rev))))))
#define ACPHY_EstPower_path2_estPower_SHIFT(rev)      0
#define ACPHY_EstPower_path2_estPower_MASK(rev)       (ACREV_GE(rev,18) ? (0xff << ACPHY_EstPower_path2_estPower_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_EstPower_path2_estPower_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_EstPower_path2_estPower_SHIFT(rev))))))

/* Register ACPHY_TxPwrCapping_path2 */
#define ACPHY_TxPwrCapping_path2(rev)                         (ACREV_GE(rev,18) ? 0xa43 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa43 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa43))))
#define ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_SHIFT(rev) 0
#define ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCapping_path2_maxTxPwrCap_path2_SHIFT(rev))))))

/* Register ACPHY_TxPwrCtrlInit_path2 */
#define ACPHY_TxPwrCtrlInit_path2(rev)                                (ACREV_GE(rev,18) ? 0xa44 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa44 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa44))))
#define ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_SHIFT(rev)      0
#define ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_MASK(rev)       (ACREV_GE(rev,18) ? (0x7f << ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_TxPwrCtrlInit_path2_pwrIndex_init_path2_SHIFT(rev))))))
#define ACPHY_TxPwrCtrlInit_path2_pwr_index_init_cck_path2_SHIFT(rev) 7
#define ACPHY_TxPwrCtrlInit_path2_pwr_index_init_cck_path2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_TxPwrCtrlInit_path2_pwr_index_init_cck_path2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_TxPwrCtrlInit_path2_pwr_index_init_cck_path2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxPwrCtrlIdleTssi_path2 */
#define ACPHY_TxPwrCtrlIdleTssi_path2(rev)                 (ACREV_GE(rev,18) ? 0xa45 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa45 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa45))))
#define ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_TxPwrCtrlIdleTssi_path2_idleTssi2_SHIFT(rev))))))

/* Register ACPHY_TxPwrCtrlTargetPwr_path2 */
#define ACPHY_TxPwrCtrlTargetPwr_path2(rev)                     (ACREV_GE(rev,18) ? 0xa46 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa46 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa46))))
#define ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_MASK(rev)     (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlTargetPwr_path2_targetPwr2_SHIFT(rev))))))
#define ACPHY_TxPwrCtrlTargetPwr_path2_cckPwrOffset2_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlTargetPwr_path2_cckPwrOffset2_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path2_cckPwrOffset2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlTargetPwr_path2_cckPwrOffset2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxPwrCtrl_uCIndex_path2 */
#define ACPHY_TxPwrCtrl_uCIndex_path2(rev)                     (ACREV_GE(rev,18) ? 0xa47 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa47 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa47))))
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_TxPwrCtrl_uCIndex_path2_uC_baseIndex2_SHIFT(rev))))))
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_SHIFT(rev)  0
#define ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_MASK(rev)   (ACREV_GE(rev,18) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_TxPwrCtrl_uCIndex_path2_uC_pwrIndex2_SHIFT(rev))))))

/* Register ACPHY_TssiVal_path2 */
#define ACPHY_TssiVal_path2(rev)                     (ACREV_GE(rev,18) ? 0xa48 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa48 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa48))))
#define ACPHY_TssiVal_path2_TSSIVal_SHIFT(rev)       0
#define ACPHY_TssiVal_path2_TSSIVal_MASK(rev)        (ACREV_GE(rev,18) ? (0x3ff << ACPHY_TssiVal_path2_TSSIVal_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_TssiVal_path2_TSSIVal_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_TssiVal_path2_TSSIVal_SHIFT(rev))))))
#define ACPHY_TssiVal_path2_tssiVal_valid_SHIFT(rev) 15
#define ACPHY_TssiVal_path2_tssiVal_valid_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_TssiVal_path2_tssiVal_valid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TssiVal_path2_tssiVal_valid_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxPwrCtrlPwrIdx_path2 */
#define ACPHY_TxPwrCtrlPwrIdx_path2(rev)                (ACREV_GE(rev,18) ? 0xa49 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa49 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa49))))
#define ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlPwrIdx_path2_pwrIndex_SHIFT(rev))))))

/* Register ACPHY_TxPwrCtrlGainStatus_path2 */
#define ACPHY_TxPwrCtrlGainStatus_path2(rev)              (ACREV_GE(rev,18) ? 0xa4a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa4a))))
#define ACPHY_TxPwrCtrlGainStatus_path2_bbMult_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlGainStatus_path2_bbMult_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlGainStatus_path2_bbMult_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlGainStatus_path2_bbMult_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_TxPwrCtrlGainStatus_path2_bbMult_SHIFT(rev))))))

/* Register ACPHY_TxPwrCtrlIdleTssi_second_path2 */
#define ACPHY_TxPwrCtrlIdleTssi_second_path2(rev)                        (ACREV_GE(rev,18) ? 0xa4c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa4c))))
#define ACPHY_TxPwrCtrlIdleTssi_second_path2_idleTssi_second2_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_second_path2_idleTssi_second2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path2_idleTssi_second2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path2_idleTssi_second2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_TxPwrCtrlIdleTssi_second_path2_idleTssi_second2_SHIFT(rev))))))

/* Register ACPHY_papr_gain_index_p2 */
#define ACPHY_papr_gain_index_p2(rev)                       (ACREV_GE(rev,18) ? 0xa60 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa60 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa60))))
#define ACPHY_papr_gain_index_p2_papr_gain_index_SHIFT(rev) 0
#define ACPHY_papr_gain_index_p2_papr_gain_index_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_papr_gain_index_p2_papr_gain_index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_papr_gain_index_p2_papr_gain_index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_papr_gain_index_p2_papr_gain_index_SHIFT(rev))))))
#define ACPHY_papr_gain_index_p2_papr_enable_SHIFT(rev)     7
#define ACPHY_papr_gain_index_p2_papr_enable_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_papr_gain_index_p2_papr_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_papr_gain_index_p2_papr_enable_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_papr_gain_index_p2_papr_enable_SHIFT(rev))))))
#define ACPHY_papr_gain_index_p2_shrink_scale_SHIFT(rev)    8
#define ACPHY_papr_gain_index_p2_shrink_scale_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_papr_gain_index_p2_shrink_scale_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_papr_gain_index_p2_shrink_scale_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_papr_gamma_p2 */
#define ACPHY_papr_gamma_p2(rev)                  (ACREV_GE(rev,18) ? 0xa61 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa61 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa61))))
#define ACPHY_papr_gamma_p2_papr_gamma_SHIFT(rev) 0
#define ACPHY_papr_gamma_p2_papr_gamma_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_papr_gamma_p2_papr_gamma_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_papr_gamma_p2_papr_gamma_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1fff << ACPHY_papr_gamma_p2_papr_gamma_SHIFT(rev))))))

/* Register ACPHY_papr_gamma1_p2 */
#define ACPHY_papr_gamma1_p2(rev)                   (ACREV_GE(rev,18) ? 0xa62 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa62 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa62))))
#define ACPHY_papr_gamma1_p2_papr_gamma1_SHIFT(rev) 0
#define ACPHY_papr_gamma1_p2_papr_gamma1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_papr_gamma1_p2_papr_gamma1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_papr_gamma1_p2_papr_gamma1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1fff << ACPHY_papr_gamma1_p2_papr_gamma1_SHIFT(rev))))))

/* Register ACPHY_papdCalFirstCorr_I2 */
#define ACPHY_papdCalFirstCorr_I2(rev)                        (ACREV_GE(rev,18) ? 0xa70 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa70 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa70))))
#define ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_SHIFT(rev))))))

/* Register ACPHY_papdCalFirstCorr_Q2 */
#define ACPHY_papdCalFirstCorr_Q2(rev)                        (ACREV_GE(rev,18) ? 0xa71 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa71 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa71))))
#define ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_SHIFT(rev) 0
#define ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_SHIFT(rev))))))

/* Register ACPHY_papdCalLastCorr_I2 */
#define ACPHY_papdCalLastCorr_I2(rev)                       (ACREV_GE(rev,18) ? 0xa72 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa72 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa72))))
#define ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_papdCalLastCorr_I2_papdLastCorr_I2_SHIFT(rev))))))

/* Register ACPHY_papdCalLastCorr_Q2 */
#define ACPHY_papdCalLastCorr_Q2(rev)                       (ACREV_GE(rev,18) ? 0xa73 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa73 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa73))))
#define ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_SHIFT(rev) 0
#define ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_SHIFT(rev))))))

/* Register ACPHY_PapdCalYref_I2 */
#define ACPHY_PapdCalYref_I2(rev)                         (ACREV_GE(rev,18) ? 0xa74 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa74 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa74))))
#define ACPHY_PapdCalYref_I2_papdYreference_I2_SHIFT(rev) 0
#define ACPHY_PapdCalYref_I2_papdYreference_I2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PapdCalYref_I2_papdYreference_I2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PapdCalYref_I2_papdYreference_I2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PapdCalYref_I2_papdYreference_I2_SHIFT(rev))))))

/* Register ACPHY_PapdCalYref_Q2 */
#define ACPHY_PapdCalYref_Q2(rev)                         (ACREV_GE(rev,18) ? 0xa75 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa75 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa75))))
#define ACPHY_PapdCalYref_Q2_papdYreference_Q2_SHIFT(rev) 0
#define ACPHY_PapdCalYref_Q2_papdYreference_Q2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PapdCalYref_Q2_papdYreference_Q2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PapdCalYref_Q2_papdYreference_Q2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PapdCalYref_Q2_papdYreference_Q2_SHIFT(rev))))))

/* Register ACPHY_PapdCalYrefOverride_I2 */
#define ACPHY_PapdCalYrefOverride_I2(rev)                           (ACREV_GE(rev,18) ? 0xa76 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa76 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa76))))
#define ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_SHIFT(rev))))))

/* Register ACPHY_PapdCalYrefOverride_Q2 */
#define ACPHY_PapdCalYrefOverride_Q2(rev)                           (ACREV_GE(rev,18) ? 0xa77 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa77 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa77))))
#define ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_SHIFT(rev) 0
#define ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_SHIFT(rev))))))

/* Register ACPHY_PapdEnable2 */
#define ACPHY_PapdEnable2(rev)                             (ACREV_GE(rev,18) ? 0xa78 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa78 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa78))))
#define ACPHY_PapdEnable2_papd_compEnb2_SHIFT(rev)         0
#define ACPHY_PapdEnable2_papd_compEnb2_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdEnable2_papd_compEnb2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdEnable2_papd_compEnb2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdEnable2_papd_compEnb2_SHIFT(rev))))))
#define ACPHY_PapdEnable2_avgPapdPowerEnb2_SHIFT(rev)      1
#define ACPHY_PapdEnable2_avgPapdPowerEnb2_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdEnable2_avgPapdPowerEnb2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdEnable2_avgPapdPowerEnb2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdEnable2_avgPapdPowerEnb2_SHIFT(rev))))))
#define ACPHY_PapdEnable2_gain_dac_rf_override2_SHIFT(rev) 2
#define ACPHY_PapdEnable2_gain_dac_rf_override2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdEnable2_gain_dac_rf_override2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdEnable2_gain_dac_rf_override2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdEnable2_gain_dac_rf_override2_SHIFT(rev))))))
#define ACPHY_PapdEnable2_papd_compCckEnb2_SHIFT(rev)      3
#define ACPHY_PapdEnable2_papd_compCckEnb2_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdEnable2_papd_compCckEnb2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdEnable2_papd_compCckEnb2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdEnable2_papd_compCckEnb2_SHIFT(rev))))))
#define ACPHY_PapdEnable2_gain_dac_rf_reg2_SHIFT(rev)      4
#define ACPHY_PapdEnable2_gain_dac_rf_reg2_MASK(rev)       (ACREV_GE(rev,18) ? (0x1ff << ACPHY_PapdEnable2_gain_dac_rf_reg2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_PapdEnable2_gain_dac_rf_reg2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1ff << ACPHY_PapdEnable2_gain_dac_rf_reg2_SHIFT(rev))))))

/* Register ACPHY_EpsilonTableAdjust2 */
#define ACPHY_EpsilonTableAdjust2(rev)                      (ACREV_GE(rev,18) ? 0xa79 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa79 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa79))))
#define ACPHY_EpsilonTableAdjust2_epsilonOffset2_SHIFT(rev) 7
#define ACPHY_EpsilonTableAdjust2_epsilonOffset2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_EpsilonTableAdjust2_epsilonOffset2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_EpsilonTableAdjust2_epsilonOffset2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1ff << ACPHY_EpsilonTableAdjust2_epsilonOffset2_SHIFT(rev))))))
#define ACPHY_EpsilonTableAdjust2_epsilonScalar2_SHIFT(rev) 0
#define ACPHY_EpsilonTableAdjust2_epsilonScalar2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_EpsilonTableAdjust2_epsilonScalar2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_EpsilonTableAdjust2_epsilonScalar2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_EpsilonTableAdjust2_epsilonScalar2_SHIFT(rev))))))

/* Register ACPHY_EpsilonOverrideI_2 */
#define ACPHY_EpsilonOverrideI_2(rev)                          (ACREV_GE(rev,18) ? 0xa7a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa7a))))
#define ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_SHIFT(rev)  14
#define ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_MASK(rev)   (ACREV_GE(rev,18) ? (0x3 << ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_EpsilonOverrideI_2_epsilonFixedPoint_SHIFT(rev))))))
#define ACPHY_EpsilonOverrideI_2_epsilonOverride2_SHIFT(rev)   13
#define ACPHY_EpsilonOverrideI_2_epsilonOverride2_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_EpsilonOverrideI_2_epsilonOverride2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_EpsilonOverrideI_2_epsilonOverride2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_EpsilonOverrideI_2_epsilonOverride2_SHIFT(rev))))))
#define ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1fff << ACPHY_EpsilonOverrideI_2_epsilonOverrideI_2_SHIFT(rev))))))

/* Register ACPHY_EpsilonOverrideQ_2 */
#define ACPHY_EpsilonOverrideQ_2(rev)                          (ACREV_GE(rev,18) ? 0xa7b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa7b))))
#define ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_SHIFT(rev) 0
#define ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1fff << ACPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_SHIFT(rev))))))

/* Register ACPHY_PapdCalShifts2 */
#define ACPHY_PapdCalShifts2(rev)                         (ACREV_GE(rev,18) ? 0xa7c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa7c))))
#define ACPHY_PapdCalShifts2_papd_calEnb2_SHIFT(rev)      13
#define ACPHY_PapdCalShifts2_papd_calEnb2_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdCalShifts2_papd_calEnb2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdCalShifts2_papd_calEnb2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdCalShifts2_papd_calEnb2_SHIFT(rev))))))
#define ACPHY_PapdCalShifts2_papdYrefOverride2_SHIFT(rev) 12
#define ACPHY_PapdCalShifts2_papdYrefOverride2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdCalShifts2_papdYrefOverride2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdCalShifts2_papdYrefOverride2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_PapdCalShifts2_papdYrefOverride2_SHIFT(rev))))))
#define ACPHY_PapdCalShifts2_papdLambda_Q2_SHIFT(rev)     8
#define ACPHY_PapdCalShifts2_papdLambda_Q2_MASK(rev)      (ACREV_GE(rev,18) ? (0xf << ACPHY_PapdCalShifts2_papdLambda_Q2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_PapdCalShifts2_papdLambda_Q2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_PapdCalShifts2_papdLambda_Q2_SHIFT(rev))))))
#define ACPHY_PapdCalShifts2_papdLambda_I2_SHIFT(rev)     4
#define ACPHY_PapdCalShifts2_papdLambda_I2_MASK(rev)      (ACREV_GE(rev,18) ? (0xf << ACPHY_PapdCalShifts2_papdLambda_I2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_PapdCalShifts2_papdLambda_I2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_PapdCalShifts2_papdLambda_I2_SHIFT(rev))))))
#define ACPHY_PapdCalShifts2_papdCorrShift2_SHIFT(rev)    0
#define ACPHY_PapdCalShifts2_papdCorrShift2_MASK(rev)     (ACREV_GE(rev,18) ? (0xf << ACPHY_PapdCalShifts2_papdCorrShift2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_PapdCalShifts2_papdCorrShift2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_PapdCalShifts2_papdCorrShift2_SHIFT(rev))))))

/* Register ACPHY_forceFront2 */
#define ACPHY_forceFront2(rev)                   (ACREV_GE(rev,18) ? 0xa90 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa90 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa90))))
#define ACPHY_forceFront2_freqEst_SHIFT(rev)     10
#define ACPHY_forceFront2_freqEst_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_freqEst_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_freqEst_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_freqEst_SHIFT(rev))))))
#define ACPHY_forceFront2_freqCor_SHIFT(rev)     9
#define ACPHY_forceFront2_freqCor_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_freqCor_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_freqCor_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_freqCor_SHIFT(rev))))))
#define ACPHY_forceFront2_mf20U_sub_SHIFT(rev)   8
#define ACPHY_forceFront2_mf20U_sub_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_mf20U_sub_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_mf20U_sub_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_mf20U_sub_SHIFT(rev))))))
#define ACPHY_forceFront2_mf20L_sub_SHIFT(rev)   7
#define ACPHY_forceFront2_mf20L_sub_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_mf20L_sub_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_mf20L_sub_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_mf20L_sub_SHIFT(rev))))))
#define ACPHY_forceFront2_mf20U_SHIFT(rev)       6
#define ACPHY_forceFront2_mf20U_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_mf20U_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_mf20U_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_mf20U_SHIFT(rev))))))
#define ACPHY_forceFront2_mf20L_SHIFT(rev)       5
#define ACPHY_forceFront2_mf20L_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_mf20L_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_mf20L_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_mf20L_SHIFT(rev))))))
#define ACPHY_forceFront2_auto20U_sub_SHIFT(rev) 4
#define ACPHY_forceFront2_auto20U_sub_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_auto20U_sub_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_auto20U_sub_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_auto20U_sub_SHIFT(rev))))))
#define ACPHY_forceFront2_auto20L_sub_SHIFT(rev) 3
#define ACPHY_forceFront2_auto20L_sub_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_auto20L_sub_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_auto20L_sub_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_auto20L_sub_SHIFT(rev))))))
#define ACPHY_forceFront2_auto20U_SHIFT(rev)     2
#define ACPHY_forceFront2_auto20U_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_auto20U_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_auto20U_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_auto20U_SHIFT(rev))))))
#define ACPHY_forceFront2_auto20L_SHIFT(rev)     1
#define ACPHY_forceFront2_auto20L_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_auto20L_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_auto20L_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_auto20L_SHIFT(rev))))))
#define ACPHY_forceFront2_front40_SHIFT(rev)     0
#define ACPHY_forceFront2_front40_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_forceFront2_front40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_forceFront2_front40_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_forceFront2_front40_SHIFT(rev))))))

/* Register ACPHY_Auxphystats2 */
#define ACPHY_Auxphystats2(rev)                    (ACREV_GE(rev,18) ? 0xa91 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa91 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa91))))
#define ACPHY_Auxphystats2_auxgaininfo2_SHIFT(rev) 0
#define ACPHY_Auxphystats2_auxgaininfo2_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x3fff << ACPHY_Auxphystats2_auxgaininfo2_SHIFT(rev)))
#define ACPHY_Auxphystats2_auxgaininfo_SHIFT(rev)  0
#define ACPHY_Auxphystats2_auxgaininfo_MASK(rev)   (ACREV_GE(rev,18) ? (0x3fff << ACPHY_Auxphystats2_auxgaininfo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3fff << ACPHY_Auxphystats2_auxgaininfo_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PhyStatsGainInfo2 */
#define ACPHY_PhyStatsGainInfo2(rev)                 (ACREV_GE(rev,18) ? 0xa92 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa92 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa92))))
#define ACPHY_PhyStatsGainInfo2_GainInfo2_SHIFT(rev) 0
#define ACPHY_PhyStatsGainInfo2_GainInfo2_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PhyStatsGainInfo2_GainInfo2_SHIFT(rev)))
#define ACPHY_PhyStatsGainInfo2_GainInfo_SHIFT(rev)  0
#define ACPHY_PhyStatsGainInfo2_GainInfo_MASK(rev)   (ACREV_GE(rev,18) ? (0xffff << ACPHY_PhyStatsGainInfo2_GainInfo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PhyStatsGainInfo2_GainInfo_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_rxfe_fifo_uflow_cnt2 */
#define ACPHY_rxfe_fifo_uflow_cnt2(rev)                  (ACREV_GE(rev,18) ? 0xa93 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa93 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa93))))
#define ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxfe_fifo_uflow_cnt2_uflow_cnt2_SHIFT(rev))))))

/* Register ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2 */
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2(rev)                        (ACREV_GE(rev,18) ? 0xa94 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa94 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa94))))
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_MASK(rev) (ACREV_GE(rev,18) ? (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_rxfe_fifo_uflow_cnt_per_pkt_latched2_uflow_cnt_per_pkt_latched2_SHIFT(rev))))))

/* Register ACPHY_rxfe_fifo_oflow_cnt2 */
#define ACPHY_rxfe_fifo_oflow_cnt2(rev)                  (ACREV_GE(rev,18) ? 0xa95 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa95 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa95))))
#define ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxfe_fifo_oflow_cnt2_oflow_cnt2_SHIFT(rev))))))

/* Register ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2 */
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2(rev)                        (ACREV_GE(rev,18) ? 0xa96 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa96 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xa96))))
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_SHIFT(rev) 0
#define ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_MASK(rev) (ACREV_GE(rev,18) ? (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_rxfe_fifo_oflow_cnt_per_pkt_latched2_oflow_cnt_per_pkt_latched2_SHIFT(rev))))))

/* Register ACPHY_Core3RxIQCompA2 */
#define ACPHY_Core3RxIQCompA2(rev)          (ACREV_GE(rev,18) ? 0xaa0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa0))))
#define ACPHY_Core3RxIQCompA2_a2_SHIFT(rev) 0
#define ACPHY_Core3RxIQCompA2_a2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_Core3RxIQCompA2_a2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_Core3RxIQCompA2_a2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core3RxIQCompA2_a2_SHIFT(rev))))))

/* Register ACPHY_Core3RxIQCompB2 */
#define ACPHY_Core3RxIQCompB2(rev)          (ACREV_GE(rev,18) ? 0xaa1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa1))))
#define ACPHY_Core3RxIQCompB2_b2_SHIFT(rev) 0
#define ACPHY_Core3RxIQCompB2_b2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_Core3RxIQCompB2_b2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_Core3RxIQCompB2_b2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core3RxIQCompB2_b2_SHIFT(rev))))))

/* Register ACPHY_Core3BPhyRxIQCompA2 */
#define ACPHY_Core3BPhyRxIQCompA2(rev)         (ACREV_GE(rev,18) ? 0xaa2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa2))))
#define ACPHY_Core3BPhyRxIQCompA2_a_SHIFT(rev) 0
#define ACPHY_Core3BPhyRxIQCompA2_a_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_Core3BPhyRxIQCompA2_a_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_Core3BPhyRxIQCompA2_a_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core3BPhyRxIQCompA2_a_SHIFT(rev))))))

/* Register ACPHY_Core3BPhyRxIQCompB2 */
#define ACPHY_Core3BPhyRxIQCompB2(rev)         (ACREV_GE(rev,18) ? 0xaa3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa3))))
#define ACPHY_Core3BPhyRxIQCompB2_b_SHIFT(rev) 0
#define ACPHY_Core3BPhyRxIQCompB2_b_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_Core3BPhyRxIQCompB2_b_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_Core3BPhyRxIQCompB2_b_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core3BPhyRxIQCompB2_b_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c0 */
#define ACPHY_rxfdiqcomp_str2_c0(rev)          (ACREV_GE(rev,18) ? 0xaa4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa4))))
#define ACPHY_rxfdiqcomp_str2_c0_c0_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c0_c0_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c0_c0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c0_c0_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c1 */
#define ACPHY_rxfdiqcomp_str2_c1(rev)          (ACREV_GE(rev,18) ? 0xaa5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa5))))
#define ACPHY_rxfdiqcomp_str2_c1_c1_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c1_c1_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c1_c1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c1_c1_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c2 */
#define ACPHY_rxfdiqcomp_str2_c2(rev)          (ACREV_GE(rev,18) ? 0xaa6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa6))))
#define ACPHY_rxfdiqcomp_str2_c2_c2_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c2_c2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c2_c2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c2_c2_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c3 */
#define ACPHY_rxfdiqcomp_str2_c3(rev)          (ACREV_GE(rev,18) ? 0xaa7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa7))))
#define ACPHY_rxfdiqcomp_str2_c3_c3_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c3_c3_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c3_c3_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c3_c3_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c4 */
#define ACPHY_rxfdiqcomp_str2_c4(rev)          (ACREV_GE(rev,18) ? 0xaa8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa8))))
#define ACPHY_rxfdiqcomp_str2_c4_c4_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c4_c4_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c4_c4_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c4_c4_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c5 */
#define ACPHY_rxfdiqcomp_str2_c5(rev)          (ACREV_GE(rev,18) ? 0xaa9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaa9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaa9))))
#define ACPHY_rxfdiqcomp_str2_c5_c5_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c5_c5_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c5_c5_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c5_c5_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c6 */
#define ACPHY_rxfdiqcomp_str2_c6(rev)          (ACREV_GE(rev,18) ? 0xaaa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaaa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaaa))))
#define ACPHY_rxfdiqcomp_str2_c6_c6_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c6_c6_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c6_c6_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c6_c6_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c7 */
#define ACPHY_rxfdiqcomp_str2_c7(rev)          (ACREV_GE(rev,18) ? 0xaab : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaab : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaab))))
#define ACPHY_rxfdiqcomp_str2_c7_c7_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c7_c7_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c7_c7_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c7_c7_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c7_c7_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c8 */
#define ACPHY_rxfdiqcomp_str2_c8(rev)          (ACREV_GE(rev,18) ? 0xaac : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaac : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaac))))
#define ACPHY_rxfdiqcomp_str2_c8_c8_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c8_c8_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c8_c8_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c8_c8_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c8_c8_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c9 */
#define ACPHY_rxfdiqcomp_str2_c9(rev)          (ACREV_GE(rev,18) ? 0xaad : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaad : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaad))))
#define ACPHY_rxfdiqcomp_str2_c9_c9_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c9_c9_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c9_c9_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c9_c9_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c9_c9_SHIFT(rev))))))

/* Register ACPHY_rxfdiqcomp_str2_c10 */
#define ACPHY_rxfdiqcomp_str2_c10(rev)           (ACREV_GE(rev,18) ? 0xaae : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaae : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaae))))
#define ACPHY_rxfdiqcomp_str2_c10_c10_SHIFT(rev) 0
#define ACPHY_rxfdiqcomp_str2_c10_c10_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c10_c10_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_rxfdiqcomp_str2_c10_c10_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_rxfdiqcomp_str2_c10_c10_SHIFT(rev))))))

/* Register ACPHY_IqestIqAccLo2 */
#define ACPHY_IqestIqAccLo2(rev)               (ACREV_GE(rev,18) ? 0xac0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac0))))
#define ACPHY_IqestIqAccLo2_iqAccLo_SHIFT(rev) 0
#define ACPHY_IqestIqAccLo2_iqAccLo_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_IqestIqAccLo2_iqAccLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_IqestIqAccLo2_iqAccLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestIqAccLo2_iqAccLo_SHIFT(rev))))))

/* Register ACPHY_IqestIqAccHi2 */
#define ACPHY_IqestIqAccHi2(rev)               (ACREV_GE(rev,18) ? 0xac1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac1))))
#define ACPHY_IqestIqAccHi2_iqAccHi_SHIFT(rev) 0
#define ACPHY_IqestIqAccHi2_iqAccHi_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_IqestIqAccHi2_iqAccHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_IqestIqAccHi2_iqAccHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestIqAccHi2_iqAccHi_SHIFT(rev))))))

/* Register ACPHY_IqestipwrAccLo2 */
#define ACPHY_IqestipwrAccLo2(rev)                 (ACREV_GE(rev,18) ? 0xac2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac2))))
#define ACPHY_IqestipwrAccLo2_ipwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestipwrAccLo2_ipwrAccLo_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_IqestipwrAccLo2_ipwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_IqestipwrAccLo2_ipwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestipwrAccLo2_ipwrAccLo_SHIFT(rev))))))

/* Register ACPHY_IqestipwrAccHi2 */
#define ACPHY_IqestipwrAccHi2(rev)                 (ACREV_GE(rev,18) ? 0xac3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac3))))
#define ACPHY_IqestipwrAccHi2_ipwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestipwrAccHi2_ipwrAccHi_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_IqestipwrAccHi2_ipwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_IqestipwrAccHi2_ipwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestipwrAccHi2_ipwrAccHi_SHIFT(rev))))))

/* Register ACPHY_IqestqpwrAccLo2 */
#define ACPHY_IqestqpwrAccLo2(rev)                 (ACREV_GE(rev,18) ? 0xac4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac4))))
#define ACPHY_IqestqpwrAccLo2_qpwrAccLo_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccLo2_qpwrAccLo_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_IqestqpwrAccLo2_qpwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_IqestqpwrAccLo2_qpwrAccLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestqpwrAccLo2_qpwrAccLo_SHIFT(rev))))))

/* Register ACPHY_IqestqpwrAccHi2 */
#define ACPHY_IqestqpwrAccHi2(rev)                 (ACREV_GE(rev,18) ? 0xac5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xac5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xac5))))
#define ACPHY_IqestqpwrAccHi2_qpwrAccHi_SHIFT(rev) 0
#define ACPHY_IqestqpwrAccHi2_qpwrAccHi_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_IqestqpwrAccHi2_qpwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_IqestqpwrAccHi2_qpwrAccHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_IqestqpwrAccHi2_qpwrAccHi_SHIFT(rev))))))

/* Register ACPHY_Core2DesiredPower */
#define ACPHY_Core2DesiredPower(rev)                        (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad0)
#define ACPHY_Core2DesiredPower_normDesiredPower_SHIFT(rev) 0
#define ACPHY_Core2DesiredPower_normDesiredPower_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core2DesiredPower_normDesiredPower_SHIFT(rev)))

/* Register ACPHY_Core2cckDesiredPower */
#define ACPHY_Core2cckDesiredPower(rev)                           (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad1)
#define ACPHY_Core2cckDesiredPower_ccknormDesiredPower_SHIFT(rev) 0
#define ACPHY_Core2cckDesiredPower_ccknormDesiredPower_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core2cckDesiredPower_ccknormDesiredPower_SHIFT(rev)))

/* Register ACPHY_Core2barelyClipBackoff */
#define ACPHY_Core2barelyClipBackoff(rev)                           (ACREV_GE(rev,18) ? 0xad2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad2))))
#define ACPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core2barelyClipBackoff_barelyclipThreshold_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT(rev))))))

/* Register ACPHY_Core2cckbarelyClipBackoff */
#define ACPHY_Core2cckbarelyClipBackoff(rev)                              (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad3)
#define ACPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev) 0
#define ACPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT(rev)))

/* Register ACPHY_Core2computeGainInfo */
#define ACPHY_Core2computeGainInfo(rev)                                  (ACREV_GE(rev,18) ? 0xad4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad4))))
#define ACPHY_Core2computeGainInfo_disableClip1detect_SHIFT(rev)         14
#define ACPHY_Core2computeGainInfo_disableClip1detect_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2computeGainInfo_disableClip1detect_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2computeGainInfo_disableClip1detect_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2computeGainInfo_disableClip1detect_SHIFT(rev))))))
#define ACPHY_Core2computeGainInfo_disableClip2detect_SHIFT(rev)         13
#define ACPHY_Core2computeGainInfo_disableClip2detect_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2computeGainInfo_disableClip2detect_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2computeGainInfo_disableClip2detect_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2computeGainInfo_disableClip2detect_SHIFT(rev))))))
#define ACPHY_Core2computeGainInfo_gainStepValue_SHIFT(rev)              10
#define ACPHY_Core2computeGainInfo_gainStepValue_MASK(rev)               (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2computeGainInfo_gainStepValue_SHIFT(rev)))
#define ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_Core2computeGainInfo_barelyClipGainBackoffValue_SHIFT(rev))))))
#define ACPHY_Core2computeGainInfo_gainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core2computeGainInfo_gainBackoffValue_MASK(rev)            (ACREV_GE(rev,18) ? (0x1f << ACPHY_Core2computeGainInfo_gainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_Core2computeGainInfo_gainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_Core2computeGainInfo_gainBackoffValue_SHIFT(rev))))))

/* Register ACPHY_Core2cckcomputeGainInfo */
#define ACPHY_Core2cckcomputeGainInfo(rev)                                     (ACREV_GE(rev,18) ? 0xad5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad5))))
#define ACPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev) 5
#define ACPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT(rev)))
#define ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)           0
#define ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_MASK(rev)            (ACREV_GE(rev,18) ? (0x1f << ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_SHIFT(rev))))))

/* Register ACPHY_Core2MinMaxGain */
#define ACPHY_Core2MinMaxGain(rev)                    (ACREV_GE(rev,18) ? 0xad6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad6))))
#define ACPHY_Core2MinMaxGain_maxGainValue_SHIFT(rev) 8
#define ACPHY_Core2MinMaxGain_maxGainValue_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2MinMaxGain_maxGainValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2MinMaxGain_maxGainValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2MinMaxGain_maxGainValue_SHIFT(rev))))))
#define ACPHY_Core2MinMaxGain_minGainValue_SHIFT(rev) 0
#define ACPHY_Core2MinMaxGain_minGainValue_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2MinMaxGain_minGainValue_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2MinMaxGain_minGainValue_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2MinMaxGain_minGainValue_SHIFT(rev))))))

/* Register ACPHY_Core2cckMinMaxGain */
#define ACPHY_Core2cckMinMaxGain(rev)                       (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad7)
#define ACPHY_Core2cckMinMaxGain_cckmaxGainValue_SHIFT(rev) 8
#define ACPHY_Core2cckMinMaxGain_cckmaxGainValue_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2cckMinMaxGain_cckmaxGainValue_SHIFT(rev)))
#define ACPHY_Core2cckMinMaxGain_cckminGainValue_SHIFT(rev) 0
#define ACPHY_Core2cckMinMaxGain_cckminGainValue_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2cckMinMaxGain_cckminGainValue_SHIFT(rev)))

/* Register ACPHY_Core2edThreshold */
#define ACPHY_Core2edThreshold(rev)                   (ACREV_GE(rev,18) ? 0xad8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad8))))
#define ACPHY_Core2edThreshold_edThreshold_SHIFT(rev) 0
#define ACPHY_Core2edThreshold_edThreshold_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Core2edThreshold_edThreshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Core2edThreshold_edThreshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core2edThreshold_edThreshold_SHIFT(rev))))))

/* Register ACPHY_Core2smallsigThreshold */
#define ACPHY_Core2smallsigThreshold(rev)                         (ACREV_GE(rev,18) ? 0xad9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xad9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xad9))))
#define ACPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT(rev) 0
#define ACPHY_Core2smallsigThreshold_smallsigThreshold_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT(rev))))))

/* Register ACPHY_Core2Clip1Threshold */
#define ACPHY_Core2Clip1Threshold(rev)                      (ACREV_GE(rev,18) ? 0xada : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xada : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xada))))
#define ACPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT(rev) 0
#define ACPHY_Core2Clip1Threshold_Clip1Threshold_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT(rev))))))

/* Register ACPHY_Core2Clip2Threshold */
#define ACPHY_Core2Clip2Threshold(rev)                      (ACREV_GE(rev,18) ? 0xadb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xadb : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xadb))))
#define ACPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT(rev) 0
#define ACPHY_Core2Clip2Threshold_Clip2Threshold_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT(rev))))))

/* Register ACPHY_Core2InitGainCodeA */
#define ACPHY_Core2InitGainCodeA(rev)                          (ACREV_GE(rev,18) ? 0xadc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xadc : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xadc))))
#define ACPHY_Core2InitGainCodeA_initmixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2InitGainCodeA_initmixergainIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2InitGainCodeA_initmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2InitGainCodeA_initmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core2InitGainCodeA_initmixergainIndex_SHIFT(rev))))))
#define ACPHY_Core2InitGainCodeA_initlna2Index_SHIFT(rev)      4
#define ACPHY_Core2InitGainCodeA_initlna2Index_MASK(rev)       (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2InitGainCodeA_initlna2Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2InitGainCodeA_initlna2Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2InitGainCodeA_initlna2Index_SHIFT(rev))))))
#define ACPHY_Core2InitGainCodeA_initLnaIndex_SHIFT(rev)       1
#define ACPHY_Core2InitGainCodeA_initLnaIndex_MASK(rev)        (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2InitGainCodeA_initLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2InitGainCodeA_initLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2InitGainCodeA_initLnaIndex_SHIFT(rev))))))
#define ACPHY_Core2InitGainCodeA_initExtLnaIndex_SHIFT(rev)    0
#define ACPHY_Core2InitGainCodeA_initExtLnaIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2InitGainCodeA_initExtLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2InitGainCodeA_initExtLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2InitGainCodeA_initExtLnaIndex_SHIFT(rev))))))

/* Register ACPHY_Core2InitGainCodeB */
#define ACPHY_Core2InitGainCodeB(rev)                        (ACREV_GE(rev,18) ? 0xadd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xadd : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xadd))))
#define ACPHY_Core2InitGainCodeB_initvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2InitGainCodeB_initvgagainIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2InitGainCodeB_initvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2InitGainCodeB_initvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core2InitGainCodeB_initvgagainIndex_SHIFT(rev))))))
#define ACPHY_Core2InitGainCodeB_InitBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2InitGainCodeB_InitBiQ1Index_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2InitGainCodeB_InitBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2InitGainCodeB_InitBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2InitGainCodeB_InitBiQ1Index_SHIFT(rev))))))
#define ACPHY_Core2InitGainCodeB_InitBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2InitGainCodeB_InitBiQ0Index_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2InitGainCodeB_InitBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2InitGainCodeB_InitBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2InitGainCodeB_InitBiQ0Index_SHIFT(rev))))))
#define ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)  3
#define ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2InitGainCodeB_InitHiTrTxIndex_SHIFT(rev))))))
#define ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)  2
#define ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2InitGainCodeB_InitHiTrRxIndex_SHIFT(rev))))))
#define ACPHY_Core2InitGainCodeB_InitHiLna1Byp_SHIFT(rev)    1
#define ACPHY_Core2InitGainCodeB_InitHiLna1Byp_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2InitGainCodeB_InitHiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2InitGainCodeB_InitHiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2InitGainCodeB_InitHiLna1Byp_SHIFT(rev))))))

/* Register ACPHY_Core2clipHiGainCodeA */
#define ACPHY_Core2clipHiGainCodeA(rev)                             (ACREV_GE(rev,18) ? 0xade : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xade : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xade))))
#define ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core2clipHiGainCodeA_clip1himixergainIndex_SHIFT(rev))))))
#define ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)      4
#define ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_MASK(rev)       (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clipHiGainCodeA_clip1hilna2Index_SHIFT(rev))))))
#define ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)       1
#define ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_MASK(rev)        (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clipHiGainCodeA_clip1hiLnaIndex_SHIFT(rev))))))
#define ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clipHiGainCodeA_clip1hiextLnaIndex_SHIFT(rev))))))

/* Register ACPHY_Core2clipHiGainCodeB */
#define ACPHY_Core2clipHiGainCodeB(rev)                           (ACREV_GE(rev,18) ? 0xadf : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xadf : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xadf))))
#define ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core2clipHiGainCodeB_clip1hivgagainIndex_SHIFT(rev))))))
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clipHiGainCodeB_clip1hiBiQ1Index_SHIFT(rev))))))
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clipHiGainCodeB_clip1hiBiQ0Index_SHIFT(rev))))))
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiTrTxIndex_SHIFT(rev))))))
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiTrRxIndex_SHIFT(rev))))))
#define ACPHY_Core2clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)      1
#define ACPHY_Core2clipHiGainCodeB_clip1HiLna1Byp_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clipHiGainCodeB_clip1HiLna1Byp_SHIFT(rev))))))

/* Register ACPHY_Core2clipmdGainCodeA */
#define ACPHY_Core2clipmdGainCodeA(rev)                              (ACREV_GE(rev,18) ? 0xae0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae0))))
#define ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)  7
#define ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_MASK(rev)   (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndex_SHIFT(rev))))))
#define ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)       4
#define ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_MASK(rev)        (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clipmdGainCodeA_clip1mdlna2Index_SHIFT(rev))))))
#define ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)        1
#define ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_MASK(rev)         (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clipmdGainCodeA_clip1mdLnaIndex_SHIFT(rev))))))
#define ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)     0
#define ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clipmdGainCodeA_clip1mdextLnaIndex_SHIFT(rev))))))
#define ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev) 7
#define ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndexF_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2clipmdGainCodeA_clip1mdmixergainIndexF_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core2clipmdGainCodeB */
#define ACPHY_Core2clipmdGainCodeB(rev)                           (ACREV_GE(rev,18) ? 0xae1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae1))))
#define ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core2clipmdGainCodeB_clip1mdvgagainIndex_SHIFT(rev))))))
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clipmdGainCodeB_clip1mdBiQ1Index_SHIFT(rev))))))
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clipmdGainCodeB_clip1mdBiQ0Index_SHIFT(rev))))))
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdTrTxIndex_SHIFT(rev))))))
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdTrRxIndex_SHIFT(rev))))))
#define ACPHY_Core2clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)      1
#define ACPHY_Core2clipmdGainCodeB_clip1mdLna1Byp_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clipmdGainCodeB_clip1mdLna1Byp_SHIFT(rev))))))

/* Register ACPHY_Core2cliploGainCodeA */
#define ACPHY_Core2cliploGainCodeA(rev)                             (ACREV_GE(rev,18) ? 0xae2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae2))))
#define ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core2cliploGainCodeA_clip1lomixergainIndex_SHIFT(rev))))))
#define ACPHY_Core2cliploGainCodeA_clip1lolna2Index_SHIFT(rev)      4
#define ACPHY_Core2cliploGainCodeA_clip1lolna2Index_MASK(rev)       (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2cliploGainCodeA_clip1lolna2Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2cliploGainCodeA_clip1lolna2Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2cliploGainCodeA_clip1lolna2Index_SHIFT(rev))))))
#define ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)       1
#define ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_MASK(rev)        (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2cliploGainCodeA_clip1loLnaIndex_SHIFT(rev))))))
#define ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)    0
#define ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2cliploGainCodeA_clip1loextLnaIndex_SHIFT(rev))))))

/* Register ACPHY_Core2cliploGainCodeB */
#define ACPHY_Core2cliploGainCodeB(rev)                           (ACREV_GE(rev,18) ? 0xae3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae3))))
#define ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core2cliploGainCodeB_clip1lovgagainIndex_SHIFT(rev))))))
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2cliploGainCodeB_clip1loBiQ1Index_SHIFT(rev))))))
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2cliploGainCodeB_clip1loBiQ0Index_SHIFT(rev))))))
#define ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)    3
#define ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2cliploGainCodeB_clip1loTrTxIndex_SHIFT(rev))))))
#define ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)    2
#define ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2cliploGainCodeB_clip1loTrRxIndex_SHIFT(rev))))))
#define ACPHY_Core2cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)      1
#define ACPHY_Core2cliploGainCodeB_clip1loLna1Byp_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2cliploGainCodeB_clip1loLna1Byp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2cliploGainCodeB_clip1loLna1Byp_SHIFT(rev))))))

/* Register ACPHY_Core2clip2GainCodeA */
#define ACPHY_Core2clip2GainCodeA(rev)                           (ACREV_GE(rev,18) ? 0xae4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae4))))
#define ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_SHIFT(rev) 7
#define ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core2clip2GainCodeA_clip2mixergainIndex_SHIFT(rev))))))
#define ACPHY_Core2clip2GainCodeA_clip2lna2Index_SHIFT(rev)      4
#define ACPHY_Core2clip2GainCodeA_clip2lna2Index_MASK(rev)       (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clip2GainCodeA_clip2lna2Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clip2GainCodeA_clip2lna2Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clip2GainCodeA_clip2lna2Index_SHIFT(rev))))))
#define ACPHY_Core2clip2GainCodeA_clip2LnaIndex_SHIFT(rev)       1
#define ACPHY_Core2clip2GainCodeA_clip2LnaIndex_MASK(rev)        (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clip2GainCodeA_clip2LnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clip2GainCodeA_clip2LnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clip2GainCodeA_clip2LnaIndex_SHIFT(rev))))))
#define ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)   0
#define ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clip2GainCodeA_cllip2extLnaIndex_SHIFT(rev))))))

/* Register ACPHY_Core2clip2GainCodeB */
#define ACPHY_Core2clip2GainCodeB(rev)                         (ACREV_GE(rev,18) ? 0xae5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae5))))
#define ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_SHIFT(rev) 12
#define ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Core2clip2GainCodeB_clip2vgagainIndex_SHIFT(rev))))))
#define ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)    8
#define ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clip2GainCodeB_clip2BiQ1Index_SHIFT(rev))))))
#define ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)    4
#define ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2clip2GainCodeB_clip2BiQ0Index_SHIFT(rev))))))
#define ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)    3
#define ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clip2GainCodeB_clip2TRTxIndex_SHIFT(rev))))))
#define ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)    2
#define ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clip2GainCodeB_clip2TRRxIndex_SHIFT(rev))))))
#define ACPHY_Core2clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)      1
#define ACPHY_Core2clip2GainCodeB_clip2Lna1Byp_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2clip2GainCodeB_clip2Lna1Byp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2clip2GainCodeB_clip2Lna1Byp_SHIFT(rev))))))

/* Register ACPHY_Core2_BiQuad_MaxGain */
#define ACPHY_Core2_BiQuad_MaxGain(rev)                         (ACREV_GE(rev,18) ? 0xae6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae6))))
#define ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)    0
#define ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_MASK(rev)     (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT(rev))))))
#define ACPHY_Core2_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev) 8
#define ACPHY_Core2_BiQuad_MaxGain_adcExtraBackOffdb_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2_BiQuad_MaxGain_adcExtraBackOffdb_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core2lpfQ */
#define ACPHY_Core2lpfQ(rev)               (ACREV_GE(rev,18) ? 0xae7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae7))))
#define ACPHY_Core2lpfQ_lpfqOvr_SHIFT(rev) 0
#define ACPHY_Core2lpfQ_lpfqOvr_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_Core2lpfQ_lpfqOvr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_Core2lpfQ_lpfqOvr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1ff << ACPHY_Core2lpfQ_lpfqOvr_SHIFT(rev))))))

/* Register ACPHY_Core2HpFBw */
#define ACPHY_Core2HpFBw(rev)                       (ACREV_GE(rev,18) ? 0xae8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae8))))
#define ACPHY_Core2HpFBw_hpfbWval_SHIFT(rev)        0
#define ACPHY_Core2HpFBw_hpfbWval_MASK(rev)         (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2HpFBw_hpfbWval_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2HpFBw_hpfbWval_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2HpFBw_hpfbWval_SHIFT(rev))))))
#define ACPHY_Core2HpFBw_maxAnalogGaindb_SHIFT(rev) 8
#define ACPHY_Core2HpFBw_maxAnalogGaindb_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2HpFBw_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2HpFBw_maxAnalogGaindb_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core2_TargetVar_log2 */
#define ACPHY_Core2_TargetVar_log2(rev)                      (ACREV_GE(rev,18) ? 0xae9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xae9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xae9))))
#define ACPHY_Core2_TargetVar_log2_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core2_TargetVar_log2_targetVar_log2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_Core2_TargetVar_log2_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_Core2_TargetVar_log2_targetVar_log2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core2_TargetVar_log2_targetVar_log2_SHIFT(rev))))))

/* Register ACPHY_Core2_BPHY_TargetVar_log2 */
#define ACPHY_Core2_BPHY_TargetVar_log2(rev)                           (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaea)
#define ACPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev) 0
#define ACPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT(rev)))

/* Register ACPHY_Core2PreClip1Threshold */
#define ACPHY_Core2PreClip1Threshold(rev)                         (ACREV_GE(rev,18) ? 0xaeb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaeb : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaeb))))
#define ACPHY_Core2PreClip1Threshold_PreClip1Threshold_SHIFT(rev) 0
#define ACPHY_Core2PreClip1Threshold_PreClip1Threshold_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Core2PreClip1Threshold_PreClip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Core2PreClip1Threshold_PreClip1Threshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core2PreClip1Threshold_PreClip1Threshold_SHIFT(rev))))))

/* Register ACPHY_Core2PreClip2Threshold */
#define ACPHY_Core2PreClip2Threshold(rev)                         (ACREV_GE(rev,18) ? 0xaec : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaec : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaec))))
#define ACPHY_Core2PreClip2Threshold_PreClip2Threshold_SHIFT(rev) 0
#define ACPHY_Core2PreClip2Threshold_PreClip2Threshold_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Core2PreClip2Threshold_PreClip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Core2PreClip2Threshold_PreClip2Threshold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Core2PreClip2Threshold_PreClip2Threshold_SHIFT(rev))))))

/* Register ACPHY_Core2Adcclip */
#define ACPHY_Core2Adcclip(rev)                       (ACREV_GE(rev,18) ? 0xaed : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaed : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaed))))
#define ACPHY_Core2Adcclip_adc_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_Core2Adcclip_adc_clip_cnt_th_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2Adcclip_adc_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2Adcclip_adc_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2Adcclip_adc_clip_cnt_th_SHIFT(rev))))))

/* Register ACPHY_Core2RssiClipMuxSel */
#define ACPHY_Core2RssiClipMuxSel(rev)                             (ACREV_GE(rev,18) ? 0xaee : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaee : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaee))))
#define ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)   0
#define ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_MASK(rev)    (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcNbClipMuxSel_SHIFT(rev))))))
#define ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)   2
#define ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_MASK(rev)    (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMuxSel_SHIFT(rev))))))
#define ACPHY_Core2RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)   4
#define ACPHY_Core2RssiClipMuxSel_fastAgcW3ClipMuxSel_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2RssiClipMuxSel_fastAgcW3ClipMuxSel_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev) 5
#define ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMix1stEn_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2RssiClipMuxSel_fastAgcW1ClipMix1stEn_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core2FastAgcClipCntTh */
#define ACPHY_Core2FastAgcClipCntTh(rev)                          (ACREV_GE(rev,18) ? 0xaef : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaef : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaef))))
#define ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev) 0
#define ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2FastAgcClipCntTh_fastAgcNbClipCntTh_SHIFT(rev))))))
#define ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev) 8
#define ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2FastAgcClipCntTh_fastAgcW1ClipCntTh_SHIFT(rev))))))

/* Register ACPHY_Core2SsAgcW1ClipCntTh */
#define ACPHY_Core2SsAgcW1ClipCntTh(rev)                          (ACREV_GE(rev,18) ? 0xaf0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf0))))
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThLo_SHIFT(rev))))))
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2SsAgcW1ClipCntTh_ssAgcW1ClipCntThHi_SHIFT(rev))))))

/* Register ACPHY_Core2SsAgcW2ClipCntTh */
#define ACPHY_Core2SsAgcW2ClipCntTh(rev)                          (ACREV_GE(rev,18) ? 0xaf1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf1))))
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThLo_SHIFT(rev))))))
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2SsAgcW2ClipCntTh_ssAgcW2ClipCntThHi_SHIFT(rev))))))

/* Register ACPHY_Core2SsAgcNbClipCntTh1 */
#define ACPHY_Core2SsAgcNbClipCntTh1(rev)                          (ACREV_GE(rev,18) ? 0xaf2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf2))))
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev) 0
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThLo_SHIFT(rev))))))
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev) 8
#define ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2SsAgcNbClipCntTh1_ssAgcNbClipCntThHi_SHIFT(rev))))))

/* Register ACPHY_Core2SsAgcNbClipCntTh2 */
#define ACPHY_Core2SsAgcNbClipCntTh2(rev)                          (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf3)
#define ACPHY_Core2SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev) 0
#define ACPHY_Core2SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2SsAgcNbClipCntTh2_ssAgcNbClipCntThMd_SHIFT(rev)))

/* Register ACPHY_Core2ssClipGainTR */
#define ACPHY_Core2ssClipGainTR(rev)                           (ACREV_GE(rev,18) ? 0xaf4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf4))))
#define ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev) 0
#define ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2ssClipGainTR_ssClipGainTrTxIndex_SHIFT(rev))))))
#define ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev) 1
#define ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2ssClipGainTR_ssClipGainTrRxIndex_SHIFT(rev))))))

/* Register ACPHY_ed_crsAssertThresh2 */
#define ACPHY_ed_crsAssertThresh2(rev)                           (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf5)
#define ACPHY_ed_crsAssertThresh2_ed_crsAssertThresh2_SHIFT(rev) 0
#define ACPHY_ed_crsAssertThresh2_ed_crsAssertThresh2_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ed_crsAssertThresh2_ed_crsAssertThresh2_SHIFT(rev)))

/* Register ACPHY_ed_crsDeassertThresh2 */
#define ACPHY_ed_crsDeassertThresh2(rev)                             (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf6)
#define ACPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh2_SHIFT(rev) 0
#define ACPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh2_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh2_SHIFT(rev)))

/* Register ACPHY_RxStatPwrOffset2 */
#define ACPHY_RxStatPwrOffset2(rev)                             (ACREV_GE(rev,18) ? 0xaf7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf7))))
#define ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_SHIFT(rev) 0
#define ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RxStatPwrOffset2_rx_status_pwr_offset2_SHIFT(rev))))))
#define ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_SHIFT(rev) 8
#define ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RxStatPwrOffset2_use_gainVar_for_rssi2_SHIFT(rev))))))
#define ACPHY_RxStatPwrOffset2_en_clip_detect_adc2_SHIFT(rev)   9
#define ACPHY_RxStatPwrOffset2_en_clip_detect_adc2_MASK(rev)    (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RxStatPwrOffset2_en_clip_detect_adc2_SHIFT(rev)))

/* Register ACPHY_Core2_TRLossValue */
#define ACPHY_Core2_TRLossValue(rev)                      (ACREV_GE(rev,18) ? 0xaf9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xaf9))))
#define ACPHY_Core2_TRLossValue_freqGainRLoss2_SHIFT(rev) 0
#define ACPHY_Core2_TRLossValue_freqGainRLoss2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_Core2_TRLossValue_freqGainRLoss2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_Core2_TRLossValue_freqGainRLoss2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_Core2_TRLossValue_freqGainRLoss2_SHIFT(rev))))))
#define ACPHY_Core2_TRLossValue_freqGainTLoss2_SHIFT(rev) 8
#define ACPHY_Core2_TRLossValue_freqGainTLoss2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_Core2_TRLossValue_freqGainTLoss2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_Core2_TRLossValue_freqGainTLoss2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7f << ACPHY_Core2_TRLossValue_freqGainTLoss2_SHIFT(rev))))))

/* Register ACPHY_Core2_lna1BypVals */
#define ACPHY_Core2_lna1BypVals(rev)                      (ACREV_GE(rev,18) ? 0xafa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xafa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xafa))))
#define ACPHY_Core2_lna1BypVals_lna1BypEn2_SHIFT(rev)     0
#define ACPHY_Core2_lna1BypVals_lna1BypEn2_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2_lna1BypVals_lna1BypEn2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2_lna1BypVals_lna1BypEn2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2_lna1BypVals_lna1BypEn2_SHIFT(rev))))))
#define ACPHY_Core2_lna1BypVals_lna1BypIndex2_SHIFT(rev)  1
#define ACPHY_Core2_lna1BypVals_lna1BypIndex2_MASK(rev)   (ACREV_GE(rev,18) ? (0x7 << ACPHY_Core2_lna1BypVals_lna1BypIndex2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_Core2_lna1BypVals_lna1BypIndex2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_Core2_lna1BypVals_lna1BypIndex2_SHIFT(rev))))))
#define ACPHY_Core2_lna1BypVals_lna1BypGain2_SHIFT(rev)   4
#define ACPHY_Core2_lna1BypVals_lna1BypGain2_MASK(rev)    (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2_lna1BypVals_lna1BypGain2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2_lna1BypVals_lna1BypGain2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_Core2_lna1BypVals_lna1BypGain2_SHIFT(rev))))))
#define ACPHY_Core2_lna1BypVals_tiny_tia_mode2_SHIFT(rev) 12
#define ACPHY_Core2_lna1BypVals_tiny_tia_mode2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2_lna1BypVals_tiny_tia_mode2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2_lna1BypVals_tiny_tia_mode2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core2_HTPktGainELNAIndex */
#define ACPHY_Core2_HTPktGainELNAIndex(rev)                                    (ACREV_GE(rev,18) ? 0xafd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xafd : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xafb))))
#define ACPHY_Core2_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain2_SHIFT(rev) 0
#define ACPHY_Core2_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain2_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_Core2_HTPktGainELNAIndex_htpktgain_freeze_ext_lna_gain2_SHIFT(rev))))))
#define ACPHY_Core2_HTPktGainELNAIndex_min_gain_for_extlna_en2_SHIFT(rev)      1
#define ACPHY_Core2_HTPktGainELNAIndex_min_gain_for_extlna_en2_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_Core2_HTPktGainELNAIndex_min_gain_for_extlna_en2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_Core2_HTPktGainELNAIndex_min_gain_for_extlna_en2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_crsminpoweroffset2 */
#define ACPHY_crsminpoweroffset2(rev)                          (ACREV_GE(rev,18) ? 0xb10 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb10 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb10))))
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetu_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_crsminpoweroffset2_crsminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_crsminpoweroffset2_crsminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsminpoweroffset2_crsminpowerOffsetu_SHIFT(rev))))))
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsminpoweroffset2_crsminpowerOffsetl_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_crsminpoweroffset2_crsminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_crsminpoweroffset2_crsminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsminpoweroffset2_crsminpowerOffsetl_SHIFT(rev))))))

/* Register ACPHY_crsminpoweroffsetSub12 */
#define ACPHY_crsminpoweroffsetSub12(rev)                              (ACREV_GE(rev,18) ? 0xb11 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb11 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb11))))
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetuSub1_SHIFT(rev))))))
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsminpoweroffsetSub12_crsminpowerOffsetlSub1_SHIFT(rev))))))

/* Register ACPHY_crsmfminpoweroffset2 */
#define ACPHY_crsmfminpoweroffset2(rev)                            (ACREV_GE(rev,18) ? 0xb12 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb12 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb12))))
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetu_SHIFT(rev))))))
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsmfminpoweroffset2_crsmfminpowerOffsetl_SHIFT(rev))))))

/* Register ACPHY_crsmfminpoweroffsetSub12 */
#define ACPHY_crsmfminpoweroffsetSub12(rev)                                (ACREV_GE(rev,18) ? 0xb13 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb13 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb13))))
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_SHIFT(rev) 8
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetuSub1_SHIFT(rev))))))
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_SHIFT(rev) 0
#define ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_crsmfminpoweroffsetSub12_crsmfminpowerOffsetlSub1_SHIFT(rev))))))

/* Register ACPHY_RfctrlOverrideTxPus2 */
#define ACPHY_RfctrlOverrideTxPus2(rev)                       (ACREV_GE(rev,18) ? 0xb20 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb20 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb20))))
#define ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_SHIFT(rev)      0
#define ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus2_txrf_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideTxPus2_pa_pwrup_SHIFT(rev)        1
#define ACPHY_RfctrlOverrideTxPus2_pa_pwrup_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus2_pa_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_SHIFT(rev) 2
#define ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus2_txrf_bias_reset_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus2_pa_bias_reset_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideTxPus2_lpf_pu_SHIFT(rev)          4
#define ACPHY_RfctrlOverrideTxPus2_lpf_pu_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_pu_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_SHIFT(rev)      5
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_bq1_pu_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_SHIFT(rev)      6
#define ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus2_lpf_bq2_pu_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideTxPus2_logen_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlOverrideTxPus2_logen_pwrup_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideTxPus2_logen_reset_SHIFT(rev)     8
#define ACPHY_RfctrlOverrideTxPus2_logen_reset_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus2_logen_reset_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideTxPus2_bg_pulse_SHIFT(rev)        9
#define ACPHY_RfctrlOverrideTxPus2_bg_pulse_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideTxPus2_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideTxPus2_bg_pulse_SHIFT(rev))))))

/* Register ACPHY_RfctrlOverrideRxPus2 */
#define ACPHY_RfctrlOverrideRxPus2(rev)                              (ACREV_GE(rev,18) ? 0xb21 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb21 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb21))))
#define ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_fast_nap_bias_pu_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_logen_rx_bias_reset_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_SHIFT(rev)         2
#define ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_logen_rx_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_5G_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_MASK(rev)               (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_pu_dc_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_tia_DC_loop_PU_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_rssi_wb1a_pu_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_rssi_wb1g_pu_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_nrssi_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_SHIFT(rev)       14
#define ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_lpf_wrssi3_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_SHIFT(rev)        15
#define ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideRxPus2_rxrf_bias_reset_SHIFT(rev))))))

/* Register ACPHY_RfctrlOverrideGains2 */
#define ACPHY_RfctrlOverrideGains2(rev)                    (ACREV_GE(rev,18) ? 0xb22 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb22 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb22))))
#define ACPHY_RfctrlOverrideGains2_txgain_SHIFT(rev)       0
#define ACPHY_RfctrlOverrideGains2_txgain_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideGains2_txgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideGains2_txgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideGains2_txgain_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideGains2_rxgain_SHIFT(rev)       1
#define ACPHY_RfctrlOverrideGains2_rxgain_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideGains2_rxgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideGains2_rxgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideGains2_rxgain_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_SHIFT(rev) 2
#define ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideGains2_lpf_bq1_gain_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_SHIFT(rev) 3
#define ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideGains2_lpf_bq2_gain_SHIFT(rev))))))

/* Register ACPHY_RfctrlOverrideLpfCT2 */
#define ACPHY_RfctrlOverrideLpfCT2(rev)                            (ACREV_GE(rev,18) ? 0xb23 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb23 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb23))))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_SHIFT(rev)           0
#define ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_q_biq2_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_SHIFT(rev)            1
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_MASK(rev)             (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bw_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_tia_HPC_SHIFT(rev)              2
#define ACPHY_RfctrlOverrideLpfCT2_tia_HPC_MASK(rev)               (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_tia_HPC_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_SHIFT(rev)           3
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_bq1_bw_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_SHIFT(rev)           4
#define ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_bq2_bw_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_SHIFT(rev)        5
#define ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_dc_bypass_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_SHIFT(rev)   6
#define ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_tia_DC_loop_bypass_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_fixed_cap_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_SHIFT(rev)       8
#define ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_afe_DACbuf_Cap_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_SHIFT(rev)           9
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_SHIFT(rev)        10
#define ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_g_mult_rc_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_SHIFT(rev)            11
#define ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_MASK(rev)             (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfCT2_lpf_rc_bw_SHIFT(rev))))))

/* Register ACPHY_RfctrlOverrideLpfSwtch2 */
#define ACPHY_RfctrlOverrideLpfSwtch2(rev)                        (ACREV_GE(rev,18) ? 0xb24 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb24 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb24))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev)   0
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev) 1
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev)   4
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev)    5
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev)   7
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev)   8
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev)   9
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_SHIFT(rev)      10
#define ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLpfSwtch2_lpf_dc_hold_SHIFT(rev))))))

/* Register ACPHY_RfctrlOverrideAfeCfg2 */
#define ACPHY_RfctrlOverrideAfeCfg2(rev)                              (ACREV_GE(rev,18) ? 0xb25 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb25 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb25))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_SHIFT(rev)        0
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_SHIFT(rev)        1
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_SHIFT(rev)        2
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_SHIFT(rev)   3
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_rx_div4_en_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_MASK(rev)             (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_rst_clk_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_SHIFT(rev)         5
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_mode_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_SHIFT(rev)    6
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flashhspd_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_SHIFT(rev)    7
#define ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_ctrl_flash17lvl_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_SHIFT(rev)     8
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_adc_bias_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_SHIFT(rev)     9
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_clamp_en_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_SHIFT(rev) 10
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_reset_ov_det_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_SHIFT(rev)   11
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqadc_flash_only_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pd_partial_SHIFT(rev)   12
#define ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pd_partial_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAfeCfg2_afe_iqdac_pd_partial_SHIFT(rev))))))

/* Register ACPHY_RfctrlOverrideLowPwrCfg2 */
#define ACPHY_RfctrlOverrideLowPwrCfg2(rev)                           (ACREV_GE(rev,18) ? 0xb26 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb26 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb26))))
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_5G_low_ct_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna1_low_ct_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_lna2_gm_size_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_SHIFT(rev)  3
#define ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideLowPwrCfg2_rxrf_rxmix_gm_size_SHIFT(rev))))))

/* Register ACPHY_RfctrlOverrideAuxTssi2 */
#define ACPHY_RfctrlOverrideAuxTssi2(rev)                           (ACREV_GE(rev,18) ? 0xb27 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb27 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb27))))
#define ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_iqadc_aux_en_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi2_amux_sel_port_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_SHIFT(rev)             2
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_pu_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_range_SHIFT(rev)          3
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_range_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_range_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_SHIFT(rev)            4
#define ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_MASK(rev)             (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tssi_sel_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_SHIFT(rev) 5
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_gain_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_SHIFT(rev) 6
#define ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi2_afe_auxpga_sel_vmid_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_SHIFT(rev) 7
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tempsense_comp_swap_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_SHIFT(rev)      8
#define ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tempsense_swap_SHIFT(rev))))))
#define ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_SHIFT(rev)         9
#define ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlOverrideAuxTssi2_tx_vlin_ovr_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreTxPus2 */
#define ACPHY_RfctrlCoreTxPus2(rev)                        (ACREV_GE(rev,18) ? 0xb28 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb28 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb28))))
#define ACPHY_RfctrlCoreTxPus2_txrf_pwrup_SHIFT(rev)       0
#define ACPHY_RfctrlCoreTxPus2_txrf_pwrup_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_txrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_txrf_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_pa_pwrup_SHIFT(rev)         1
#define ACPHY_RfctrlCoreTxPus2_pa_pwrup_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_pa_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_pa_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_SHIFT(rev)  2
#define ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_txrf_bias_reset_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_pa_bias_reset_SHIFT(rev)    3
#define ACPHY_RfctrlCoreTxPus2_pa_bias_reset_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_pa_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_pa_bias_reset_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_lpf_pu_SHIFT(rev)           4
#define ACPHY_RfctrlCoreTxPus2_lpf_pu_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_pu_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_SHIFT(rev)       5
#define ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_bq1_pu_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_SHIFT(rev)       6
#define ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_lpf_bq2_pu_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_logen_pwrup_SHIFT(rev)      7
#define ACPHY_RfctrlCoreTxPus2_logen_pwrup_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_logen_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_logen_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_logen_reset_SHIFT(rev)      8
#define ACPHY_RfctrlCoreTxPus2_logen_reset_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_logen_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_logen_reset_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_SHIFT(rev)  10
#define ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_rxrf_bias_reset_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_SHIFT(rev) 11
#define ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreTxPus2_lpf_wrssi3_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTxPus2_bg_pulse_SHIFT(rev)         14
#define ACPHY_RfctrlCoreTxPus2_bg_pulse_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreTxPus2_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreTxPus2_bg_pulse_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreTxPus2_bg_pulse_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreRxPus2 */
#define ACPHY_RfctrlCoreRxPus2(rev)                              (ACREV_GE(rev,18) ? 0xb29 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb29 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb29))))
#define ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_SHIFT(rev)       0
#define ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_fast_nap_bias_pu_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_SHIFT(rev)         1
#define ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_logen_rx_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_SHIFT(rev)    2
#define ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_logen_rx_bias_reset_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_SHIFT(rev)             3
#define ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_SHIFT(rev)          4
#define ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_5G_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_SHIFT(rev)        5
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna2_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_SHIFT(rev)        6
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna1_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev)     7
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna1_5G_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_SHIFT(rev)              8
#define ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_MASK(rev)               (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_lpf_pu_dc_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_SHIFT(rev)         9
#define ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_tia_DC_loop_PU_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_SHIFT(rev)           10
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_rssi_wb1a_pu_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_SHIFT(rev)           11
#define ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_rssi_wb1g_pu_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRxPus2_rxrf_lna2_wrssi2_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_SHIFT(rev)        13
#define ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_MASK(rev)         (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreRxPus2_lpf_nrssi_pwrup_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreRXGAIN12 */
#define ACPHY_RfctrlCoreRXGAIN12(rev)                      (ACREV_GE(rev,18) ? 0xb30 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb30 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb30))))
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_SHIFT(rev) 0
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreRXGAIN12_rxrf_lna1_gain_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreRXGAIN12_rxrf_lna2_gain_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_SHIFT(rev)  6
#define ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_MASK(rev)   (ACREV_GE(rev,18) ? (0xf << ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_RfctrlCoreRXGAIN12_rxrf_tia_gain_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_SHIFT(rev)    10
#define ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_MASK(rev)     (ACREV_GE(rev,18) ? (0xf << ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_RfctrlCoreRXGAIN12_rxgain_dvga_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRXGAIN12_lna1_bypass_SHIFT(rev)    14
#define ACPHY_RfctrlCoreRXGAIN12_lna1_bypass_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRXGAIN12_lna1_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRXGAIN12_lna1_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRXGAIN12_lna1_bypass_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreRXGAIN22 */
#define ACPHY_RfctrlCoreRXGAIN22(rev)                         (ACREV_GE(rev,18) ? 0xb31 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb31 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb31))))
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_SHIFT(rev)    0
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_MASK(rev)     (ACREV_GE(rev,18) ? (0xf << ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_RfctrlCoreRXGAIN22_rxrf_lna1_Rout_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_SHIFT(rev)    4
#define ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_MASK(rev)     (ACREV_GE(rev,18) ? (0xf << ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_RfctrlCoreRXGAIN22_rxrf_lna2_Rout_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna1_Rout_SHIFT(rev) 8
#define ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna1_Rout_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna1_Rout_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna1_Rout_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna2_Rout_SHIFT(rev) 12
#define ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna2_Rout_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna2_Rout_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_RfctrlCoreRXGAIN22_tr_rxrf_lna2_Rout_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_RfctrlCoreTXGAIN12 */
#define ACPHY_RfctrlCoreTXGAIN12(rev)                      (ACREV_GE(rev,18) ? 0xb32 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb32 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb32))))
#define ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreTXGAIN12_pa_GAINCTRL_PA_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_SHIFT(rev)    8
#define ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_MASK(rev)     (ACREV_GE(rev,18) ? (0xff << ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreTXGAIN12_txrf_pad_gc_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreTXGAIN22 */
#define ACPHY_RfctrlCoreTXGAIN22(rev)                   (ACREV_GE(rev,18) ? 0xb33 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb33 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb33))))
#define ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_SHIFT(rev) 0
#define ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreTXGAIN22_txrf_pga_gc_SHIFT(rev))))))
#define ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_SHIFT(rev)  8
#define ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_MASK(rev)   (ACREV_GE(rev,18) ? (0xff << ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreTXGAIN22_txrf_gm_gc_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreLpfGain2 */
#define ACPHY_RfctrlCoreLpfGain2(rev)                    (ACREV_GE(rev,18) ? 0xb34 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb34 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb34))))
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_SHIFT(rev) 0
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLpfGain2_lpf_bq1_gain_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_SHIFT(rev) 3
#define ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLpfGain2_lpf_bq2_gain_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreLpfCT2 */
#define ACPHY_RfctrlCoreLpfCT2(rev)                          (ACREV_GE(rev,18) ? 0xb35 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb35 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb35))))
#define ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_SHIFT(rev)         0
#define ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfCT2_lpf_q_biq2_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_SHIFT(rev)          1
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_MASK(rev)           (ACREV_GE(rev,18) ? (0xf << ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_RfctrlCoreLpfCT2_lpf_dc_bw_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfCT2_tia_HPC_SHIFT(rev)            5
#define ACPHY_RfctrlCoreLpfCT2_tia_HPC_MASK(rev)             (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreLpfCT2_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreLpfCT2_tia_HPC_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLpfCT2_tia_HPC_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_SHIFT(rev)         8
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_MASK(rev)          (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLpfCT2_lpf_bq1_bw_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_SHIFT(rev)         11
#define ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_MASK(rev)          (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLpfCT2_lpf_bq2_bw_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_SHIFT(rev)      14
#define ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfCT2_lpf_dc_bypass_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_SHIFT(rev) 15
#define ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfCT2_tia_DC_loop_bypass_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreLpfSwtch2 */
#define ACPHY_RfctrlCoreLpfSwtch2(rev)                        (ACREV_GE(rev,18) ? 0xb36 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb36 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb36))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev)   0
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_tia_bq1_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev) 1
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_iqcal_bq1_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_aux_bq1_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev)   3
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_bq2_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev)   4
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_bq2_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev)    5
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_rc_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev)    6
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_rc_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev)   7
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_dac_adc_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev)   8
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq1_adc_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev)   9
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_sw_bq2_adc_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_SHIFT(rev)      10
#define ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLpfSwtch2_lpf_dc_hold_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreLpfGmult2 */
#define ACPHY_RfctrlCoreLpfGmult2(rev)                     (ACREV_GE(rev,18) ? 0xb37 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb37 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb37))))
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_SHIFT(rev)    0
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_MASK(rev)     (ACREV_GE(rev,18) ? (0xff << ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_SHIFT(rev) 8
#define ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_RfctrlCoreLpfGmult2_lpf_g_mult_rc_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreRCDACBuf2 */
#define ACPHY_RfctrlCoreRCDACBuf2(rev)                            (ACREV_GE(rev,18) ? 0xb38 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb38 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb38))))
#define ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_SHIFT(rev)            0
#define ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_MASK(rev)             (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreRCDACBuf2_lpf_rc_bw_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_SHIFT(rev) 3
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_fixed_cap_SHIFT(rev))))))
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_SHIFT(rev)       4
#define ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_MASK(rev)        (ACREV_GE(rev,18) ? (0x1f << ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_RfctrlCoreRCDACBuf2_afe_DACbuf_Cap_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreAfeCfg12 */
#define ACPHY_RfctrlCoreAfeCfg12(rev)                            (ACREV_GE(rev,18) ? 0xb39 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb39 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb39))))
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_SHIFT(rev)      0
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_SHIFT(rev)      1
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_MASK(rev)       (ACREV_GE(rev,18) ? (0x3f << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3f << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3f << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_pwrup_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_SHIFT(rev)      7
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_reset_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqadc_rx_div4_en_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_SHIFT(rev)          9
#define ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_rst_clk_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pd_partial_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pd_partial_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pd_partial_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg12_afe_iqdac_pd_partial_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreAfeCfg22 */
#define ACPHY_RfctrlCoreAfeCfg22(rev)                              (ACREV_GE(rev,18) ? 0xb3a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb3a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3a))))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_SHIFT(rev)         0
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_MASK(rev)          (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_mode_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_SHIFT(rev)    3
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flashhspd_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_SHIFT(rev)    4
#define ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_ctrl_flash17lvl_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_SHIFT(rev)     5
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_MASK(rev)      (ACREV_GE(rev,18) ? (0x3 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_adc_bias_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_SHIFT(rev)     7
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_clamp_en_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_SHIFT(rev) 8
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_reset_ov_det_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_SHIFT(rev)   9
#define ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAfeCfg22_afe_iqadc_flash_only_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreLowPwr2 */
#define ACPHY_RfctrlCoreLowPwr2(rev)                           (ACREV_GE(rev,18) ? 0xb3b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb3b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3b))))
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_SHIFT(rev) 0
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_5G_low_ct_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_SHIFT(rev)    1
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna1_low_ct_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_SHIFT(rev)   2
#define ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_MASK(rev)    (ACREV_GE(rev,18) ? (0x3 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3 << ACPHY_RfctrlCoreLowPwr2_rxrf_lna2_gm_size_SHIFT(rev))))))
#define ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_SHIFT(rev)  4
#define ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_MASK(rev)   (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreLowPwr2_rxrf_rxmix_gm_size_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreAuxTssi12 */
#define ACPHY_RfctrlCoreAuxTssi12(rev)                           (ACREV_GE(rev,18) ? 0xb3c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb3c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3c))))
#define ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_SHIFT(rev)    0
#define ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi12_afe_iqadc_aux_en_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_SHIFT(rev)       1
#define ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_MASK(rev)        (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreAuxTssi12_amux_sel_port_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAuxTssi12_tssi_pu_SHIFT(rev)             4
#define ACPHY_RfctrlCoreAuxTssi12_tssi_pu_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_pu_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAuxTssi12_tssi_range_SHIFT(rev)          5
#define ACPHY_RfctrlCoreAuxTssi12_tssi_range_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_range_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_range_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAuxTssi12_tssi_sel_SHIFT(rev)            6
#define ACPHY_RfctrlCoreAuxTssi12_tssi_sel_MASK(rev)             (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_sel_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi12_tssi_sel_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_SHIFT(rev) 7
#define ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_RfctrlCoreAuxTssi12_afe_auxpga_sel_gain_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_SHIFT(rev) 10
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi12_tempsense_comp_swap_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_SHIFT(rev)      11
#define ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi12_tempsense_swap_SHIFT(rev))))))
#define ACPHY_RfctrlCoreAuxTssi12_tx_vlin_SHIFT(rev)             12
#define ACPHY_RfctrlCoreAuxTssi12_tx_vlin_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tx_vlin_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlCoreAuxTssi12_tx_vlin_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlCoreAuxTssi12_tx_vlin_SHIFT(rev))))))

/* Register ACPHY_RfctrlCoreAuxTssi22 */
#define ACPHY_RfctrlCoreAuxTssi22(rev)                           (ACREV_GE(rev,18) ? 0xb3d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb3d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3d))))
#define ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_SHIFT(rev) 0
#define ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_RfctrlCoreAuxTssi22_afe_auxpga_sel_vmid_SHIFT(rev))))))

/* Register ACPHY_RfctrlIntc2 */
#define ACPHY_RfctrlIntc2(rev)                        (ACREV_GE(rev,18) ? 0xb3e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb3e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3e))))
#define ACPHY_RfctrlIntc2_ext_lna_5g_pu_SHIFT(rev)    0
#define ACPHY_RfctrlIntc2_ext_lna_5g_pu_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_ext_lna_5g_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_ext_lna_5g_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_ext_lna_5g_pu_SHIFT(rev))))))
#define ACPHY_RfctrlIntc2_ext_lna_5g_gain_SHIFT(rev)  1
#define ACPHY_RfctrlIntc2_ext_lna_5g_gain_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_ext_lna_5g_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_ext_lna_5g_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_ext_lna_5g_gain_SHIFT(rev))))))
#define ACPHY_RfctrlIntc2_ext_lna_2g_pu_SHIFT(rev)    2
#define ACPHY_RfctrlIntc2_ext_lna_2g_pu_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_ext_lna_2g_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_ext_lna_2g_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_ext_lna_2g_pu_SHIFT(rev))))))
#define ACPHY_RfctrlIntc2_ext_lna_2g_gain_SHIFT(rev)  3
#define ACPHY_RfctrlIntc2_ext_lna_2g_gain_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_ext_lna_2g_gain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_ext_lna_2g_gain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_ext_lna_2g_gain_SHIFT(rev))))))
#define ACPHY_RfctrlIntc2_ext_2g_papu_SHIFT(rev)      4
#define ACPHY_RfctrlIntc2_ext_2g_papu_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_ext_2g_papu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_ext_2g_papu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_ext_2g_papu_SHIFT(rev))))))
#define ACPHY_RfctrlIntc2_ext_5g_papu_SHIFT(rev)      5
#define ACPHY_RfctrlIntc2_ext_5g_papu_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_ext_5g_papu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_ext_5g_papu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_ext_5g_papu_SHIFT(rev))))))
#define ACPHY_RfctrlIntc2_tr_sw_tx_pu_SHIFT(rev)      6
#define ACPHY_RfctrlIntc2_tr_sw_tx_pu_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_tr_sw_tx_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_tr_sw_tx_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_tr_sw_tx_pu_SHIFT(rev))))))
#define ACPHY_RfctrlIntc2_tr_sw_rx_pu_SHIFT(rev)      7
#define ACPHY_RfctrlIntc2_tr_sw_rx_pu_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_tr_sw_rx_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_tr_sw_rx_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_tr_sw_rx_pu_SHIFT(rev))))))
#define ACPHY_RfctrlIntc2_override_tr_sw_SHIFT(rev)   10
#define ACPHY_RfctrlIntc2_override_tr_sw_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_override_tr_sw_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_override_tr_sw_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_override_tr_sw_SHIFT(rev))))))
#define ACPHY_RfctrlIntc2_override_ext_lna_SHIFT(rev) 11
#define ACPHY_RfctrlIntc2_override_ext_lna_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_override_ext_lna_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_override_ext_lna_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_override_ext_lna_SHIFT(rev))))))
#define ACPHY_RfctrlIntc2_override_ext_pa_SHIFT(rev)  12
#define ACPHY_RfctrlIntc2_override_ext_pa_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlIntc2_override_ext_pa_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlIntc2_override_ext_pa_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfctrlIntc2_override_ext_pa_SHIFT(rev))))))

/* Register ACPHY_Rfctrlcore2LUTLna */
#define ACPHY_Rfctrlcore2LUTLna(rev)                         (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb3f)
#define ACPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_SHIFT(rev)))

/* Register ACPHY_Rfctrlcore2LUTPa */
#define ACPHY_Rfctrlcore2LUTPa(rev)                        (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb40)
#define ACPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_SHIFT(rev)))

/* Register ACPHY_Rfctrlcore2gpio0 */
#define ACPHY_Rfctrlcore2gpio0(rev)                        (ACREV_GE(rev,18) ? 0xb41 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb41 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb41))))
#define ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_SHIFT(rev))))))

/* Register ACPHY_Rfctrlcore2gpio1 */
#define ACPHY_Rfctrlcore2gpio1(rev)                        (ACREV_GE(rev,18) ? 0xb42 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb42 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb42))))
#define ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_SHIFT(rev))))))

/* Register ACPHY_Rfctrlcore2gpio2 */
#define ACPHY_Rfctrlcore2gpio2(rev)                        (ACREV_GE(rev,18) ? 0xb43 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb43 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb43))))
#define ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_SHIFT(rev))))))

/* Register ACPHY_Rfctrlcore2gpio3 */
#define ACPHY_Rfctrlcore2gpio3(rev)                        (ACREV_GE(rev,18) ? 0xb44 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb44 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb44))))
#define ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_SHIFT(rev) 0
#define ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_SHIFT(rev))))))

/* Register ACPHY_RfCtrlCoreITRCtrl2 */
#define ACPHY_RfCtrlCoreITRCtrl2(rev)                        (ACREV_GE(rev,18) ? 0xb45 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb45 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb45))))
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_SHIFT(rev)     0
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSwOvr_SHIFT(rev))))))
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_SHIFT(rev)   1
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw2GVal_SHIFT(rev))))))
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_SHIFT(rev)   2
#define ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCoreITRCtrl2_lnaKillSw5GVal_SHIFT(rev))))))
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_SHIFT(rev)     3
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_MASK(rev)      (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_SHIFT(rev)))
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_ovr_SHIFT(rev) 3
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_ovr_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_ovr_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_val_SHIFT(rev) 4
#define ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_val_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCoreITRCtrl2_trsw2g_bt_en_val_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_RfCtrlCorePwrSw2 */
#define ACPHY_RfCtrlCorePwrSw2(rev)                     (ACREV_GE(rev,18) ? 0xb46 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb46 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb46))))
#define ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_SHIFT(rev) 0
#define ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw2_bt_lna_bypass_SHIFT(rev))))))
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_SHIFT(rev)  1
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_en_SHIFT(rev))))))
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_SHIFT(rev)  2
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_en_SHIFT(rev))))))
#define ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_SHIFT(rev) 3
#define ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw2_lna1_short_pu_SHIFT(rev))))))
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_SHIFT(rev) 4
#define ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw2_mix_pwrsw_ovr_SHIFT(rev))))))
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_SHIFT(rev) 5
#define ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_RfCtrlCorePwrSw2_lna_pwrsw_ovr_SHIFT(rev))))))

/* Register ACPHY_Dac_gain2 */
#define ACPHY_Dac_gain2(rev)                     (ACREV_GE(rev,18) ? 0xb47 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb47 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb47))))
#define ACPHY_Dac_gain2_afe_iqdac_att_SHIFT(rev) 0
#define ACPHY_Dac_gain2_afe_iqdac_att_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Dac_gain2_afe_iqdac_att_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Dac_gain2_afe_iqdac_att_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xf << ACPHY_Dac_gain2_afe_iqdac_att_SHIFT(rev))))))

/* Register ACPHY_AfectrlOverride2 */
#define ACPHY_AfectrlOverride2(rev)                               (ACREV_GE(rev,18) ? 0xb50 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb50 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb50))))
#define ACPHY_AfectrlOverride2_adc_pd_SHIFT(rev)                  0
#define ACPHY_AfectrlOverride2_adc_pd_MASK(rev)                   (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlOverride2_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlOverride2_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride2_adc_pd_SHIFT(rev))))))
#define ACPHY_AfectrlOverride2_dac_pd_SHIFT(rev)                  1
#define ACPHY_AfectrlOverride2_dac_pd_MASK(rev)                   (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlOverride2_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlOverride2_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride2_dac_pd_SHIFT(rev))))))
#define ACPHY_AfectrlOverride2_reset_dac_SHIFT(rev)               2
#define ACPHY_AfectrlOverride2_reset_dac_MASK(rev)                (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride2_reset_dac_SHIFT(rev)))
#define ACPHY_AfectrlOverride2_tssi_pu_ovr_SHIFT(rev)             4
#define ACPHY_AfectrlOverride2_tssi_pu_ovr_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlOverride2_tssi_pu_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlOverride2_tssi_pu_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride2_tssi_pu_ovr_SHIFT(rev))))))
#define ACPHY_AfectrlOverride2_amux_sel_port_ovr_SHIFT(rev)       5
#define ACPHY_AfectrlOverride2_amux_sel_port_ovr_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlOverride2_amux_sel_port_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlOverride2_amux_sel_port_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride2_amux_sel_port_ovr_SHIFT(rev))))))
#define ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_SHIFT(rev) 6
#define ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride2_iqadc_clk_div_ratio_ovr_SHIFT(rev))))))
#define ACPHY_AfectrlOverride2_aux_en_ovr_SHIFT(rev)              7
#define ACPHY_AfectrlOverride2_aux_en_ovr_MASK(rev)               (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlOverride2_aux_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlOverride2_aux_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlOverride2_aux_en_ovr_SHIFT(rev))))))

/* Register ACPHY_AfectrlCore12 */
#define ACPHY_AfectrlCore12(rev)                 (ACREV_GE(rev,18) ? 0xb51 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb51 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb51))))
#define ACPHY_AfectrlCore12_adc_pd_SHIFT(rev)    0
#define ACPHY_AfectrlCore12_adc_pd_MASK(rev)     (ACREV_GE(rev,18) ? (0x3f << ACPHY_AfectrlCore12_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3f << ACPHY_AfectrlCore12_adc_pd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3f << ACPHY_AfectrlCore12_adc_pd_SHIFT(rev))))))
#define ACPHY_AfectrlCore12_dac_pd_SHIFT(rev)    6
#define ACPHY_AfectrlCore12_dac_pd_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlCore12_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlCore12_dac_pd_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore12_dac_pd_SHIFT(rev))))))
#define ACPHY_AfectrlCore12_reset_dac_SHIFT(rev) 7
#define ACPHY_AfectrlCore12_reset_dac_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore12_reset_dac_SHIFT(rev)))

/* Register ACPHY_AfectrlCore22 */
#define ACPHY_AfectrlCore22(rev)                                   (ACREV_GE(rev,18) ? 0xb52 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb52 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb52))))
#define ACPHY_AfectrlCore22_tssi_pu_ovr_val_SHIFT(rev)             0
#define ACPHY_AfectrlCore22_tssi_pu_ovr_val_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlCore22_tssi_pu_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlCore22_tssi_pu_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore22_tssi_pu_ovr_val_SHIFT(rev))))))
#define ACPHY_AfectrlCore22_amux_sel_port_ovr_val_SHIFT(rev)       1
#define ACPHY_AfectrlCore22_amux_sel_port_ovr_val_MASK(rev)        (ACREV_GE(rev,18) ? (0x7 << ACPHY_AfectrlCore22_amux_sel_port_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_AfectrlCore22_amux_sel_port_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_AfectrlCore22_amux_sel_port_ovr_val_SHIFT(rev))))))
#define ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_SHIFT(rev) 4
#define ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore22_iqadc_clk_div_ratio_ovr_val_SHIFT(rev))))))
#define ACPHY_AfectrlCore22_aux_en_val_SHIFT(rev)                  5
#define ACPHY_AfectrlCore22_aux_en_val_MASK(rev)                   (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlCore22_aux_en_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlCore22_aux_en_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCore22_aux_en_val_SHIFT(rev))))))

/* Register ACPHY_AfectrlCoreAux2 */
#define ACPHY_AfectrlCoreAux2(rev)                              (ACREV_GE(rev,18) ? 0xb53 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb53 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb53))))
#define ACPHY_AfectrlCoreAux2_tssi_pu_tx_SHIFT(rev)             0
#define ACPHY_AfectrlCoreAux2_tssi_pu_tx_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlCoreAux2_tssi_pu_tx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlCoreAux2_tssi_pu_tx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux2_tssi_pu_tx_SHIFT(rev))))))
#define ACPHY_AfectrlCoreAux2_amux_sel_port_tx_SHIFT(rev)       1
#define ACPHY_AfectrlCoreAux2_amux_sel_port_tx_MASK(rev)        (ACREV_GE(rev,18) ? (0x7 << ACPHY_AfectrlCoreAux2_amux_sel_port_tx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_AfectrlCoreAux2_amux_sel_port_tx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_AfectrlCoreAux2_amux_sel_port_tx_SHIFT(rev))))))
#define ACPHY_AfectrlCoreAux2_tssi_pu_rx_SHIFT(rev)             4
#define ACPHY_AfectrlCoreAux2_tssi_pu_rx_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlCoreAux2_tssi_pu_rx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlCoreAux2_tssi_pu_rx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux2_tssi_pu_rx_SHIFT(rev))))))
#define ACPHY_AfectrlCoreAux2_amux_sel_port_rx_SHIFT(rev)       5
#define ACPHY_AfectrlCoreAux2_amux_sel_port_rx_MASK(rev)        (ACREV_GE(rev,18) ? (0x7 << ACPHY_AfectrlCoreAux2_amux_sel_port_rx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_AfectrlCoreAux2_amux_sel_port_rx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_AfectrlCoreAux2_amux_sel_port_rx_SHIFT(rev))))))
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_SHIFT(rev) 8
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_tx_SHIFT(rev))))))
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_SHIFT(rev) 9
#define ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux2_iqadc_clk_div_ratio_rx_SHIFT(rev))))))
#define ACPHY_AfectrlCoreAux2_aux_en_rx_val_SHIFT(rev)          10
#define ACPHY_AfectrlCoreAux2_aux_en_rx_val_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlCoreAux2_aux_en_rx_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlCoreAux2_aux_en_rx_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux2_aux_en_rx_val_SHIFT(rev))))))
#define ACPHY_AfectrlCoreAux2_aux_en_tx_val_SHIFT(rev)          11
#define ACPHY_AfectrlCoreAux2_aux_en_tx_val_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfectrlCoreAux2_aux_en_tx_val_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfectrlCoreAux2_aux_en_tx_val_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_AfectrlCoreAux2_aux_en_tx_val_SHIFT(rev))))))

/* Register ACPHY_OCL_EnergyMinTh20_core2 */
#define ACPHY_OCL_EnergyMinTh20_core2(rev)                                     (ACREV_GE(rev,18) ? 0xb60 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb60 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb60))))
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_MASK(rev)     (ACREV_GE(rev,18) ? (0x3ff << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_min_th20_SHIFT(rev))))))
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_cck_aci_cond_en20_SHIFT(rev))))))
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh20_core2_ocl_energy_detect_aci_cond_en20_SHIFT(rev))))))

/* Register ACPHY_OCL_EnergyMinTh40_core2 */
#define ACPHY_OCL_EnergyMinTh40_core2(rev)                                     (ACREV_GE(rev,18) ? 0xb61 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb61 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb61))))
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_MASK(rev)     (ACREV_GE(rev,18) ? (0x3ff << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_min_th40_SHIFT(rev))))))
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_cck_aci_cond_en40_SHIFT(rev))))))
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh40_core2_ocl_energy_detect_aci_cond_en40_SHIFT(rev))))))

/* Register ACPHY_OCL_EnergyMinTh80_core2 */
#define ACPHY_OCL_EnergyMinTh80_core2(rev)                                     (ACREV_GE(rev,18) ? 0xb62 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb62 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb62))))
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_SHIFT(rev)    0
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_MASK(rev)     (ACREV_GE(rev,18) ? (0x3ff << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_min_th80_SHIFT(rev))))))
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev) 10
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_cck_aci_cond_en80_SHIFT(rev))))))
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_SHIFT(rev) 11
#define ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_EnergyMinTh80_core2_ocl_energy_detect_aci_cond_en80_SHIFT(rev))))))

/* Register ACPHY_OCL_EnergyMaxTh20_core2 */
#define ACPHY_OCL_EnergyMaxTh20_core2(rev)                                  (ACREV_GE(rev,18) ? 0xb63 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb63 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb63))))
#define ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMaxTh20_core2_ocl_energy_detect_max_th20_SHIFT(rev))))))

/* Register ACPHY_OCL_EnergyMaxTh40_core2 */
#define ACPHY_OCL_EnergyMaxTh40_core2(rev)                                  (ACREV_GE(rev,18) ? 0xb64 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb64 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb64))))
#define ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMaxTh40_core2_ocl_energy_detect_max_th40_SHIFT(rev))))))

/* Register ACPHY_OCL_EnergyMaxTh80_core2 */
#define ACPHY_OCL_EnergyMaxTh80_core2(rev)                                  (ACREV_GE(rev,18) ? 0xb65 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb65 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb65))))
#define ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_SHIFT(rev) 0
#define ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x3ff << ACPHY_OCL_EnergyMaxTh80_core2_ocl_energy_detect_max_th80_SHIFT(rev))))))

/* Register ACPHY_OCL_WakeOnDetect_Backoff2 */
#define ACPHY_OCL_WakeOnDetect_Backoff2(rev)                                (ACREV_GE(rev,18) ? 0xb66 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb66 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb66))))
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_SHIFT(rev)  0
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_MASK(rev)   (ACREV_GE(rev,18) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_OCL_WakeOnDetect_Backoff2_ocl_cck_gain_backoff_db_SHIFT(rev))))))
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_SHIFT(rev) 8
#define ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xff << ACPHY_OCL_WakeOnDetect_Backoff2_ocl_ofdm_gain_backoff_db_SHIFT(rev))))))

/* Register ACPHY_OCL_Afe_pu_ctrl2 */
#define ACPHY_OCL_Afe_pu_ctrl2(rev)                                 (ACREV_GE(rev,18) ? 0xb67 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb67 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb67))))
#define ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_SHIFT(rev)    0
#define ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_Afe_pu_ctrl2_adc_pu_basedOn_rf_rxpu_SHIFT(rev))))))
#define ACPHY_OCL_Afe_pu_ctrl2_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev) 1
#define ACPHY_OCL_Afe_pu_ctrl2_Auxadc_pu_basedOn_rf_rxpu_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_OCL_Afe_pu_ctrl2_Auxadc_pu_basedOn_rf_rxpu_SHIFT(rev)))

/* Register ACPHY_OCL_Ant_weights_Adj_offset2 */
#define ACPHY_OCL_Ant_weights_Adj_offset2(rev)                              (ACREV_GE(rev,18) ? 0xb68 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb68 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb68))))
#define ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_SHIFT(rev) 0
#define ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1ff << ACPHY_OCL_Ant_weights_Adj_offset2_ant_weights_adj_offset_SHIFT(rev))))))

/* Register ACPHY_txgainLo2 */
#define ACPHY_txgainLo2(rev)              (ACREV_GE(rev,18) ? 0xb80 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb80 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb80))))
#define ACPHY_txgainLo2_txgain_SHIFT(rev) 0
#define ACPHY_txgainLo2_txgain_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_txgainLo2_txgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_txgainLo2_txgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_txgainLo2_txgain_SHIFT(rev))))))

/* Register ACPHY_txgainHi2 */
#define ACPHY_txgainHi2(rev)              (ACREV_GE(rev,18) ? 0xb81 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb81 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb81))))
#define ACPHY_txgainHi2_txgain_SHIFT(rev) 0
#define ACPHY_txgainHi2_txgain_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_txgainHi2_txgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_txgainHi2_txgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_txgainHi2_txgain_SHIFT(rev))))))

/* Register ACPHY_rxgainLo2 */
#define ACPHY_rxgainLo2(rev)              (ACREV_GE(rev,18) ? 0xb82 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb82 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb82))))
#define ACPHY_rxgainLo2_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainLo2_rxgain_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_rxgainLo2_rxgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_rxgainLo2_rxgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxgainLo2_rxgain_SHIFT(rev))))))

/* Register ACPHY_rxgainHi2 */
#define ACPHY_rxgainHi2(rev)              (ACREV_GE(rev,18) ? 0xb83 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb83 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb83))))
#define ACPHY_rxgainHi2_rxgain_SHIFT(rev) 0
#define ACPHY_rxgainHi2_rxgain_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_rxgainHi2_rxgain_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_rxgainHi2_rxgain_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxgainHi2_rxgain_SHIFT(rev))))))

/* Register ACPHY_rxGainLpfCtrlLo2 */
#define ACPHY_rxGainLpfCtrlLo2(rev)                     (ACREV_GE(rev,18) ? 0xb84 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb84 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb84))))
#define ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxGainLpfCtrlLo2_rxGainLpfCtrl_SHIFT(rev))))))

/* Register ACPHY_rxGainLpfCtrlHi2 */
#define ACPHY_rxGainLpfCtrlHi2(rev)                     (ACREV_GE(rev,18) ? 0xb85 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb85 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb85))))
#define ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxGainLpfCtrlHi2_rxGainLpfCtrl_SHIFT(rev))))))

/* Register ACPHY_rxGainLpfTiaCtrlLo2 */
#define ACPHY_rxGainLpfTiaCtrlLo2(rev)                        (ACREV_GE(rev,18) ? 0xb86 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb86 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb86))))
#define ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxGainLpfTiaCtrlLo2_rxGainLpfTiaCtrl_SHIFT(rev))))))

/* Register ACPHY_rxGainLpfTiaCtrlHi2 */
#define ACPHY_rxGainLpfTiaCtrlHi2(rev)                        (ACREV_GE(rev,18) ? 0xb87 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb87 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb87))))
#define ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_SHIFT(rev) 0
#define ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxGainLpfTiaCtrlHi2_rxGainLpfTiaCtrl_SHIFT(rev))))))

/* Register ACPHY_PuResetLpfCtrl_0Lo2 */
#define ACPHY_PuResetLpfCtrl_0Lo2(rev)                        (ACREV_GE(rev,18) ? 0xb88 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb88 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb88))))
#define ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetLpfCtrl_0Lo2_PuResetLpfCtrl_0_SHIFT(rev))))))

/* Register ACPHY_PuResetLpfCtrl_0Hi2 */
#define ACPHY_PuResetLpfCtrl_0Hi2(rev)                        (ACREV_GE(rev,18) ? 0xb89 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb89 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb89))))
#define ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetLpfCtrl_0Hi2_PuResetLpfCtrl_0_SHIFT(rev))))))

/* Register ACPHY_PuResetLpfCtrl_1Lo2 */
#define ACPHY_PuResetLpfCtrl_1Lo2(rev)                        (ACREV_GE(rev,18) ? 0xb8a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8a : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8a))))
#define ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetLpfCtrl_1Lo2_PuResetLpfCtrl_1_SHIFT(rev))))))

/* Register ACPHY_PuResetLpfCtrl_1Hi2 */
#define ACPHY_PuResetLpfCtrl_1Hi2(rev)                        (ACREV_GE(rev,18) ? 0xb8b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8b : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8b))))
#define ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_SHIFT(rev) 0
#define ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetLpfCtrl_1Hi2_PuResetLpfCtrl_1_SHIFT(rev))))))

/* Register ACPHY_PuResetAfeCtrlLo2 */
#define ACPHY_PuResetAfeCtrlLo2(rev)                      (ACREV_GE(rev,18) ? 0xb8c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8c : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8c))))
#define ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetAfeCtrlLo2_PuResetAfeCtrl_SHIFT(rev))))))

/* Register ACPHY_PuResetAfeCtrlHi2 */
#define ACPHY_PuResetAfeCtrlHi2(rev)                      (ACREV_GE(rev,18) ? 0xb8d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8d : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8d))))
#define ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_SHIFT(rev) 0
#define ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_PuResetAfeCtrlHi2_PuResetAfeCtrl_SHIFT(rev))))))

/* Register ACPHY_LpfBwAfeCapLo2 */
#define ACPHY_LpfBwAfeCapLo2(rev)                   (ACREV_GE(rev,18) ? 0xb8e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8e : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8e))))
#define ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_LpfBwAfeCapLo2_LpfBwAfeCap_SHIFT(rev))))))

/* Register ACPHY_LpfBwAfeCapHi2 */
#define ACPHY_LpfBwAfeCapHi2(rev)                   (ACREV_GE(rev,18) ? 0xb8f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb8f : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb8f))))
#define ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_SHIFT(rev) 0
#define ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_LpfBwAfeCapHi2_LpfBwAfeCap_SHIFT(rev))))))

/* Register ACPHY_TxTssiLo2 */
#define ACPHY_TxTssiLo2(rev)              (ACREV_GE(rev,18) ? 0xb90 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb90 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb90))))
#define ACPHY_TxTssiLo2_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiLo2_TxTssi_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_TxTssiLo2_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_TxTssiLo2_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxTssiLo2_TxTssi_SHIFT(rev))))))

/* Register ACPHY_TxTssiHi2 */
#define ACPHY_TxTssiHi2(rev)              (ACREV_GE(rev,18) ? 0xb91 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb91 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb91))))
#define ACPHY_TxTssiHi2_TxTssi_SHIFT(rev) 0
#define ACPHY_TxTssiHi2_TxTssi_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_TxTssiHi2_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_TxTssiHi2_TxTssi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_TxTssiHi2_TxTssi_SHIFT(rev))))))

/* Register ACPHY_GainLpLo2 */
#define ACPHY_GainLpLo2(rev)              (ACREV_GE(rev,18) ? 0xb92 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb92 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb92))))
#define ACPHY_GainLpLo2_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpLo2_GainLp_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_GainLpLo2_GainLp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_GainLpLo2_GainLp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_GainLpLo2_GainLp_SHIFT(rev))))))

/* Register ACPHY_GainLpHi2 */
#define ACPHY_GainLpHi2(rev)              (ACREV_GE(rev,18) ? 0xb93 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb93 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb93))))
#define ACPHY_GainLpHi2_GainLp_SHIFT(rev) 0
#define ACPHY_GainLpHi2_GainLp_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_GainLpHi2_GainLp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_GainLpHi2_GainLp_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_GainLpHi2_GainLp_SHIFT(rev))))))

/* Register ACPHY_CalibLo2 */
#define ACPHY_CalibLo2(rev)             (ACREV_GE(rev,18) ? 0xb94 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb94 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb94))))
#define ACPHY_CalibLo2_Calib_SHIFT(rev) 0
#define ACPHY_CalibLo2_Calib_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_CalibLo2_Calib_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_CalibLo2_Calib_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_CalibLo2_Calib_SHIFT(rev))))))

/* Register ACPHY_CalibHi2 */
#define ACPHY_CalibHi2(rev)             (ACREV_GE(rev,18) ? 0xb95 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb95 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb95))))
#define ACPHY_CalibHi2_Calib_SHIFT(rev) 0
#define ACPHY_CalibHi2_Calib_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_CalibHi2_Calib_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_CalibHi2_Calib_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_CalibHi2_Calib_SHIFT(rev))))))

/* Register ACPHY_rxLpfLo2 */
#define ACPHY_rxLpfLo2(rev)             (ACREV_GE(rev,18) ? 0xb96 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb96 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb96))))
#define ACPHY_rxLpfLo2_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpfLo2_rxLpf_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_rxLpfLo2_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_rxLpfLo2_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxLpfLo2_rxLpf_SHIFT(rev))))))

/* Register ACPHY_rxLpHif2 */
#define ACPHY_rxLpHif2(rev)             (ACREV_GE(rev,18) ? 0xb97 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb97 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb97))))
#define ACPHY_rxLpHif2_rxLpf_SHIFT(rev) 0
#define ACPHY_rxLpHif2_rxLpf_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_rxLpHif2_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_rxLpHif2_rxLpf_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_rxLpHif2_rxLpf_SHIFT(rev))))))

/* Register ACPHY_pllAfeclkLo2 */
#define ACPHY_pllAfeclkLo2(rev)                 (ACREV_GE(rev,18) ? 0xb98 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb98 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb98))))
#define ACPHY_pllAfeclkLo2_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkLo2_pllAfeclk_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_pllAfeclkLo2_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_pllAfeclkLo2_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_pllAfeclkLo2_pllAfeclk_SHIFT(rev))))))

/* Register ACPHY_pllAfeclkHi2 */
#define ACPHY_pllAfeclkHi2(rev)                 (ACREV_GE(rev,18) ? 0xb99 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb99 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xb99))))
#define ACPHY_pllAfeclkHi2_pllAfeclk_SHIFT(rev) 0
#define ACPHY_pllAfeclkHi2_pllAfeclk_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_pllAfeclkHi2_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_pllAfeclkHi2_pllAfeclk_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_pllAfeclkHi2_pllAfeclk_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_s_w3_value2 */
#define ACPHY_ACI_Detect_s_w3_value2(rev)                  (ACREV_GE(rev,18) ? 0xba0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba0 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba0))))
#define ACPHY_ACI_Detect_s_w3_value2_s_w3_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_value2_s_w3_value_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_ACI_Detect_s_w3_value2_s_w3_value_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_ACI_Detect_s_w3_value2_s_w3_value_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_ACI_Detect_s_w3_value2_s_w3_value_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_s_nb_value2 */
#define ACPHY_ACI_Detect_s_nb_value2(rev)                  (ACREV_GE(rev,18) ? 0xba1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba1 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba1))))
#define ACPHY_ACI_Detect_s_nb_value2_s_nb_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_value2_s_nb_value_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_ACI_Detect_s_nb_value2_s_nb_value_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_ACI_Detect_s_nb_value2_s_nb_value_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7ff << ACPHY_ACI_Detect_s_nb_value2_s_nb_value_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_s_w3_block_acc2 */
#define ACPHY_ACI_Detect_s_w3_block_acc2(rev)                      (ACREV_GE(rev,18) ? 0xba2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba2 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba2))))
#define ACPHY_ACI_Detect_s_w3_block_acc2_s_w3_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_block_acc2_s_w3_block_acc_MASK(rev)  (ACREV_GE(rev,18) ? (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc2_s_w3_block_acc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc2_s_w3_block_acc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_ACI_Detect_s_w3_block_acc2_s_w3_block_acc_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_s_nb_block_acc2 */
#define ACPHY_ACI_Detect_s_nb_block_acc2(rev)                      (ACREV_GE(rev,18) ? 0xba3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba3 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba3))))
#define ACPHY_ACI_Detect_s_nb_block_acc2_s_nb_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_block_acc2_s_nb_block_acc_MASK(rev)  (ACREV_GE(rev,18) ? (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc2_s_nb_block_acc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc2_s_nb_block_acc_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7fff << ACPHY_ACI_Detect_s_nb_block_acc2_s_nb_block_acc_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_s_w3_window_acc2_lo */
#define ACPHY_ACI_Detect_s_w3_window_acc2_lo(rev)                          (ACREV_GE(rev,18) ? 0xba4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba4 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba4))))
#define ACPHY_ACI_Detect_s_w3_window_acc2_lo_s_w3_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc2_lo_s_w3_window_acc_lo_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_s_w3_window_acc2_lo_s_w3_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_s_w3_window_acc2_lo_s_w3_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_s_w3_window_acc2_lo_s_w3_window_acc_lo_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_s_w3_window_acc2_hi */
#define ACPHY_ACI_Detect_s_w3_window_acc2_hi(rev)                          (ACREV_GE(rev,18) ? 0xba5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba5 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba5))))
#define ACPHY_ACI_Detect_s_w3_window_acc2_hi_s_w3_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w3_window_acc2_hi_s_w3_window_acc_hi_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_ACI_Detect_s_w3_window_acc2_hi_s_w3_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_ACI_Detect_s_w3_window_acc2_hi_s_w3_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_ACI_Detect_s_w3_window_acc2_hi_s_w3_window_acc_hi_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_s_nb_window_acc2_lo */
#define ACPHY_ACI_Detect_s_nb_window_acc2_lo(rev)                          (ACREV_GE(rev,18) ? 0xba6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba6 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba6))))
#define ACPHY_ACI_Detect_s_nb_window_acc2_lo_s_nb_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc2_lo_s_nb_window_acc_lo_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_s_nb_window_acc2_lo_s_nb_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_s_nb_window_acc2_lo_s_nb_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_s_nb_window_acc2_lo_s_nb_window_acc_lo_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_s_nb_window_acc2_hi */
#define ACPHY_ACI_Detect_s_nb_window_acc2_hi(rev)                          (ACREV_GE(rev,18) ? 0xba7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba7 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba7))))
#define ACPHY_ACI_Detect_s_nb_window_acc2_hi_s_nb_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_nb_window_acc2_hi_s_nb_window_acc_hi_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_ACI_Detect_s_nb_window_acc2_hi_s_nb_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_ACI_Detect_s_nb_window_acc2_hi_s_nb_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x7 << ACPHY_ACI_Detect_s_nb_window_acc2_hi_s_nb_window_acc_hi_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_aci_select2 */
#define ACPHY_ACI_Detect_aci_select2(rev)                                 (ACREV_GE(rev,18) ? 0xba8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba8 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba8))))
#define ACPHY_ACI_Detect_aci_select2_aci_select_SHIFT(rev)                0
#define ACPHY_ACI_Detect_aci_select2_aci_select_MASK(rev)                 (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select2_aci_select_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select2_aci_select_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0x1 << ACPHY_ACI_Detect_aci_select2_aci_select_SHIFT(rev))))))
#define ACPHY_ACI_Detect_aci_select2_s_aci_mitigation_hw_state_SHIFT(rev) 1
#define ACPHY_ACI_Detect_aci_select2_s_aci_mitigation_hw_state_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_mitigation_hw_state_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_mitigation_hw_state_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_0_SHIFT(rev)       2
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_0_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_0_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_1_SHIFT(rev)       3
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_1_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_1_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_2_SHIFT(rev)       4
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_2_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Detect_aci_select2_aci_select_w12_SHIFT(rev)            5
#define ACPHY_ACI_Detect_aci_select2_aci_select_w12_MASK(rev)             (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select2_aci_select_w12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select2_aci_select_w12_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_0_SHIFT(rev)   6
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_0_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_0_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_1_SHIFT(rev)   7
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_1_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_1_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_2_SHIFT(rev)   8
#define ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_2_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Detect_aci_select2_s_aci_detect_cond_w12_2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_aci_counter2_lo */
#define ACPHY_ACI_Detect_aci_counter2_lo(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xba9)
#define ACPHY_ACI_Detect_aci_counter2_lo_aci_counter_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter2_lo_aci_counter_lo_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_aci_counter2_lo_aci_counter_lo_SHIFT(rev)))

/* Register ACPHY_ACI_Detect_aci_counter2_hi */
#define ACPHY_ACI_Detect_aci_counter2_hi(rev)                      (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xbaa)
#define ACPHY_ACI_Detect_aci_counter2_hi_aci_counter_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter2_hi_aci_counter_hi_MASK(rev)  (ACREV_GE(rev,2) ? INVALID_MASK : (0x1f << ACPHY_ACI_Detect_aci_counter2_hi_aci_counter_hi_SHIFT(rev)))

/* Register ACPHY_ACI_Detect_aci_report_ctr2 */
#define ACPHY_ACI_Detect_aci_report_ctr2(rev)                      (ACREV_GE(rev,18) ? 0xba9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xba9 : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xbab))))
#define ACPHY_ACI_Detect_aci_report_ctr2_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_report_ctr2_aci_report_ctr_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_aci_report_ctr2_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_aci_report_ctr2_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_aci_report_ctr2_aci_report_ctr_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_aci_detected_ctr2 */
#define ACPHY_ACI_Detect_aci_detected_ctr2(rev)                        (ACREV_GE(rev,18) ? 0xbaa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbaa : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xbaf))))
#define ACPHY_ACI_Detect_aci_detected_ctr2_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr2_aci_detected_ctr_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr2_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr2_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_aci_detected_ctr2_aci_detected_ctr_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_sw_aci_report_ctr2 */
#define ACPHY_ACI_Detect_sw_aci_report_ctr2(rev)                         (ACREV_GE(rev,18) ? 0xbab : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbab : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xbb1))))
#define ACPHY_ACI_Detect_sw_aci_report_ctr2_sw_aci_report_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_report_ctr2_sw_aci_report_ctr_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr2_sw_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr2_sw_aci_report_ctr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_sw_aci_report_ctr2_sw_aci_report_ctr_SHIFT(rev))))))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr2 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr2(rev)                           (ACREV_GE(rev,18) ? 0xbac : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbac : (ACREV_GE(rev,2) ? INVALID_ADDRESS : 0xbb3))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr2_sw_aci_detected_ctr_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr2_sw_aci_detected_ctr_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr2_sw_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr2_sw_aci_detected_ctr_SHIFT(rev)) : (ACREV_GE(rev,2) ? INVALID_MASK : (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr2_sw_aci_detected_ctr_SHIFT(rev))))))

/* Register ACPHY_BfmColPhaseConfig */
#define ACPHY_BfmColPhaseConfig(rev)                         (ACREV_GE(rev,18) ? 0x050 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x050 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x050 : INVALID_ADDRESS)))))
#define ACPHY_BfmColPhaseConfig_bfmAlignStart_SHIFT(rev)     0
#define ACPHY_BfmColPhaseConfig_bfmAlignStart_MASK(rev)      (ACREV_GE(rev,18) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignStart_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignStart_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignStart_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmColPhaseConfig_bfmAlignUserIndex_SHIFT(rev) 2
#define ACPHY_BfmColPhaseConfig_bfmAlignUserIndex_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_BfmColPhaseConfig_bfmAlignUserIndex_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_BfmColPhaseConfig_bfmAlignUserIndex_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_BfmColPhaseConfig_bfmAlignUserIndex_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmColPhaseConfig_bfmAlignBandwidth_SHIFT(rev) 7
#define ACPHY_BfmColPhaseConfig_bfmAlignBandwidth_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignBandwidth_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignBandwidth_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignBandwidth_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmColPhaseConfig_bfmAlignNumTx_SHIFT(rev)     9
#define ACPHY_BfmColPhaseConfig_bfmAlignNumTx_MASK(rev)      (ACREV_GE(rev,18) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignNumTx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignNumTx_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignNumTx_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmColPhaseConfig_bfmAlignNumSts_SHIFT(rev)    11
#define ACPHY_BfmColPhaseConfig_bfmAlignNumSts_MASK(rev)     (ACREV_GE(rev,18) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignNumSts_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignNumSts_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_BfmColPhaseConfig_bfmAlignNumSts_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_perPktIdleTssiCtrl */
#define ACPHY_perPktIdleTssiCtrl(rev)                               (ACREV_GE(rev,5) ? 0x078 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x078 : INVALID_ADDRESS)))
#define ACPHY_perPktIdleTssiCtrl_perPktIdleTssi_en_SHIFT(rev)       15
#define ACPHY_perPktIdleTssiCtrl_perPktIdleTssi_en_MASK(rev)        (ACREV_GE(rev,5) ? (0x1 << ACPHY_perPktIdleTssiCtrl_perPktIdleTssi_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_perPktIdleTssiCtrl_perPktIdleTssi_en_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_perPktIdleTssiCtrl_perPktIdleTssiUpdate_en_SHIFT(rev) 14
#define ACPHY_perPktIdleTssiCtrl_perPktIdleTssiUpdate_en_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_perPktIdleTssiCtrl_perPktIdleTssiUpdate_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_perPktIdleTssiCtrl_perPktIdleTssiUpdate_en_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_perPktIdleTssiCtrl_Nidletssi_intg_log2_SHIFT(rev)     8
#define ACPHY_perPktIdleTssiCtrl_Nidletssi_intg_log2_MASK(rev)      (ACREV_GE(rev,5) ? (0x7 << ACPHY_perPktIdleTssiCtrl_Nidletssi_intg_log2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_perPktIdleTssiCtrl_Nidletssi_intg_log2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_perPktIdleTssiCtrl_Nidletssi_accum_delay_SHIFT(rev)   0
#define ACPHY_perPktIdleTssiCtrl_Nidletssi_accum_delay_MASK(rev)    (ACREV_GE(rev,5) ? (0xff << ACPHY_perPktIdleTssiCtrl_Nidletssi_accum_delay_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_perPktIdleTssiCtrl_Nidletssi_accum_delay_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TssiAccumCtrlcck */
#define ACPHY_TssiAccumCtrlcck(rev)                             (ACREV_GE(rev,18) ? 0x079 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x079 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x079 : INVALID_ADDRESS)))))
#define ACPHY_TssiAccumCtrlcck_frame_type_det_SHIFT(rev)        15
#define ACPHY_TssiAccumCtrlcck_frame_type_det_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_TssiAccumCtrlcck_frame_type_det_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_TssiAccumCtrlcck_frame_type_det_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_TssiAccumCtrlcck_frame_type_det_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_TssiAccumCtrlcck_reserved_txpwrctrl_SHIFT(rev)    12
#define ACPHY_TssiAccumCtrlcck_reserved_txpwrctrl_MASK(rev)     (ACREV_GE(rev,18) ? (0x7 << ACPHY_TssiAccumCtrlcck_reserved_txpwrctrl_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_TssiAccumCtrlcck_reserved_txpwrctrl_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7 << ACPHY_TssiAccumCtrlcck_reserved_txpwrctrl_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_TssiAccumCtrlcck_Ntssi_intg_log2_cck_SHIFT(rev)   9
#define ACPHY_TssiAccumCtrlcck_Ntssi_intg_log2_cck_MASK(rev)    (ACREV_GE(rev,18) ? (0x7 << ACPHY_TssiAccumCtrlcck_Ntssi_intg_log2_cck_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_TssiAccumCtrlcck_Ntssi_intg_log2_cck_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7 << ACPHY_TssiAccumCtrlcck_Ntssi_intg_log2_cck_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_TssiAccumCtrlcck_Ntssi_accum_delay_cck_SHIFT(rev) 0
#define ACPHY_TssiAccumCtrlcck_Ntssi_accum_delay_cck_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_TssiAccumCtrlcck_Ntssi_accum_delay_cck_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_TssiAccumCtrlcck_Ntssi_accum_delay_cck_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1ff << ACPHY_TssiAccumCtrlcck_Ntssi_accum_delay_cck_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_perPktIdleTssiCtrlcck */
#define ACPHY_perPktIdleTssiCtrlcck(rev)                                 (ACREV_GE(rev,18) ? 0x07a : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x07a : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x07a : INVALID_ADDRESS)))))
#define ACPHY_perPktIdleTssiCtrlcck_Nidletssi_accum_delay_cck_SHIFT(rev) 0
#define ACPHY_perPktIdleTssiCtrlcck_Nidletssi_accum_delay_cck_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_perPktIdleTssiCtrlcck_Nidletssi_accum_delay_cck_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_perPktIdleTssiCtrlcck_Nidletssi_accum_delay_cck_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_perPktIdleTssiCtrlcck_Nidletssi_accum_delay_cck_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_perPktIdleTssiCtrlcck_base_index_cck_en_SHIFT(rev)         8
#define ACPHY_perPktIdleTssiCtrlcck_base_index_cck_en_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_perPktIdleTssiCtrlcck_base_index_cck_en_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_perPktIdleTssiCtrlcck_base_index_cck_en_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_perPktIdleTssiCtrlcck_base_index_cck_en_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ofdm_txfiltbypass */
#define ACPHY_ofdm_txfiltbypass(rev)              (ACREV_GE(rev,18) ? 0x10b : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x10b : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x10b : INVALID_ADDRESS)))))
#define ACPHY_ofdm_txfiltbypass_bypass_SHIFT(rev) 0
#define ACPHY_ofdm_txfiltbypass_bypass_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_ofdm_txfiltbypass_bypass_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ofdm_txfiltbypass_bypass_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_ofdm_txfiltbypass_bypass_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_cck_txfiltbypass */
#define ACPHY_cck_txfiltbypass(rev)              (ACREV_GE(rev,18) ? 0x10c : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x10c : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x10c : INVALID_ADDRESS)))))
#define ACPHY_cck_txfiltbypass_bypass_SHIFT(rev) 0
#define ACPHY_cck_txfiltbypass_bypass_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_cck_txfiltbypass_bypass_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_cck_txfiltbypass_bypass_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_cck_txfiltbypass_bypass_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdCalTableMode */
#define ACPHY_PapdCalTableMode(rev)                              (ACREV_GE(rev,2) ? 0x12a : INVALID_ADDRESS)
#define ACPHY_PapdCalTableMode_papdOverrideLowpwrMode_SHIFT(rev) 13
#define ACPHY_PapdCalTableMode_papdOverrideLowpwrMode_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_PapdCalTableMode_papdOverrideLowpwrMode_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_PapdCalTableMode_papdOverrideLowpwrEn_SHIFT(rev)   12
#define ACPHY_PapdCalTableMode_papdOverrideLowpwrEn_MASK(rev)    (ACREV_GE(rev,2) ? (0x1 << ACPHY_PapdCalTableMode_papdOverrideLowpwrEn_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_PapdCalTableMode_papdYrefAddrLowpwr_SHIFT(rev)     4
#define ACPHY_PapdCalTableMode_papdYrefAddrLowpwr_MASK(rev)      (ACREV_GE(rev,2) ? (0x7f << ACPHY_PapdCalTableMode_papdYrefAddrLowpwr_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_PapdCalTableMode_papdLowpwrTableEn_SHIFT(rev)      2
#define ACPHY_PapdCalTableMode_papdLowpwrTableEn_MASK(rev)       (ACREV_GE(rev,2) ? (0x1 << ACPHY_PapdCalTableMode_papdLowpwrTableEn_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_PapdCalTableMode_papdHighResEn_SHIFT(rev)          1
#define ACPHY_PapdCalTableMode_papdHighResEn_MASK(rev)           (ACREV_GE(rev,2) ? (0x1 << ACPHY_PapdCalTableMode_papdHighResEn_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_PapdCalTableMode_papdTwoTableEn_SHIFT(rev)         0
#define ACPHY_PapdCalTableMode_papdTwoTableEn_MASK(rev)          (ACREV_GE(rev,2) ? (0x1 << ACPHY_PapdCalTableMode_papdTwoTableEn_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_rxmacifAbrtHdr6 */
#define ACPHY_rxmacifAbrtHdr6(rev)                 (ACREV_GE(rev,5) ? 0x15a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15a : INVALID_ADDRESS)))
#define ACPHY_rxmacifAbrtHdr6_dummyHdr6_SHIFT(rev) 0
#define ACPHY_rxmacifAbrtHdr6_dummyHdr6_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_rxmacifAbrtHdr6_dummyHdr6_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_rxmacifAbrtHdr6_dummyHdr6_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_rxmacifAbrtHdr3 */
#define ACPHY_rxmacifAbrtHdr3(rev)                 (ACREV_GE(rev,5) ? 0x15b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15b : INVALID_ADDRESS)))
#define ACPHY_rxmacifAbrtHdr3_dummyHdr3_SHIFT(rev) 0
#define ACPHY_rxmacifAbrtHdr3_dummyHdr3_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_rxmacifAbrtHdr3_dummyHdr3_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_rxmacifAbrtHdr3_dummyHdr3_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_rxmacifAbrtStatus */
#define ACPHY_rxmacifAbrtStatus(rev)                   (ACREV_GE(rev,5) ? 0x15c : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15c : INVALID_ADDRESS)))
#define ACPHY_rxmacifAbrtStatus_dummyStatus_SHIFT(rev) 0
#define ACPHY_rxmacifAbrtStatus_dummyStatus_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_rxmacifAbrtStatus_dummyStatus_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_rxmacifAbrtStatus_dummyStatus_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PhyStatsAbortStatus */
#define ACPHY_PhyStatsAbortStatus(rev)                       (ACREV_GE(rev,5) ? 0x15d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15d : INVALID_ADDRESS)))
#define ACPHY_PhyStatsAbortStatus_AbortStatusInfo_SHIFT(rev) 0
#define ACPHY_PhyStatsAbortStatus_AbortStatusInfo_MASK(rev)  (ACREV_GE(rev,5) ? (0x3 << ACPHY_PhyStatsAbortStatus_AbortStatusInfo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_PhyStatsAbortStatus_AbortStatusInfo_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_BphyAbortExitCtrl */
#define ACPHY_BphyAbortExitCtrl(rev)                            (ACREV_GE(rev,5) ? 0x15e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15e : INVALID_ADDRESS)))
#define ACPHY_BphyAbortExitCtrl_CckStExitonAbrtEn_SHIFT(rev)    0
#define ACPHY_BphyAbortExitCtrl_CckStExitonAbrtEn_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_BphyAbortExitCtrl_CckStExitonAbrtEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_BphyAbortExitCtrl_CckStExitonAbrtEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_BphyAbortExitCtrl_bphyAbrtTimeOutCtr_SHIFT(rev)   1
#define ACPHY_BphyAbortExitCtrl_bphyAbrtTimeOutCtr_MASK(rev)    (ACREV_GE(rev,5) ? (0x3ff << ACPHY_BphyAbortExitCtrl_bphyAbrtTimeOutCtr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3ff << ACPHY_BphyAbortExitCtrl_bphyAbrtTimeOutCtr_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_BphyAbortExitCtrl_bphyIdleOnAbortEn_SHIFT(rev)    11
#define ACPHY_BphyAbortExitCtrl_bphyIdleOnAbortEn_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_BphyAbortExitCtrl_bphyIdleOnAbortEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_BphyAbortExitCtrl_bphyIdleOnAbortEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_BphyAbortExitCtrl_bphyIdleForPreDetDis_SHIFT(rev) 12
#define ACPHY_BphyAbortExitCtrl_bphyIdleForPreDetDis_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_BphyAbortExitCtrl_bphyIdleForPreDetDis_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_BphyAbortExitCtrl_bphyIdleForPreDetDis_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_BphyAbortExitCtrl_resetResampOnpreDet_SHIFT(rev)  13
#define ACPHY_BphyAbortExitCtrl_resetResampOnpreDet_MASK(rev)   (ACREV_GE(rev,5) ? (0x1 << ACPHY_BphyAbortExitCtrl_resetResampOnpreDet_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_BphyAbortExitCtrl_resetResampOnpreDet_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_BphyAbortExitCtrl_resetccaOnAbortEn_SHIFT(rev)    14
#define ACPHY_BphyAbortExitCtrl_resetccaOnAbortEn_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_BphyAbortExitCtrl_resetccaOnAbortEn_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_LDPCLengthErrorDetected */
#define ACPHY_LDPCLengthErrorDetected(rev)                               (ACREV_GE(rev,18) ? 0x15f : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x15f : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x15f : (ACREV_GE(rev,4) ? 0x159 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x15f : INVALID_ADDRESS))))))))
#define ACPHY_LDPCLengthErrorDetected_LDPCLengthErrorDetected_SHIFT(rev) 0
#define ACPHY_LDPCLengthErrorDetected_LDPCLengthErrorDetected_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_LDPCLengthErrorDetected_LDPCLengthErrorDetected_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_LDPCLengthErrorDetected_LDPCLengthErrorDetected_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_LDPCLengthErrorDetected_LDPCLengthErrorDetected_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_LDPCLengthErrorDetected_LDPCLengthErrorDetected_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_CRSMiscellaneousParam */
#define ACPHY_CRSMiscellaneousParam(rev)                             (ACREV_GE(rev,2) ? 0x176 : INVALID_ADDRESS)
#define ACPHY_CRSMiscellaneousParam_bphy_pre_det_en_SHIFT(rev)       0
#define ACPHY_CRSMiscellaneousParam_bphy_pre_det_en_MASK(rev)        (ACREV_GE(rev,2) ? (0x1 << ACPHY_CRSMiscellaneousParam_bphy_pre_det_en_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_CRSMiscellaneousParam_b_over_ag_falsedet_en_SHIFT(rev) 1
#define ACPHY_CRSMiscellaneousParam_b_over_ag_falsedet_en_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_CRSMiscellaneousParam_b_over_ag_falsedet_en_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_CRSMiscellaneousParam_mf_crs_initgain_only_SHIFT(rev)  2
#define ACPHY_CRSMiscellaneousParam_mf_crs_initgain_only_MASK(rev)   (ACREV_GE(rev,2) ? (0x1 << ACPHY_CRSMiscellaneousParam_mf_crs_initgain_only_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_CRSMiscellaneousParam_force_en_b_over_ag_SHIFT(rev)    3
#define ACPHY_CRSMiscellaneousParam_force_en_b_over_ag_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_CRSMiscellaneousParam_force_en_b_over_ag_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_CRSMiscellaneousParam_force_en_b_over_ag_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_CRSMiscellaneousParam_crsMfMode_SHIFT(rev)             4
#define ACPHY_CRSMiscellaneousParam_crsMfMode_MASK(rev)              (ACREV_GE(rev,5) ? (0x1 << ACPHY_CRSMiscellaneousParam_crsMfMode_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_CRSMiscellaneousParam_crsMfMode_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_CRSMiscellaneousParam_crsMfFlipCoef_SHIFT(rev)         5
#define ACPHY_CRSMiscellaneousParam_crsMfFlipCoef_MASK(rev)          (ACREV_GE(rev,5) ? (0x1 << ACPHY_CRSMiscellaneousParam_crsMfFlipCoef_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_CRSMiscellaneousParam_crsMfFlipCoef_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_CRSMiscellaneousParam_crsInpHold_SHIFT(rev)            6
#define ACPHY_CRSMiscellaneousParam_crsInpHold_MASK(rev)             (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_CRSMiscellaneousParam_crsInpHold_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_FFTSoftReset */
#define ACPHY_FFTSoftReset(rev)                               (ACREV_GE(rev,2) ? 0x177 : INVALID_ADDRESS)
#define ACPHY_FFTSoftReset_fft_reset_SHIFT(rev)               0
#define ACPHY_FFTSoftReset_fft_reset_MASK(rev)                (ACREV_GE(rev,2) ? (0x1 << ACPHY_FFTSoftReset_fft_reset_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_FFTSoftReset_enableMemClkgate_SHIFT(rev)        1
#define ACPHY_FFTSoftReset_enableMemClkgate_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_FFTSoftReset_enableMemClkgate_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_FFTSoftReset_enableMemClkgate_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_FFTSoftReset_enableMemClkgate_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_FFTSoftReset_enableMemClkgate_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_FFTSoftReset_lbsdadc_clken_ovr_SHIFT(rev)       (ACREV_GE(rev,7) ? 2 : 1)
#define ACPHY_FFTSoftReset_lbsdadc_clken_ovr_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_FFTSoftReset_lbsdadc_clken_ovr_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_FFTSoftReset_lbsdadc_clken_ovr_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_FFTSoftReset_lbsdadc_clken_ovr_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_FFTSoftReset_lbsdadc_clken_ovr_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_FFTSoftReset_lbsdadc_clken_ovr_value_SHIFT(rev) (ACREV_GE(rev,7) ? 3 : 2)
#define ACPHY_FFTSoftReset_lbsdadc_clken_ovr_value_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_FFTSoftReset_lbsdadc_clken_ovr_value_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_FFTSoftReset_lbsdadc_clken_ovr_value_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_FFTSoftReset_lbsdadc_clken_ovr_value_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_FFTSoftReset_lbsdadc_clken_ovr_value_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rxbe1x1clkgating */
#define ACPHY_rxbe1x1clkgating(rev)                         (ACREV_GE(rev,18) ? 0x179 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x179 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x179 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x179 : INVALID_ADDRESS)))))))
#define ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_SHIFT(rev) (ACREV_GE(rev,5) ? 1 : (ACREV_GE(rev,4) ? 0 : 1))
#define ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1f << ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_SHIFT(rev)) : (ACREV_GE(rev,4) ? (0xf << ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_rxbe1x1clkgating_rxbe1x1ClkGateCnt_SHIFT(rev)) : INVALID_MASK))))))))

/* Register ACPHY_low_power_rx_filt */
#define ACPHY_low_power_rx_filt(rev)               (ACREV_GE(rev,18) ? 0x17c : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17c : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x17c : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x17c : INVALID_ADDRESS)))))))
#define ACPHY_low_power_rx_filt_lp_en_SHIFT(rev)   0
#define ACPHY_low_power_rx_filt_lp_en_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_low_power_rx_filt_lp_en_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_low_power_rx_filt_lp_en_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_low_power_rx_filt_lp_en_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_low_power_rx_filt_lp_en_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_low_power_rx_filt_lp_mode_SHIFT(rev) 1
#define ACPHY_low_power_rx_filt_lp_mode_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_low_power_rx_filt_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_low_power_rx_filt_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_low_power_rx_filt_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_low_power_rx_filt_lp_mode_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_low_power_rxbe */
#define ACPHY_low_power_rxbe(rev)                      (ACREV_GE(rev,18) ? 0x17d : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17d : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x17d : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x17d : INVALID_ADDRESS)))))))
#define ACPHY_low_power_rxbe_lp_en_SHIFT(rev)          0
#define ACPHY_low_power_rxbe_lp_en_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_low_power_rxbe_lp_en_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_low_power_rxbe_lp_en_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_low_power_rxbe_lp_en_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_low_power_rxbe_lp_en_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_low_power_rxbe_lp_mode_SHIFT(rev)        1
#define ACPHY_low_power_rxbe_lp_mode_MASK(rev)         (ACREV_GE(rev,18) ? (0xf << ACPHY_low_power_rxbe_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_low_power_rxbe_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_low_power_rxbe_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_low_power_rxbe_lp_mode_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_low_power_rxbe_disable_sfo_SHIFT(rev)    5
#define ACPHY_low_power_rxbe_disable_sfo_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_low_power_rxbe_disable_sfo_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_low_power_rxbe_disable_sfo_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_low_power_rxbe_disable_sfo_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_low_power_rxbe_disable_sfo_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_low_power_rxbe_disable_chanup_SHIFT(rev) 6
#define ACPHY_low_power_rxbe_disable_chanup_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_low_power_rxbe_disable_chanup_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_low_power_rxbe_disable_chanup_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_low_power_rxbe_disable_chanup_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_low_power_rxbe_disable_chanup_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_dcc_ctrl_restart_length_grp */
#define ACPHY_dcc_ctrl_restart_length_grp(rev)                               (ACREV_GE(rev,18) ? 0x17e : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17e : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x17e : INVALID_ADDRESS)))))
#define ACPHY_dcc_ctrl_restart_length_grp_dcc_ctrl_restart_length_SHIFT(rev) 0
#define ACPHY_dcc_ctrl_restart_length_grp_dcc_ctrl_restart_length_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_dcc_ctrl_restart_length_grp_dcc_ctrl_restart_length_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_dcc_ctrl_restart_length_grp_dcc_ctrl_restart_length_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_dcc_ctrl_restart_length_grp_dcc_ctrl_restart_length_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_RxSdFeConfig1 */
#define ACPHY_RxSdFeConfig1(rev)                            (ACREV_GE(rev,18) ? 0x1a5 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1a5 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1a5 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1a5 : INVALID_ADDRESS)))))))
#define ACPHY_RxSdFeConfig1_farrow_rshift_force_SHIFT(rev)  0
#define ACPHY_RxSdFeConfig1_farrow_rshift_force_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_RxSdFeConfig1_farrow_rshift_force_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RxSdFeConfig1_farrow_rshift_force_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RxSdFeConfig1_farrow_rshift_force_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RxSdFeConfig1_farrow_rshift_force_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeConfig1_switch_adc_sipo_bits_SHIFT(rev) 1
#define ACPHY_RxSdFeConfig1_switch_adc_sipo_bits_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RxSdFeConfig1_switch_adc_sipo_bits_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RxSdFeConfig1_switch_adc_sipo_bits_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RxSdFeConfig1_switch_adc_sipo_bits_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RxSdFeConfig1_switch_adc_sipo_bits_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeConfig1_farrow_rshift_tx_SHIFT(rev)     2
#define ACPHY_RxSdFeConfig1_farrow_rshift_tx_MASK(rev)      (ACREV_GE(rev,18) ? (0x3 << ACPHY_RxSdFeConfig1_farrow_rshift_tx_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_RxSdFeConfig1_farrow_rshift_tx_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_RxSdFeConfig1_farrow_rshift_tx_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x3 << ACPHY_RxSdFeConfig1_farrow_rshift_tx_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_RxSdFeConfig2 */
#define ACPHY_RxSdFeConfig2(rev)                    (ACREV_GE(rev,18) ? 0x1a6 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1a6 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1a6 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1a6 : INVALID_ADDRESS)))))))
#define ACPHY_RxSdFeConfig2_fcw_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig2_fcw_value_lo_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_RxSdFeConfig2_fcw_value_lo_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_RxSdFeConfig2_fcw_value_lo_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_RxSdFeConfig2_fcw_value_lo_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xffff << ACPHY_RxSdFeConfig2_fcw_value_lo_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_RxSdFeConfig3 */
#define ACPHY_RxSdFeConfig3(rev)                               (ACREV_GE(rev,18) ? 0x1a7 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1a7 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1a7 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1a7 : INVALID_ADDRESS)))))))
#define ACPHY_RxSdFeConfig3_fcw_value_hi_SHIFT(rev)            0
#define ACPHY_RxSdFeConfig3_fcw_value_hi_MASK(rev)             (ACREV_GE(rev,18) ? (0x3ff << ACPHY_RxSdFeConfig3_fcw_value_hi_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_RxSdFeConfig3_fcw_value_hi_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3ff << ACPHY_RxSdFeConfig3_fcw_value_hi_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x3ff << ACPHY_RxSdFeConfig3_fcw_value_hi_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeConfig3_rx_farow_scale_80_value_SHIFT(rev) 10
#define ACPHY_RxSdFeConfig3_rx_farow_scale_80_value_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_RxSdFeConfig3_rx_farow_scale_80_value_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_RxSdFeConfig3_rx_farow_scale_80_value_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_RxSdFeConfig3_rx_farow_scale_80_value_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xf << ACPHY_RxSdFeConfig3_rx_farow_scale_80_value_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeConfig3_fast_ADC_en_SHIFT(rev)             14
#define ACPHY_RxSdFeConfig3_fast_ADC_en_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_RxSdFeConfig3_fast_ADC_en_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RxSdFeConfig3_fast_ADC_en_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RxSdFeConfig3_fast_ADC_en_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_RxSdFeConfig4 */
#define ACPHY_RxSdFeConfig4(rev)                        (ACREV_GE(rev,18) ? 0x1a8 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1a8 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1a8 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1a8 : INVALID_ADDRESS)))))))
#define ACPHY_RxSdFeConfig4_mu_init_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig4_mu_init_value_lo_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_RxSdFeConfig4_mu_init_value_lo_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_RxSdFeConfig4_mu_init_value_lo_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_RxSdFeConfig4_mu_init_value_lo_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xffff << ACPHY_RxSdFeConfig4_mu_init_value_lo_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_RxSdFeConfig5 */
#define ACPHY_RxSdFeConfig5(rev)                             (ACREV_GE(rev,18) ? 0x1a9 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1a9 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1a9 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1a9 : INVALID_ADDRESS)))))))
#define ACPHY_RxSdFeConfig5_mu_init_value_hi_SHIFT(rev)      0
#define ACPHY_RxSdFeConfig5_mu_init_value_hi_MASK(rev)       (ACREV_GE(rev,18) ? (0x3ff << ACPHY_RxSdFeConfig5_mu_init_value_hi_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_RxSdFeConfig5_mu_init_value_hi_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3ff << ACPHY_RxSdFeConfig5_mu_init_value_hi_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x3ff << ACPHY_RxSdFeConfig5_mu_init_value_hi_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeConfig5_rx_farow_scale_value_SHIFT(rev)  10
#define ACPHY_RxSdFeConfig5_rx_farow_scale_value_MASK(rev)   (ACREV_GE(rev,18) ? (0xf << ACPHY_RxSdFeConfig5_rx_farow_scale_value_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_RxSdFeConfig5_rx_farow_scale_value_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_RxSdFeConfig5_rx_farow_scale_value_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xf << ACPHY_RxSdFeConfig5_rx_farow_scale_value_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_SHIFT(rev) 14
#define ACPHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_RxSdFeConfig6 */
#define ACPHY_RxSdFeConfig6(rev)                              (ACREV_GE(rev,18) ? 0x1aa : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1aa : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1aa : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1aa : INVALID_ADDRESS)))))))
#define ACPHY_RxSdFeConfig6_rx_farrow_drift_period_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig6_rx_farrow_drift_period_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_RxSdFeConfig6_rx_farrow_drift_period_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_RxSdFeConfig6_rx_farrow_drift_period_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1fff << ACPHY_RxSdFeConfig6_rx_farrow_drift_period_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1fff << ACPHY_RxSdFeConfig6_rx_farrow_drift_period_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeConfig6_rx_farrow_rshift_0_SHIFT(rev)     13
#define ACPHY_RxSdFeConfig6_rx_farrow_rshift_0_MASK(rev)      (ACREV_GE(rev,18) ? (0x3 << ACPHY_RxSdFeConfig6_rx_farrow_rshift_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_RxSdFeConfig6_rx_farrow_rshift_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_RxSdFeConfig6_rx_farrow_rshift_0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x3 << ACPHY_RxSdFeConfig6_rx_farrow_rshift_0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeConfig6_rx_farrow_drift_en_SHIFT(rev)     15
#define ACPHY_RxSdFeConfig6_rx_farrow_drift_en_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_RxSdFeConfig6_rx_farrow_drift_en_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RxSdFeConfig6_rx_farrow_drift_en_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RxSdFeConfig6_rx_farrow_drift_en_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RxSdFeConfig6_rx_farrow_drift_en_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_RxSdFeSampCap */
#define ACPHY_RxSdFeSampCap(rev)                        (ACREV_GE(rev,18) ? 0x1ab : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1ab : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1ab : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x1ab : INVALID_ADDRESS)))))))
#define ACPHY_RxSdFeSampCap_start_SHIFT(rev)            0
#define ACPHY_RxSdFeSampCap_start_MASK(rev)             (ACREV_GE(rev,18) ? (0x1 << ACPHY_RxSdFeSampCap_start_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RxSdFeSampCap_start_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RxSdFeSampCap_start_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RxSdFeSampCap_start_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeSampCap_mem0_sel_SHIFT(rev)         1
#define ACPHY_RxSdFeSampCap_mem0_sel_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RxSdFeSampCap_mem0_sel_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RxSdFeSampCap_mem0_sel_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RxSdFeSampCap_mem0_sel_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RxSdFeSampCap_mem0_sel_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeSampCap_mem1_sel_SHIFT(rev)         2
#define ACPHY_RxSdFeSampCap_mem1_sel_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_RxSdFeSampCap_mem1_sel_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RxSdFeSampCap_mem1_sel_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RxSdFeSampCap_mem1_sel_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RxSdFeSampCap_mem1_sel_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeSampCap_capture_both_SHIFT(rev)     3
#define ACPHY_RxSdFeSampCap_capture_both_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_RxSdFeSampCap_capture_both_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RxSdFeSampCap_capture_both_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RxSdFeSampCap_capture_both_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RxSdFeSampCap_capture_both_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RxSdFeSampCap_rx_stall_disable_SHIFT(rev) 4
#define ACPHY_RxSdFeSampCap_rx_stall_disable_MASK(rev)  (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0x1 << ACPHY_RxSdFeSampCap_rx_stall_disable_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x1 << ACPHY_RxSdFeSampCap_rx_stall_disable_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RxSdFeSampCap_rx_stall_disable_SHIFT(rev)) : INVALID_MASK))))))

/* Register ACPHY_iqest_input_control */
#define ACPHY_iqest_input_control(rev)                          (ACREV_GE(rev,18) ? 0x1ae : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1ae : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x1ae : INVALID_ADDRESS)))))
#define ACPHY_iqest_input_control_select_iqest_input_SHIFT(rev) 0
#define ACPHY_iqest_input_control_select_iqest_input_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_iqest_input_control_select_iqest_input_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_iqest_input_control_select_iqest_input_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_iqest_input_control_select_iqest_input_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_iqest_input_control_dc_accum_wait_vht_SHIFT(rev)  2
#define ACPHY_iqest_input_control_dc_accum_wait_vht_MASK(rev)   (ACREV_GE(rev,18) ? (0x7f << ACPHY_iqest_input_control_dc_accum_wait_vht_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_iqest_input_control_dc_accum_wait_vht_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_iqest_input_control_dc_accum_wait_vht_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_iqest_input_control_dc_accum_wait_mm_SHIFT(rev)   9
#define ACPHY_iqest_input_control_dc_accum_wait_mm_MASK(rev)    (ACREV_GE(rev,18) ? (0x7f << ACPHY_iqest_input_control_dc_accum_wait_mm_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_iqest_input_control_dc_accum_wait_mm_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_iqest_input_control_dc_accum_wait_mm_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_DemodSoftreset */
#define ACPHY_DemodSoftreset(rev)                                   (ACREV_GE(rev,2) ? 0x1d7 : INVALID_ADDRESS)
#define ACPHY_DemodSoftreset_demod_reset_1x1_SHIFT(rev)             0
#define ACPHY_DemodSoftreset_demod_reset_1x1_MASK(rev)              (ACREV_GE(rev,2) ? (0x1 << ACPHY_DemodSoftreset_demod_reset_1x1_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_DemodSoftreset_demod_reset_on_pktprocreset_SHIFT(rev) 1
#define ACPHY_DemodSoftreset_demod_reset_on_pktprocreset_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_DemodSoftreset_demod_reset_on_pktprocreset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DemodSoftreset_demod_reset_on_pktprocreset_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_vitLlrImiScaleCtrl_0 */
#define ACPHY_vitLlrImiScaleCtrl_0(rev)                    (ACREV_GE(rev,5) ? 0x1d8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1d8 : INVALID_ADDRESS)))
#define ACPHY_vitLlrImiScaleCtrl_0_log2Tau_SHIFT(rev)      0
#define ACPHY_vitLlrImiScaleCtrl_0_log2Tau_MASK(rev)       (ACREV_GE(rev,5) ? (0xf << ACPHY_vitLlrImiScaleCtrl_0_log2Tau_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_vitLlrImiScaleCtrl_0_log2Tau_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_vitLlrImiScaleCtrl_0_log2GainInit_SHIFT(rev) 4
#define ACPHY_vitLlrImiScaleCtrl_0_log2GainInit_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_vitLlrImiScaleCtrl_0_log2GainInit_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_vitLlrImiScaleCtrl_0_log2GainInit_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_vitLlrImiScaleCtrl_0_llrSclEnable_SHIFT(rev) 7
#define ACPHY_vitLlrImiScaleCtrl_0_llrSclEnable_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_vitLlrImiScaleCtrl_0_llrSclEnable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_vitLlrImiScaleCtrl_0_llrSclEnable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_vitLlrImiScaleCtrl_1 */
#define ACPHY_vitLlrImiScaleCtrl_1(rev)                   (ACREV_GE(rev,5) ? 0x1d9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1d9 : INVALID_ADDRESS)))
#define ACPHY_vitLlrImiScaleCtrl_1_MaxMrcCount_SHIFT(rev) 0
#define ACPHY_vitLlrImiScaleCtrl_1_MaxMrcCount_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_vitLlrImiScaleCtrl_1_MaxMrcCount_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_vitLlrImiScaleCtrl_1_MaxMrcCount_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_vitLlrImiScaleCtrl_2 */
#define ACPHY_vitLlrImiScaleCtrl_2(rev)                       (ACREV_GE(rev,5) ? 0x1da : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1da : INVALID_ADDRESS)))
#define ACPHY_vitLlrImiScaleCtrl_2_maxAccumulation_SHIFT(rev) 0
#define ACPHY_vitLlrImiScaleCtrl_2_maxAccumulation_MASK(rev)  (ACREV_GE(rev,5) ? (0x3fff << ACPHY_vitLlrImiScaleCtrl_2_maxAccumulation_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3fff << ACPHY_vitLlrImiScaleCtrl_2_maxAccumulation_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_vitLlrImiScaleCtrl_3 */
#define ACPHY_vitLlrImiScaleCtrl_3(rev)                       (ACREV_GE(rev,5) ? 0x1db : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1db : INVALID_ADDRESS)))
#define ACPHY_vitLlrImiScaleCtrl_3_targetImiRate12_SHIFT(rev) 0
#define ACPHY_vitLlrImiScaleCtrl_3_targetImiRate12_MASK(rev)  (ACREV_GE(rev,5) ? (0x7f << ACPHY_vitLlrImiScaleCtrl_3_targetImiRate12_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7f << ACPHY_vitLlrImiScaleCtrl_3_targetImiRate12_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_vitLlrImiScaleCtrl_3_targetImiRate23_SHIFT(rev) 7
#define ACPHY_vitLlrImiScaleCtrl_3_targetImiRate23_MASK(rev)  (ACREV_GE(rev,5) ? (0x7f << ACPHY_vitLlrImiScaleCtrl_3_targetImiRate23_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7f << ACPHY_vitLlrImiScaleCtrl_3_targetImiRate23_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_vitLlrImiScaleCtrl_4 */
#define ACPHY_vitLlrImiScaleCtrl_4(rev)                       (ACREV_GE(rev,5) ? 0x1dc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1dc : INVALID_ADDRESS)))
#define ACPHY_vitLlrImiScaleCtrl_4_targetImiRate34_SHIFT(rev) 0
#define ACPHY_vitLlrImiScaleCtrl_4_targetImiRate34_MASK(rev)  (ACREV_GE(rev,5) ? (0x7f << ACPHY_vitLlrImiScaleCtrl_4_targetImiRate34_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7f << ACPHY_vitLlrImiScaleCtrl_4_targetImiRate34_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_vitLlrImiScaleCtrl_4_targetImiRate56_SHIFT(rev) 7
#define ACPHY_vitLlrImiScaleCtrl_4_targetImiRate56_MASK(rev)  (ACREV_GE(rev,5) ? (0x7f << ACPHY_vitLlrImiScaleCtrl_4_targetImiRate56_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7f << ACPHY_vitLlrImiScaleCtrl_4_targetImiRate56_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_vitLlrImiScaleGain */
#define ACPHY_vitLlrImiScaleGain(rev)                   (ACREV_GE(rev,5) ? 0x1dd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1dd : INVALID_ADDRESS)))
#define ACPHY_vitLlrImiScaleGain_ScalingGain_SHIFT(rev) 0
#define ACPHY_vitLlrImiScaleGain_ScalingGain_MASK(rev)  (ACREV_GE(rev,5) ? (0x1ff << ACPHY_vitLlrImiScaleGain_ScalingGain_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1ff << ACPHY_vitLlrImiScaleGain_ScalingGain_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_demod_low_power */
#define ACPHY_demod_low_power(rev)                                (ACREV_GE(rev,18) ? 0x1de : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1de : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1de : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1de : INVALID_ADDRESS)))))))
#define ACPHY_demod_low_power_arbiter_low_power_SHIFT(rev)        0
#define ACPHY_demod_low_power_arbiter_low_power_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_demod_low_power_arbiter_low_power_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_demod_low_power_arbiter_low_power_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_demod_low_power_arbiter_low_power_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_demod_low_power_arbiter_low_power_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_demod_low_power_fix_det20_rx_start_issue_SHIFT(rev) 1
#define ACPHY_demod_low_power_fix_det20_rx_start_issue_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_demod_low_power_fix_det20_rx_start_issue_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_demod_low_power_fix_det20_rx_start_issue_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_demod_low_power_fix_det20_rx_start_issue_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_demod_low_power_fix_det20_rx_start_issue_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_abortstatedwelltimeLen */
#define ACPHY_abortstatedwelltimeLen(rev)                              (ACREV_GE(rev,5) ? 0x1f8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1f8 : INVALID_ADDRESS)))
#define ACPHY_abortstatedwelltimeLen_abortstatedwelltimeLen_SHIFT(rev) 0
#define ACPHY_abortstatedwelltimeLen_abortstatedwelltimeLen_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_abortstatedwelltimeLen_abortstatedwelltimeLen_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_abortstatedwelltimeLen_abortstatedwelltimeLen_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Mitigation_gain_settle_len */
#define ACPHY_ACI_Mitigation_gain_settle_len(rev)                              (ACREV_GE(rev,5) ? 0x1f9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1f9 : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_gain_settle_len_aci_mit_state_change_gain_settle_len_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_gain_settle_len_aci_mit_state_change_gain_settle_len_MASK(rev) (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Mitigation_gain_settle_len_aci_mit_state_change_gain_settle_len_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_ACI_Mitigation_gain_settle_len_aci_mit_state_change_gain_settle_len_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Mitigation_carrier_det_blank_len */
#define ACPHY_ACI_Mitigation_carrier_det_blank_len(rev)                        (ACREV_GE(rev,5) ? 0x1fa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1fa : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_carrier_det_blank_len_aci_mit_state_change_carrier_det_blank_len_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_carrier_det_blank_len_aci_mit_state_change_carrier_det_blank_len_MASK(rev) (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Mitigation_carrier_det_blank_len_aci_mit_state_change_carrier_det_blank_len_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_ACI_Mitigation_carrier_det_blank_len_aci_mit_state_change_carrier_det_blank_len_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_bphy_pre_detection_timeout_interval */
#define ACPHY_bphy_pre_detection_timeout_interval(rev)                         (ACREV_GE(rev,5) ? 0x1fb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1fb : INVALID_ADDRESS)))
#define ACPHY_bphy_pre_detection_timeout_interval_bphy_pre_det_timeout_SHIFT(rev) 0
#define ACPHY_bphy_pre_detection_timeout_interval_bphy_pre_det_timeout_MASK(rev) (ACREV_GE(rev,5) ? (0xffff << ACPHY_bphy_pre_detection_timeout_interval_bphy_pre_det_timeout_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_bphy_pre_detection_timeout_interval_bphy_pre_det_timeout_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_drop20sExtensionLen */
#define ACPHY_drop20sExtensionLen(rev)                              (ACREV_GE(rev,5) ? 0x1fc : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1fc : INVALID_ADDRESS)))
#define ACPHY_drop20sExtensionLen_drop20ScrsExtensionLen_SHIFT(rev) 0
#define ACPHY_drop20sExtensionLen_drop20ScrsExtensionLen_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_drop20sExtensionLen_drop20ScrsExtensionLen_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_drop20sExtensionLen_drop20ScrsExtensionLen_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Mitigation_gain_settle_len2 */
#define ACPHY_ACI_Mitigation_gain_settle_len2(rev)                             (ACREV_GE(rev,18) ? 0x1fd : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1fd : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1fd : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1fd : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Mitigation_gain_settle_len2_aci_mit_state_change_gain_settle_len2_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_gain_settle_len2_aci_mit_state_change_gain_settle_len2_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Mitigation_gain_settle_len2_aci_mit_state_change_gain_settle_len2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Mitigation_gain_settle_len2_aci_mit_state_change_gain_settle_len2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Mitigation_gain_settle_len2_aci_mit_state_change_gain_settle_len2_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_ACI_Mitigation_gain_settle_len2_aci_mit_state_change_gain_settle_len2_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_ACI_Mitigation_carrier_det_blank_len2 */
#define ACPHY_ACI_Mitigation_carrier_det_blank_len2(rev)                       (ACREV_GE(rev,18) ? 0x1fe : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x1fe : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x1fe : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x1fe : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Mitigation_carrier_det_blank_len2_aci_mit_state_change_carrier_det_blank_len2_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_carrier_det_blank_len2_aci_mit_state_change_carrier_det_blank_len2_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Mitigation_carrier_det_blank_len2_aci_mit_state_change_carrier_det_blank_len2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Mitigation_carrier_det_blank_len2_aci_mit_state_change_carrier_det_blank_len2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Mitigation_carrier_det_blank_len2_aci_mit_state_change_carrier_det_blank_len2_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_ACI_Mitigation_carrier_det_blank_len2_aci_mit_state_change_carrier_det_blank_len2_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_ACIBrwdfCoef0 */
#define ACPHY_ACIBrwdfCoef0(rev)                 (ACREV_GE(rev,18) ? 0x200 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x200 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x200 : INVALID_ADDRESS)))))
#define ACPHY_ACIBrwdfCoef0_brwdf_p00_SHIFT(rev) 0
#define ACPHY_ACIBrwdfCoef0_brwdf_p00_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_ACIBrwdfCoef0_brwdf_p00_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_ACIBrwdfCoef0_brwdf_p00_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_ACIBrwdfCoef0_brwdf_p00_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACIBrwdfCoef0_brwdf_p01_SHIFT(rev) 8
#define ACPHY_ACIBrwdfCoef0_brwdf_p01_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_ACIBrwdfCoef0_brwdf_p01_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_ACIBrwdfCoef0_brwdf_p01_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_ACIBrwdfCoef0_brwdf_p01_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACIBrwdfCoef1 */
#define ACPHY_ACIBrwdfCoef1(rev)                 (ACREV_GE(rev,18) ? 0x201 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x201 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x201 : INVALID_ADDRESS)))))
#define ACPHY_ACIBrwdfCoef1_brwdf_p02_SHIFT(rev) 0
#define ACPHY_ACIBrwdfCoef1_brwdf_p02_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_ACIBrwdfCoef1_brwdf_p02_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_ACIBrwdfCoef1_brwdf_p02_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_ACIBrwdfCoef1_brwdf_p02_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACIBrwdfCoef2 */
#define ACPHY_ACIBrwdfCoef2(rev)                 (ACREV_GE(rev,18) ? 0x202 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x202 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x202 : INVALID_ADDRESS)))))
#define ACPHY_ACIBrwdfCoef2_brwdf_p10_SHIFT(rev) 0
#define ACPHY_ACIBrwdfCoef2_brwdf_p10_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_ACIBrwdfCoef2_brwdf_p10_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_ACIBrwdfCoef2_brwdf_p10_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_ACIBrwdfCoef2_brwdf_p10_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACIBrwdfCoef2_brwdf_p11_SHIFT(rev) 8
#define ACPHY_ACIBrwdfCoef2_brwdf_p11_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_ACIBrwdfCoef2_brwdf_p11_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_ACIBrwdfCoef2_brwdf_p11_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_ACIBrwdfCoef2_brwdf_p11_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_norm_var_hyst_th_pt8us */
#define ACPHY_norm_var_hyst_th_pt8us(rev)                                      (ACREV_GE(rev,2) ? 0x29d : INVALID_ADDRESS)
#define ACPHY_norm_var_hyst_th_pt8us_cck_gain_pt8us_en_SHIFT(rev)              6
#define ACPHY_norm_var_hyst_th_pt8us_cck_gain_pt8us_en_MASK(rev)               (ACREV_GE(rev,2) ? (0x1 << ACPHY_norm_var_hyst_th_pt8us_cck_gain_pt8us_en_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_norm_var_hyst_th_pt8us_singleShotPktGainElement_htagc_SHIFT(rev) 7
#define ACPHY_norm_var_hyst_th_pt8us_singleShotPktGainElement_htagc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_norm_var_hyst_th_pt8us_singleShotPktGainElement_htagc_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_norm_var_hyst_th_pt8us_ssElementHtAgcEn_SHIFT(rev)               15
#define ACPHY_norm_var_hyst_th_pt8us_ssElementHtAgcEn_MASK(rev)                (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_norm_var_hyst_th_pt8us_ssElementHtAgcEn_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_SHIFT(rev)         0
#define ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_MASK(rev)          (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x3f << ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3f << ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3f << ACPHY_norm_var_hyst_th_pt8us_norm_var_hyst_th_pt8us_SHIFT(rev)) : INVALID_MASK))))))
#define ACPHY_norm_var_hyst_th_pt8us_dont_use_clkdiv4en_for_gaindsmpen_SHIFT(rev) 7
#define ACPHY_norm_var_hyst_th_pt8us_dont_use_clkdiv4en_for_gaindsmpen_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_norm_var_hyst_th_pt8us_dont_use_clkdiv4en_for_gaindsmpen_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_norm_var_hyst_th_pt8us_dont_use_clkdiv4en_for_gaindsmpen_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_clip_detect_normpwr_var_mux */
#define ACPHY_clip_detect_normpwr_var_mux(rev)                                 (ACREV_GE(rev,2) ? 0x29e : INVALID_ADDRESS)
#define ACPHY_clip_detect_normpwr_var_mux_use_norm_var_for_clip_detect_SHIFT(rev) 0
#define ACPHY_clip_detect_normpwr_var_mux_use_norm_var_for_clip_detect_MASK(rev) (ACREV_GE(rev,2) ? (0x1 << ACPHY_clip_detect_normpwr_var_mux_use_norm_var_for_clip_detect_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_clip_detect_normpwr_var_mux_en_clip_detect_adc_SHIFT(rev)        1
#define ACPHY_clip_detect_normpwr_var_mux_en_clip_detect_adc_MASK(rev)         (ACREV_GE(rev,2) ? (0x1 << ACPHY_clip_detect_normpwr_var_mux_en_clip_detect_adc_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_freq_est_samps_accum_len */
#define ACPHY_freq_est_samps_accum_len(rev)                                (ACREV_GE(rev,2) ? 0x29f : INVALID_ADDRESS)
#define ACPHY_freq_est_samps_accum_len_freq_est_samps_accum_len_SHIFT(rev) 0
#define ACPHY_freq_est_samps_accum_len_freq_est_samps_accum_len_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_freq_est_samps_accum_len_freq_est_samps_accum_len_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_SigFieldCapEn */
#define ACPHY_SigFieldCapEn(rev)                   (ACREV_GE(rev,5) ? 0x2c0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c0 : INVALID_ADDRESS)))
#define ACPHY_SigFieldCapEn_DebugModeEn_SHIFT(rev) 0
#define ACPHY_SigFieldCapEn_DebugModeEn_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_SigFieldCapEn_DebugModeEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SigFieldCapEn_DebugModeEn_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_CurrentLgSigField_0 */
#define ACPHY_CurrentLgSigField_0(rev)                      (ACREV_GE(rev,5) ? 0x2c1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c1 : INVALID_ADDRESS)))
#define ACPHY_CurrentLgSigField_0_rxLgSigField_0_SHIFT(rev) 0
#define ACPHY_CurrentLgSigField_0_rxLgSigField_0_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_CurrentLgSigField_0_rxLgSigField_0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_CurrentLgSigField_0_rxLgSigField_0_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_CurrentLgSigField_1 */
#define ACPHY_CurrentLgSigField_1(rev)                      (ACREV_GE(rev,5) ? 0x2c2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c2 : INVALID_ADDRESS)))
#define ACPHY_CurrentLgSigField_1_rxLgSigField_1_SHIFT(rev) 0
#define ACPHY_CurrentLgSigField_1_rxLgSigField_1_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_CurrentLgSigField_1_rxLgSigField_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_CurrentLgSigField_1_rxLgSigField_1_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_CurrentLgSigField_1_rxPktType_SHIFT(rev)      8
#define ACPHY_CurrentLgSigField_1_rxPktType_MASK(rev)       (ACREV_GE(rev,5) ? (0x3 << ACPHY_CurrentLgSigField_1_rxPktType_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_CurrentLgSigField_1_rxPktType_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_CurrentHtVhtSigField_0 */
#define ACPHY_CurrentHtVhtSigField_0(rev)                    (ACREV_GE(rev,5) ? 0x2c3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c3 : INVALID_ADDRESS)))
#define ACPHY_CurrentHtVhtSigField_0_rxSigField_0_SHIFT(rev) 0
#define ACPHY_CurrentHtVhtSigField_0_rxSigField_0_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_CurrentHtVhtSigField_0_rxSigField_0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_CurrentHtVhtSigField_0_rxSigField_0_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_CurrentHtVhtSigField_1 */
#define ACPHY_CurrentHtVhtSigField_1(rev)                    (ACREV_GE(rev,5) ? 0x2c4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c4 : INVALID_ADDRESS)))
#define ACPHY_CurrentHtVhtSigField_1_rxSigField_1_SHIFT(rev) 0
#define ACPHY_CurrentHtVhtSigField_1_rxSigField_1_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_CurrentHtVhtSigField_1_rxSigField_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_CurrentHtVhtSigField_1_rxSigField_1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_CurrentHtVhtSigField_2 */
#define ACPHY_CurrentHtVhtSigField_2(rev)                    (ACREV_GE(rev,5) ? 0x2c5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c5 : INVALID_ADDRESS)))
#define ACPHY_CurrentHtVhtSigField_2_rxSigField_2_SHIFT(rev) 0
#define ACPHY_CurrentHtVhtSigField_2_rxSigField_2_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_CurrentHtVhtSigField_2_rxSigField_2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_CurrentHtVhtSigField_2_rxSigField_2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PreviousLgSigField_0 */
#define ACPHY_PreviousLgSigField_0(rev)                      (ACREV_GE(rev,5) ? 0x2c6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c6 : INVALID_ADDRESS)))
#define ACPHY_PreviousLgSigField_0_rxLgSigField_0_SHIFT(rev) 0
#define ACPHY_PreviousLgSigField_0_rxLgSigField_0_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_PreviousLgSigField_0_rxLgSigField_0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_PreviousLgSigField_0_rxLgSigField_0_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PreviousLgSigField_1 */
#define ACPHY_PreviousLgSigField_1(rev)                      (ACREV_GE(rev,5) ? 0x2c7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c7 : INVALID_ADDRESS)))
#define ACPHY_PreviousLgSigField_1_rxLgSigField_1_SHIFT(rev) 0
#define ACPHY_PreviousLgSigField_1_rxLgSigField_1_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_PreviousLgSigField_1_rxLgSigField_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_PreviousLgSigField_1_rxLgSigField_1_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PreviousLgSigField_1_rxPktType_SHIFT(rev)      8
#define ACPHY_PreviousLgSigField_1_rxPktType_MASK(rev)       (ACREV_GE(rev,5) ? (0x3 << ACPHY_PreviousLgSigField_1_rxPktType_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_PreviousLgSigField_1_rxPktType_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PreviousHtVhtSigField_0 */
#define ACPHY_PreviousHtVhtSigField_0(rev)                    (ACREV_GE(rev,5) ? 0x2c8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c8 : INVALID_ADDRESS)))
#define ACPHY_PreviousHtVhtSigField_0_rxSigField_0_SHIFT(rev) 0
#define ACPHY_PreviousHtVhtSigField_0_rxSigField_0_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_PreviousHtVhtSigField_0_rxSigField_0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_PreviousHtVhtSigField_0_rxSigField_0_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PreviousHtVhtSigField_1 */
#define ACPHY_PreviousHtVhtSigField_1(rev)                    (ACREV_GE(rev,5) ? 0x2c9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2c9 : INVALID_ADDRESS)))
#define ACPHY_PreviousHtVhtSigField_1_rxSigField_1_SHIFT(rev) 0
#define ACPHY_PreviousHtVhtSigField_1_rxSigField_1_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_PreviousHtVhtSigField_1_rxSigField_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_PreviousHtVhtSigField_1_rxSigField_1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PreviousHtVhtSigField_2 */
#define ACPHY_PreviousHtVhtSigField_2(rev)                    (ACREV_GE(rev,5) ? 0x2ca : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2ca : INVALID_ADDRESS)))
#define ACPHY_PreviousHtVhtSigField_2_rxSigField_2_SHIFT(rev) 0
#define ACPHY_PreviousHtVhtSigField_2_rxSigField_2_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_PreviousHtVhtSigField_2_rxSigField_2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_PreviousHtVhtSigField_2_rxSigField_2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_zfuA_1x1 */
#define ACPHY_zfuA_1x1(rev)                 (ACREV_GE(rev,2) ? 0x2d5 : INVALID_ADDRESS)
#define ACPHY_zfuA_1x1_zfuA0_1x1_SHIFT(rev) 0
#define ACPHY_zfuA_1x1_zfuA0_1x1_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_zfuA_1x1_zfuA0_1x1_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_zfuA_1x1_zfuA1_1x1_SHIFT(rev) 4
#define ACPHY_zfuA_1x1_zfuA1_1x1_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_zfuA_1x1_zfuA1_1x1_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_zfuA_1x1_zfuA2_1x1_SHIFT(rev) 8
#define ACPHY_zfuA_1x1_zfuA2_1x1_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_zfuA_1x1_zfuA2_1x1_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_zfuA_1x1_zfuA3_1x1_SHIFT(rev) 12
#define ACPHY_zfuA_1x1_zfuA3_1x1_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_zfuA_1x1_zfuA3_1x1_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_musigb0 */
#define ACPHY_musigb0(rev)                   (ACREV_GE(rev,2) ? 0x2d6 : INVALID_ADDRESS)
#define ACPHY_musigb0_mu_sigbmcs0_SHIFT(rev) 0
#define ACPHY_musigb0_mu_sigbmcs0_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb0_mu_sigbmcs0_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_musigb0_mu_sigbmcs1_SHIFT(rev) 4
#define ACPHY_musigb0_mu_sigbmcs1_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb0_mu_sigbmcs1_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_musigb0_mu_sigbmcs2_SHIFT(rev) 8
#define ACPHY_musigb0_mu_sigbmcs2_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb0_mu_sigbmcs2_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_musigb0_mu_sigbmcs3_SHIFT(rev) 12
#define ACPHY_musigb0_mu_sigbmcs3_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb0_mu_sigbmcs3_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_musigb1 */
#define ACPHY_musigb1(rev)                   (ACREV_GE(rev,2) ? 0x2d7 : INVALID_ADDRESS)
#define ACPHY_musigb1_mu_sigbmcs4_SHIFT(rev) 0
#define ACPHY_musigb1_mu_sigbmcs4_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb1_mu_sigbmcs4_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_musigb1_mu_sigbmcs5_SHIFT(rev) 4
#define ACPHY_musigb1_mu_sigbmcs5_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb1_mu_sigbmcs5_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_musigb1_mu_sigbmcs6_SHIFT(rev) 8
#define ACPHY_musigb1_mu_sigbmcs6_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb1_mu_sigbmcs6_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_musigb1_mu_sigbmcs7_SHIFT(rev) 12
#define ACPHY_musigb1_mu_sigbmcs7_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb1_mu_sigbmcs7_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_musigb2 */
#define ACPHY_musigb2(rev)                   (ACREV_GE(rev,2) ? 0x2d8 : INVALID_ADDRESS)
#define ACPHY_musigb2_mu_sigbmcs8_SHIFT(rev) 0
#define ACPHY_musigb2_mu_sigbmcs8_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb2_mu_sigbmcs8_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_musigb2_mu_sigbmcs9_SHIFT(rev) 4
#define ACPHY_musigb2_mu_sigbmcs9_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb2_mu_sigbmcs9_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_musigb2_mupilot_SHIFT(rev)     8
#define ACPHY_musigb2_mupilot_MASK(rev)      (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb2_mupilot_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_musigb0_stbc */
#define ACPHY_musigb0_stbc(rev)                        (ACREV_GE(rev,18) ? 0x2d9 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x2d9 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x2d9 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2d9 : INVALID_ADDRESS)))))))
#define ACPHY_musigb0_stbc_mu_sigbmcs0_stbc_SHIFT(rev) 0
#define ACPHY_musigb0_stbc_mu_sigbmcs0_stbc_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs0_stbc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs0_stbc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs0_stbc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs0_stbc_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_musigb0_stbc_mu_sigbmcs1_stbc_SHIFT(rev) 4
#define ACPHY_musigb0_stbc_mu_sigbmcs1_stbc_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs1_stbc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs1_stbc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs1_stbc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs1_stbc_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_musigb0_stbc_mu_sigbmcs2_stbc_SHIFT(rev) 8
#define ACPHY_musigb0_stbc_mu_sigbmcs2_stbc_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs2_stbc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs2_stbc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs2_stbc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs2_stbc_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_musigb0_stbc_mu_sigbmcs3_stbc_SHIFT(rev) 12
#define ACPHY_musigb0_stbc_mu_sigbmcs3_stbc_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs3_stbc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs3_stbc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs3_stbc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb0_stbc_mu_sigbmcs3_stbc_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_musigb1_stbc */
#define ACPHY_musigb1_stbc(rev)                        (ACREV_GE(rev,18) ? 0x2da : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x2da : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x2da : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2da : INVALID_ADDRESS)))))))
#define ACPHY_musigb1_stbc_mu_sigbmcs4_stbc_SHIFT(rev) 0
#define ACPHY_musigb1_stbc_mu_sigbmcs4_stbc_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs4_stbc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs4_stbc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs4_stbc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs4_stbc_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_musigb1_stbc_mu_sigbmcs5_stbc_SHIFT(rev) 4
#define ACPHY_musigb1_stbc_mu_sigbmcs5_stbc_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs5_stbc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs5_stbc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs5_stbc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs5_stbc_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_musigb1_stbc_mu_sigbmcs6_stbc_SHIFT(rev) 8
#define ACPHY_musigb1_stbc_mu_sigbmcs6_stbc_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs6_stbc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs6_stbc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs6_stbc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs6_stbc_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_musigb1_stbc_mu_sigbmcs7_stbc_SHIFT(rev) 12
#define ACPHY_musigb1_stbc_mu_sigbmcs7_stbc_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs7_stbc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs7_stbc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs7_stbc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb1_stbc_mu_sigbmcs7_stbc_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_musigb2_stbc */
#define ACPHY_musigb2_stbc(rev)                        (ACREV_GE(rev,18) ? 0x2db : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x2db : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x2db : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x2db : INVALID_ADDRESS)))))))
#define ACPHY_musigb2_stbc_mu_sigbmcs8_stbc_SHIFT(rev) 0
#define ACPHY_musigb2_stbc_mu_sigbmcs8_stbc_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_musigb2_stbc_mu_sigbmcs8_stbc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_musigb2_stbc_mu_sigbmcs8_stbc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_musigb2_stbc_mu_sigbmcs8_stbc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb2_stbc_mu_sigbmcs8_stbc_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_musigb2_stbc_mu_sigbmcs9_stbc_SHIFT(rev) 4
#define ACPHY_musigb2_stbc_mu_sigbmcs9_stbc_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_musigb2_stbc_mu_sigbmcs9_stbc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_musigb2_stbc_mu_sigbmcs9_stbc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_musigb2_stbc_mu_sigbmcs9_stbc_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_musigb2_stbc_mu_sigbmcs9_stbc_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_bphyPreDetectThreshold0 */
#define ACPHY_bphyPreDetectThreshold0(rev)                            (ACREV_GE(rev,13) ? 0x35b : (ACREV_GE(rev,12) ? 0x35c : (ACREV_GE(rev,2) ? 0x35b : INVALID_ADDRESS)))
#define ACPHY_bphyPreDetectThreshold0_ac_det_1us_min_pwr_0_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold0_ac_det_1us_min_pwr_0_MASK(rev)  (ACREV_GE(rev,2) ? (0x1fff << ACPHY_bphyPreDetectThreshold0_ac_det_1us_min_pwr_0_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_bphyPreDetectThreshold1 */
#define ACPHY_bphyPreDetectThreshold1(rev)                            (ACREV_GE(rev,13) ? 0x35c : (ACREV_GE(rev,12) ? 0x35d : (ACREV_GE(rev,2) ? 0x35c : INVALID_ADDRESS)))
#define ACPHY_bphyPreDetectThreshold1_ac_det_1us_min_pwr_1_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold1_ac_det_1us_min_pwr_1_MASK(rev)  (ACREV_GE(rev,2) ? (0x1fff << ACPHY_bphyPreDetectThreshold1_ac_det_1us_min_pwr_1_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_bphyPreDetectThreshold2 */
#define ACPHY_bphyPreDetectThreshold2(rev)                            (ACREV_GE(rev,13) ? 0x35d : (ACREV_GE(rev,12) ? 0x35e : (ACREV_GE(rev,2) ? 0x35d : INVALID_ADDRESS)))
#define ACPHY_bphyPreDetectThreshold2_ac_det_1us_min_pwr_2_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold2_ac_det_1us_min_pwr_2_MASK(rev)  (ACREV_GE(rev,2) ? (0x1fff << ACPHY_bphyPreDetectThreshold2_ac_det_1us_min_pwr_2_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_bphyPreDetectThreshold3 */
#define ACPHY_bphyPreDetectThreshold3(rev)                            (ACREV_GE(rev,13) ? 0x35e : (ACREV_GE(rev,12) ? 0x35f : (ACREV_GE(rev,2) ? 0x35e : INVALID_ADDRESS)))
#define ACPHY_bphyPreDetectThreshold3_ac_det_1us_min_pwr_3_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold3_ac_det_1us_min_pwr_3_MASK(rev)  (ACREV_GE(rev,2) ? (0x1fff << ACPHY_bphyPreDetectThreshold3_ac_det_1us_min_pwr_3_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_bphyPreDetectThreshold4 */
#define ACPHY_bphyPreDetectThreshold4(rev)                            (ACREV_GE(rev,13) ? 0x35f : (ACREV_GE(rev,12) ? 0x360 : (ACREV_GE(rev,2) ? 0x35f : INVALID_ADDRESS)))
#define ACPHY_bphyPreDetectThreshold4_ac_det_1us_min_pwr_4_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold4_ac_det_1us_min_pwr_4_MASK(rev)  (ACREV_GE(rev,2) ? (0x1fff << ACPHY_bphyPreDetectThreshold4_ac_det_1us_min_pwr_4_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_bphyPreDetectThreshold5 */
#define ACPHY_bphyPreDetectThreshold5(rev)                           (ACREV_GE(rev,13) ? 0x360 : (ACREV_GE(rev,12) ? 0x361 : (ACREV_GE(rev,2) ? 0x360 : INVALID_ADDRESS)))
#define ACPHY_bphyPreDetectThreshold5_log2_rho_sqr_1us_th_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold5_log2_rho_sqr_1us_th_MASK(rev)  (ACREV_GE(rev,2) ? (0x1ff << ACPHY_bphyPreDetectThreshold5_log2_rho_sqr_1us_th_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_bphyPreDetectThreshold6 */
#define ACPHY_bphyPreDetectThreshold6(rev)                         (ACREV_GE(rev,13) ? 0x361 : (ACREV_GE(rev,12) ? 0x362 : (ACREV_GE(rev,2) ? 0x361 : INVALID_ADDRESS)))
#define ACPHY_bphyPreDetectThreshold6_ac_det_1us_aci_th_SHIFT(rev) 0
#define ACPHY_bphyPreDetectThreshold6_ac_det_1us_aci_th_MASK(rev)  (ACREV_GE(rev,2) ? (0x1fff << ACPHY_bphyPreDetectThreshold6_ac_det_1us_aci_th_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_bphyPreDetectTimer */
#define ACPHY_bphyPreDetectTimer(rev)                             (ACREV_GE(rev,13) ? 0x362 : (ACREV_GE(rev,12) ? 0x363 : (ACREV_GE(rev,2) ? 0x362 : INVALID_ADDRESS)))
#define ACPHY_bphyPreDetectTimer_ac_det_1us_set_timer_SHIFT(rev)  0
#define ACPHY_bphyPreDetectTimer_ac_det_1us_set_timer_MASK(rev)   (ACREV_GE(rev,2) ? (0x1f << ACPHY_bphyPreDetectTimer_ac_det_1us_set_timer_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_bphyPreDetectTimer_ac_det_1us_hold_timer_SHIFT(rev) 5
#define ACPHY_bphyPreDetectTimer_ac_det_1us_hold_timer_MASK(rev)  (ACREV_GE(rev,2) ? (0x3ff << ACPHY_bphyPreDetectTimer_ac_det_1us_hold_timer_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_bOverAGParams */
#define ACPHY_bOverAGParams(rev)                           (ACREV_GE(rev,13) ? 0x363 : (ACREV_GE(rev,12) ? 0x364 : (ACREV_GE(rev,2) ? 0x363 : INVALID_ADDRESS)))
#define ACPHY_bOverAGParams_bOverAGlog2RhoSqrth_SHIFT(rev) 0
#define ACPHY_bOverAGParams_bOverAGlog2RhoSqrth_MASK(rev)  (ACREV_GE(rev,2) ? (0x3ff << ACPHY_bOverAGParams_bOverAGlog2RhoSqrth_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_bOverAGParams_bOverAGHoldCount_SHIFT(rev)    10
#define ACPHY_bOverAGParams_bOverAGHoldCount_MASK(rev)     (ACREV_GE(rev,2) ? (0x3f << ACPHY_bOverAGParams_bOverAGHoldCount_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_LowPwrCtrl */
#define ACPHY_LowPwrCtrl(rev)                       (ACREV_GE(rev,2) ? 0x377 : INVALID_ADDRESS)
#define ACPHY_LowPwrCtrl_lowpwrCfoBypass_SHIFT(rev) 0
#define ACPHY_LowPwrCtrl_lowpwrCfoBypass_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_LowPwrCtrl_lowpwrCfoBypass_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_bphytxfiltCtrl */
#define ACPHY_bphytxfiltCtrl(rev)                    (ACREV_GE(rev,5) ? 0x3f0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x3f0 : INVALID_ADDRESS)))
#define ACPHY_bphytxfiltCtrl_txfiltSelect_SHIFT(rev) 8
#define ACPHY_bphytxfiltCtrl_txfiltSelect_MASK(rev)  (ACREV_GE(rev,5) ? (0x3 << ACPHY_bphytxfiltCtrl_txfiltSelect_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_bphytxfiltCtrl_txfiltSelect_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_bphytxfiltCtrl_txfiltSrc_SHIFT(rev)    10
#define ACPHY_bphytxfiltCtrl_txfiltSrc_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_bphytxfiltCtrl_txfiltSrc_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_bphytxfiltCtrl_txfiltSrc_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_disableBphyAbortCtr */
#define ACPHY_disableBphyAbortCtr(rev)                           (ACREV_GE(rev,5) ? 0x3f1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x3f1 : INVALID_ADDRESS)))
#define ACPHY_disableBphyAbortCtr_disableBphyAbortCtr_SHIFT(rev) 0
#define ACPHY_disableBphyAbortCtr_disableBphyAbortCtr_MASK(rev)  (ACREV_GE(rev,5) ? (0x1f << ACPHY_disableBphyAbortCtr_disableBphyAbortCtr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_disableBphyAbortCtr_disableBphyAbortCtr_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_FemCtrl */
#define ACPHY_FemCtrl(rev)                           (ACREV_GE(rev,2) ? 0x419 : INVALID_ADDRESS)
#define ACPHY_FemCtrl_enBtSignalsToFEMLut_SHIFT(rev) 0
#define ACPHY_FemCtrl_enBtSignalsToFEMLut_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_FemCtrl_enBtSignalsToFEMLut_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_FemCtrl_muxErcxPriSel_SHIFT(rev)       1
#define ACPHY_FemCtrl_muxErcxPriSel_MASK(rev)        (ACREV_GE(rev,2) ? (0x1 << ACPHY_FemCtrl_muxErcxPriSel_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_FemCtrl_femCtrlMask_SHIFT(rev)         2
#define ACPHY_FemCtrl_femCtrlMask_MASK(rev)          (ACREV_GE(rev,2) ? (0x3ff << ACPHY_FemCtrl_femCtrlMask_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_TR_RoutCtrl */
#define ACPHY_TR_RoutCtrl(rev)                                (ACREV_GE(rev,5) ? 0x41a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x41a : INVALID_ADDRESS)))
#define ACPHY_TR_RoutCtrl_override_lna1_rout_on_TR_SHIFT(rev) 0
#define ACPHY_TR_RoutCtrl_override_lna1_rout_on_TR_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_TR_RoutCtrl_override_lna1_rout_on_TR_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_TR_RoutCtrl_override_lna1_rout_on_TR_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_TR_RoutCtrl_override_lna2_rout_on_TR_SHIFT(rev) 1
#define ACPHY_TR_RoutCtrl_override_lna2_rout_on_TR_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_TR_RoutCtrl_override_lna2_rout_on_TR_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_TR_RoutCtrl_override_lna2_rout_on_TR_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_BfeConfigSnrdbThreshBccReg0 */
#define ACPHY_BfeConfigSnrdbThreshBccReg0(rev)                              (ACREV_GE(rev,2) ? 0x44a : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshBccReg0_bfe_config_lut_bbc_th0_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshBccReg0_bfe_config_lut_bbc_th0_MASK(rev)  (ACREV_GE(rev,2) ? (0xfff << ACPHY_BfeConfigSnrdbThreshBccReg0_bfe_config_lut_bbc_th0_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigSnrdbThreshBccReg1 */
#define ACPHY_BfeConfigSnrdbThreshBccReg1(rev)                              (ACREV_GE(rev,2) ? 0x44b : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshBccReg1_bfe_config_lut_bbc_th1_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshBccReg1_bfe_config_lut_bbc_th1_MASK(rev)  (ACREV_GE(rev,2) ? (0xfff << ACPHY_BfeConfigSnrdbThreshBccReg1_bfe_config_lut_bbc_th1_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigSnrdbThreshBccReg2 */
#define ACPHY_BfeConfigSnrdbThreshBccReg2(rev)                              (ACREV_GE(rev,2) ? 0x44c : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshBccReg2_bfe_config_lut_bbc_th2_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshBccReg2_bfe_config_lut_bbc_th2_MASK(rev)  (ACREV_GE(rev,2) ? (0xfff << ACPHY_BfeConfigSnrdbThreshBccReg2_bfe_config_lut_bbc_th2_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigSnrdbThreshBccReg3 */
#define ACPHY_BfeConfigSnrdbThreshBccReg3(rev)                              (ACREV_GE(rev,2) ? 0x44d : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshBccReg3_bfe_config_lut_bbc_th3_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshBccReg3_bfe_config_lut_bbc_th3_MASK(rev)  (ACREV_GE(rev,2) ? (0xfff << ACPHY_BfeConfigSnrdbThreshBccReg3_bfe_config_lut_bbc_th3_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigSnrdbThreshBccReg4 */
#define ACPHY_BfeConfigSnrdbThreshBccReg4(rev)                              (ACREV_GE(rev,2) ? 0x44e : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshBccReg4_bfe_config_lut_bbc_th4_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshBccReg4_bfe_config_lut_bbc_th4_MASK(rev)  (ACREV_GE(rev,2) ? (0xfff << ACPHY_BfeConfigSnrdbThreshBccReg4_bfe_config_lut_bbc_th4_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigSnrdbThreshLdpcReg0 */
#define ACPHY_BfeConfigSnrdbThreshLdpcReg0(rev)                               (ACREV_GE(rev,2) ? 0x44f : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshLdpcReg0_bfe_config_lut_ldpc_th0_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshLdpcReg0_bfe_config_lut_ldpc_th0_MASK(rev)  (ACREV_GE(rev,2) ? (0xfff << ACPHY_BfeConfigSnrdbThreshLdpcReg0_bfe_config_lut_ldpc_th0_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigSnrdbThreshLdpcReg1 */
#define ACPHY_BfeConfigSnrdbThreshLdpcReg1(rev)                               (ACREV_GE(rev,2) ? 0x450 : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshLdpcReg1_bfe_config_lut_ldpc_th1_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshLdpcReg1_bfe_config_lut_ldpc_th1_MASK(rev)  (ACREV_GE(rev,2) ? (0xfff << ACPHY_BfeConfigSnrdbThreshLdpcReg1_bfe_config_lut_ldpc_th1_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigSnrdbThreshLdpcReg2 */
#define ACPHY_BfeConfigSnrdbThreshLdpcReg2(rev)                               (ACREV_GE(rev,2) ? 0x451 : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshLdpcReg2_bfe_config_lut_ldpc_th2_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshLdpcReg2_bfe_config_lut_ldpc_th2_MASK(rev)  (ACREV_GE(rev,2) ? (0xfff << ACPHY_BfeConfigSnrdbThreshLdpcReg2_bfe_config_lut_ldpc_th2_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigSnrdbThreshLdpcReg3 */
#define ACPHY_BfeConfigSnrdbThreshLdpcReg3(rev)                               (ACREV_GE(rev,2) ? 0x452 : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshLdpcReg3_bfe_config_lut_ldpc_th3_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshLdpcReg3_bfe_config_lut_ldpc_th3_MASK(rev)  (ACREV_GE(rev,2) ? (0xfff << ACPHY_BfeConfigSnrdbThreshLdpcReg3_bfe_config_lut_ldpc_th3_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigSnrdbThreshLdpcReg4 */
#define ACPHY_BfeConfigSnrdbThreshLdpcReg4(rev)                               (ACREV_GE(rev,2) ? 0x453 : INVALID_ADDRESS)
#define ACPHY_BfeConfigSnrdbThreshLdpcReg4_bfe_config_lut_ldpc_th4_SHIFT(rev) 0
#define ACPHY_BfeConfigSnrdbThreshLdpcReg4_bfe_config_lut_ldpc_th4_MASK(rev)  (ACREV_GE(rev,2) ? (0xfff << ACPHY_BfeConfigSnrdbThreshLdpcReg4_bfe_config_lut_ldpc_th4_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigNvarAdjustTblReg0 */
#define ACPHY_BfeConfigNvarAdjustTblReg0(rev)                                 (ACREV_GE(rev,2) ? 0x454 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg0_bfe_config_lut_noise_var0_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg0_bfe_config_lut_noise_var0_MASK(rev)  (ACREV_GE(rev,2) ? (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg0_bfe_config_lut_noise_var0_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigNvarAdjustTblReg1 */
#define ACPHY_BfeConfigNvarAdjustTblReg1(rev)                                 (ACREV_GE(rev,2) ? 0x455 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg1_bfe_config_lut_noise_var1_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg1_bfe_config_lut_noise_var1_MASK(rev)  (ACREV_GE(rev,2) ? (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg1_bfe_config_lut_noise_var1_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigNvarAdjustTblReg2 */
#define ACPHY_BfeConfigNvarAdjustTblReg2(rev)                                 (ACREV_GE(rev,2) ? 0x456 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg2_bfe_config_lut_noise_var2_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg2_bfe_config_lut_noise_var2_MASK(rev)  (ACREV_GE(rev,2) ? (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg2_bfe_config_lut_noise_var2_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigNvarAdjustTblReg3 */
#define ACPHY_BfeConfigNvarAdjustTblReg3(rev)                                 (ACREV_GE(rev,2) ? 0x457 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg3_bfe_config_lut_noise_var3_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg3_bfe_config_lut_noise_var3_MASK(rev)  (ACREV_GE(rev,2) ? (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg3_bfe_config_lut_noise_var3_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigNvarAdjustTblReg4 */
#define ACPHY_BfeConfigNvarAdjustTblReg4(rev)                                 (ACREV_GE(rev,2) ? 0x458 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg4_bfe_config_lut_noise_var4_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg4_bfe_config_lut_noise_var4_MASK(rev)  (ACREV_GE(rev,2) ? (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg4_bfe_config_lut_noise_var4_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeConfigNvarAdjustTblReg5 */
#define ACPHY_BfeConfigNvarAdjustTblReg5(rev)                                 (ACREV_GE(rev,2) ? 0x459 : INVALID_ADDRESS)
#define ACPHY_BfeConfigNvarAdjustTblReg5_bfe_config_lut_noise_var5_SHIFT(rev) 0
#define ACPHY_BfeConfigNvarAdjustTblReg5_bfe_config_lut_noise_var5_MASK(rev)  (ACREV_GE(rev,2) ? (0x3fff << ACPHY_BfeConfigNvarAdjustTblReg5_bfe_config_lut_noise_var5_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_BfeStatus3Reg */
#define ACPHY_BfeStatus3Reg(rev)                    (ACREV_GE(rev,5) ? 0x45a : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x45a : INVALID_ADDRESS)))
#define ACPHY_BfeStatus3Reg_MCSperStream_SHIFT(rev) 0
#define ACPHY_BfeStatus3Reg_MCSperStream_MASK(rev)  (ACREV_GE(rev,13) ? (0x3ff << ACPHY_BfeStatus3Reg_MCSperStream_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x3ff << ACPHY_BfeStatus3Reg_MCSperStream_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3ff << ACPHY_BfeStatus3Reg_MCSperStream_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfeStatus3Reg_best_mcs_SHIFT(rev)     0
#define ACPHY_BfeStatus3Reg_best_mcs_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_BfeStatus3Reg_best_mcs_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_BfeStatus3Reg_mcs_mismatch_SHIFT(rev) 6
#define ACPHY_BfeStatus3Reg_mcs_mismatch_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_BfeStatus3Reg_mcs_mismatch_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_BfeStatus3Reg_bps_margin_SHIFT(rev)   7
#define ACPHY_BfeStatus3Reg_bps_margin_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_BfeStatus3Reg_bps_margin_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BfmMemConfig0 */
#define ACPHY_BfmMemConfig0(rev)                       (ACREV_GE(rev,18) ? 0x45b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x45b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x45b : INVALID_ADDRESS)))))
#define ACPHY_BfmMemConfig0_bfmUser0ColMode_SHIFT(rev) 0
#define ACPHY_BfmMemConfig0_bfmUser0ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser0ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser0ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser0ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig0_bfmUser1ColMode_SHIFT(rev) 3
#define ACPHY_BfmMemConfig0_bfmUser1ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser1ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser1ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser1ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig0_bfmUser2ColMode_SHIFT(rev) 6
#define ACPHY_BfmMemConfig0_bfmUser2ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser2ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser2ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser2ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig0_bfmUser3ColMode_SHIFT(rev) 9
#define ACPHY_BfmMemConfig0_bfmUser3ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser3ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser3ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser3ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig0_bfmUser4ColMode_SHIFT(rev) 12
#define ACPHY_BfmMemConfig0_bfmUser4ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser4ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser4ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig0_bfmUser4ColMode_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_BfmMemConfig1 */
#define ACPHY_BfmMemConfig1(rev)                       (ACREV_GE(rev,18) ? 0x45c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x45c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x45c : INVALID_ADDRESS)))))
#define ACPHY_BfmMemConfig1_bfmUser5ColMode_SHIFT(rev) 0
#define ACPHY_BfmMemConfig1_bfmUser5ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser5ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser5ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser5ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig1_bfmUser6ColMode_SHIFT(rev) 3
#define ACPHY_BfmMemConfig1_bfmUser6ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser6ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser6ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser6ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig1_bfmUser7ColMode_SHIFT(rev) 6
#define ACPHY_BfmMemConfig1_bfmUser7ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser7ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser7ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser7ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig1_bfmUser8ColMode_SHIFT(rev) 9
#define ACPHY_BfmMemConfig1_bfmUser8ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser8ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser8ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser8ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig1_bfmUser9ColMode_SHIFT(rev) 12
#define ACPHY_BfmMemConfig1_bfmUser9ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser9ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser9ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig1_bfmUser9ColMode_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_BfmMemConfig2 */
#define ACPHY_BfmMemConfig2(rev)                        (ACREV_GE(rev,18) ? 0x45d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x45d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x45d : INVALID_ADDRESS)))))
#define ACPHY_BfmMemConfig2_bfmUser10ColMode_SHIFT(rev) 0
#define ACPHY_BfmMemConfig2_bfmUser10ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser10ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser10ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser10ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig2_bfmUser11ColMode_SHIFT(rev) 3
#define ACPHY_BfmMemConfig2_bfmUser11ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser11ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser11ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser11ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig2_bfmUser12ColMode_SHIFT(rev) 6
#define ACPHY_BfmMemConfig2_bfmUser12ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser12ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser12ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser12ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig2_bfmUser13ColMode_SHIFT(rev) 9
#define ACPHY_BfmMemConfig2_bfmUser13ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser13ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser13ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser13ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig2_bfmUser14ColMode_SHIFT(rev) 12
#define ACPHY_BfmMemConfig2_bfmUser14ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser14ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser14ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig2_bfmUser14ColMode_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_BfmMemConfig3 */
#define ACPHY_BfmMemConfig3(rev)                        (ACREV_GE(rev,18) ? 0x45e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x45e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x45e : INVALID_ADDRESS)))))
#define ACPHY_BfmMemConfig3_bfmUser15ColMode_SHIFT(rev) 0
#define ACPHY_BfmMemConfig3_bfmUser15ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser15ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser15ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser15ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig3_bfmUser16ColMode_SHIFT(rev) 3
#define ACPHY_BfmMemConfig3_bfmUser16ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser16ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser16ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser16ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig3_bfmUser17ColMode_SHIFT(rev) 6
#define ACPHY_BfmMemConfig3_bfmUser17ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser17ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser17ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser17ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig3_bfmUser18ColMode_SHIFT(rev) 9
#define ACPHY_BfmMemConfig3_bfmUser18ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser18ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser18ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser18ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig3_bfmUser19ColMode_SHIFT(rev) 12
#define ACPHY_BfmMemConfig3_bfmUser19ColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser19ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser19ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig3_bfmUser19ColMode_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_BfmMemConfig4 */
#define ACPHY_BfmMemConfig4(rev)                            (ACREV_GE(rev,18) ? 0x45f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x45f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x45f : INVALID_ADDRESS)))))
#define ACPHY_BfmMemConfig4_bfmUser20ColMode_SHIFT(rev)     0
#define ACPHY_BfmMemConfig4_bfmUser20ColMode_MASK(rev)      (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser20ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser20ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser20ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig4_bfmUser21ColMode_SHIFT(rev)     3
#define ACPHY_BfmMemConfig4_bfmUser21ColMode_MASK(rev)      (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser21ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser21ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser21ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig4_bfmUser22ColMode_SHIFT(rev)     6
#define ACPHY_BfmMemConfig4_bfmUser22ColMode_MASK(rev)      (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser22ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser22ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser22ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig4_bfmUser23ColMode_SHIFT(rev)     9
#define ACPHY_BfmMemConfig4_bfmUser23ColMode_MASK(rev)      (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser23ColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser23ColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig4_bfmUser23ColMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_BfmMemConfig4_bfmLegacyUserColMode_SHIFT(rev) 12
#define ACPHY_BfmMemConfig4_bfmLegacyUserColMode_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_BfmMemConfig4_bfmLegacyUserColMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_BfmMemConfig4_bfmLegacyUserColMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_BfmMemConfig4_bfmLegacyUserColMode_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_SpecAnaDataCollect */
#define ACPHY_SpecAnaDataCollect(rev)                          (ACREV_GE(rev,2) ? 0x474 : INVALID_ADDRESS)
#define ACPHY_SpecAnaDataCollect_specAnaMode_SHIFT(rev)        0
#define ACPHY_SpecAnaDataCollect_specAnaMode_MASK(rev)         (ACREV_GE(rev,2) ? (0x1 << ACPHY_SpecAnaDataCollect_specAnaMode_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_SpecAnaDataCollect_specAnaModeChanSel_SHIFT(rev) 1
#define ACPHY_SpecAnaDataCollect_specAnaModeChanSel_MASK(rev)  (ACREV_GE(rev,5) ? (0x3 << ACPHY_SpecAnaDataCollect_specAnaModeChanSel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_SpecAnaDataCollect_specAnaModeChanSel_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SpecAnaDataCollect_specAnaModeDs_SHIFT(rev)      3
#define ACPHY_SpecAnaDataCollect_specAnaModeDs_MASK(rev)       (ACREV_GE(rev,2) ? (0x3 << ACPHY_SpecAnaDataCollect_specAnaModeDs_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_SpecAnaDataCollect_pktprocMuxEn_SHIFT(rev)       5
#define ACPHY_SpecAnaDataCollect_pktprocMuxEn_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaDataCollect_pktprocMuxEn_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaDataCollect_pktprocMuxEn_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_SpecAnaDataCollect_pktprocMuxEn_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaDataCollect_maskBbrxfeReset_SHIFT(rev)    6
#define ACPHY_SpecAnaDataCollect_maskBbrxfeReset_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaDataCollect_maskBbrxfeReset_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaDataCollect_maskBbrxfeReset_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_SpecAnaDataCollect_maskBbrxfeReset_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_RawSamplePlay */
#define ACPHY_RawSamplePlay(rev)                (ACREV_GE(rev,18) ? 0x475 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x475 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x475 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0x475 : INVALID_ADDRESS)))))))
#define ACPHY_RawSamplePlay_start_SHIFT(rev)    0
#define ACPHY_RawSamplePlay_start_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_RawSamplePlay_start_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RawSamplePlay_start_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RawSamplePlay_start_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RawSamplePlay_start_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RawSamplePlay_setmux_SHIFT(rev)   1
#define ACPHY_RawSamplePlay_setmux_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_RawSamplePlay_setmux_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RawSamplePlay_setmux_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RawSamplePlay_setmux_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RawSamplePlay_setmux_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RawSamplePlay_rollover_SHIFT(rev) 2
#define ACPHY_RawSamplePlay_rollover_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RawSamplePlay_rollover_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RawSamplePlay_rollover_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_RawSamplePlay_rollover_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_RawSamplePlay_rollover_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_SpecAnaControl */
#define ACPHY_SpecAnaControl(rev)                         (ACREV_GE(rev,18) ? 0x476 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x476 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x476 : INVALID_ADDRESS)))))
#define ACPHY_SpecAnaControl_specana_nonlegacy_SHIFT(rev) 0
#define ACPHY_SpecAnaControl_specana_nonlegacy_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_specana_nonlegacy_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_specana_nonlegacy_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_specana_nonlegacy_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_SelCore_SHIFT(rev)           1
#define ACPHY_SpecAnaControl_SelCore_MASK(rev)            (ACREV_GE(rev,18) ? (0x3 << ACPHY_SpecAnaControl_SelCore_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_SpecAnaControl_SelCore_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_SpecAnaControl_SelCore_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_FFTMode_SHIFT(rev)           3
#define ACPHY_SpecAnaControl_FFTMode_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_FFTMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_FFTMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_FFTMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_PSDMode_SHIFT(rev)           4
#define ACPHY_SpecAnaControl_PSDMode_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_PSDMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_PSDMode_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_PSDMode_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_LinearAvgpwren_SHIFT(rev)    5
#define ACPHY_SpecAnaControl_LinearAvgpwren_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_LinearAvgpwren_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_LinearAvgpwren_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_LinearAvgpwren_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_SatCounten_SHIFT(rev)        6
#define ACPHY_SpecAnaControl_SatCounten_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_SatCounten_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_SatCounten_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_SatCounten_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_CoreInterlaceEn_SHIFT(rev)   7
#define ACPHY_SpecAnaControl_CoreInterlaceEn_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_CoreInterlaceEn_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_CoreInterlaceEn_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_CoreInterlaceEn_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_OddSample_SHIFT(rev)         8
#define ACPHY_SpecAnaControl_OddSample_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_OddSample_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_OddSample_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_OddSample_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_AutoSampler_SHIFT(rev)       9
#define ACPHY_SpecAnaControl_AutoSampler_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_AutoSampler_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_AutoSampler_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_AutoSampler_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_toa_reset_SHIFT(rev)         10
#define ACPHY_SpecAnaControl_toa_reset_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_toa_reset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_toa_reset_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_toa_reset_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_toa_en_SHIFT(rev)            11
#define ACPHY_SpecAnaControl_toa_en_MASK(rev)             (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_toa_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_toa_en_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_toa_en_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_timestamp_en_SHIFT(rev)      12
#define ACPHY_SpecAnaControl_timestamp_en_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_timestamp_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_timestamp_en_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_timestamp_en_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_toa_trigger3_en_SHIFT(rev)   13
#define ACPHY_SpecAnaControl_toa_trigger3_en_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_SpecAnaControl_toa_trigger3_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_toa_trigger3_en_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SpecAnaControl_toa_trigger3_en_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaControl_toa_sampling_rate_SHIFT(rev) 14
#define ACPHY_SpecAnaControl_toa_sampling_rate_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_toa_sampling_rate_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_SpecAnaControl_toa_iq_swap_SHIFT(rev)       15
#define ACPHY_SpecAnaControl_toa_iq_swap_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SpecAnaControl_toa_iq_swap_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_SpecAnaFFTBitsel */
#define ACPHY_SpecAnaFFTBitsel(rev)                           (ACREV_GE(rev,18) ? 0x477 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x477 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x477 : INVALID_ADDRESS)))))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore0Ibitsel_SHIFT(rev) 0
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore0Ibitsel_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore0Ibitsel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore0Ibitsel_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore0Ibitsel_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore0Qbitsel_SHIFT(rev) 2
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore0Qbitsel_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore0Qbitsel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore0Qbitsel_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore0Qbitsel_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore1Ibitsel_SHIFT(rev) 4
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore1Ibitsel_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore1Ibitsel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore1Ibitsel_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore1Ibitsel_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore1Qbitsel_SHIFT(rev) 6
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore1Qbitsel_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore1Qbitsel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore1Qbitsel_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore1Qbitsel_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore2Ibitsel_SHIFT(rev) 8
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore2Ibitsel_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore2Ibitsel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore2Ibitsel_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore2Ibitsel_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore2Qbitsel_SHIFT(rev) 10
#define ACPHY_SpecAnaFFTBitsel_SpecanaCore2Qbitsel_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore2Qbitsel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore2Qbitsel_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_SpecAnaFFTBitsel_SpecanaCore2Qbitsel_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_aoatrig1transt */
#define ACPHY_aoatrig1transt(rev)                       (ACREV_GE(rev,18) ? 0x478 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x478 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x478 : INVALID_ADDRESS)))))
#define ACPHY_aoatrig1transt_aoatrig1transt1_SHIFT(rev) 0
#define ACPHY_aoatrig1transt_aoatrig1transt1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_aoatrig1transt_aoatrig1transt1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_aoatrig1transt_aoatrig1transt1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_aoatrig1transt_aoatrig1transt1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_aoatrig1transt_aoatrig1transt2_SHIFT(rev) 5
#define ACPHY_aoatrig1transt_aoatrig1transt2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_aoatrig1transt_aoatrig1transt2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_aoatrig1transt_aoatrig1transt2_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_aoatrig1transt_aoatrig1transt2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_aoatrig1waitcnt */
#define ACPHY_aoatrig1waitcnt(rev)                       (ACREV_GE(rev,18) ? 0x479 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x479 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x479 : INVALID_ADDRESS)))))
#define ACPHY_aoatrig1waitcnt_aoatrig1waitcnt_SHIFT(rev) 0
#define ACPHY_aoatrig1waitcnt_aoatrig1waitcnt_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_aoatrig1waitcnt_aoatrig1waitcnt_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_aoatrig1waitcnt_aoatrig1waitcnt_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_aoatrig1waitcnt_aoatrig1waitcnt_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_aoatrig1caplen */
#define ACPHY_aoatrig1caplen(rev)                      (ACREV_GE(rev,18) ? 0x47a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47a : INVALID_ADDRESS)))))
#define ACPHY_aoatrig1caplen_aoatrig1caplen_SHIFT(rev) 0
#define ACPHY_aoatrig1caplen_aoatrig1caplen_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_aoatrig1caplen_aoatrig1caplen_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_aoatrig1caplen_aoatrig1caplen_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_aoatrig1caplen_aoatrig1caplen_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_aoatrig2transt */
#define ACPHY_aoatrig2transt(rev)                       (ACREV_GE(rev,18) ? 0x47b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47b : INVALID_ADDRESS)))))
#define ACPHY_aoatrig2transt_aoatrig2transt1_SHIFT(rev) 0
#define ACPHY_aoatrig2transt_aoatrig2transt1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_aoatrig2transt_aoatrig2transt1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_aoatrig2transt_aoatrig2transt1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_aoatrig2transt_aoatrig2transt1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_aoatrig2transt_aoatrig2transt2_SHIFT(rev) 5
#define ACPHY_aoatrig2transt_aoatrig2transt2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_aoatrig2transt_aoatrig2transt2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_aoatrig2transt_aoatrig2transt2_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_aoatrig2transt_aoatrig2transt2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_aoatrig2waitcnt */
#define ACPHY_aoatrig2waitcnt(rev)                       (ACREV_GE(rev,18) ? 0x47c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47c : INVALID_ADDRESS)))))
#define ACPHY_aoatrig2waitcnt_aoatrig2waitcnt_SHIFT(rev) 0
#define ACPHY_aoatrig2waitcnt_aoatrig2waitcnt_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_aoatrig2waitcnt_aoatrig2waitcnt_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_aoatrig2waitcnt_aoatrig2waitcnt_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_aoatrig2waitcnt_aoatrig2waitcnt_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_aoatrig2caplen */
#define ACPHY_aoatrig2caplen(rev)                      (ACREV_GE(rev,18) ? 0x47d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47d : INVALID_ADDRESS)))))
#define ACPHY_aoatrig2caplen_aoatrig2caplen_SHIFT(rev) 0
#define ACPHY_aoatrig2caplen_aoatrig2caplen_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_aoatrig2caplen_aoatrig2caplen_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_aoatrig2caplen_aoatrig2caplen_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_aoatrig2caplen_aoatrig2caplen_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ToaTimeStampCaptureLSW */
#define ACPHY_ToaTimeStampCaptureLSW(rev)                              (ACREV_GE(rev,18) ? 0x47e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47e : INVALID_ADDRESS)))))
#define ACPHY_ToaTimeStampCaptureLSW_ToaTimeStampCaptureLSW_SHIFT(rev) 0
#define ACPHY_ToaTimeStampCaptureLSW_ToaTimeStampCaptureLSW_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ToaTimeStampCaptureLSW_ToaTimeStampCaptureLSW_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ToaTimeStampCaptureLSW_ToaTimeStampCaptureLSW_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ToaTimeStampCaptureLSW_ToaTimeStampCaptureLSW_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ToaTimeStampCaptureMSW */
#define ACPHY_ToaTimeStampCaptureMSW(rev)                              (ACREV_GE(rev,18) ? 0x47f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x47f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x47f : INVALID_ADDRESS)))))
#define ACPHY_ToaTimeStampCaptureMSW_ToaTimeStampCaptureMSW_SHIFT(rev) 0
#define ACPHY_ToaTimeStampCaptureMSW_ToaTimeStampCaptureMSW_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ToaTimeStampCaptureMSW_ToaTimeStampCaptureMSW_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ToaTimeStampCaptureMSW_ToaTimeStampCaptureMSW_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ToaTimeStampCaptureMSW_ToaTimeStampCaptureMSW_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_oclRxStatus */
#define ACPHY_oclRxStatus(rev)                  (ACREV_GE(rev,5) ? 0x4f8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x4f8 : INVALID_ADDRESS)))
#define ACPHY_oclRxStatus_StatusReg0_SHIFT(rev) 0
#define ACPHY_oclRxStatus_StatusReg0_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_oclRxStatus_StatusReg0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_oclRxStatus_StatusReg0_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_SlnaRxMaskCtrl0 */
#define ACPHY_SlnaRxMaskCtrl0(rev)                                       (ACREV_GE(rev,5) ? 0x4f9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x4f9 : INVALID_ADDRESS)))
#define ACPHY_SlnaRxMaskCtrl0_mod_rx_core_mask_slna_SHIFT(rev)           0
#define ACPHY_SlnaRxMaskCtrl0_mod_rx_core_mask_slna_MASK(rev)            (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_mod_rx_core_mask_slna_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_mod_rx_core_mask_slna_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl0_ocl_degrade_to_siso_en_SHIFT(rev)          1
#define ACPHY_SlnaRxMaskCtrl0_ocl_degrade_to_siso_en_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_ocl_degrade_to_siso_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_ocl_degrade_to_siso_en_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl0_force_scd_SHIFT(rev)                       2
#define ACPHY_SlnaRxMaskCtrl0_force_scd_MASK(rev)                        (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_force_scd_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_force_scd_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl0_core_mask_crs_detect_SHIFT(rev)            3
#define ACPHY_SlnaRxMaskCtrl0_core_mask_crs_detect_MASK(rev)             (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_core_mask_crs_detect_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_core_mask_crs_detect_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl0_force_bt_prio_SHIFT(rev)                   4
#define ACPHY_SlnaRxMaskCtrl0_force_bt_prio_MASK(rev)                    (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_force_bt_prio_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_force_bt_prio_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl0_mod_chanest_core_mask_SHIFT(rev)           5
#define ACPHY_SlnaRxMaskCtrl0_mod_chanest_core_mask_MASK(rev)            (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_mod_chanest_core_mask_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_mod_chanest_core_mask_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl0_DisMrc_First_few_DataSym_in_SCD_SHIFT(rev) 6
#define ACPHY_SlnaRxMaskCtrl0_DisMrc_First_few_DataSym_in_SCD_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_DisMrc_First_few_DataSym_in_SCD_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_DisMrc_First_few_DataSym_in_SCD_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl0_bt_prio_indep_lnagains_SHIFT(rev)          7
#define ACPHY_SlnaRxMaskCtrl0_bt_prio_indep_lnagains_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_bt_prio_indep_lnagains_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaRxMaskCtrl0_bt_prio_indep_lnagains_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl0_slna_core_mask_SHIFT(rev)                  8
#define ACPHY_SlnaRxMaskCtrl0_slna_core_mask_MASK(rev)                   (ACREV_GE(rev,5) ? (0xf << ACPHY_SlnaRxMaskCtrl0_slna_core_mask_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_SlnaRxMaskCtrl0_slna_core_mask_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_SlnaRxMaskCtrl1 */
#define ACPHY_SlnaRxMaskCtrl1(rev)                                 (ACREV_GE(rev,5) ? 0x4fa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x4fa : INVALID_ADDRESS)))
#define ACPHY_SlnaRxMaskCtrl1_degrade_to_siso_core_mask_SHIFT(rev) 0
#define ACPHY_SlnaRxMaskCtrl1_degrade_to_siso_core_mask_MASK(rev)  (ACREV_GE(rev,5) ? (0xf << ACPHY_SlnaRxMaskCtrl1_degrade_to_siso_core_mask_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_SlnaRxMaskCtrl1_degrade_to_siso_core_mask_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_SHIFT(rev)   4
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_MASK(rev)    (ACREV_GE(rev,5) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_ocl_listen_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_SHIFT(rev)          8
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_MASK(rev)           (ACREV_GE(rev,5) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_est_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_SHIFT(rev)        12
#define ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_MASK(rev)         (ACREV_GE(rev,5) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_SlnaRxMaskCtrl1_rx_core_mask_demod_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_FastChanSW_VCOCALIBRSTLEN */
#define ACPHY_FastChanSW_VCOCALIBRSTLEN(rev)                      (ACREV_GE(rev,5) ? 0x501 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x501 : INVALID_ADDRESS)))
#define ACPHY_FastChanSW_VCOCALIBRSTLEN_vcocalibrstlen_SHIFT(rev) 0
#define ACPHY_FastChanSW_VCOCALIBRSTLEN_vcocalibrstlen_MASK(rev)  (ACREV_GE(rev,5) ? (0x7ff << ACPHY_FastChanSW_VCOCALIBRSTLEN_vcocalibrstlen_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7ff << ACPHY_FastChanSW_VCOCALIBRSTLEN_vcocalibrstlen_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_FastChanSW_RX2SR_iniraddr */
#define ACPHY_FastChanSW_RX2SR_iniraddr(rev)                      (ACREV_GE(rev,18) ? 0x502 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x502 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x502 : INVALID_ADDRESS)))))
#define ACPHY_FastChanSW_RX2SR_iniraddr_RX2SR_iniraddr_SHIFT(rev) 0
#define ACPHY_FastChanSW_RX2SR_iniraddr_RX2SR_iniraddr_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_FastChanSW_RX2SR_iniraddr_RX2SR_iniraddr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_FastChanSW_RX2SR_iniraddr_RX2SR_iniraddr_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_FastChanSW_RX2SR_iniraddr_RX2SR_iniraddr_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_nap_len */
#define ACPHY_nap_len(rev)               (ACREV_GE(rev,2) ? 0x580 : INVALID_ADDRESS)
#define ACPHY_nap_len_nap_len_SHIFT(rev) 0
#define ACPHY_nap_len_nap_len_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_len_nap_len_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap2cs_wait_in_reset_len */
#define ACPHY_nap2cs_wait_in_reset_len(rev)                            (ACREV_GE(rev,2) ? 0x583 : INVALID_ADDRESS)
#define ACPHY_nap2cs_wait_in_reset_len_nap2cs_wait_in_reset_SHIFT(rev) 0
#define ACPHY_nap2cs_wait_in_reset_len_nap2cs_wait_in_reset_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap2cs_wait_in_reset_len_nap2cs_wait_in_reset_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_wake_event_timeout_len */
#define ACPHY_nap_wake_event_timeout_len(rev)                                  (ACREV_GE(rev,2) ? 0x584 : INVALID_ADDRESS)
#define ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_ctr_SHIFT(rev) 0
#define ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_ctr_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_ctr_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_len_SHIFT(rev) 0
#define ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_len_MASK(rev)  (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xffff << ACPHY_nap_wake_event_timeout_len_nap_wake_event_timeout_len_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_nap_ed_thld_lo_1 */
#define ACPHY_nap_ed_thld_lo_1(rev)                        (ACREV_GE(rev,2) ? 0x585 : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_lo_1_nap_ed_thld_lo_1_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_lo_1_nap_ed_thld_lo_1_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_ed_thld_lo_1_nap_ed_thld_lo_1_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_ed_thld_hi_1 */
#define ACPHY_nap_ed_thld_hi_1(rev)                        (ACREV_GE(rev,2) ? 0x586 : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_hi_1_nap_ed_thld_hi_1_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_hi_1_nap_ed_thld_hi_1_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_ed_thld_hi_1_nap_ed_thld_hi_1_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_ed_thld_lo_2 */
#define ACPHY_nap_ed_thld_lo_2(rev)                        (ACREV_GE(rev,2) ? 0x587 : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_lo_2_nap_ed_thld_lo_2_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_lo_2_nap_ed_thld_lo_2_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_ed_thld_lo_2_nap_ed_thld_lo_2_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_ed_thld_hi_2 */
#define ACPHY_nap_ed_thld_hi_2(rev)                        (ACREV_GE(rev,2) ? 0x588 : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_hi_2_nap_ed_thld_hi_2_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_hi_2_nap_ed_thld_hi_2_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_ed_thld_hi_2_nap_ed_thld_hi_2_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_ed_thld_lo_3 */
#define ACPHY_nap_ed_thld_lo_3(rev)                        (ACREV_GE(rev,2) ? 0x589 : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_lo_3_nap_ed_thld_lo_3_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_lo_3_nap_ed_thld_lo_3_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_ed_thld_lo_3_nap_ed_thld_lo_3_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_ed_thld_hi_3 */
#define ACPHY_nap_ed_thld_hi_3(rev)                        (ACREV_GE(rev,2) ? 0x58a : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_hi_3_nap_ed_thld_hi_3_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_hi_3_nap_ed_thld_hi_3_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_ed_thld_hi_3_nap_ed_thld_hi_3_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_ed_thld_lo_4 */
#define ACPHY_nap_ed_thld_lo_4(rev)                        (ACREV_GE(rev,2) ? 0x58b : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_lo_4_nap_ed_thld_lo_4_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_lo_4_nap_ed_thld_lo_4_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_ed_thld_lo_4_nap_ed_thld_lo_4_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_ed_thld_hi_4 */
#define ACPHY_nap_ed_thld_hi_4(rev)                        (ACREV_GE(rev,2) ? 0x58c : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_hi_4_nap_ed_thld_hi_4_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_hi_4_nap_ed_thld_hi_4_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_ed_thld_hi_4_nap_ed_thld_hi_4_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_ed_thld_lo_5 */
#define ACPHY_nap_ed_thld_lo_5(rev)                        (ACREV_GE(rev,2) ? 0x58d : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_lo_5_nap_ed_thld_lo_5_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_lo_5_nap_ed_thld_lo_5_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_ed_thld_lo_5_nap_ed_thld_lo_5_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_ed_thld_hi_5 */
#define ACPHY_nap_ed_thld_hi_5(rev)                        (ACREV_GE(rev,2) ? 0x58e : INVALID_ADDRESS)
#define ACPHY_nap_ed_thld_hi_5_nap_ed_thld_hi_5_SHIFT(rev) 0
#define ACPHY_nap_ed_thld_hi_5_nap_ed_thld_hi_5_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_ed_thld_hi_5_nap_ed_thld_hi_5_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_wakeclk_ctr */
#define ACPHY_wakeclk_ctr(rev)                   (ACREV_GE(rev,2) ? 0x58f : INVALID_ADDRESS)
#define ACPHY_wakeclk_ctr_wakeclk_ctr_SHIFT(rev) 0
#define ACPHY_wakeclk_ctr_wakeclk_ctr_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_wakeclk_ctr_wakeclk_ctr_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_defer_carrier_search_ctr */
#define ACPHY_defer_carrier_search_ctr(rev)                                (ACREV_GE(rev,2) ? 0x590 : INVALID_ADDRESS)
#define ACPHY_defer_carrier_search_ctr_defer_carrier_search_ctr_SHIFT(rev) 0
#define ACPHY_defer_carrier_search_ctr_defer_carrier_search_ctr_MASK(rev)  (ACREV_GE(rev,2) ? (0xffff << ACPHY_defer_carrier_search_ctr_defer_carrier_search_ctr_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_nap_rfctrl_prog_bits */
#define ACPHY_nap_rfctrl_prog_bits(rev)                            (ACREV_GE(rev,2) ? 0x591 : INVALID_ADDRESS)
#define ACPHY_nap_rfctrl_prog_bits_rfctrl_go_to_nap_SHIFT(rev)     0
#define ACPHY_nap_rfctrl_prog_bits_rfctrl_go_to_nap_MASK(rev)      (ACREV_GE(rev,2) ? (0x1 << ACPHY_nap_rfctrl_prog_bits_rfctrl_go_to_nap_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_nap_rfctrl_prog_bits_rfctrl_wake_from_nap_SHIFT(rev) 1
#define ACPHY_nap_rfctrl_prog_bits_rfctrl_wake_from_nap_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_nap_rfctrl_prog_bits_rfctrl_wake_from_nap_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_nap_rfctrl_prog_bits_wake_clkEn_SHIFT(rev)           2
#define ACPHY_nap_rfctrl_prog_bits_wake_clkEn_MASK(rev)            (ACREV_GE(rev,2) ? (0x1 << ACPHY_nap_rfctrl_prog_bits_wake_clkEn_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_advnapCtrl */
#define ACPHY_advnapCtrl(rev)                            (ACREV_GE(rev,5) ? 0x592 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x592 : INVALID_ADDRESS)))
#define ACPHY_advnapCtrl_advnapEn_SHIFT(rev)             0
#define ACPHY_advnapCtrl_advnapEn_MASK(rev)              (ACREV_GE(rev,5) ? (0x1 << ACPHY_advnapCtrl_advnapEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_advnapCtrl_advnapEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_advnapCtrl_macbased_advnapEn_SHIFT(rev)    1
#define ACPHY_advnapCtrl_macbased_advnapEn_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_advnapCtrl_macbased_advnapEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_advnapCtrl_macbased_advnapEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_advnapCtrl_phybased_advnapEn_SHIFT(rev)    2
#define ACPHY_advnapCtrl_phybased_advnapEn_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_advnapCtrl_phybased_advnapEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_advnapCtrl_phybased_advnapEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_advnapCtrl_force_wake_from_mac_SHIFT(rev)  3
#define ACPHY_advnapCtrl_force_wake_from_mac_MASK(rev)   (ACREV_GE(rev,5) ? (0x1 << ACPHY_advnapCtrl_force_wake_from_mac_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_advnapCtrl_force_wake_from_mac_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_advnapCtrl_force_sleep_from_mac_SHIFT(rev) 4
#define ACPHY_advnapCtrl_force_sleep_from_mac_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_advnapCtrl_force_sleep_from_mac_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_advnapCtrl_force_sleep_from_mac_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_advnapsifs_len */
#define ACPHY_advnapsifs_len(rev)                      (ACREV_GE(rev,5) ? 0x593 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x593 : INVALID_ADDRESS)))
#define ACPHY_advnapsifs_len_advnapsifs_len_SHIFT(rev) 0
#define ACPHY_advnapsifs_len_advnapsifs_len_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_advnapsifs_len_advnapsifs_len_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_advnapsifs_len_advnapsifs_len_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_advnap_wake_event_timeout_len */
#define ACPHY_advnap_wake_event_timeout_len(rev)                               (ACREV_GE(rev,5) ? 0x594 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x594 : INVALID_ADDRESS)))
#define ACPHY_advnap_wake_event_timeout_len_advnap_wake_event_timeout_len_SHIFT(rev) 0
#define ACPHY_advnap_wake_event_timeout_len_advnap_wake_event_timeout_len_MASK(rev) (ACREV_GE(rev,5) ? (0xffff << ACPHY_advnap_wake_event_timeout_len_advnap_wake_event_timeout_len_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_advnap_wake_event_timeout_len_advnap_wake_event_timeout_len_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_advnap_reset_len */
#define ACPHY_advnap_reset_len(rev)                      (ACREV_GE(rev,5) ? 0x595 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x595 : INVALID_ADDRESS)))
#define ACPHY_advnap_reset_len_advnapresetLen_SHIFT(rev) 0
#define ACPHY_advnap_reset_len_advnapresetLen_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_advnap_reset_len_advnapresetLen_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_advnap_reset_len_advnapresetLen_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_advnap_defer_carrier_search_ctr */
#define ACPHY_advnap_defer_carrier_search_ctr(rev)                             (ACREV_GE(rev,5) ? 0x596 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x596 : INVALID_ADDRESS)))
#define ACPHY_advnap_defer_carrier_search_ctr_advnap_defer_carrier_search_ctr_SHIFT(rev) 0
#define ACPHY_advnap_defer_carrier_search_ctr_advnap_defer_carrier_search_ctr_MASK(rev) (ACREV_GE(rev,5) ? (0xffff << ACPHY_advnap_defer_carrier_search_ctr_advnap_defer_carrier_search_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_advnap_defer_carrier_search_ctr_advnap_defer_carrier_search_ctr_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_defer_adv_napping_ctr */
#define ACPHY_defer_adv_napping_ctr(rev)                             (ACREV_GE(rev,5) ? 0x597 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x597 : INVALID_ADDRESS)))
#define ACPHY_defer_adv_napping_ctr_defer_adv_napping_ctr_SHIFT(rev) 0
#define ACPHY_defer_adv_napping_ctr_defer_adv_napping_ctr_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_defer_adv_napping_ctr_defer_adv_napping_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_defer_adv_napping_ctr_defer_adv_napping_ctr_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_advnap_macbased_len */
#define ACPHY_advnap_macbased_len(rev)                           (ACREV_GE(rev,5) ? 0x598 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x598 : INVALID_ADDRESS)))
#define ACPHY_advnap_macbased_len_advnap_macbased_len_SHIFT(rev) 0
#define ACPHY_advnap_macbased_len_advnap_macbased_len_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_advnap_macbased_len_advnap_macbased_len_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_advnap_macbased_len_advnap_macbased_len_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_freeze */
#define ACPHY_ACI_Detect_freeze(rev)                         (ACREV_GE(rev,5) ? 0x5aa : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5aa : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_freeze_aci_detect_freeze_SHIFT(rev) 0
#define ACPHY_ACI_Detect_freeze_aci_detect_freeze_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_freeze_aci_detect_freeze_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_ACI_Detect_freeze_aci_detect_freeze_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Mitigation_CTRL */
#define ACPHY_ACI_Mitigation_CTRL(rev)                                         (ACREV_GE(rev,5) ? 0x5ab : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5ab : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_sw_enable_SHIFT(rev)          0
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_sw_enable_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_aci_mitigation_sw_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_aci_mitigation_sw_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hw_enable_SHIFT(rev)          1
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hw_enable_MASK(rev)           (ACREV_GE(rev,5) ? (0x3 << ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hw_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hw_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_SHIFT(rev)            3
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_MASK(rev)             (ACREV_GE(rev,18) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_SHIFT(rev)             6
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_MASK(rev)              (ACREV_GE(rev,18) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_ACI_Mitigation_CTRL_Disable_ChannelIndicator_SHIFT(rev)          9
#define ACPHY_ACI_Mitigation_CTRL_Disable_ChannelIndicator_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_Disable_ChannelIndicator_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_Disable_ChannelIndicator_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationONAllowShadowAutoBit_SHIFT(rev) 10
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationONAllowShadowAutoBit_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_ACIMitigationONAllowShadowAutoBit_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_ACIMitigationONAllowShadowAutoBit_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationONShadowBit_SHIFT(rev)          11
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationONShadowBit_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_ACIMitigationONShadowBit_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_ACIMitigationONShadowBit_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationIndicatorBit_SHIFT(rev)         12
#define ACPHY_ACI_Mitigation_CTRL_ACIMitigationIndicatorBit_MASK(rev)          (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_ACIMitigationIndicatorBit_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_ACIMitigationIndicatorBit_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_CTRL_aci_detect_testmode_SHIFT(rev)               13
#define ACPHY_ACI_Mitigation_CTRL_aci_detect_testmode_MASK(rev)                (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_aci_detect_testmode_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_aci_detect_testmode_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hwtrig_disable_SHIFT(rev)     14
#define ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hwtrig_disable_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hwtrig_disable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_CTRL_aci_mitigation_hwtrig_disable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_w3_SHIFT(rev)         3
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_w3_MASK(rev)          (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_off_w3_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_w3_SHIFT(rev)          6
#define ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_w3_MASK(rev)           (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Mitigation_CTRL_aci_present_th_mit_on_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Mitigation_timeout_LO */
#define ACPHY_ACI_Mitigation_timeout_LO(rev)                                 (ACREV_GE(rev,5) ? 0x5ac : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5ac : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_timeout_LO_aci_mitigation_timeout_lo_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_timeout_LO_aci_mitigation_timeout_lo_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Mitigation_timeout_LO_aci_mitigation_timeout_lo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_ACI_Mitigation_timeout_LO_aci_mitigation_timeout_lo_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Mitigation_timeout_HI */
#define ACPHY_ACI_Mitigation_timeout_HI(rev)                                 (ACREV_GE(rev,5) ? 0x5ad : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5ad : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_timeout_HI_aci_mitigation_timeout_hi_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_timeout_HI_aci_mitigation_timeout_hi_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Mitigation_timeout_HI_aci_mitigation_timeout_hi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_ACI_Mitigation_timeout_HI_aci_mitigation_timeout_hi_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_report_ctr_threshold_lo */
#define ACPHY_ACI_Detect_report_ctr_threshold_lo(rev)                          (ACREV_GE(rev,14) ? 0x5ae : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5ae : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ae : INVALID_ADDRESS)))))
#define ACPHY_ACI_Detect_report_ctr_threshold_lo_aci_report_ctr_th_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_report_ctr_threshold_lo_aci_report_ctr_th_lo_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_report_ctr_threshold_lo_aci_report_ctr_th_lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_report_ctr_threshold_lo_aci_report_ctr_th_lo_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_report_ctr_threshold_lo_aci_report_ctr_th_lo_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_aci_counter_lo */
#define ACPHY_ACI_Detect_aci_counter_lo(rev)                      (ACREV_GE(rev,5) ? 0x5af : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5af : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_counter_lo_aci_counter_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter_lo_aci_counter_lo_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_aci_counter_lo_aci_counter_lo_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_ACI_Detect_aci_counter_lo_aci_counter_lo_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_aci_counter_hi */
#define ACPHY_ACI_Detect_aci_counter_hi(rev)                      (ACREV_GE(rev,5) ? 0x5b0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5b0 : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_counter_hi_aci_counter_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_counter_hi_aci_counter_hi_MASK(rev)  (ACREV_GE(rev,5) ? (0x1f << ACPHY_ACI_Detect_aci_counter_hi_aci_counter_hi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_ACI_Detect_aci_counter_hi_aci_counter_hi_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_aci_delayline_cnt */
#define ACPHY_ACI_Detect_aci_delayline_cnt(rev)                         (ACREV_GE(rev,5) ? 0x5b1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5b1 : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_delayline_cnt_aci_delayline_cnt_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_delayline_cnt_aci_delayline_cnt_MASK(rev)  (ACREV_GE(rev,5) ? (0xf << ACPHY_ACI_Detect_aci_delayline_cnt_aci_delayline_cnt_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_ACI_Detect_aci_delayline_cnt_aci_delayline_cnt_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Mitigation_status */
#define ACPHY_ACI_Mitigation_status(rev)                                (ACREV_GE(rev,5) ? 0x5b2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5b2 : INVALID_ADDRESS)))
#define ACPHY_ACI_Mitigation_status_aci_mitigation_hw_status_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_status_aci_mitigation_hw_status_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_status_aci_mitigation_hw_status_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_status_aci_mitigation_hw_status_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_status_aci_present_status_SHIFT(rev)       1
#define ACPHY_ACI_Mitigation_status_aci_present_status_MASK(rev)        (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_status_aci_present_status_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_status_aci_present_status_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_status_aci_detect_state_SHIFT(rev)         2
#define ACPHY_ACI_Mitigation_status_aci_detect_state_MASK(rev)          (ACREV_GE(rev,5) ? (0x3 << ACPHY_ACI_Mitigation_status_aci_detect_state_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_ACI_Mitigation_status_aci_detect_state_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ACI_Mitigation_status_aci_T_RSSI_select_SHIFT(rev)        4
#define ACPHY_ACI_Mitigation_status_aci_T_RSSI_select_MASK(rev)         (ACREV_GE(rev,18) ? (0x3 << ACPHY_ACI_Mitigation_status_aci_T_RSSI_select_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_ACI_Mitigation_status_aci_T_RSSI_select_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_ACI_Mitigation_status_aci_T_RSSI_select_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Mitigation_status_aci_detect_direct_output_SHIFT(rev) 6
#define ACPHY_ACI_Mitigation_status_aci_detect_direct_output_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Mitigation_status_aci_detect_direct_output_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Mitigation_status_aci_detect_direct_output_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_ACI_Mitigation_status_aci_detect_direct_output_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Mitigation_status_aci_pwr_input_shift_SHIFT(rev)      7
#define ACPHY_ACI_Mitigation_status_aci_pwr_input_shift_MASK(rev)       (ACREV_GE(rev,18) ? (0xf << ACPHY_ACI_Mitigation_status_aci_pwr_input_shift_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_ACI_Mitigation_status_aci_pwr_input_shift_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_ACI_Mitigation_status_aci_pwr_input_shift_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Mitigation_status_aci_pwr_block_shift_SHIFT(rev)      11
#define ACPHY_ACI_Mitigation_status_aci_pwr_block_shift_MASK(rev)       (ACREV_GE(rev,18) ? (0xf << ACPHY_ACI_Mitigation_status_aci_pwr_block_shift_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_ACI_Mitigation_status_aci_pwr_block_shift_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_ACI_Mitigation_status_aci_pwr_block_shift_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Mitigation_BT_CTRL */
#define ACPHY_ACI_Mitigation_BT_CTRL(rev)                                      (ACREV_GE(rev,18) ? 0x5b3 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b3 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5b3 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5b3 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_mitigation_updategainh_disable_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_mitigation_updategainh_disable_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_mitigation_updategainh_disable_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_mitigation_updategainh_disable_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_mitigation_updategainh_disable_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_mitigation_updategainh_disable_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_freeze_on_bt_priority_SHIFT(rev) 1
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_freeze_on_bt_priority_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_freeze_on_bt_priority_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_freeze_on_bt_priority_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_freeze_on_bt_priority_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_freeze_on_bt_priority_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_collect_disable_on_bt_priority_SHIFT(rev) 2
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_collect_disable_on_bt_priority_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_collect_disable_on_bt_priority_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_collect_disable_on_bt_priority_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_collect_disable_on_bt_priority_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ACI_Mitigation_BT_CTRL_aci_detect_collect_disable_on_bt_priority_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_gain_settle_limit_SHIFT(rev)          3
#define ACPHY_ACI_Mitigation_BT_CTRL_aci_gain_settle_limit_MASK(rev)           (ACREV_GE(rev,18) ? (0x3f << ACPHY_ACI_Mitigation_BT_CTRL_aci_gain_settle_limit_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3f << ACPHY_ACI_Mitigation_BT_CTRL_aci_gain_settle_limit_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3f << ACPHY_ACI_Mitigation_BT_CTRL_aci_gain_settle_limit_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config1 */
#define ACPHY_Tiny_ACI_config1(rev)                               (ACREV_GE(rev,18) ? 0x5b4 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b4 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b4 : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config1_aci_det_threshold_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config1_aci_det_threshold_nor_0_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Tiny_ACI_config1_aci_det_threshold_nor_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Tiny_ACI_config1_aci_det_threshold_nor_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_Tiny_ACI_config1_aci_det_threshold_nor_0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config2 */
#define ACPHY_Tiny_ACI_config2(rev)                               (ACREV_GE(rev,18) ? 0x5b5 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b5 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b5 : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config2_aci_det_threshold_nor_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config2_aci_det_threshold_nor_1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Tiny_ACI_config2_aci_det_threshold_nor_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Tiny_ACI_config2_aci_det_threshold_nor_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_Tiny_ACI_config2_aci_det_threshold_nor_1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config3 */
#define ACPHY_Tiny_ACI_config3(rev)                               (ACREV_GE(rev,18) ? 0x5b6 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b6 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b6 : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config3_aci_det_threshold_nor_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config3_aci_det_threshold_nor_2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Tiny_ACI_config3_aci_det_threshold_nor_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Tiny_ACI_config3_aci_det_threshold_nor_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_Tiny_ACI_config3_aci_det_threshold_nor_2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config4 */
#define ACPHY_Tiny_ACI_config4(rev)                               (ACREV_GE(rev,18) ? 0x5b7 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b7 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b7 : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config4_aci_det_threshold_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config4_aci_det_threshold_aci_0_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Tiny_ACI_config4_aci_det_threshold_aci_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Tiny_ACI_config4_aci_det_threshold_aci_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_Tiny_ACI_config4_aci_det_threshold_aci_0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config5 */
#define ACPHY_Tiny_ACI_config5(rev)                               (ACREV_GE(rev,18) ? 0x5b8 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b8 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b8 : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config5_aci_det_threshold_aci_1_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config5_aci_det_threshold_aci_1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Tiny_ACI_config5_aci_det_threshold_aci_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Tiny_ACI_config5_aci_det_threshold_aci_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_Tiny_ACI_config5_aci_det_threshold_aci_1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config6 */
#define ACPHY_Tiny_ACI_config6(rev)                               (ACREV_GE(rev,18) ? 0x5b9 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5b9 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5b9 : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config6_aci_det_threshold_aci_2_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config6_aci_det_threshold_aci_2_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_Tiny_ACI_config6_aci_det_threshold_aci_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_Tiny_ACI_config6_aci_det_threshold_aci_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_Tiny_ACI_config6_aci_det_threshold_aci_2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config7 */
#define ACPHY_Tiny_ACI_config7(rev)                         (ACREV_GE(rev,18) ? 0x5ba : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5ba : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5ba : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_0_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_1_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config7_aci_A_shift_nor_2_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config7_aci_A_shift_nor_2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config8 */
#define ACPHY_Tiny_ACI_config8(rev)                         (ACREV_GE(rev,18) ? 0x5bb : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5bb : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5bb : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_0_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_1_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config8_aci_A_shift_aci_2_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config8_aci_A_shift_aci_2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config9 */
#define ACPHY_Tiny_ACI_config9(rev)                         (ACREV_GE(rev,18) ? 0x5bc : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5bc : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5bc : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_0_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_1_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config9_aci_B_shift_nor_2_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config9_aci_B_shift_nor_2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config10 */
#define ACPHY_Tiny_ACI_config10(rev)                         (ACREV_GE(rev,18) ? 0x5bd : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5bd : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5bd : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_0_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_1_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_1_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_2_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config10_aci_B_shift_aci_2_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_Tiny_ACI_config10_aci_B_shift_aci_2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config11 */
#define ACPHY_Tiny_ACI_config11(rev)                        (ACREV_GE(rev,18) ? 0x5be : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5be : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5be : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_0_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_1_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config11_aci_A_sign_nor_2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_nor_2_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_0_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_1_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config11_aci_A_sign_aci_2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config11_aci_A_sign_aci_2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Tiny_ACI_config12 */
#define ACPHY_Tiny_ACI_config12(rev)                        (ACREV_GE(rev,18) ? 0x5bf : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5bf : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x5bf : INVALID_ADDRESS)))))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_0_SHIFT(rev) 0
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_0_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_1_SHIFT(rev) 2
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_1_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_2_SHIFT(rev) 4
#define ACPHY_Tiny_ACI_config12_aci_B_sign_nor_2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_nor_2_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_0_SHIFT(rev) 6
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_0_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_1_SHIFT(rev) 8
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_1_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_2_SHIFT(rev) 10
#define ACPHY_Tiny_ACI_config12_aci_B_sign_aci_2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3 << ACPHY_Tiny_ACI_config12_aci_B_sign_aci_2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_DSSF_C_CTRL */
#define ACPHY_DSSF_C_CTRL(rev)               (ACREV_GE(rev,5) ? 0x5c0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5c0 : INVALID_ADDRESS)))
#define ACPHY_DSSF_C_CTRL_mode_SHIFT(rev)    0
#define ACPHY_DSSF_C_CTRL_mode_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_DSSF_C_CTRL_mode_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_DSSF_C_CTRL_mode_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_DSSF_C_CTRL_bphy_en_SHIFT(rev) 3
#define ACPHY_DSSF_C_CTRL_bphy_en_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_DSSF_C_CTRL_bphy_en_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_DSSF_C_CTRL_bphy_en_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Detect_CTRL1 */
#define ACPHY_ACI_Detect_CTRL1(rev)                                     (ACREV_GE(rev,18) ? 0x5c1 : (ACREV_GE(rev,14) ? 0x5b3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c1 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c1 : (ACREV_GE(rev,8) ? 0x5b3 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w1w2_select_SHIFT(rev)        0
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w1w2_select_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_ACI_Detect_CTRL1_aci_detect_w1w2_select_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ACI_Detect_CTRL1_aci_detect_w1w2_select_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_ACI_Detect_CTRL1_aci_detect_w1w2_select_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_CTRL1_aci_present_select_SHIFT(rev)            1
#define ACPHY_ACI_Detect_CTRL1_aci_present_select_MASK(rev)             (ACREV_GE(rev,14) ? (0x3 << ACPHY_ACI_Detect_CTRL1_aci_present_select_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_ACI_Detect_CTRL1_aci_present_select_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_ACI_Detect_CTRL1_aci_present_select_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_CTRL1_ACIMitigation_iniraddr_select_SHIFT(rev) 3
#define ACPHY_ACI_Detect_CTRL1_ACIMitigation_iniraddr_select_MASK(rev)  (ACREV_GE(rev,14) ? (0x3 << ACPHY_ACI_Detect_CTRL1_ACIMitigation_iniraddr_select_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_ACI_Detect_CTRL1_ACIMitigation_iniraddr_select_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_ACI_Detect_CTRL1_ACIMitigation_iniraddr_select_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w3_bitmask_SHIFT(rev)         5
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w3_bitmask_MASK(rev)          (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w3_bitmask_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w3_bitmask_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w3_bitmask_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_CTRL1_aci_detect_nb_bitmask_SHIFT(rev)         8
#define ACPHY_ACI_Detect_CTRL1_aci_detect_nb_bitmask_MASK(rev)          (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_nb_bitmask_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_nb_bitmask_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_nb_bitmask_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w1_bitmask_SHIFT(rev)         11
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w1_bitmask_MASK(rev)          (ACREV_GE(rev,18) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w1_bitmask_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w1_bitmask_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w1_bitmask_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w12_bitmask_SHIFT(rev)        11
#define ACPHY_ACI_Detect_CTRL1_aci_detect_w12_bitmask_MASK(rev)         (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w12_bitmask_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Detect_CTRL1_aci_detect_w12_bitmask_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Mitigation_iniraddr0 */
#define ACPHY_ACI_Mitigation_iniraddr0(rev)                                (ACREV_GE(rev,18) ? 0x5c2 : (ACREV_GE(rev,14) ? 0x5b4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c2 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c2 : (ACREV_GE(rev,8) ? 0x5b4 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Mitigation_iniraddr0_aci_mitigation_iniraddr0_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_iniraddr0_aci_mitigation_iniraddr0_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_ACI_Mitigation_iniraddr0_aci_mitigation_iniraddr0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_ACI_Mitigation_iniraddr0_aci_mitigation_iniraddr0_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_ACI_Mitigation_iniraddr0_aci_mitigation_iniraddr0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Mitigation_iniraddr1 */
#define ACPHY_ACI_Mitigation_iniraddr1(rev)                                (ACREV_GE(rev,18) ? 0x5c3 : (ACREV_GE(rev,14) ? 0x5b5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c3 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c3 : (ACREV_GE(rev,8) ? 0x5b5 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Mitigation_iniraddr1_aci_mitigation_iniraddr1_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_iniraddr1_aci_mitigation_iniraddr1_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_ACI_Mitigation_iniraddr1_aci_mitigation_iniraddr1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_ACI_Mitigation_iniraddr1_aci_mitigation_iniraddr1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_ACI_Mitigation_iniraddr1_aci_mitigation_iniraddr1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Mitigation_iniraddr2 */
#define ACPHY_ACI_Mitigation_iniraddr2(rev)                                (ACREV_GE(rev,18) ? 0x5c4 : (ACREV_GE(rev,14) ? 0x5b6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c4 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c4 : (ACREV_GE(rev,8) ? 0x5b6 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Mitigation_iniraddr2_aci_mitigation_iniraddr2_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_iniraddr2_aci_mitigation_iniraddr2_MASK(rev)  (ACREV_GE(rev,14) ? (0x3ff << ACPHY_ACI_Mitigation_iniraddr2_aci_mitigation_iniraddr2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_ACI_Mitigation_iniraddr2_aci_mitigation_iniraddr2_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_ACI_Mitigation_iniraddr2_aci_mitigation_iniraddr2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_report_ctr_threshold_hi */
#define ACPHY_ACI_Detect_report_ctr_threshold_hi(rev)                          (ACREV_GE(rev,18) ? 0x5c5 : (ACREV_GE(rev,14) ? 0x5b7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c5 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c5 : (ACREV_GE(rev,8) ? 0x5b7 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_report_ctr_threshold_hi_aci_report_ctr_th_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_report_ctr_threshold_hi_aci_report_ctr_th_hi_MASK(rev) (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Detect_report_ctr_threshold_hi_aci_report_ctr_th_hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Detect_report_ctr_threshold_hi_aci_report_ctr_th_hi_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Detect_report_ctr_threshold_hi_aci_report_ctr_th_hi_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_energy_threshold_1_w12 */
#define ACPHY_ACI_Detect_energy_threshold_1_w12(rev)                           (ACREV_GE(rev,18) ? 0x5c6 : (ACREV_GE(rev,14) ? 0x5b8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c6 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c6 : (ACREV_GE(rev,8) ? 0x5b8 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_energy_threshold_1_w12_aci_detect_energy_threshold_1_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_1_w12_aci_detect_energy_threshold_1_w12_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_1_w12_aci_detect_energy_threshold_1_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_1_w12_aci_detect_energy_threshold_1_w12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_1_w12_aci_detect_energy_threshold_1_w12_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_energy_threshold_2_w12 */
#define ACPHY_ACI_Detect_energy_threshold_2_w12(rev)                           (ACREV_GE(rev,18) ? 0x5c7 : (ACREV_GE(rev,14) ? 0x5b9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c7 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c7 : (ACREV_GE(rev,8) ? 0x5b9 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_energy_threshold_2_w12_aci_detect_energy_threshold_2_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_2_w12_aci_detect_energy_threshold_2_w12_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_2_w12_aci_detect_energy_threshold_2_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_2_w12_aci_detect_energy_threshold_2_w12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_2_w12_aci_detect_energy_threshold_2_w12_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_detect_threshold_1_w12 */
#define ACPHY_ACI_Detect_detect_threshold_1_w12(rev)                           (ACREV_GE(rev,18) ? 0x5c8 : (ACREV_GE(rev,14) ? 0x5ba : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c8 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c8 : (ACREV_GE(rev,8) ? 0x5ba : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_detect_threshold_1_w12_aci_detect_diff_threshold_1_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_1_w12_aci_detect_diff_threshold_1_w12_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_1_w12_aci_detect_diff_threshold_1_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_1_w12_aci_detect_diff_threshold_1_w12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_1_w12_aci_detect_diff_threshold_1_w12_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_detect_threshold_2_w12 */
#define ACPHY_ACI_Detect_detect_threshold_2_w12(rev)                           (ACREV_GE(rev,18) ? 0x5c9 : (ACREV_GE(rev,14) ? 0x5bb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5c9 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5c9 : (ACREV_GE(rev,8) ? 0x5bb : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_detect_threshold_2_w12_aci_detect_diff_threshold_2_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_2_w12_aci_detect_diff_threshold_2_w12_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_2_w12_aci_detect_diff_threshold_2_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_2_w12_aci_detect_diff_threshold_2_w12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_2_w12_aci_detect_diff_threshold_2_w12_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Mitigation_CTRL2 */
#define ACPHY_ACI_Mitigation_CTRL2(rev)                                  (ACREV_GE(rev,18) ? 0x5ca : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x5ca : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x5ca : INVALID_ADDRESS)))))
#define ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_off_w12_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_off_w12_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_off_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_off_w12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_off_w12_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_on_w12_SHIFT(rev)  3
#define ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_on_w12_MASK(rev)   (ACREV_GE(rev,18) ? (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_on_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_on_w12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_present_th_mit_on_w12_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Mitigation_CTRL2_aci_detect_w12_bitmask_SHIFT(rev)     6
#define ACPHY_ACI_Mitigation_CTRL2_aci_detect_w12_bitmask_MASK(rev)      (ACREV_GE(rev,18) ? (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_detect_w12_bitmask_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_detect_w12_bitmask_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_ACI_Mitigation_CTRL2_aci_detect_w12_bitmask_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_GIDet_CTRL */
#define ACPHY_GIDet_CTRL(rev)                         (ACREV_GE(rev,5) ? 0x5d0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d0 : INVALID_ADDRESS)))
#define ACPHY_GIDet_CTRL_GIdet_en_P_SHIFT(rev)        0
#define ACPHY_GIDet_CTRL_GIdet_en_P_MASK(rev)         (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_CTRL_GIdet_en_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_CTRL_GIdet_en_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_CTRL_GIdet_en_S_SHIFT(rev)        1
#define ACPHY_GIDet_CTRL_GIdet_en_S_MASK(rev)         (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_CTRL_GIdet_en_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_CTRL_GIdet_en_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_CTRL_GIdet_en_Psub_SHIFT(rev)     2
#define ACPHY_GIDet_CTRL_GIdet_en_Psub_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_CTRL_GIdet_en_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_CTRL_GIdet_en_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_CTRL_GIdet_en_Ssub_SHIFT(rev)     3
#define ACPHY_GIDet_CTRL_GIdet_en_Ssub_MASK(rev)      (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_CTRL_GIdet_en_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_CTRL_GIdet_en_Ssub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_CTRL_GIdet_hold_SHIFT(rev)        4
#define ACPHY_GIDet_CTRL_GIdet_hold_MASK(rev)         (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_CTRL_GIdet_hold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_CTRL_GIdet_hold_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_CTRL_ED_GIdet_crs_sel_SHIFT(rev)  5
#define ACPHY_GIDet_CTRL_ED_GIdet_crs_sel_MASK(rev)   (ACREV_GE(rev,5) ? (0x3 << ACPHY_GIDet_CTRL_ED_GIdet_crs_sel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_GIDet_CTRL_ED_GIdet_crs_sel_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_CTRL_GIdet_choose_core_SHIFT(rev) 7
#define ACPHY_GIDet_CTRL_GIdet_choose_core_MASK(rev)  (ACREV_GE(rev,5) ? (0x3 << ACPHY_GIDet_CTRL_GIdet_choose_core_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_GIDet_CTRL_GIdet_choose_core_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_GIDet_assert_th1 */
#define ACPHY_GIDet_assert_th1(rev)                             (ACREV_GE(rev,5) ? 0x5d1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d1 : INVALID_ADDRESS)))
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_P_SHIFT(rev)    0
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_P_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_S_SHIFT(rev)    3
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_S_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_Psub_SHIFT(rev) 6
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_Psub_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_Ssub_SHIFT(rev) 9
#define ACPHY_GIDet_assert_th1_GIdet_assert_th1_Ssub_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_assert_th1_GIdet_assert_th1_Ssub_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_GIDet_assert_th2 */
#define ACPHY_GIDet_assert_th2(rev)                             (ACREV_GE(rev,5) ? 0x5d2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d2 : INVALID_ADDRESS)))
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_P_SHIFT(rev)    0
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_P_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_S_SHIFT(rev)    3
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_S_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_Psub_SHIFT(rev) 6
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_Psub_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_Ssub_SHIFT(rev) 9
#define ACPHY_GIDet_assert_th2_GIdet_assert_th2_Ssub_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_assert_th2_GIdet_assert_th2_Ssub_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_GIDet_assert_th3 */
#define ACPHY_GIDet_assert_th3(rev)                               (ACREV_GE(rev,5) ? 0x5d3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d3 : INVALID_ADDRESS)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_P_SHIFT(rev)      0
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_P_MASK(rev)       (ACREV_GE(rev,5) ? (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_S_SHIFT(rev)      2
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_S_MASK(rev)       (ACREV_GE(rev,5) ? (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_Psub_SHIFT(rev)   4
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_Psub_MASK(rev)    (ACREV_GE(rev,5) ? (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_Ssub_SHIFT(rev)   6
#define ACPHY_GIDet_assert_th3_GIdet_assert_th3_Ssub_MASK(rev)    (ACREV_GE(rev,5) ? (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_GIDet_assert_th3_GIdet_assert_th3_Ssub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_P_SHIFT(rev)    8
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_P_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_S_SHIFT(rev)    9
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_S_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Psub_SHIFT(rev) 10
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Psub_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Ssub_SHIFT(rev) 11
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Ssub_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign1_Ssub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_P_SHIFT(rev)    12
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_P_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_S_SHIFT(rev)    13
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_S_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Psub_SHIFT(rev) 14
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Psub_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Ssub_SHIFT(rev) 15
#define ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Ssub_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_assert_th3_GIdet_assert_sign2_Ssub_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_GIDet_deassert_th1 */
#define ACPHY_GIDet_deassert_th1(rev)                              (ACREV_GE(rev,5) ? 0x5d4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d4 : INVALID_ADDRESS)))
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_P_SHIFT(rev)    0
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_P_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_S_SHIFT(rev)    3
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_S_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Psub_SHIFT(rev) 6
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Psub_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Ssub_SHIFT(rev) 9
#define ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Ssub_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_deassert_th1_GIdet_dassert_th1_Ssub_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_GIDet_deassert_th2 */
#define ACPHY_GIDet_deassert_th2(rev)                              (ACREV_GE(rev,5) ? 0x5d5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d5 : INVALID_ADDRESS)))
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_P_SHIFT(rev)    0
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_P_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_S_SHIFT(rev)    3
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_S_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Psub_SHIFT(rev) 6
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Psub_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Ssub_SHIFT(rev) 9
#define ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Ssub_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_GIDet_deassert_th2_GIdet_dassert_th2_Ssub_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_GIDet_deassert_th3 */
#define ACPHY_GIDet_deassert_th3(rev)                                (ACREV_GE(rev,5) ? 0x5d6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d6 : INVALID_ADDRESS)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_P_SHIFT(rev)      0
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_P_MASK(rev)       (ACREV_GE(rev,5) ? (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_S_SHIFT(rev)      2
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_S_MASK(rev)       (ACREV_GE(rev,5) ? (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Psub_SHIFT(rev)   4
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Psub_MASK(rev)    (ACREV_GE(rev,5) ? (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Ssub_SHIFT(rev)   6
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Ssub_MASK(rev)    (ACREV_GE(rev,5) ? (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_GIDet_deassert_th3_GIdet_dassert_th3_Ssub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_P_SHIFT(rev)    8
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_P_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_S_SHIFT(rev)    9
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_S_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Psub_SHIFT(rev) 10
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Psub_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Ssub_SHIFT(rev) 11
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Ssub_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign1_Ssub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_P_SHIFT(rev)    12
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_P_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_P_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_P_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_S_SHIFT(rev)    13
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_S_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_S_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_S_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Psub_SHIFT(rev) 14
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Psub_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Psub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Psub_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Ssub_SHIFT(rev) 15
#define ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Ssub_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Ssub_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_GIDet_deassert_th3_GIdet_dassert_sign2_Ssub_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_GIDet_counter1 */
#define ACPHY_GIDet_counter1(rev)                             (ACREV_GE(rev,5) ? 0x5d7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d7 : INVALID_ADDRESS)))
#define ACPHY_GIDet_counter1_GIdet_gain_settle_len_SHIFT(rev) 0
#define ACPHY_GIDet_counter1_GIdet_gain_settle_len_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_GIDet_counter1_GIdet_gain_settle_len_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_GIDet_counter1_GIdet_gain_settle_len_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_GIDet_counter2 */
#define ACPHY_GIDet_counter2(rev)                          (ACREV_GE(rev,5) ? 0x5d8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d8 : INVALID_ADDRESS)))
#define ACPHY_GIDet_counter2_GIdet_count2_start_SHIFT(rev) 0
#define ACPHY_GIDet_counter2_GIdet_count2_start_MASK(rev)  (ACREV_GE(rev,5) ? (0x7f << ACPHY_GIDet_counter2_GIdet_count2_start_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7f << ACPHY_GIDet_counter2_GIdet_count2_start_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_GIDet_counter2_GIdet_count1_start_SHIFT(rev) 7
#define ACPHY_GIDet_counter2_GIdet_count1_start_MASK(rev)  (ACREV_GE(rev,5) ? (0x7f << ACPHY_GIDet_counter2_GIdet_count1_start_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7f << ACPHY_GIDet_counter2_GIdet_count1_start_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_GIDet_counter3 */
#define ACPHY_GIDet_counter3(rev)                                  (ACREV_GE(rev,5) ? 0x5d9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5d9 : INVALID_ADDRESS)))
#define ACPHY_GIDet_counter3_GIdet_counter_update_start_SHIFT(rev) 0
#define ACPHY_GIDet_counter3_GIdet_counter_update_start_MASK(rev)  (ACREV_GE(rev,5) ? (0x1ff << ACPHY_GIDet_counter3_GIdet_counter_update_start_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1ff << ACPHY_GIDet_counter3_GIdet_counter_update_start_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxPwrCtrlPAPDtwoTable0 */
#define ACPHY_TxPwrCtrlPAPDtwoTable0(rev)                        (ACREV_GE(rev,2) ? 0x64b : INVALID_ADDRESS)
#define ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_threshold_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_threshold_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_threshold_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_offset_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_offset_MASK(rev)     (ACREV_GE(rev,2) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable0_LowPwr_offset_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_IdleTssiStatus_path0 */
#define ACPHY_IdleTssiStatus_path0(rev)                          (ACREV_GE(rev,5) ? 0x64d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x64d : INVALID_ADDRESS)))
#define ACPHY_IdleTssiStatus_path0_avg_idleTssi_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_path0_avg_idleTssi_valid_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_IdleTssiStatus_path0_avg_idleTssi_valid_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_IdleTssiStatus_path0_avg_idleTssi_valid_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_IdleTssiStatus_path0_avg_idleTssi_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_path0_avg_idleTssi_MASK(rev)        (ACREV_GE(rev,5) ? (0x3ff << ACPHY_IdleTssiStatus_path0_avg_idleTssi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3ff << ACPHY_IdleTssiStatus_path0_avg_idleTssi_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_IdleTssiStatus_second_path0 */
#define ACPHY_IdleTssiStatus_second_path0(rev)                                 (ACREV_GE(rev,5) ? 0x64e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x64e : INVALID_ADDRESS)))
#define ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_valid_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_valid_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_valid_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_MASK(rev)        (ACREV_GE(rev,5) ? (0x3ff << ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3ff << ACPHY_IdleTssiStatus_second_path0_avg_idleTssi_second_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxPwrCtrlStatus_cck_path0 */
#define ACPHY_TxPwrCtrlStatus_cck_path0(rev)                     (ACREV_GE(rev,18) ? 0x64f : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x64f : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x64f : INVALID_ADDRESS)))))
#define ACPHY_TxPwrCtrlStatus_cck_path0_baseIndex_cck_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlStatus_cck_path0_baseIndex_cck_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_TxPwrCtrlStatus_cck_path0_baseIndex_cck_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_TxPwrCtrlStatus_cck_path0_baseIndex_cck_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_TxPwrCtrlStatus_cck_path0_baseIndex_cck_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdPolarSaturation00 */
#define ACPHY_PapdPolarSaturation00(rev)                          (ACREV_GE(rev,18) ? 0x67d : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x67d : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x67d : INVALID_ADDRESS)))))
#define ACPHY_PapdPolarSaturation00_polar_saturate0_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation00_polar_saturate0_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdPolarSaturation00_polar_saturate0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdPolarSaturation00_polar_saturate0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_PapdPolarSaturation00_polar_saturate0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdPolarSaturation00_cckpolar_saturate0_SHIFT(rev) 1
#define ACPHY_PapdPolarSaturation00_cckpolar_saturate0_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdPolarSaturation00_cckpolar_saturate0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdPolarSaturation00_cckpolar_saturate0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_PapdPolarSaturation00_cckpolar_saturate0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdPolarSaturation00_stop_index0_SHIFT(rev)        8
#define ACPHY_PapdPolarSaturation00_stop_index0_MASK(rev)         (ACREV_GE(rev,18) ? (0x7f << ACPHY_PapdPolarSaturation00_stop_index0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_PapdPolarSaturation00_stop_index0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_PapdPolarSaturation00_stop_index0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdPolarSaturation10 */
#define ACPHY_PapdPolarSaturation10(rev)                                       (ACREV_GE(rev,18) ? 0x67e : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x67e : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x67e : INVALID_ADDRESS)))))
#define ACPHY_PapdPolarSaturation10_polar_saturate_amp_override0_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation10_polar_saturate_amp_override0_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdPolarSaturation10_polar_saturate_amp_override0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdPolarSaturation10_polar_saturate_amp_override0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_PapdPolarSaturation10_polar_saturate_amp_override0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdPolarSaturation10_polar_saturate_amp_override_value0_SHIFT(rev) 4
#define ACPHY_PapdPolarSaturation10_polar_saturate_amp_override_value0_MASK(rev) (ACREV_GE(rev,18) ? (0x1ff << ACPHY_PapdPolarSaturation10_polar_saturate_amp_override_value0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_PapdPolarSaturation10_polar_saturate_amp_override_value0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1ff << ACPHY_PapdPolarSaturation10_polar_saturate_amp_override_value0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdPolarSaturation20 */
#define ACPHY_PapdPolarSaturation20(rev)                         (ACREV_GE(rev,18) ? 0x67f : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x67f : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x67f : INVALID_ADDRESS)))))
#define ACPHY_PapdPolarSaturation20_inv_index_scalar0_SHIFT(rev) 0
#define ACPHY_PapdPolarSaturation20_inv_index_scalar0_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_PapdPolarSaturation20_inv_index_scalar0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_PapdPolarSaturation20_inv_index_scalar0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1fff << ACPHY_PapdPolarSaturation20_inv_index_scalar0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdLutSel00 */
#define ACPHY_PapdLutSel00(rev)                                    (ACREV_GE(rev,18) ? 0x680 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x680 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x680 : INVALID_ADDRESS)))))
#define ACPHY_PapdLutSel00_papd_lut_select_ovr0_SHIFT(rev)         0
#define ACPHY_PapdLutSel00_papd_lut_select_ovr0_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdLutSel00_papd_lut_select_ovr0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdLutSel00_papd_lut_select_ovr0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_PapdLutSel00_papd_lut_select_ovr0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel00_papd_lut_select_ovr_val_cck0_SHIFT(rev) 2
#define ACPHY_PapdLutSel00_papd_lut_select_ovr_val_cck0_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_PapdLutSel00_papd_lut_select_ovr_val_cck0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_PapdLutSel00_papd_lut_select_ovr_val_cck0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7 << ACPHY_PapdLutSel00_papd_lut_select_ovr_val_cck0_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel00_papd_lut_select_ovr_val0_SHIFT(rev)     5
#define ACPHY_PapdLutSel00_papd_lut_select_ovr_val0_MASK(rev)      (ACREV_GE(rev,18) ? (0x7 << ACPHY_PapdLutSel00_papd_lut_select_ovr_val0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_PapdLutSel00_papd_lut_select_ovr_val0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7 << ACPHY_PapdLutSel00_papd_lut_select_ovr_val0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdLutSel10 */
#define ACPHY_PapdLutSel10(rev)                               (ACREV_GE(rev,18) ? 0x681 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x681 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x681 : INVALID_ADDRESS)))))
#define ACPHY_PapdLutSel10_papd_index_offset_lut00_SHIFT(rev) 0
#define ACPHY_PapdLutSel10_papd_index_offset_lut00_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel10_papd_index_offset_lut00_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel10_papd_index_offset_lut00_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_PapdLutSel10_papd_index_offset_lut00_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel10_papd_index_offset_lut10_SHIFT(rev) 8
#define ACPHY_PapdLutSel10_papd_index_offset_lut10_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel10_papd_index_offset_lut10_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel10_papd_index_offset_lut10_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_PapdLutSel10_papd_index_offset_lut10_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdLutSel20 */
#define ACPHY_PapdLutSel20(rev)                               (ACREV_GE(rev,18) ? 0x682 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x682 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x682 : INVALID_ADDRESS)))))
#define ACPHY_PapdLutSel20_papd_index_offset_lut20_SHIFT(rev) 0
#define ACPHY_PapdLutSel20_papd_index_offset_lut20_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel20_papd_index_offset_lut20_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel20_papd_index_offset_lut20_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_PapdLutSel20_papd_index_offset_lut20_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel20_papd_index_offset_lut30_SHIFT(rev) 8
#define ACPHY_PapdLutSel20_papd_index_offset_lut30_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel20_papd_index_offset_lut30_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel20_papd_index_offset_lut30_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_PapdLutSel20_papd_index_offset_lut30_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdLutSel30 */
#define ACPHY_PapdLutSel30(rev)                               (ACREV_GE(rev,18) ? 0x683 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x683 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x683 : INVALID_ADDRESS)))))
#define ACPHY_PapdLutSel30_papd_index_offset_lut40_SHIFT(rev) 0
#define ACPHY_PapdLutSel30_papd_index_offset_lut40_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel30_papd_index_offset_lut40_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel30_papd_index_offset_lut40_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_PapdLutSel30_papd_index_offset_lut40_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel30_papd_index_offset_lut50_SHIFT(rev) 8
#define ACPHY_PapdLutSel30_papd_index_offset_lut50_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel30_papd_index_offset_lut50_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel30_papd_index_offset_lut50_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_PapdLutSel30_papd_index_offset_lut50_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdLutSel40 */
#define ACPHY_PapdLutSel40(rev)                               (ACREV_GE(rev,18) ? 0x684 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x684 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x684 : INVALID_ADDRESS)))))
#define ACPHY_PapdLutSel40_papd_index_offset_lut60_SHIFT(rev) 0
#define ACPHY_PapdLutSel40_papd_index_offset_lut60_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel40_papd_index_offset_lut60_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel40_papd_index_offset_lut60_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_PapdLutSel40_papd_index_offset_lut60_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel40_papd_index_offset_lut70_SHIFT(rev) 8
#define ACPHY_PapdLutSel40_papd_index_offset_lut70_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel40_papd_index_offset_lut70_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel40_papd_index_offset_lut70_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_PapdLutSel40_papd_index_offset_lut70_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_Core0_BPHY_TargetVar_log2_pt8us */
#define ACPHY_Core0_BPHY_TargetVar_log2_pt8us(rev)                             (ACREV_GE(rev,2) ? 0x6f8 : INVALID_ADDRESS)
#define ACPHY_Core0_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev) 0
#define ACPHY_Core0_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_MASK(rev) (ACREV_GE(rev,2) ? (0x3ff << ACPHY_Core0_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_Core0_RSSIMuxSel1 */
#define ACPHY_Core0_RSSIMuxSel1(rev)                        (ACREV_GE(rev,2) ? 0x6fb : INVALID_ADDRESS)
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_low0_SHIFT(rev)  0
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_low0_MASK(rev)   (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_low0_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_mid0_SHIFT(rev)  2
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_mid0_MASK(rev)   (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_mid0_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_high0_SHIFT(rev) 4
#define ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_high0_MASK(rev)  (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi1_sel_high0_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_low0_SHIFT(rev)  6
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_low0_MASK(rev)   (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_low0_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_mid0_SHIFT(rev)  8
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_mid0_MASK(rev)   (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_mid0_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_high0_SHIFT(rev) 10
#define ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_high0_MASK(rev)  (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel1_wrssi2_sel_high0_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_Core0_RSSIMuxSel2 */
#define ACPHY_Core0_RSSIMuxSel2(rev)                     (ACREV_GE(rev,2) ? 0x6fc : INVALID_ADDRESS)
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_00_SHIFT(rev) 0
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_00_MASK(rev)  (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_00_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_10_SHIFT(rev) 2
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_10_MASK(rev)  (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_10_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_20_SHIFT(rev) 4
#define ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_20_MASK(rev)  (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel2_wrssi3_sel_20_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_00_SHIFT(rev)  6
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_00_MASK(rev)   (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel2_nrssi_sel_00_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_10_SHIFT(rev)  8
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_10_MASK(rev)   (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel2_nrssi_sel_10_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_20_SHIFT(rev)  10
#define ACPHY_Core0_RSSIMuxSel2_nrssi_sel_20_MASK(rev)   (ACREV_GE(rev,2) ? (0x3 << ACPHY_Core0_RSSIMuxSel2_nrssi_sel_20_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_Core0DSSScckPktGain */
#define ACPHY_Core0DSSScckPktGain(rev)                                  (ACREV_GE(rev,18) ? 0x6fe : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x6fe : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x6fe : INVALID_ADDRESS)))))
#define ACPHY_Core0DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)   8
#define ACPHY_Core0DSSScckPktGain_dsss_cck_maxAnalogGaindb_MASK(rev)    (ACREV_GE(rev,18) ? (0xff << ACPHY_Core0DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core0DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_Core0DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Core0DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev) 0
#define ACPHY_Core0DSSScckPktGain_dsss_cck_adcExtraBackOffdb_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core0DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core0DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_Core0DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_RfctrlAntSwLUTIdxN0 */
#define ACPHY_RfctrlAntSwLUTIdxN0(rev)                            (ACREV_GE(rev,2) ? 0x748 : INVALID_ADDRESS)
#define ACPHY_RfctrlAntSwLUTIdxN0_RX_sw_core_SHIFT(rev)           1
#define ACPHY_RfctrlAntSwLUTIdxN0_RX_sw_core_MASK(rev)            (ACREV_GE(rev,2) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_RX_sw_core_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_RfctrlAntSwLUTIdxN0_TX_sw_core_SHIFT(rev)           0
#define ACPHY_RfctrlAntSwLUTIdxN0_TX_sw_core_MASK(rev)            (ACREV_GE(rev,2) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_TX_sw_core_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_ovr_SHIFT(rev)    2
#define ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_ovr_SHIFT(rev)    3
#define ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_SHIFT(rev)        4
#define ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlAntSwLUTIdxN0_rx5g_80p80_gc_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_SHIFT(rev)        8
#define ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlAntSwLUTIdxN0_rx2g_20p20_gc_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_cas_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_cas_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_cas_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_gm_pwrup_SHIFT(rev)  13
#define ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_gm_pwrup_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_tx2g_20p20_gm_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_cas_pwrup_SHIFT(rev) 14
#define ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_cas_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_cas_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_gm_pwrup_SHIFT(rev)  15
#define ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_gm_pwrup_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN0_tx5g_80p80_gm_pwrup_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_AfeClkDivOverrideCtrlN0 */
#define ACPHY_AfeClkDivOverrideCtrlN0(rev)                                (ACREV_GE(rev,2) ? 0x749 : INVALID_ADDRESS)
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_ovr_SHIFT(rev)            0
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_ovr_MASK(rev)             (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_ovr_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_SHIFT(rev)                1
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_MASK(rev)                 (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_en_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_ovr_SHIFT(rev)    2
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_ovr_SHIFT(rev)    3
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_ovr_SHIFT(rev)    4
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_ovr_SHIFT(rev)    5
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev) 6
#define ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_cas_pwrup_ovr_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev)  7
#define ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_gm_pwrup_ovr_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev) 8
#define ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_cas_pwrup_ovr_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev)  9
#define ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_gm_pwrup_ovr_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_SHIFT(rev)        10
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_des_pu_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_SHIFT(rev)        11
#define ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx2g_20p20_src_pu_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_SHIFT(rev)        12
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_des_pu_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_SHIFT(rev)        13
#define ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_rx5g_80p80_src_pu_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_ovr_SHIFT(rev)   0
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_ovr_MASK(rev)    (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_ovr_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_ovr_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_SHIFT(rev)       1
#define ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_MASK(rev)        (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN0_afediv_pu_repeater_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ocl_rx_AntConfig0 */
#define ACPHY_ocl_rx_AntConfig0(rev)                                  (ACREV_GE(rev,2) ? 0x769 : INVALID_ADDRESS)
#define ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_active_SHIFT(rev)   0
#define ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_active_MASK(rev)    (ACREV_GE(rev,5) ? (0x1 << ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_active_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_active_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_inactive_SHIFT(rev) 1
#define ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_inactive_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_inactive_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ocl_rx_AntConfig0_rx_antConfig_core_inactive_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ocl_rx_AntConfig0_ocl_rx_antConfig_sel_SHIFT(rev)       2
#define ACPHY_ocl_rx_AntConfig0_ocl_rx_antConfig_sel_MASK(rev)        (ACREV_GE(rev,5) ? (0x1 << ACPHY_ocl_rx_AntConfig0_ocl_rx_antConfig_sel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_ocl_rx_AntConfig0_ocl_rx_antConfig_sel_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_s_w1_block_acc0 */
#define ACPHY_ACI_Detect_s_w1_block_acc0(rev)                      (ACREV_GE(rev,18) ? 0x7ad : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7ad : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7ad : INVALID_ADDRESS)))))
#define ACPHY_ACI_Detect_s_w1_block_acc0_s_w1_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w1_block_acc0_s_w1_block_acc_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_s_w1_block_acc0_s_w1_block_acc_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_s_w1_block_acc0_s_w1_block_acc_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_ACI_Detect_s_w1_block_acc0_s_w1_block_acc_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_DSSF_control_0 */
#define ACPHY_DSSF_control_0(rev)                  (ACREV_GE(rev,5) ? 0x7b0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b0 : INVALID_ADDRESS)))
#define ACPHY_DSSF_control_0_idepth_s1_SHIFT(rev)  3
#define ACPHY_DSSF_control_0_idepth_s1_MASK(rev)   (ACREV_GE(rev,5) ? (0x3 << ACPHY_DSSF_control_0_idepth_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_DSSF_control_0_idepth_s1_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_DSSF_control_0_idepth_s2_SHIFT(rev)  5
#define ACPHY_DSSF_control_0_idepth_s2_MASK(rev)   (ACREV_GE(rev,5) ? (0x3 << ACPHY_DSSF_control_0_idepth_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_DSSF_control_0_idepth_s2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_DSSF_control_0_enabled_s1_SHIFT(rev) 11
#define ACPHY_DSSF_control_0_enabled_s1_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_DSSF_control_0_enabled_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DSSF_control_0_enabled_s1_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_DSSF_control_0_enabled_s2_SHIFT(rev) 12
#define ACPHY_DSSF_control_0_enabled_s2_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_DSSF_control_0_enabled_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DSSF_control_0_enabled_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_exp_j_theta_i_s10 */
#define ACPHY_DSSF_exp_j_theta_i_s10(rev)                        (ACREV_GE(rev,5) ? 0x7b1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b1 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_j_theta_i_s10_exp_j_theta_i_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s10_exp_j_theta_i_s1_MASK(rev)  (ACREV_GE(rev,5) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s10_exp_j_theta_i_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s10_exp_j_theta_i_s1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_exp_j_theta_i_s20 */
#define ACPHY_DSSF_exp_j_theta_i_s20(rev)                        (ACREV_GE(rev,5) ? 0x7b2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b2 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_j_theta_i_s20_exp_j_theta_i_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s20_exp_j_theta_i_s2_MASK(rev)  (ACREV_GE(rev,5) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s20_exp_j_theta_i_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s20_exp_j_theta_i_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_exp_i_theta_q_s10 */
#define ACPHY_DSSF_exp_i_theta_q_s10(rev)                        (ACREV_GE(rev,5) ? 0x7b5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b5 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_i_theta_q_s10_exp_j_theta_q_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s10_exp_j_theta_q_s1_MASK(rev)  (ACREV_GE(rev,5) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s10_exp_j_theta_q_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s10_exp_j_theta_q_s1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_exp_i_theta_q_s20 */
#define ACPHY_DSSF_exp_i_theta_q_s20(rev)                        (ACREV_GE(rev,5) ? 0x7b6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b6 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_i_theta_q_s20_exp_j_theta_q_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s20_exp_j_theta_q_s2_MASK(rev)  (ACREV_GE(rev,5) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s20_exp_j_theta_q_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s20_exp_j_theta_q_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th0_s10 */
#define ACPHY_DSSF_gain_th0_s10(rev)                   (ACREV_GE(rev,5) ? 0x7b9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7b9 : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th0_s10_gain_th0_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s10_gain_th0_s1_MASK(rev)  (ACREV_GE(rev,5) ? (0x1ff << ACPHY_DSSF_gain_th0_s10_gain_th0_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1ff << ACPHY_DSSF_gain_th0_s10_gain_th0_s1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th1_s10 */
#define ACPHY_DSSF_gain_th1_s10(rev)                   (ACREV_GE(rev,5) ? 0x7ba : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7ba : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th1_s10_gain_th1_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s10_gain_th1_s1_MASK(rev)  (ACREV_GE(rev,5) ? (0x1ff << ACPHY_DSSF_gain_th1_s10_gain_th1_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1ff << ACPHY_DSSF_gain_th1_s10_gain_th1_s1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th2_s10 */
#define ACPHY_DSSF_gain_th2_s10(rev)                   (ACREV_GE(rev,5) ? 0x7bb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7bb : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th2_s10_gain_th2_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s10_gain_th2_s1_MASK(rev)  (ACREV_GE(rev,5) ? (0x1ff << ACPHY_DSSF_gain_th2_s10_gain_th2_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1ff << ACPHY_DSSF_gain_th2_s10_gain_th2_s1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th0_s20 */
#define ACPHY_DSSF_gain_th0_s20(rev)                   (ACREV_GE(rev,5) ? 0x7bc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7bc : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th0_s20_gain_th0_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s20_gain_th0_s2_MASK(rev)  (ACREV_GE(rev,5) ? (0x1ff << ACPHY_DSSF_gain_th0_s20_gain_th0_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1ff << ACPHY_DSSF_gain_th0_s20_gain_th0_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th1_s20 */
#define ACPHY_DSSF_gain_th1_s20(rev)                   (ACREV_GE(rev,5) ? 0x7bd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7bd : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th1_s20_gain_th1_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s20_gain_th1_s2_MASK(rev)  (ACREV_GE(rev,5) ? (0x1ff << ACPHY_DSSF_gain_th1_s20_gain_th1_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1ff << ACPHY_DSSF_gain_th1_s20_gain_th1_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th2_s20 */
#define ACPHY_DSSF_gain_th2_s20(rev)                   (ACREV_GE(rev,5) ? 0x7be : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7be : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th2_s20_gain_th2_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s20_gain_th2_s2_MASK(rev)  (ACREV_GE(rev,5) ? (0x1ff << ACPHY_DSSF_gain_th2_s20_gain_th2_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1ff << ACPHY_DSSF_gain_th2_s20_gain_th2_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th0_s30 */
#define ACPHY_DSSF_gain_th0_s30(rev) (ACREV_GE(rev,5) ? 0x7bf : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7bf : INVALID_ADDRESS)))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th0 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th0(rev)                            (ACREV_GE(rev,5) ? 0x7d0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d0 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th0_ofdm_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th0_ofdm_nominal_clip_th_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th0_ofdm_nominal_clip_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th0_ofdm_nominal_clip_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_nominal_clip_th0 */
#define ACPHY_PREMPT_cck_nominal_clip_th0(rev)                           (ACREV_GE(rev,5) ? 0x7d1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d1 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_nominal_clip_th0_cck_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th0_cck_nominal_clip_th_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_PREMPT_cck_nominal_clip_th0_cck_nominal_clip_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_PREMPT_cck_nominal_clip_th0_cck_nominal_clip_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_large_gain_mismatch_th0 */
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th0(rev)                         (ACREV_GE(rev,5) ? 0x7d2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d2 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th0_ofdm_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th0_ofdm_large_gain_mismatch_th_MASK(rev) (ACREV_GE(rev,5) ? (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th0_ofdm_large_gain_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th0_ofdm_large_gain_mismatch_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_large_gain_mismatch_th0 */
#define ACPHY_PREMPT_cck_large_gain_mismatch_th0(rev)                          (ACREV_GE(rev,5) ? 0x7d3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d3 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_large_gain_mismatch_th0_cck_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_large_gain_mismatch_th0_cck_large_gain_mismatch_th_MASK(rev) (ACREV_GE(rev,5) ? (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th0_cck_large_gain_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th0_cck_large_gain_mismatch_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0 */
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0(rev)                            (ACREV_GE(rev,5) ? 0x7d4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d4 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0_ofdm_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0_ofdm_nominal_clip_cnt_th_MASK(rev) (ACREV_GE(rev,5) ? (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0_ofdm_nominal_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th0_ofdm_nominal_clip_cnt_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_nominal_clip_cnt_th0 */
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th0(rev)                             (ACREV_GE(rev,5) ? 0x7d5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d5 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th0_cck_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th0_cck_nominal_clip_cnt_th_MASK(rev) (ACREV_GE(rev,5) ? (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th0_cck_nominal_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th0_cck_nominal_clip_cnt_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_low_power_mismatch_th0 */
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th0(rev)                          (ACREV_GE(rev,5) ? 0x7d6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d6 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th0_ofdm_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th0_ofdm_low_power_mismatch_th_MASK(rev) (ACREV_GE(rev,5) ? (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th0_ofdm_low_power_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th0_ofdm_low_power_mismatch_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_low_power_mismatch_th0 */
#define ACPHY_PREMPT_cck_low_power_mismatch_th0(rev)                           (ACREV_GE(rev,5) ? 0x7d7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d7 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_low_power_mismatch_th0_cck_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_low_power_mismatch_th0_cck_low_power_mismatch_th_MASK(rev) (ACREV_GE(rev,5) ? (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th0_cck_low_power_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th0_cck_low_power_mismatch_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0 */
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0(rev)                   (ACREV_GE(rev,5) ? 0x7d8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d8 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0_ofdm_max_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,5) ? (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th0_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0 */
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0(rev)                    (ACREV_GE(rev,5) ? 0x7d9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7d9 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0_cck_max_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,5) ? (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th0_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0 */
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0(rev)                   (ACREV_GE(rev,5) ? 0x7da : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7da : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0_ofdm_min_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,5) ? (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th0_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0 */
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0(rev)                    (ACREV_GE(rev,5) ? 0x7db : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7db : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0_cck_min_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,5) ? (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th0_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_per_pkt_en0 */
#define ACPHY_PREMPT_per_pkt_en0(rev)                                 (ACREV_GE(rev,5) ? 0x7dc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x7dc : INVALID_ADDRESS)))
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_enable_SHIFT(rev)        0
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_enable_MASK(rev)         (ACREV_GE(rev,5) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_per_pkt_en0_low_power_enable_SHIFT(rev)          1
#define ACPHY_PREMPT_per_pkt_en0_low_power_enable_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_low_power_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_low_power_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_per_pkt_en0_pwr_variation_enable_SHIFT(rev)      2
#define ACPHY_PREMPT_per_pkt_en0_pwr_variation_enable_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_pwr_variation_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_pwr_variation_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond1_enable_SHIFT(rev)  3
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond1_enable_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond1_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond1_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond1_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond2_enable_SHIFT(rev)  4
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond2_enable_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond2_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond2_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond2_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond3_enable_SHIFT(rev)  5
#define ACPHY_PREMPT_per_pkt_en0_clip_detect_cond3_enable_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond3_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond3_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_clip_detect_cond3_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_per_pkt_en0_enable_abrts_during_htagc_SHIFT(rev) 6
#define ACPHY_PREMPT_per_pkt_en0_enable_abrts_during_htagc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en0_enable_abrts_during_htagc_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0(rev)                      (ACREV_GE(rev,14) ? 0x7dd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7dd : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x7dd : INVALID_ADDRESS)))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_msb_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_msb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_msb_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_msb_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_msb_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_msb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_msb_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_msb_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_lsb_bits_MASK(rev) (ACREV_GE(rev,14) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_lsb_bits_MASK(rev) (ACREV_GE(rev,14) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_lsb_bits_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_lsb_bits_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits0_cck_nominal_clip_th_lsb_bits_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_ctrl0 */
#define ACPHY_txbbpdcomp_ctrl0(rev)                                     (ACREV_GE(rev,18) ? 0x7e0 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e0 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e0 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe00 : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_en0_SHIFT(rev)                0
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_en0_MASK(rev)                 (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_en0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_en0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_en0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_en0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dc_comp_en0_SHIFT(rev)        1
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dc_comp_en0_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dc_comp_en0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dc_comp_en0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dc_comp_en0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dc_comp_en0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_cckcomp_en0_SHIFT(rev)        2
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_cckcomp_en0_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_cckcomp_en0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_cckcomp_en0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_cckcomp_en0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_cckcomp_en0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_rfpwr_override_en0_SHIFT(rev) 3
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_rfpwr_override_en0_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_rfpwr_override_en0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_rfpwr_override_en0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_rfpwr_override_en0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_rfpwr_override_en0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_signed_lut_en0_SHIFT(rev)     4
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_signed_lut_en0_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_signed_lut_en0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_signed_lut_en0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_signed_lut_en0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_signed_lut_en0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)            (ACREV_GE(rev,7) ? 5 : 6)
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_MASK(rev)             (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0x7f << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,12) ? (0xff << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,11) ? (0x7f << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x7f << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_tbl_sz0_SHIFT(rev)) : INVALID_MASK))))))))))
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dot11b_en0_SHIFT(rev)         5
#define ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dot11b_en0_MASK(rev)          (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_txbbpdcomp_ctrl0_txbbpdcomp_dot11b_en0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_txbbpdcomp_tbl_idx0 */
#define ACPHY_txbbpdcomp_tbl_idx0(rev)                             (ACREV_GE(rev,18) ? 0x7e1 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e1 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e1 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe01 : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_start_idx0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_start_idx0_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_start_idx0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_start_idx0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_start_idx0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_start_idx0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_stop_idx0_SHIFT(rev)  7
#define ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_stop_idx0_MASK(rev)   (ACREV_GE(rev,18) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_stop_idx0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_stop_idx0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_stop_idx0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx0_txbbpdcomp_stop_idx0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txbbpdcomp_dc_offseti0 */
#define ACPHY_txbbpdcomp_dc_offseti0(rev)                              (ACREV_GE(rev,18) ? 0x7e2 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e2 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e2 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe02 : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_dc_offseti0_txbbpdcomp_dc_offseti0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offseti0_txbbpdcomp_dc_offseti0_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_dc_offseti0_txbbpdcomp_dc_offseti0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_dc_offseti0_txbbpdcomp_dc_offseti0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3ff << ACPHY_txbbpdcomp_dc_offseti0_txbbpdcomp_dc_offseti0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x3ff << ACPHY_txbbpdcomp_dc_offseti0_txbbpdcomp_dc_offseti0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txbbpdcomp_dc_offsetq0 */
#define ACPHY_txbbpdcomp_dc_offsetq0(rev)                              (ACREV_GE(rev,18) ? 0x7e3 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e3 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e3 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe03 : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_dc_offsetq0_txbbpdcomp_dc_offsetq0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offsetq0_txbbpdcomp_dc_offsetq0_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_dc_offsetq0_txbbpdcomp_dc_offsetq0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_dc_offsetq0_txbbpdcomp_dc_offsetq0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3ff << ACPHY_txbbpdcomp_dc_offsetq0_txbbpdcomp_dc_offsetq0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x3ff << ACPHY_txbbpdcomp_dc_offsetq0_txbbpdcomp_dc_offsetq0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txbbpdcomp_cckdc_offseti0 */
#define ACPHY_txbbpdcomp_cckdc_offseti0(rev)                                 (ACREV_GE(rev,18) ? 0x7e4 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e4 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e4 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe04 : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_cckdc_offseti0_txbbpdcomp_cckdc_offseti0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offseti0_txbbpdcomp_cckdc_offseti0_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti0_txbbpdcomp_cckdc_offseti0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti0_txbbpdcomp_cckdc_offseti0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti0_txbbpdcomp_cckdc_offseti0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti0_txbbpdcomp_cckdc_offseti0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txbbpdcomp_cckdc_offsetq0 */
#define ACPHY_txbbpdcomp_cckdc_offsetq0(rev)                                 (ACREV_GE(rev,18) ? 0x7e5 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e5 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e5 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe05 : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_cckdc_offsetq0_txbbpdcomp_cckdc_offsetq0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offsetq0_txbbpdcomp_cckdc_offsetq0_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq0_txbbpdcomp_cckdc_offsetq0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq0_txbbpdcomp_cckdc_offsetq0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq0_txbbpdcomp_cckdc_offsetq0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq0_txbbpdcomp_cckdc_offsetq0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txbbpdcomp_rfpwr_ctrl0 */
#define ACPHY_txbbpdcomp_rfpwr_ctrl0(rev)                                      (ACREV_GE(rev,18) ? 0x7e6 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e6 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e6 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe06 : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_override_val0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_override_val0_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_override_val0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_override_val0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_override_val0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_override_val0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_lut_idx0_SHIFT(rev)      9
#define ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_lut_idx0_MASK(rev)       (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x7f << ACPHY_txbbpdcomp_rfpwr_ctrl0_txbbpdcomp_rfpwr_lut_idx0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_txbbpdcomp_scaling0 */
#define ACPHY_txbbpdcomp_scaling0(rev)                                 (ACREV_GE(rev,18) ? 0x7e7 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e7 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e7 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe07 : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_idx_scalar0_SHIFT(rev)    0
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_idx_scalar0_MASK(rev)     (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_idx_scalar0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_idx_scalar0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_idx_scalar0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_idx_scalar0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_idx0_SHIFT(rev) 8
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_idx0_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_idx0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_idx0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7 << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_idx0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x7 << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_idx0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_eps0_SHIFT(rev) 11
#define ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_eps0_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_eps0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_eps0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_eps0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xf << ACPHY_txbbpdcomp_scaling0_txbbpdcomp_nfracbits_eps0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txbbpdcomp_idx_offseti0 */
#define ACPHY_txbbpdcomp_idx_offseti0(rev)                               (ACREV_GE(rev,18) ? 0x7e8 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e8 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e8 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe09 : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_idx_offseti0_txbbpdcomp_idx_offseti0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offseti0_txbbpdcomp_idx_offseti0_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_idx_offseti0_txbbpdcomp_idx_offseti0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_idx_offseti0_txbbpdcomp_idx_offseti0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_txbbpdcomp_idx_offseti0_txbbpdcomp_idx_offseti0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_txbbpdcomp_idx_offseti0_txbbpdcomp_idx_offseti0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txbbpdcomp_idx_offsetq0 */
#define ACPHY_txbbpdcomp_idx_offsetq0(rev)                               (ACREV_GE(rev,18) ? 0x7e9 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7e9 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7e9 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe0a : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_idx_offsetq0_txbbpdcomp_idx_offsetq0_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offsetq0_txbbpdcomp_idx_offsetq0_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_idx_offsetq0_txbbpdcomp_idx_offsetq0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_idx_offsetq0_txbbpdcomp_idx_offsetq0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_txbbpdcomp_idx_offsetq0_txbbpdcomp_idx_offsetq0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_txbbpdcomp_idx_offsetq0_txbbpdcomp_idx_offsetq0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txbbpdcomp_idx_offset20 */
#define ACPHY_txbbpdcomp_idx_offset20(rev)                               (ACREV_GE(rev,18) ? 0x7ea : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7ea : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7ea : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xe0b : INVALID_ADDRESS)))))))
#define ACPHY_txbbpdcomp_idx_offset20_txbbpdcomp_idx_offset20_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offset20_txbbpdcomp_idx_offset20_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_idx_offset20_txbbpdcomp_idx_offset20_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_idx_offset20_txbbpdcomp_idx_offset20_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_txbbpdcomp_idx_offset20_txbbpdcomp_idx_offset20_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_txbbpdcomp_idx_offset20_txbbpdcomp_idx_offset20_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txfdss_ctrl0 */
#define ACPHY_txfdss_ctrl0(rev)                             (ACREV_GE(rev,18) ? 0x7f0 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f0 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7f0 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xf00 : INVALID_ADDRESS)))))))
#define ACPHY_txfdss_ctrl0_txfdss_enable0_SHIFT(rev)        0
#define ACPHY_txfdss_ctrl0_txfdss_enable0_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_txfdss_ctrl0_txfdss_enable0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txfdss_ctrl0_txfdss_enable0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_txfdss_ctrl0_txfdss_enable0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_txfdss_ctrl0_txfdss_enable0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txfdss_ctrl0_txfdss_interp_enable0_SHIFT(rev) 1
#define ACPHY_txfdss_ctrl0_txfdss_interp_enable0_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_txfdss_ctrl0_txfdss_interp_enable0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txfdss_ctrl0_txfdss_interp_enable0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_txfdss_ctrl0_txfdss_interp_enable0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txfdss_cfgtbl0 */
#define ACPHY_txfdss_cfgtbl0(rev)                           (ACREV_GE(rev,18) ? 0x7f1 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f1 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7f1 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xf01 : INVALID_ADDRESS)))))))
#define ACPHY_txfdss_cfgtbl0_txfdss_num_20M_tbl0_SHIFT(rev) 0
#define ACPHY_txfdss_cfgtbl0_txfdss_num_20M_tbl0_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_txfdss_cfgtbl0_txfdss_num_20M_tbl0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_txfdss_cfgtbl0_txfdss_num_20M_tbl0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1f << ACPHY_txfdss_cfgtbl0_txfdss_num_20M_tbl0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1f << ACPHY_txfdss_cfgtbl0_txfdss_num_20M_tbl0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txfdss_cfgtbl0_txfdss_num_40M_tbl0_SHIFT(rev) 5
#define ACPHY_txfdss_cfgtbl0_txfdss_num_40M_tbl0_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_txfdss_cfgtbl0_txfdss_num_40M_tbl0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_txfdss_cfgtbl0_txfdss_num_40M_tbl0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1f << ACPHY_txfdss_cfgtbl0_txfdss_num_40M_tbl0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1f << ACPHY_txfdss_cfgtbl0_txfdss_num_40M_tbl0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txfdss_cfgbrkpt0_0 */
#define ACPHY_txfdss_cfgbrkpt0_0(rev)                                   (ACREV_GE(rev,18) ? 0x7f2 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f2 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7f2 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xf02 : INVALID_ADDRESS)))))))
#define ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_20M_breakpoints0_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_20M_breakpoints0_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_20M_breakpoints0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_20M_breakpoints0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_20M_breakpoints0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_20M_breakpoints0_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_40M_breakpoints0_SHIFT(rev) 7
#define ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_40M_breakpoints0_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_40M_breakpoints0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_40M_breakpoints0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_40M_breakpoints0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_0_txfdss_num_40M_breakpoints0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txfdss_cfgbrkpt1_0 */
#define ACPHY_txfdss_cfgbrkpt1_0(rev)                                   (ACREV_GE(rev,18) ? 0x7f3 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f3 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7f3 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xf03 : INVALID_ADDRESS)))))))
#define ACPHY_txfdss_cfgbrkpt1_0_txfdss_num_80M_breakpoints0_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt1_0_txfdss_num_80M_breakpoints0_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txfdss_cfgbrkpt1_0_txfdss_num_80M_breakpoints0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txfdss_cfgbrkpt1_0_txfdss_num_80M_breakpoints0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7f << ACPHY_txfdss_cfgbrkpt1_0_txfdss_num_80M_breakpoints0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x7f << ACPHY_txfdss_cfgbrkpt1_0_txfdss_num_80M_breakpoints0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_txfdss_scaleadj_en_0 */
#define ACPHY_txfdss_scaleadj_en_0(rev)                                (ACREV_GE(rev,18) ? 0x7f4 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f4 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0x7f4 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xf04 : INVALID_ADDRESS)))))))
#define ACPHY_txfdss_scaleadj_en_0_txfdss_scale_adj_enable0_SHIFT(rev) 0
#define ACPHY_txfdss_scaleadj_en_0_txfdss_scale_adj_enable0_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_txfdss_scaleadj_en_0_txfdss_scale_adj_enable0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_txfdss_scaleadj_en_0_txfdss_scale_adj_enable0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7 << ACPHY_txfdss_scaleadj_en_0_txfdss_scale_adj_enable0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x7 << ACPHY_txfdss_scaleadj_en_0_txfdss_scale_adj_enable0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_ACI_Detect_s_w12_value0 */
#define ACPHY_ACI_Detect_s_w12_value0(rev)                   (ACREV_GE(rev,18) ? 0x7f5 : (ACREV_GE(rev,14) ? 0x7e0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7f5 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f5 : (ACREV_GE(rev,8) ? 0x7e0 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_s_w12_value0_s_w12_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_value0_s_w12_value_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_ACI_Detect_s_w12_value0_s_w12_value_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_ACI_Detect_s_w12_value0_s_w12_value_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_ACI_Detect_s_w12_value0_s_w12_value_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_s_w12_block_acc0 */
#define ACPHY_ACI_Detect_s_w12_block_acc0(rev)                       (ACREV_GE(rev,18) ? 0x7f6 : (ACREV_GE(rev,14) ? 0x7e1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7f6 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f6 : (ACREV_GE(rev,8) ? 0x7e1 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_s_w12_block_acc0_s_w12_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_block_acc0_s_w12_block_acc_MASK(rev)  (ACREV_GE(rev,14) ? (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc0_s_w12_block_acc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc0_s_w12_block_acc_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc0_s_w12_block_acc_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_s_w12_window_acc0_lo */
#define ACPHY_ACI_Detect_s_w12_window_acc0_lo(rev)                           (ACREV_GE(rev,18) ? 0x7f7 : (ACREV_GE(rev,14) ? 0x7e2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7f7 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f7 : (ACREV_GE(rev,8) ? 0x7e2 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_s_w12_window_acc0_lo_s_w12_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc0_lo_s_w12_window_acc_lo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_s_w12_window_acc0_lo_s_w12_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_s_w12_window_acc0_lo_s_w12_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_s_w12_window_acc0_lo_s_w12_window_acc_lo_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_s_w12_window_acc0_hi */
#define ACPHY_ACI_Detect_s_w12_window_acc0_hi(rev)                           (ACREV_GE(rev,18) ? 0x7f8 : (ACREV_GE(rev,14) ? 0x7e3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7f8 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f8 : (ACREV_GE(rev,8) ? 0x7e3 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_s_w12_window_acc0_hi_s_w12_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc0_hi_s_w12_window_acc_hi_MASK(rev)  (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Detect_s_w12_window_acc0_hi_s_w12_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Detect_s_w12_window_acc0_hi_s_w12_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Detect_s_w12_window_acc0_hi_s_w12_window_acc_hi_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w120 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w120(rev)                            (ACREV_GE(rev,18) ? 0x7f9 : (ACREV_GE(rev,14) ? 0x7e4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7f9 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7f9 : (ACREV_GE(rev,8) ? 0x7e4 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_aci_detected_ctr_w120_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w120_aci_detected_ctr_w12_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w120_aci_detected_ctr_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w120_aci_detected_ctr_w12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w120_aci_detected_ctr_w12_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w120 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w120(rev)                         (ACREV_GE(rev,18) ? 0x7fa : (ACREV_GE(rev,14) ? 0x7e5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x7fa : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x7fa : (ACREV_GE(rev,8) ? 0x7e5 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w120_sw_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w120_sw_aci_detected_ctr_w12_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w120_sw_aci_detected_ctr_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w120_sw_aci_detected_ctr_w12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w120_sw_aci_detected_ctr_w12_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_radio_logen2g */
#define ACPHY_radio_logen2g(rev)                   (ACREV_GE(rev,2) ? 0x830 : INVALID_ADDRESS)
#define ACPHY_radio_logen2g_idac_gm_SHIFT(rev)     0
#define ACPHY_radio_logen2g_idac_gm_MASK(rev)      (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen2g_idac_gm_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen2g_idac_gm_2nd_SHIFT(rev) 3
#define ACPHY_radio_logen2g_idac_gm_2nd_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen2g_idac_gm_2nd_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen2g_idac_qb_SHIFT(rev)     6
#define ACPHY_radio_logen2g_idac_qb_MASK(rev)      (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen2g_idac_qb_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen2g_idac_qb_2nd_SHIFT(rev) 9
#define ACPHY_radio_logen2g_idac_qb_2nd_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen2g_idac_qb_2nd_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen2g_idac_qtx_SHIFT(rev)    12
#define ACPHY_radio_logen2g_idac_qtx_MASK(rev)     (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen2g_idac_qtx_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_logen2gN5g */
#define ACPHY_radio_logen2gN5g(rev)                (ACREV_GE(rev,2) ? 0x831 : INVALID_ADDRESS)
#define ACPHY_radio_logen2gN5g_idac_itx_SHIFT(rev) 0
#define ACPHY_radio_logen2gN5g_idac_itx_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen2gN5g_idac_itx_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen2gN5g_idac_qrx_SHIFT(rev) 3
#define ACPHY_radio_logen2gN5g_idac_qrx_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen2gN5g_idac_qrx_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen2gN5g_idac_irx_SHIFT(rev) 6
#define ACPHY_radio_logen2gN5g_idac_irx_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen2gN5g_idac_irx_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen2gN5g_idac_buf_SHIFT(rev) 9
#define ACPHY_radio_logen2gN5g_idac_buf_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen2gN5g_idac_buf_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen2gN5g_idac_mix_SHIFT(rev) 12
#define ACPHY_radio_logen2gN5g_idac_mix_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen2gN5g_idac_mix_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_logen5g */
#define ACPHY_radio_logen5g(rev)                 (ACREV_GE(rev,2) ? 0x832 : INVALID_ADDRESS)
#define ACPHY_radio_logen5g_idac_div_SHIFT(rev)  0
#define ACPHY_radio_logen5g_idac_div_MASK(rev)   (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5g_idac_div_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen5g_idac_vcob_SHIFT(rev) 3
#define ACPHY_radio_logen5g_idac_vcob_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5g_idac_vcob_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen5g_idac_mixb_SHIFT(rev) 6
#define ACPHY_radio_logen5g_idac_mixb_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5g_idac_mixb_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen5g_idac_load_SHIFT(rev) 9
#define ACPHY_radio_logen5g_idac_load_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5g_idac_load_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_logen5gbufs */
#define ACPHY_radio_logen5gbufs(rev)                  (ACREV_GE(rev,2) ? 0x833 : INVALID_ADDRESS)
#define ACPHY_radio_logen5gbufs_idac_bufb_SHIFT(rev)  0
#define ACPHY_radio_logen5gbufs_idac_bufb_MASK(rev)   (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5gbufs_idac_bufb_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen5gbufs_idac_bufb2_SHIFT(rev) 3
#define ACPHY_radio_logen5gbufs_idac_bufb2_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5gbufs_idac_bufb2_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen5gbufs_idac_buf2_SHIFT(rev)  6
#define ACPHY_radio_logen5gbufs_idac_buf2_MASK(rev)   (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5gbufs_idac_buf2_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen5gbufs_idac_buf1_SHIFT(rev)  9
#define ACPHY_radio_logen5gbufs_idac_buf1_MASK(rev)   (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5gbufs_idac_buf1_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen5gbufs_idac_bufb1_SHIFT(rev) 12
#define ACPHY_radio_logen5gbufs_idac_bufb1_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5gbufs_idac_bufb1_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_logen5gQI */
#define ACPHY_radio_logen5gQI(rev)                (ACREV_GE(rev,2) ? 0x834 : INVALID_ADDRESS)
#define ACPHY_radio_logen5gQI_idac_qtx_SHIFT(rev) 0
#define ACPHY_radio_logen5gQI_idac_qtx_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5gQI_idac_qtx_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen5gQI_idac_itx_SHIFT(rev) 3
#define ACPHY_radio_logen5gQI_idac_itx_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5gQI_idac_itx_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen5gQI_idac_qrx_SHIFT(rev) 6
#define ACPHY_radio_logen5gQI_idac_qrx_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5gQI_idac_qrx_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_logen5gQI_idac_irx_SHIFT(rev) 9
#define ACPHY_radio_logen5gQI_idac_irx_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_logen5gQI_idac_irx_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_vcocal */
#define ACPHY_radio_pll_vcocal(rev)                             (ACREV_GE(rev,2) ? 0x835 : INVALID_ADDRESS)
#define ACPHY_radio_pll_vcocal_vcocal_rstn_SHIFT(rev)           0
#define ACPHY_radio_pll_vcocal_vcocal_rstn_MASK(rev)            (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_pll_vcocal_vcocal_rstn_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_SHIFT(rev)     1
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_MASK(rev)      (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_pll_vcocal_vcocal_force_caps_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_val_SHIFT(rev) 2
#define ACPHY_radio_pll_vcocal_vcocal_force_caps_val_MASK(rev)  (ACREV_GE(rev,2) ? (0x7ff << ACPHY_radio_pll_vcocal_vcocal_force_caps_val_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_vcoSet1 */
#define ACPHY_radio_pll_vcoSet1(rev)                            (ACREV_GE(rev,2) ? 0x836 : INVALID_ADDRESS)
#define ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_SHIFT(rev)     0
#define ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_MASK(rev)      (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_pll_vcoSet1_vco_ALC_ref_ctrl_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet1_vco_bias_mode_SHIFT(rev)        4
#define ACPHY_radio_pll_vcoSet1_vco_bias_mode_MASK(rev)         (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_pll_vcoSet1_vco_bias_mode_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_SHIFT(rev) 5
#define ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_pll_vcoSet1_vco_bypass_vctrl_buf_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet1_vco_cvar_extra_SHIFT(rev)       6
#define ACPHY_radio_pll_vcoSet1_vco_cvar_extra_MASK(rev)        (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_pll_vcoSet1_vco_cvar_extra_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet1_vco_cvar_SHIFT(rev)             10
#define ACPHY_radio_pll_vcoSet1_vco_cvar_MASK(rev)              (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_pll_vcoSet1_vco_cvar_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet1_vco_en_alc_SHIFT(rev)           14
#define ACPHY_radio_pll_vcoSet1_vco_en_alc_MASK(rev)            (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_pll_vcoSet1_vco_en_alc_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_SHIFT(rev)         15
#define ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_MASK(rev)          (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_pll_vcoSet1_vco_USE_2p5V_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_vcoSet2 */
#define ACPHY_radio_pll_vcoSet2(rev)                          (ACREV_GE(rev,2) ? 0x837 : INVALID_ADDRESS)
#define ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_SHIFT(rev)   0
#define ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_MASK(rev)    (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_pll_vcoSet2_vco_tempco_dcadj_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet2_vco_tempco_SHIFT(rev)         4
#define ACPHY_radio_pll_vcoSet2_vco_tempco_MASK(rev)          (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_pll_vcoSet2_vco_tempco_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_SHIFT(rev) 8
#define ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_MASK(rev)  (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_pll_vcoSet2_vco_vctrl_buf_ical_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet2_vco_ICAL_SHIFT(rev)           11
#define ACPHY_radio_pll_vcoSet2_vco_ICAL_MASK(rev)            (ACREV_GE(rev,2) ? (0x1f << ACPHY_radio_pll_vcoSet2_vco_ICAL_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_vcoSet3 */
#define ACPHY_radio_pll_vcoSet3(rev)                        (ACREV_GE(rev,2) ? 0x838 : INVALID_ADDRESS)
#define ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_SHIFT(rev)     0
#define ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_MASK(rev)      (ACREV_GE(rev,2) ? (0x1f << ACPHY_radio_pll_vcoSet3_vco_ICAL_1p2_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_SHIFT(rev)     5
#define ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_MASK(rev)      (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_pll_vcoSet3_vco_HDRM_CAL_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_SHIFT(rev)       9
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_MASK(rev)        (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_pll_vcoSet3_vco_cal_en_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_SHIFT(rev) 10
#define ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_pll_vcoSet3_vco_cal_en_empco_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet3_vco_cap_mode_SHIFT(rev)     11
#define ACPHY_radio_pll_vcoSet3_vco_cap_mode_MASK(rev)      (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_pll_vcoSet3_vco_cap_mode_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet3_vco_por_SHIFT(rev)          12
#define ACPHY_radio_pll_vcoSet3_vco_por_MASK(rev)           (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_pll_vcoSet3_vco_por_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_vcoSet4 */
#define ACPHY_radio_pll_vcoSet4(rev)                                    (ACREV_GE(rev,2) ? 0x839 : INVALID_ADDRESS)
#define ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_SHIFT(rev)         0
#define ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_MASK(rev)          (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_pll_vcoSet4_vco_tempco_dcadj_1p2_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_SHIFT(rev)            4
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_MASK(rev)             (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_SHIFT(rev) 8
#define ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_bias_opamp_fastsettle_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_SHIFT(rev)                  12
#define ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_MASK(rev)                   (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_pll_vcoSet4_vco_ib_ctrl_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_lf_r1 */
#define ACPHY_radio_pll_lf_r1(rev)             (ACREV_GE(rev,2) ? 0x83a : INVALID_ADDRESS)
#define ACPHY_radio_pll_lf_r1_lf_r1_SHIFT(rev) 0
#define ACPHY_radio_pll_lf_r1_lf_r1_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_pll_lf_r1_lf_r1_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_lf_r2r3 */
#define ACPHY_radio_pll_lf_r2r3(rev)             (ACREV_GE(rev,2) ? 0x83b : INVALID_ADDRESS)
#define ACPHY_radio_pll_lf_r2r3_lf_r2_SHIFT(rev) 0
#define ACPHY_radio_pll_lf_r2r3_lf_r2_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_pll_lf_r2r3_lf_r2_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_lf_r2r3_lf_r3_SHIFT(rev) 8
#define ACPHY_radio_pll_lf_r2r3_lf_r3_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_pll_lf_r2r3_lf_r3_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_lf_cm */
#define ACPHY_radio_pll_lf_cm(rev)                (ACREV_GE(rev,2) ? 0x83c : INVALID_ADDRESS)
#define ACPHY_radio_pll_lf_cm_lf_rs_cm_SHIFT(rev) 0
#define ACPHY_radio_pll_lf_cm_lf_rs_cm_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_pll_lf_cm_lf_rs_cm_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_lf_cm_lf_rf_cm_SHIFT(rev) 8
#define ACPHY_radio_pll_lf_cm_lf_rf_cm_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_pll_lf_cm_lf_rf_cm_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_lf_cSet1 */
#define ACPHY_radio_pll_lf_cSet1(rev)             (ACREV_GE(rev,2) ? 0x83d : INVALID_ADDRESS)
#define ACPHY_radio_pll_lf_cSet1_lf_c1_SHIFT(rev) 0
#define ACPHY_radio_pll_lf_cSet1_lf_c1_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_pll_lf_cSet1_lf_c1_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_lf_cSet1_lf_c2_SHIFT(rev) 8
#define ACPHY_radio_pll_lf_cSet1_lf_c2_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_pll_lf_cSet1_lf_c2_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_lf_cSet2 */
#define ACPHY_radio_pll_lf_cSet2(rev)             (ACREV_GE(rev,2) ? 0x83e : INVALID_ADDRESS)
#define ACPHY_radio_pll_lf_cSet2_lf_c3_SHIFT(rev) 0
#define ACPHY_radio_pll_lf_cSet2_lf_c3_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_pll_lf_cSet2_lf_c3_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_lf_cSet2_lf_c4_SHIFT(rev) 8
#define ACPHY_radio_pll_lf_cSet2_lf_c4_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_pll_lf_cSet2_lf_c4_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_pll_cp */
#define ACPHY_radio_pll_cp(rev)                    (ACREV_GE(rev,2) ? 0x83f : INVALID_ADDRESS)
#define ACPHY_radio_pll_cp_cp_kpd_scale_SHIFT(rev) 0
#define ACPHY_radio_pll_cp_cp_kpd_scale_MASK(rev)  (ACREV_GE(rev,2) ? (0x7f << ACPHY_radio_pll_cp_cp_kpd_scale_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_pll_cp_cp_ioff_SHIFT(rev)      7
#define ACPHY_radio_pll_cp_cp_ioff_MASK(rev)       (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_pll_cp_cp_ioff_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_ldo */
#define ACPHY_radio_ldo(rev)                                         (ACREV_GE(rev,2) ? 0x850 : INVALID_ADDRESS)
#define ACPHY_radio_ldo_ldo_1p2_xtalldo1p2_lowquiescenten_SHIFT(rev) 0
#define ACPHY_radio_ldo_ldo_1p2_xtalldo1p2_lowquiescenten_MASK(rev)  (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_ldo_ldo_1p2_xtalldo1p2_lowquiescenten_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_SHIFT(rev)              1
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_MASK(rev)               (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_aux_SHIFT(rev)    2
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_aux_MASK(rev)     (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_aux_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_aux_SHIFT(rev)          3
#define ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_aux_MASK(rev)           (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_ldo_ldo_2p5_lowpwren_VCO_aux_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_CP_SHIFT(rev)         4
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_CP_MASK(rev)          (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_ldo_ldo_2p5_lowquiescenten_CP_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_SHIFT(rev)        5
#define ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_MASK(rev)         (ACREV_GE(rev,2) ? (0x1 << ACPHY_radio_ldo_ldo_2p5_lowquiescenten_VCO_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_rxrf_lna2g */
#define ACPHY_radio_rxrf_lna2g(rev)                                 (ACREV_GE(rev,2) ? 0x851 : INVALID_ADDRESS)
#define ACPHY_radio_rxrf_lna2g_lna2g_lna1_bias_idac_SHIFT(rev)      0
#define ACPHY_radio_rxrf_lna2g_lna2g_lna1_bias_idac_MASK(rev)       (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxrf_lna2g_lna2g_lna1_bias_idac_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_aux_bias_idac_SHIFT(rev)  4
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_aux_bias_idac_MASK(rev)   (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxrf_lna2g_lna2g_lna2_aux_bias_idac_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_main_bias_idac_SHIFT(rev) 8
#define ACPHY_radio_rxrf_lna2g_lna2g_lna2_main_bias_idac_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxrf_lna2g_lna2g_lna2_main_bias_idac_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_rxrf_lna5g */
#define ACPHY_radio_rxrf_lna5g(rev)                                 (ACREV_GE(rev,2) ? 0x852 : INVALID_ADDRESS)
#define ACPHY_radio_rxrf_lna5g_lna5g_lna1_bias_idac_SHIFT(rev)      0
#define ACPHY_radio_rxrf_lna5g_lna5g_lna1_bias_idac_MASK(rev)       (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxrf_lna5g_lna5g_lna1_bias_idac_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_aux_bias_idac_SHIFT(rev)  4
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_aux_bias_idac_MASK(rev)   (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxrf_lna5g_lna5g_lna2_aux_bias_idac_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_main_bias_idac_SHIFT(rev) 8
#define ACPHY_radio_rxrf_lna5g_lna5g_lna2_main_bias_idac_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxrf_lna5g_lna5g_lna2_main_bias_idac_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_rxrf_rxmix */
#define ACPHY_radio_rxrf_rxmix(rev)                                   (ACREV_GE(rev,2) ? 0x853 : INVALID_ADDRESS)
#define ACPHY_radio_rxrf_rxmix_rxmix2g_aux_bias_idac_SHIFT(rev)       0
#define ACPHY_radio_rxrf_rxmix_rxmix2g_aux_bias_idac_MASK(rev)        (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxrf_rxmix_rxmix2g_aux_bias_idac_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxrf_rxmix_rxmix2g_main_bias_idac_SHIFT(rev)      4
#define ACPHY_radio_rxrf_rxmix_rxmix2g_main_bias_idac_MASK(rev)       (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxrf_rxmix_rxmix2g_main_bias_idac_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_aux_bias_idac_i_SHIFT(rev)  8
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_aux_bias_idac_i_MASK(rev)   (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxrf_rxmix_rxmix5g_gm_aux_bias_idac_i_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_main_bias_idac_i_SHIFT(rev) 12
#define ACPHY_radio_rxrf_rxmix_rxmix5g_gm_main_bias_idac_i_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxrf_rxmix_rxmix5g_gm_main_bias_idac_i_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_rxbb_tia */
#define ACPHY_radio_rxbb_tia(rev)                  (ACREV_GE(rev,2) ? 0x854 : INVALID_ADDRESS)
#define ACPHY_radio_rxbb_tia_tia_DC_Ib1_SHIFT(rev) 0
#define ACPHY_radio_rxbb_tia_tia_DC_Ib1_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxbb_tia_tia_DC_Ib1_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxbb_tia_tia_DC_Ib2_SHIFT(rev) 4
#define ACPHY_radio_rxbb_tia_tia_DC_Ib2_MASK(rev)  (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxbb_tia_tia_DC_Ib2_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxbb_tia_tia_Ib_I_SHIFT(rev)   8
#define ACPHY_radio_rxbb_tia_tia_Ib_I_MASK(rev)    (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxbb_tia_tia_Ib_I_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxbb_tia_tia_Ib_Q_SHIFT(rev)   12
#define ACPHY_radio_rxbb_tia_tia_Ib_Q_MASK(rev)    (ACREV_GE(rev,2) ? (0xf << ACPHY_radio_rxbb_tia_tia_Ib_Q_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_rxbb_bias12 */
#define ACPHY_radio_rxbb_bias12(rev)                       (ACREV_GE(rev,2) ? 0x855 : INVALID_ADDRESS)
#define ACPHY_radio_rxbb_bias12_lpf_bias_level1_SHIFT(rev) 0
#define ACPHY_radio_rxbb_bias12_lpf_bias_level1_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_rxbb_bias12_lpf_bias_level1_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxbb_bias12_lpf_bias_level2_SHIFT(rev) 8
#define ACPHY_radio_rxbb_bias12_lpf_bias_level2_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_rxbb_bias12_lpf_bias_level2_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_rxbb_bias34 */
#define ACPHY_radio_rxbb_bias34(rev)                       (ACREV_GE(rev,2) ? 0x856 : INVALID_ADDRESS)
#define ACPHY_radio_rxbb_bias34_lpf_bias_level3_SHIFT(rev) 0
#define ACPHY_radio_rxbb_bias34_lpf_bias_level3_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_rxbb_bias34_lpf_bias_level3_SHIFT(rev)) : INVALID_MASK)
#define ACPHY_radio_rxbb_bias34_lpf_bias_level4_SHIFT(rev) 8
#define ACPHY_radio_rxbb_bias34_lpf_bias_level4_MASK(rev)  (ACREV_GE(rev,2) ? (0xff << ACPHY_radio_rxbb_bias34_lpf_bias_level4_SHIFT(rev)) : INVALID_MASK)

/* Register ACPHY_radio_rccr */
#define ACPHY_radio_rccr(rev)               (ACREV_GE(rev,5) ? 0x857 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x857 : INVALID_ADDRESS)))
#define ACPHY_radio_rccr_tx_rccr_SHIFT(rev) 0
#define ACPHY_radio_rccr_tx_rccr_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_radio_rccr_tx_rccr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_rccr_tx_rccr_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_radio_rccr_rx_rccr_SHIFT(rev) 3
#define ACPHY_radio_rccr_rx_rccr_MASK(rev)  (ACREV_GE(rev,5) ? (0x7 << ACPHY_radio_rccr_rx_rccr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_radio_rccr_rx_rccr_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_radio_lopwr_ovrride */
#define ACPHY_radio_lopwr_ovrride(rev)                   (ACREV_GE(rev,14) ? 0x858 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x858 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x858 : INVALID_ADDRESS)))))
#define ACPHY_radio_lopwr_ovrride_logen2g_ovr_SHIFT(rev) 0
#define ACPHY_radio_lopwr_ovrride_logen2g_ovr_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_radio_lopwr_ovrride_logen2g_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_radio_lopwr_ovrride_logen2g_ovr_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_radio_lopwr_ovrride_logen2g_ovr_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_radio_lopwr_ovrride_logen5g_ovr_SHIFT(rev) 1
#define ACPHY_radio_lopwr_ovrride_logen5g_ovr_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_radio_lopwr_ovrride_logen5g_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_radio_lopwr_ovrride_logen5g_ovr_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_radio_lopwr_ovrride_logen5g_ovr_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr1_SHIFT(rev)  2
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr1_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr2_SHIFT(rev)  3
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr2_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr2_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr2_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr3_SHIFT(rev)  4
#define ACPHY_radio_lopwr_ovrride_rfpll_ovr3_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr3_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr3_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_radio_lopwr_ovrride_rfpll_ovr3_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_radio_lopwr_ovrride_ldo_ovr_SHIFT(rev)     5
#define ACPHY_radio_lopwr_ovrride_ldo_ovr_MASK(rev)      (ACREV_GE(rev,14) ? (0x1 << ACPHY_radio_lopwr_ovrride_ldo_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_radio_lopwr_ovrride_ldo_ovr_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_radio_lopwr_ovrride_ldo_ovr_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_radio_lopwr_ovrride_rxrf_ovr_SHIFT(rev)    6
#define ACPHY_radio_lopwr_ovrride_rxrf_ovr_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_radio_lopwr_ovrride_rxrf_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_radio_lopwr_ovrride_rxrf_ovr_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_radio_lopwr_ovrride_rxrf_ovr_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_radio_lopwr_ovrride_rxbb_ovr_SHIFT(rev)    7
#define ACPHY_radio_lopwr_ovrride_rxbb_ovr_MASK(rev)     (ACREV_GE(rev,14) ? (0x1 << ACPHY_radio_lopwr_ovrride_rxbb_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_radio_lopwr_ovrride_rxbb_ovr_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_radio_lopwr_ovrride_rxbb_ovr_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_en */
#define ACPHY_spur_can_p0_s1_en(rev)                             (ACREV_GE(rev,18) ? 0xb03 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb03 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb03 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p0_s1_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p0_s1_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p0_s1_en_spur_can_kf_enable_SHIFT(rev)    2
#define ACPHY_spur_can_p0_s1_en_spur_can_kf_enable_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p0_s1_en_spur_can_kf_enable_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_omega_high */
#define ACPHY_spur_can_p0_s1_omega_high(rev)                           (ACREV_GE(rev,18) ? 0xb04 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb04 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb04 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_omega_low */
#define ACPHY_spur_can_p0_s1_omega_low(rev)                          (ACREV_GE(rev,18) ? 0xb05 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb05 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb05 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_fsweep_offset */
#define ACPHY_spur_can_p0_s1_fsweep_offset(rev)                                (ACREV_GE(rev,18) ? 0xb06 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb06 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb06 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s2_en */
#define ACPHY_spur_can_p0_s2_en(rev)                             (ACREV_GE(rev,18) ? 0xb07 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb07 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb07 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s2_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s2_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p0_s2_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p0_s2_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p0_s2_en_spur_can_kf_enable_SHIFT(rev)    2
#define ACPHY_spur_can_p0_s2_en_spur_can_kf_enable_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p0_s2_en_spur_can_kf_enable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p0_s2_omega_high */
#define ACPHY_spur_can_p0_s2_omega_high(rev)                           (ACREV_GE(rev,18) ? 0xb08 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb08 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb08 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s2_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s2_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s2_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s2_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s2_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s2_omega_low */
#define ACPHY_spur_can_p0_s2_omega_low(rev)                          (ACREV_GE(rev,18) ? 0xb09 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb09 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb09 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s2_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s2_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s2_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s2_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s2_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s2_fsweep_offset */
#define ACPHY_spur_can_p0_s2_fsweep_offset(rev)                                (ACREV_GE(rev,18) ? 0xb0a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb0a : INVALID_ADDRESS)))
#define ACPHY_spur_can_p0_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s2_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p0_s3_en */
#define ACPHY_spur_can_p0_s3_en(rev)                             (ACREV_GE(rev,18) ? 0xb0b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb0b : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s3_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s3_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p0_s3_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p0_s3_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p0_s3_en_spur_can_kf_enable_SHIFT(rev)    2
#define ACPHY_spur_can_p0_s3_en_spur_can_kf_enable_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p0_s3_en_spur_can_kf_enable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p0_s3_omega_high */
#define ACPHY_spur_can_p0_s3_omega_high(rev)                           (ACREV_GE(rev,18) ? 0xb0c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb0c : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s3_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s3_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s3_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s3_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s3_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s3_omega_low */
#define ACPHY_spur_can_p0_s3_omega_low(rev)                          (ACREV_GE(rev,18) ? 0xb0d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb0d : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s3_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s3_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s3_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s3_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s3_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s3_fsweep_offset */
#define ACPHY_spur_can_p0_s3_fsweep_offset(rev)                                (ACREV_GE(rev,18) ? 0xb0e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb0e : INVALID_ADDRESS)))
#define ACPHY_spur_can_p0_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s3_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p0_s1_pop_gain_db */
#define ACPHY_spur_can_p0_s1_pop_gain_db(rev)                     (ACREV_GE(rev,18) ? 0xb6a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6a : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_gain_db_adapt_enabled_SHIFT(rev) 15
#define ACPHY_spur_can_p0_s1_pop_gain_db_adapt_enabled_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p0_s1_pop_gain_db_adapt_enabled_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p0_s1_pop_gain_db_adapt_enabled_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p0_s1_pop_gain_db_adapt_enabled_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p0_s1_pop_gain_db_gain_db_SHIFT(rev)       0
#define ACPHY_spur_can_p0_s1_pop_gain_db_gain_db_MASK(rev)        (ACREV_GE(rev,18) ? (0xff << ACPHY_spur_can_p0_s1_pop_gain_db_gain_db_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_spur_can_p0_s1_pop_gain_db_gain_db_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_spur_can_p0_s1_pop_gain_db_gain_db_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_rx */
#define ACPHY_spur_can_p0_s1_pop_l2_P_rx(rev)               (ACREV_GE(rev,18) ? 0xb6b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6b : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_rx_l2_P_rx_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_sp */
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp(rev)               (ACREV_GE(rev,18) ? 0xb6c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6c : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp_l2_P_sp_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_ns */
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns(rev)               (ACREV_GE(rev,18) ? 0xb6d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6d : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns_l2_P_ns_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_out */
#define ACPHY_spur_can_p0_s1_pop_l2_P_out(rev)                (ACREV_GE(rev,18) ? 0xb6e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6e : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_out_l2_P_out_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_out_l2_P_out_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_out_l2_P_out_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_out_l2_P_out_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_out_l2_P_out_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_sp_min */
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp_min(rev)                   (ACREV_GE(rev,18) ? 0xb6f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb6f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb6f : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_sp_min_l2_P_sp_min_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P_ns_min */
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns_min(rev)                   (ACREV_GE(rev,18) ? 0xb70 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb70 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb70 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P_ns_min_l2_P_ns_min_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_Ebb */
#define ACPHY_spur_can_p0_s1_pop_l2_Ebb(rev)              (ACREV_GE(rev,18) ? 0xb71 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb71 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb71 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_Ebb_l2_Ebb_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_snr1 */
#define ACPHY_spur_can_p0_s1_pop_l2_snr1(rev)               (ACREV_GE(rev,18) ? 0xb72 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb72 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb72 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_snr1_l2_snr1_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_snr1_l2_snr1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_snr1_l2_snr1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_snr1_l2_snr1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_snr1_l2_snr1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_rho1 */
#define ACPHY_spur_can_p0_s1_pop_l2_rho1(rev)               (ACREV_GE(rev,18) ? 0xb73 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb73 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb73 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_rho1_l2_rho1_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_rho1_l2_rho1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_rho1_l2_rho1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_rho1_l2_rho1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_rho1_l2_rho1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_Madj */
#define ACPHY_spur_can_p0_s1_pop_l2_Madj(rev)               (ACREV_GE(rev,18) ? 0xb74 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb74 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb74 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_Madj_l2_Madj_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_Madj_l2_Madj_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_Madj_l2_Madj_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_Madj_l2_Madj_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_Madj_l2_Madj_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_mu */
#define ACPHY_spur_can_p0_s1_pop_l2_mu(rev)             (ACREV_GE(rev,18) ? 0xb75 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb75 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb75 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_mu_l2_mu_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_mu_l2_mu_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_mu_l2_mu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_mu_l2_mu_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_mu_l2_mu_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_omega_high */
#define ACPHY_spur_can_p0_s1_pop_omega_high(rev)                  (ACREV_GE(rev,18) ? 0xb76 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb76 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb76 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_omega_high_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_omega_high_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_omega_high_omega_high_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_omega_high_omega_high_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_omega_high_omega_high_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_omega_low */
#define ACPHY_spur_can_p0_s1_pop_omega_low(rev)                 (ACREV_GE(rev,18) ? 0xb77 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb77 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb77 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_omega_low_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_omega_low_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_omega_low_omega_low_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_omega_low_omega_low_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_omega_low_omega_low_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_p11t */
#define ACPHY_spur_can_p0_s1_pop_l2_p11t(rev)               (ACREV_GE(rev,18) ? 0xb78 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb78 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb78 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_p11t_l2_p11t_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_p11t_l2_p11t_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_p11t_l2_p11t_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_p11t_l2_p11t_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_p11t_l2_p11t_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_g */
#define ACPHY_spur_can_p0_s1_pop_l2_g(rev)            (ACREV_GE(rev,18) ? 0xb79 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb79 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb79 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_g_l2_g_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_g_l2_g_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_g_l2_g_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_g_l2_g_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_g_l2_g_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_K0 */
#define ACPHY_spur_can_p0_s1_pop_l2_K0(rev)             (ACREV_GE(rev,18) ? 0xb7a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7a : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_K0_l2_K0_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_K0_l2_K0_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_K0_l2_K0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_K0_l2_K0_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_K0_l2_K0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_K1 */
#define ACPHY_spur_can_p0_s1_pop_l2_K1(rev)             (ACREV_GE(rev,18) ? 0xb7b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7b : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_K1_l2_K1_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_K1_l2_K1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_K1_l2_K1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_K1_l2_K1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_K1_l2_K1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_sig2_w */
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_w(rev)                 (ACREV_GE(rev,18) ? 0xb7c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7c : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_w_l2_sig2_w_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_sig2_v */
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_v(rev)                 (ACREV_GE(rev,18) ? 0xb7d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7d : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_sig2_v_l2_sig2_v_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P00 */
#define ACPHY_spur_can_p0_s1_pop_l2_P00(rev)              (ACREV_GE(rev,18) ? 0xb7e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7e : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_P00_l2_P00_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P00_l2_P00_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P00_l2_P00_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P00_l2_P00_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P00_l2_P00_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p0_s1_pop_l2_P10 */
#define ACPHY_spur_can_p0_s1_pop_l2_P10(rev)              (ACREV_GE(rev,18) ? 0xb7f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb7f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb7f : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p0_s1_pop_l2_P10_l2_P10_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s1_pop_l2_P10_l2_P10_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P10_l2_P10_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P10_l2_P10_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p0_s1_pop_l2_P10_l2_P10_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_SlnaControl */
#define ACPHY_SlnaControl(rev)                                (ACREV_GE(rev,5) ? 0xc00 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc00 : INVALID_ADDRESS)))
#define ACPHY_SlnaControl_SlnaEn_SHIFT(rev)                   0
#define ACPHY_SlnaControl_SlnaEn_MASK(rev)                    (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaControl_SlnaEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaControl_SlnaEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaControl_SlnaCore_SHIFT(rev)                 1
#define ACPHY_SlnaControl_SlnaCore_MASK(rev)                  (ACREV_GE(rev,5) ? (0x3 << ACPHY_SlnaControl_SlnaCore_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_SlnaControl_SlnaCore_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaControl_BtSlnaElnaEn_SHIFT(rev)             3
#define ACPHY_SlnaControl_BtSlnaElnaEn_MASK(rev)              (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaControl_BtSlnaElnaEn_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaControl_BtSlnaElnaEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaControl_BtElnaOrRxAttEn_SHIFT(rev)          4
#define ACPHY_SlnaControl_BtElnaOrRxAttEn_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaControl_BtElnaOrRxAttEn_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaControl_BtElnaOrRxAttEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaControl_inv_btcx_prisel_polarity_SHIFT(rev) 8
#define ACPHY_SlnaControl_inv_btcx_prisel_polarity_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_SlnaControl_inv_btcx_prisel_polarity_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SlnaControl_inv_btcx_prisel_polarity_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SlnaControl_wl_rsdb_slna_en_SHIFT(rev)          9
#define ACPHY_SlnaControl_wl_rsdb_slna_en_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SlnaControl_wl_rsdb_slna_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_SlnaControl_wl_etypety_slna_en_SHIFT(rev)       10
#define ACPHY_SlnaControl_wl_etypety_slna_en_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SlnaControl_wl_etypety_slna_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_SlnaControl_wl_prisel_SHIFT(rev)                11
#define ACPHY_SlnaControl_wl_prisel_MASK(rev)                 (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SlnaControl_wl_prisel_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_SlnaControl_EncGain_Tiny_FSMmode2_en_SHIFT(rev) 12
#define ACPHY_SlnaControl_EncGain_Tiny_FSMmode2_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SlnaControl_EncGain_Tiny_FSMmode2_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_btslna_carrierDetLen */
#define ACPHY_btslna_carrierDetLen(rev)                            (ACREV_GE(rev,5) ? 0xc01 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc01 : INVALID_ADDRESS)))
#define ACPHY_btslna_carrierDetLen_btslna_carrierDetLen_SHIFT(rev) 0
#define ACPHY_btslna_carrierDetLen_btslna_carrierDetLen_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_btslna_carrierDetLen_btslna_carrierDetLen_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_btslna_carrierDetLen_btslna_carrierDetLen_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_btslna_gainSettleLen */
#define ACPHY_btslna_gainSettleLen(rev)                            (ACREV_GE(rev,5) ? 0xc02 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc02 : INVALID_ADDRESS)))
#define ACPHY_btslna_gainSettleLen_btslna_gainsettleLen_SHIFT(rev) 0
#define ACPHY_btslna_gainSettleLen_btslna_gainsettleLen_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_btslna_gainSettleLen_btslna_gainsettleLen_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_btslna_gainSettleLen_btslna_gainsettleLen_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_btslna_smallsigGainSettleLen */
#define ACPHY_btslna_smallsigGainSettleLen(rev)                                (ACREV_GE(rev,5) ? 0xc03 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc03 : INVALID_ADDRESS)))
#define ACPHY_btslna_smallsigGainSettleLen_btslna_smallsiggainsettleLen_SHIFT(rev) 0
#define ACPHY_btslna_smallsigGainSettleLen_btslna_smallsiggainsettleLen_MASK(rev) (ACREV_GE(rev,5) ? (0xffff << ACPHY_btslna_smallsigGainSettleLen_btslna_smallsiggainsettleLen_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_btslna_smallsigGainSettleLen_btslna_smallsiggainsettleLen_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_slnanvcfg0 */
#define ACPHY_slnanvcfg0(rev)                                    (ACREV_GE(rev,5) ? 0xc05 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc05 : INVALID_ADDRESS)))
#define ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_0_SHIFT(rev) 0
#define ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_0_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_0_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_0_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_1_SHIFT(rev) 8
#define ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_1_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_slnanvcfg0_slna_noisevar_nf_radio_qdb_1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_slnanvcfg1 */
#define ACPHY_slnanvcfg1(rev)                                    (ACREV_GE(rev,5) ? 0xc06 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc06 : INVALID_ADDRESS)))
#define ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_2_SHIFT(rev) 0
#define ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_2_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_3_SHIFT(rev) 8
#define ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_3_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_3_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_slnanvcfg1_slna_noisevar_nf_radio_qdb_3_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_slnanvcfg2 */
#define ACPHY_slnanvcfg2(rev)                                    (ACREV_GE(rev,5) ? 0xc07 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc07 : INVALID_ADDRESS)))
#define ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_4_SHIFT(rev) 0
#define ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_4_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_4_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_4_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_5_SHIFT(rev) 8
#define ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_5_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_5_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_slnanvcfg2_slna_noisevar_nf_radio_qdb_5_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_slnanvcfg3 */
#define ACPHY_slnanvcfg3(rev)                                    (ACREV_GE(rev,5) ? 0xc08 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc08 : INVALID_ADDRESS)))
#define ACPHY_slnanvcfg3_slna_noisevar_nf_radio_qdb_6_SHIFT(rev) 0
#define ACPHY_slnanvcfg3_slna_noisevar_nf_radio_qdb_6_MASK(rev)  (ACREV_GE(rev,5) ? (0xff << ACPHY_slnanvcfg3_slna_noisevar_nf_radio_qdb_6_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_slnanvcfg3_slna_noisevar_nf_radio_qdb_6_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PktAbortCtrl */
#define ACPHY_PktAbortCtrl(rev)                           (ACREV_GE(rev,5) ? 0xc10 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc10 : INVALID_ADDRESS)))
#define ACPHY_PktAbortCtrl_PktAbortEn_SHIFT(rev)          0
#define ACPHY_PktAbortCtrl_PktAbortEn_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_PktAbortCtrl_PktAbortEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_PktAbortCtrl_PktAbortEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PktAbortCtrl_PwrVariationThOFDM_SHIFT(rev)  1
#define ACPHY_PktAbortCtrl_PwrVariationThOFDM_MASK(rev)   (ACREV_GE(rev,5) ? (0x3f << ACPHY_PktAbortCtrl_PwrVariationThOFDM_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3f << ACPHY_PktAbortCtrl_PwrVariationThOFDM_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PktAbortCtrl_PwrVariationThCCK_SHIFT(rev)   7
#define ACPHY_PktAbortCtrl_PwrVariationThCCK_MASK(rev)    (ACREV_GE(rev,5) ? (0x3f << ACPHY_PktAbortCtrl_PwrVariationThCCK_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3f << ACPHY_PktAbortCtrl_PwrVariationThCCK_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PktAbortCtrl_UseCurrentPktgain_SHIFT(rev)   13
#define ACPHY_PktAbortCtrl_UseCurrentPktgain_MASK(rev)    (ACREV_GE(rev,5) ? (0x1 << ACPHY_PktAbortCtrl_UseCurrentPktgain_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_PktAbortCtrl_UseCurrentPktgain_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PktAbortCtrl_htagclineupen_SHIFT(rev)       14
#define ACPHY_PktAbortCtrl_htagclineupen_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PktAbortCtrl_htagclineupen_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_PktAbortCtrl_disable_htagclineup_SHIFT(rev) 15
#define ACPHY_PktAbortCtrl_disable_htagclineup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PktAbortCtrl_disable_htagclineup_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_PktAbortSupportedStates */
#define ACPHY_PktAbortSupportedStates(rev)                                     (ACREV_GE(rev,5) ? 0xc11 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc11 : INVALID_ADDRESS)))
#define ACPHY_PktAbortSupportedStates_abortstates_SHIFT(rev)                   0
#define ACPHY_PktAbortSupportedStates_abortstates_MASK(rev)                    (ACREV_GE(rev,5) ? (0x7ff << ACPHY_PktAbortSupportedStates_abortstates_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7ff << ACPHY_PktAbortSupportedStates_abortstates_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PktAbortSupportedStates_resetCrsInAbrtState_SHIFT(rev)           11
#define ACPHY_PktAbortSupportedStates_resetCrsInAbrtState_MASK(rev)            (ACREV_GE(rev,5) ? (0x1 << ACPHY_PktAbortSupportedStates_resetCrsInAbrtState_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_PktAbortSupportedStates_resetCrsInAbrtState_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PktAbortSupportedStates_wakeonAbrtIfSCD_SHIFT(rev)               12
#define ACPHY_PktAbortSupportedStates_wakeonAbrtIfSCD_MASK(rev)                (ACREV_GE(rev,5) ? (0x1 << ACPHY_PktAbortSupportedStates_wakeonAbrtIfSCD_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_PktAbortSupportedStates_wakeonAbrtIfSCD_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PktAbortSupportedStates_ccktowaitedAbortEn_SHIFT(rev)            13
#define ACPHY_PktAbortSupportedStates_ccktowaitedAbortEn_MASK(rev)             (ACREV_GE(rev,5) ? (0x1 << ACPHY_PktAbortSupportedStates_ccktowaitedAbortEn_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_PktAbortSupportedStates_ccktowaitedAbortEn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PktAbortSupportedStates_issueClassifierDoneinAbrtState_SHIFT(rev) 14
#define ACPHY_PktAbortSupportedStates_issueClassifierDoneinAbrtState_MASK(rev) (ACREV_GE(rev,5) ? (0x1 << ACPHY_PktAbortSupportedStates_issueClassifierDoneinAbrtState_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_PktAbortSupportedStates_issueClassifierDoneinAbrtState_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PktAbortSupportedStates_dontresetDrop20sErrOnAbrt_SHIFT(rev)     15
#define ACPHY_PktAbortSupportedStates_dontresetDrop20sErrOnAbrt_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PktAbortSupportedStates_dontresetDrop20sErrOnAbrt_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_PktAbortFrameErrorExt */
#define ACPHY_PktAbortFrameErrorExt(rev)                    (ACREV_GE(rev,5) ? 0xc12 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc12 : INVALID_ADDRESS)))
#define ACPHY_PktAbortFrameErrorExt_pktabort_ctr_SHIFT(rev) 0
#define ACPHY_PktAbortFrameErrorExt_pktabort_ctr_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_PktAbortFrameErrorExt_pktabort_ctr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_PktAbortFrameErrorExt_pktabort_ctr_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PktAbortCounterClr */
#define ACPHY_PktAbortCounterClr(rev)                                          (ACREV_GE(rev,5) ? 0xc13 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc13 : INVALID_ADDRESS)))
#define ACPHY_PktAbortCounterClr_AbortCounterClr_SHIFT(rev)                    0
#define ACPHY_PktAbortCounterClr_AbortCounterClr_MASK(rev)                     (ACREV_GE(rev,5) ? (0x1 << ACPHY_PktAbortCounterClr_AbortCounterClr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_PktAbortCounterClr_AbortCounterClr_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PktAbortCounterClr_enable_abrts_during_classification_SHIFT(rev) 1
#define ACPHY_PktAbortCounterClr_enable_abrts_during_classification_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PktAbortCounterClr_enable_abrts_during_classification_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_AbortNominalGainClipDetectCnt */
#define ACPHY_AbortNominalGainClipDetectCnt(rev)                               (ACREV_GE(rev,5) ? 0xc14 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc14 : INVALID_ADDRESS)))
#define ACPHY_AbortNominalGainClipDetectCnt_AbortNominalGainClipDetectCnt_SHIFT(rev) 0
#define ACPHY_AbortNominalGainClipDetectCnt_AbortNominalGainClipDetectCnt_MASK(rev) (ACREV_GE(rev,5) ? (0xffff << ACPHY_AbortNominalGainClipDetectCnt_AbortNominalGainClipDetectCnt_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_AbortNominalGainClipDetectCnt_AbortNominalGainClipDetectCnt_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_AbortLowPowerDetectCnt */
#define ACPHY_AbortLowPowerDetectCnt(rev)                              (ACREV_GE(rev,5) ? 0xc15 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc15 : INVALID_ADDRESS)))
#define ACPHY_AbortLowPowerDetectCnt_AbortLowPowerDetectCnt_SHIFT(rev) 0
#define ACPHY_AbortLowPowerDetectCnt_AbortLowPowerDetectCnt_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_AbortLowPowerDetectCnt_AbortLowPowerDetectCnt_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_AbortLowPowerDetectCnt_AbortLowPowerDetectCnt_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_AbortPktRxPwrVariationCnt */
#define ACPHY_AbortPktRxPwrVariationCnt(rev)                                 (ACREV_GE(rev,5) ? 0xc16 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc16 : INVALID_ADDRESS)))
#define ACPHY_AbortPktRxPwrVariationCnt_AbortPktRxPwrVariationCnt_SHIFT(rev) 0
#define ACPHY_AbortPktRxPwrVariationCnt_AbortPktRxPwrVariationCnt_MASK(rev)  (ACREV_GE(rev,5) ? (0xffff << ACPHY_AbortPktRxPwrVariationCnt_AbortPktRxPwrVariationCnt_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_AbortPktRxPwrVariationCnt_AbortPktRxPwrVariationCnt_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ForcePktAbort */
#define ACPHY_ForcePktAbort(rev)                        (ACREV_GE(rev,5) ? 0xc17 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc17 : INVALID_ADDRESS)))
#define ACPHY_ForcePktAbort_forceabortstates_SHIFT(rev) 0
#define ACPHY_ForcePktAbort_forceabortstates_MASK(rev)  (ACREV_GE(rev,5) ? (0x7ff << ACPHY_ForcePktAbort_forceabortstates_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7ff << ACPHY_ForcePktAbort_forceabortstates_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ForcePktAbort_dcblk_hpf_bw_en_SHIFT(rev)  11
#define ACPHY_ForcePktAbort_dcblk_hpf_bw_en_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_ForcePktAbort_dcblk_hpf_bw_en_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ForcePktAbort_dcblk_hpf_bw_en_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_ForcePktAbort_dcblk_hpf_bw_en_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_AbortedPktProcState */
#define ACPHY_AbortedPktProcState(rev)                           (ACREV_GE(rev,5) ? 0xc18 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc18 : INVALID_ADDRESS)))
#define ACPHY_AbortedPktProcState_AbortedPktProcState_SHIFT(rev) 0
#define ACPHY_AbortedPktProcState_AbortedPktProcState_MASK(rev)  (ACREV_GE(rev,5) ? (0x1f << ACPHY_AbortedPktProcState_AbortedPktProcState_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_AbortedPktProcState_AbortedPktProcState_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_chnsmCtrl0 */
#define ACPHY_chnsmCtrl0(rev)                           (ACREV_GE(rev,5) ? 0xc30 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc30 : INVALID_ADDRESS)))
#define ACPHY_chnsmCtrl0_chan_smooth_enable_SHIFT(rev)  0
#define ACPHY_chnsmCtrl0_chan_smooth_enable_MASK(rev)   (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl0_chan_smooth_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl0_chan_smooth_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl0_fft_enable_SHIFT(rev)          1
#define ACPHY_chnsmCtrl0_fft_enable_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl0_fft_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl0_fft_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl0_window_enable_SHIFT(rev)       2
#define ACPHY_chnsmCtrl0_window_enable_MASK(rev)        (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl0_window_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl0_window_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl0_nw_whiten_enable_SHIFT(rev)    3
#define ACPHY_chnsmCtrl0_nw_whiten_enable_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl0_nw_whiten_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl0_nw_whiten_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl0_group_delay_enable_SHIFT(rev)  4
#define ACPHY_chnsmCtrl0_group_delay_enable_MASK(rev)   (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl0_group_delay_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl0_group_delay_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl0_mte_enable_SHIFT(rev)          5
#define ACPHY_chnsmCtrl0_mte_enable_MASK(rev)           (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl0_mte_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl0_mte_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl0_mte_pilot_enable_SHIFT(rev)    6
#define ACPHY_chnsmCtrl0_mte_pilot_enable_MASK(rev)     (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl0_mte_pilot_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl0_mte_pilot_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl0_mte_mcs_threshold_SHIFT(rev)   7
#define ACPHY_chnsmCtrl0_mte_mcs_threshold_MASK(rev)    (ACREV_GE(rev,5) ? (0x1f << ACPHY_chnsmCtrl0_mte_mcs_threshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1f << ACPHY_chnsmCtrl0_mte_mcs_threshold_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl0_mte_select_SHIFT(rev)          12
#define ACPHY_chnsmCtrl0_mte_select_MASK(rev)           (ACREV_GE(rev,5) ? (0x3 << ACPHY_chnsmCtrl0_mte_select_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_chnsmCtrl0_mte_select_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl0_mte_select_override_SHIFT(rev) 14
#define ACPHY_chnsmCtrl0_mte_select_override_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl0_mte_select_override_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl0_mte_select_override_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl0_block_reset_SHIFT(rev)         15
#define ACPHY_chnsmCtrl0_block_reset_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_chnsmCtrl0_block_reset_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_chnsmCtrl0_block_reset_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl0_block_reset_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl0_block_reset_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_chnsmCtrl1 */
#define ACPHY_chnsmCtrl1(rev)                               (ACREV_GE(rev,5) ? 0xc31 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc31 : INVALID_ADDRESS)))
#define ACPHY_chnsmCtrl1_cfo_shift_SHIFT(rev)               0
#define ACPHY_chnsmCtrl1_cfo_shift_MASK(rev)                (ACREV_GE(rev,5) ? (0xf << ACPHY_chnsmCtrl1_cfo_shift_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_chnsmCtrl1_cfo_shift_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl1_cfo_shift_override_SHIFT(rev)      4
#define ACPHY_chnsmCtrl1_cfo_shift_override_MASK(rev)       (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl1_cfo_shift_override_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl1_cfo_shift_override_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl1_force_clock_SHIFT(rev)             5
#define ACPHY_chnsmCtrl1_force_clock_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_chnsmCtrl1_force_clock_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_chnsmCtrl1_force_clock_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl1_force_clock_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl1_force_clock_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl1_ifft_enable_SHIFT(rev)             6
#define ACPHY_chnsmCtrl1_ifft_enable_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_chnsmCtrl1_ifft_enable_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_chnsmCtrl1_ifft_enable_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl1_ifft_enable_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl1_ifft_enable_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl1_output_enable_SHIFT(rev)           7
#define ACPHY_chnsmCtrl1_output_enable_MASK(rev)            (ACREV_GE(rev,18) ? (0x1 << ACPHY_chnsmCtrl1_output_enable_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_chnsmCtrl1_output_enable_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl1_output_enable_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl1_output_enable_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl1_disable_early_ht_SHIFT(rev)        8
#define ACPHY_chnsmCtrl1_disable_early_ht_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_chnsmCtrl1_disable_early_ht_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_chnsmCtrl1_disable_early_ht_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl1_disable_early_ht_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl1_disable_early_ht_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl1_ignore_HT_smoothing_bit_SHIFT(rev) 9
#define ACPHY_chnsmCtrl1_ignore_HT_smoothing_bit_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_chnsmCtrl1_ignore_HT_smoothing_bit_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_chnsmCtrl1_ignore_HT_smoothing_bit_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl1_ignore_HT_smoothing_bit_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl1_ignore_HT_smoothing_bit_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl1_ignore_VHT_txbf_bit_SHIFT(rev)     10
#define ACPHY_chnsmCtrl1_ignore_VHT_txbf_bit_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_chnsmCtrl1_ignore_VHT_txbf_bit_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_chnsmCtrl1_ignore_VHT_txbf_bit_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl1_ignore_VHT_txbf_bit_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl1_ignore_VHT_txbf_bit_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl1_output_enable_new_SHIFT(rev)       11
#define ACPHY_chnsmCtrl1_output_enable_new_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_chnsmCtrl1_output_enable_new_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_chnsmCtrl1_disable_2rx_nvar_calc_SHIFT(rev)   13
#define ACPHY_chnsmCtrl1_disable_2rx_nvar_calc_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_chnsmCtrl1_disable_2rx_nvar_calc_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_chnsmCtrl1_enableSigChUpd_SHIFT(rev)          14
#define ACPHY_chnsmCtrl1_enableSigChUpd_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_chnsmCtrl1_enableSigChUpd_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_chnsmCtrl2 */
#define ACPHY_chnsmCtrl2(rev)                            (ACREV_GE(rev,5) ? 0xc32 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc32 : INVALID_ADDRESS)))
#define ACPHY_chnsmCtrl2_window_size_20MHz_SHIFT(rev)    0
#define ACPHY_chnsmCtrl2_window_size_20MHz_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_chnsmCtrl2_window_size_20MHz_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_chnsmCtrl2_window_size_20MHz_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl2_window_size_40MHz_SHIFT(rev)    3
#define ACPHY_chnsmCtrl2_window_size_40MHz_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_chnsmCtrl2_window_size_40MHz_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_chnsmCtrl2_window_size_40MHz_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl2_window_size_80MHz_SHIFT(rev)    6
#define ACPHY_chnsmCtrl2_window_size_80MHz_MASK(rev)     (ACREV_GE(rev,5) ? (0x7 << ACPHY_chnsmCtrl2_window_size_80MHz_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_chnsmCtrl2_window_size_80MHz_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl2_window_size_SHIFT(rev)          9
#define ACPHY_chnsmCtrl2_window_size_MASK(rev)           (ACREV_GE(rev,5) ? (0x7 << ACPHY_chnsmCtrl2_window_size_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x7 << ACPHY_chnsmCtrl2_window_size_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_chnsmCtrl2_window_size_override_SHIFT(rev) 12
#define ACPHY_chnsmCtrl2_window_size_override_MASK(rev)  (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl2_window_size_override_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl2_window_size_override_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_chnsmCtrl3 */
#define ACPHY_chnsmCtrl3(rev)                          (ACREV_GE(rev,18) ? 0xc33 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc33 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc33 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc33 : INVALID_ADDRESS)))))))
#define ACPHY_chnsmCtrl3_noise_var_man_SHIFT(rev)      0
#define ACPHY_chnsmCtrl3_noise_var_man_MASK(rev)       (ACREV_GE(rev,18) ? (0x3f << ACPHY_chnsmCtrl3_noise_var_man_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3f << ACPHY_chnsmCtrl3_noise_var_man_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x3f << ACPHY_chnsmCtrl3_noise_var_man_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3f << ACPHY_chnsmCtrl3_noise_var_man_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl3_noise_var_exp_SHIFT(rev)      6
#define ACPHY_chnsmCtrl3_noise_var_exp_MASK(rev)       (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmCtrl3_noise_var_exp_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmCtrl3_noise_var_exp_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmCtrl3_noise_var_exp_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmCtrl3_noise_var_exp_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl3_noise_var_override_SHIFT(rev) 14
#define ACPHY_chnsmCtrl3_noise_var_override_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_chnsmCtrl3_noise_var_override_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_chnsmCtrl3_noise_var_override_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmCtrl3_noise_var_override_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmCtrl3_noise_var_override_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_chnsmCtrl4 */
#define ACPHY_chnsmCtrl4(rev)                        (ACREV_GE(rev,18) ? 0xc34 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc34 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc34 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc34 : INVALID_ADDRESS)))))))
#define ACPHY_chnsmCtrl4_guard_edge_20MHz_SHIFT(rev) 0
#define ACPHY_chnsmCtrl4_guard_edge_20MHz_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmCtrl4_guard_edge_20MHz_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmCtrl4_guard_edge_20MHz_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmCtrl4_guard_edge_20MHz_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmCtrl4_guard_edge_20MHz_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl4_guard_edge_40MHz_SHIFT(rev) 8
#define ACPHY_chnsmCtrl4_guard_edge_40MHz_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmCtrl4_guard_edge_40MHz_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmCtrl4_guard_edge_40MHz_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmCtrl4_guard_edge_40MHz_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmCtrl4_guard_edge_40MHz_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_chnsmCtrl5 */
#define ACPHY_chnsmCtrl5(rev)                          (ACREV_GE(rev,18) ? 0xc35 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc35 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc35 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc35 : INVALID_ADDRESS)))))))
#define ACPHY_chnsmCtrl5_guard_edge_80MHz_SHIFT(rev)   0
#define ACPHY_chnsmCtrl5_guard_edge_80MHz_MASK(rev)    (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmCtrl5_guard_edge_80MHz_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmCtrl5_guard_edge_80MHz_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmCtrl5_guard_edge_80MHz_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmCtrl5_guard_edge_80MHz_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl5_filter_slope_20MHz_SHIFT(rev) 8
#define ACPHY_chnsmCtrl5_filter_slope_20MHz_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmCtrl5_filter_slope_20MHz_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmCtrl5_filter_slope_20MHz_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmCtrl5_filter_slope_20MHz_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmCtrl5_filter_slope_20MHz_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_chnsmCtrl6 */
#define ACPHY_chnsmCtrl6(rev)                          (ACREV_GE(rev,18) ? 0xc36 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc36 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc36 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc36 : INVALID_ADDRESS)))))))
#define ACPHY_chnsmCtrl6_filter_slope_40MHz_SHIFT(rev) 0
#define ACPHY_chnsmCtrl6_filter_slope_40MHz_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmCtrl6_filter_slope_40MHz_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmCtrl6_filter_slope_40MHz_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmCtrl6_filter_slope_40MHz_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmCtrl6_filter_slope_40MHz_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl6_filter_slope_80MHz_SHIFT(rev) 8
#define ACPHY_chnsmCtrl6_filter_slope_80MHz_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmCtrl6_filter_slope_80MHz_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmCtrl6_filter_slope_80MHz_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmCtrl6_filter_slope_80MHz_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmCtrl6_filter_slope_80MHz_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_chnsmCtrl7 */
#define ACPHY_chnsmCtrl7(rev)                      (ACREV_GE(rev,18) ? 0xc37 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc37 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc37 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc37 : INVALID_ADDRESS)))))))
#define ACPHY_chnsmCtrl7_guard_dc_20MHz_SHIFT(rev) 0
#define ACPHY_chnsmCtrl7_guard_dc_20MHz_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_20MHz_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_20MHz_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_20MHz_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_20MHz_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl7_guard_dc_40MHz_SHIFT(rev) 4
#define ACPHY_chnsmCtrl7_guard_dc_40MHz_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_40MHz_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_40MHz_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_40MHz_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_40MHz_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl7_guard_dc_80MHz_SHIFT(rev) 8
#define ACPHY_chnsmCtrl7_guard_dc_80MHz_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_80MHz_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_80MHz_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_80MHz_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_chnsmCtrl7_guard_dc_80MHz_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_chnsmCtrl8 */
#define ACPHY_chnsmCtrl8(rev)                    (ACREV_GE(rev,18) ? 0xc38 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc38 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc38 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc38 : INVALID_ADDRESS)))))))
#define ACPHY_chnsmCtrl8_cfo_boundary_SHIFT(rev) 0
#define ACPHY_chnsmCtrl8_cfo_boundary_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_chnsmCtrl8_cfo_boundary_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_chnsmCtrl8_cfo_boundary_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_chnsmCtrl8_cfo_boundary_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_chnsmCtrl8_cfo_boundary_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_chnsmCtrl9 */
#define ACPHY_chnsmCtrl9(rev)                      (ACREV_GE(rev,18) ? 0xc39 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc39 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc39 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc39 : INVALID_ADDRESS)))))))
#define ACPHY_chnsmCtrl9_noise_corr_man_SHIFT(rev) 0
#define ACPHY_chnsmCtrl9_noise_corr_man_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmCtrl9_noise_corr_man_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmCtrl9_noise_corr_man_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmCtrl9_noise_corr_man_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmCtrl9_noise_corr_man_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmCtrl9_noise_corr_exp_SHIFT(rev) 8
#define ACPHY_chnsmCtrl9_noise_corr_exp_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmCtrl9_noise_corr_exp_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmCtrl9_noise_corr_exp_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmCtrl9_noise_corr_exp_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmCtrl9_noise_corr_exp_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_chnsmStatus0 */
#define ACPHY_chnsmStatus0(rev)                   (ACREV_GE(rev,18) ? 0xc3a : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc3a : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc3a : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc3a : INVALID_ADDRESS)))))))
#define ACPHY_chnsmStatus0_running_SHIFT(rev)     0
#define ACPHY_chnsmStatus0_running_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_chnsmStatus0_running_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_chnsmStatus0_running_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmStatus0_running_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmStatus0_running_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmStatus0_cfo_shift_SHIFT(rev)   1
#define ACPHY_chnsmStatus0_cfo_shift_MASK(rev)    (ACREV_GE(rev,18) ? (0xf << ACPHY_chnsmStatus0_cfo_shift_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_chnsmStatus0_cfo_shift_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_chnsmStatus0_cfo_shift_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_chnsmStatus0_cfo_shift_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmStatus0_mte_select_SHIFT(rev)  5
#define ACPHY_chnsmStatus0_mte_select_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_chnsmStatus0_mte_select_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_chnsmStatus0_mte_select_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_chnsmStatus0_mte_select_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_chnsmStatus0_mte_select_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmStatus0_group_delay_SHIFT(rev) 8
#define ACPHY_chnsmStatus0_group_delay_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmStatus0_group_delay_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmStatus0_group_delay_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmStatus0_group_delay_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmStatus0_group_delay_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_chnsmStatus1 */
#define ACPHY_chnsmStatus1(rev)                     (ACREV_GE(rev,18) ? 0xc3b : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc3b : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc3b : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc3b : INVALID_ADDRESS)))))))
#define ACPHY_chnsmStatus1_noise_var_man_SHIFT(rev) 0
#define ACPHY_chnsmStatus1_noise_var_man_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmStatus1_noise_var_man_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmStatus1_noise_var_man_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmStatus1_noise_var_man_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmStatus1_noise_var_man_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_chnsmStatus1_noise_var_exp_SHIFT(rev) 8
#define ACPHY_chnsmStatus1_noise_var_exp_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_chnsmStatus1_noise_var_exp_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_chnsmStatus1_noise_var_exp_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_chnsmStatus1_noise_var_exp_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_chnsmStatus1_noise_var_exp_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_AntennaDivBackOffGain */
#define ACPHY_AntennaDivBackOffGain(rev)                        (ACREV_GE(rev,18) ? 0xc40 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc40 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc40 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc40 : INVALID_ADDRESS)))))))
#define ACPHY_AntennaDivBackOffGain_BackoffGain_SHIFT(rev)      0
#define ACPHY_AntennaDivBackOffGain_BackoffGain_MASK(rev)       (ACREV_GE(rev,18) ? (0xff << ACPHY_AntennaDivBackOffGain_BackoffGain_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_AntennaDivBackOffGain_BackoffGain_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_AntennaDivBackOffGain_BackoffGain_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_AntennaDivBackOffGain_BackoffGain_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_AntennaDivBackOffGain_MinDivSearchGain_SHIFT(rev) 8
#define ACPHY_AntennaDivBackOffGain_MinDivSearchGain_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_AntennaDivBackOffGain_MinDivSearchGain_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_AntennaDivBackOffGain_MinDivSearchGain_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_AntennaDivBackOffGain_MinDivSearchGain_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_AntennaDivBackOffGain_MinDivSearchGain_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_AntennaDivMinGain */
#define ACPHY_AntennaDivMinGain(rev)                           (ACREV_GE(rev,18) ? 0xc41 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc41 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc41 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc41 : INVALID_ADDRESS)))))))
#define ACPHY_AntennaDivMinGain_cckBackoffGain_SHIFT(rev)      0
#define ACPHY_AntennaDivMinGain_cckBackoffGain_MASK(rev)       (ACREV_GE(rev,18) ? (0xff << ACPHY_AntennaDivMinGain_cckBackoffGain_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_AntennaDivMinGain_cckBackoffGain_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_AntennaDivMinGain_cckBackoffGain_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_AntennaDivMinGain_cckBackoffGain_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_AntennaDivMinGain_cckMinDivSearchGain_SHIFT(rev) 8
#define ACPHY_AntennaDivMinGain_cckMinDivSearchGain_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_AntennaDivMinGain_cckMinDivSearchGain_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_AntennaDivMinGain_cckMinDivSearchGain_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_AntennaDivMinGain_cckMinDivSearchGain_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_AntennaDivMinGain_cckMinDivSearchGain_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DivGainLimitEnable */
#define ACPHY_DivGainLimitEnable(rev)                                (ACREV_GE(rev,18) ? 0xc42 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc42 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc42 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc42 : INVALID_ADDRESS)))))))
#define ACPHY_DivGainLimitEnable_Div_ExtLna_GainLimitEn_SHIFT(rev)   0
#define ACPHY_DivGainLimitEnable_Div_ExtLna_GainLimitEn_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivGainLimitEnable_Div_ExtLna_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivGainLimitEnable_Div_ExtLna_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivGainLimitEnable_Div_ExtLna_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivGainLimitEnable_Div_ExtLna_GainLimitEn_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivGainLimitEnable_Div_Lna1_GainLimitEn_SHIFT(rev)     1
#define ACPHY_DivGainLimitEnable_Div_Lna1_GainLimitEn_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Lna1_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Lna1_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Lna1_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Lna1_GainLimitEn_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivGainLimitEnable_Div_Lna2_GainLimitEn_SHIFT(rev)     2
#define ACPHY_DivGainLimitEnable_Div_Lna2_GainLimitEn_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Lna2_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Lna2_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Lna2_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Lna2_GainLimitEn_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivGainLimitEnable_Div_MixerTia_GainLimitEn_SHIFT(rev) 3
#define ACPHY_DivGainLimitEnable_Div_MixerTia_GainLimitEn_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivGainLimitEnable_Div_MixerTia_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivGainLimitEnable_Div_MixerTia_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivGainLimitEnable_Div_MixerTia_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivGainLimitEnable_Div_MixerTia_GainLimitEn_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivGainLimitEnable_Div_BiQ0_GainLimitEn_SHIFT(rev)     4
#define ACPHY_DivGainLimitEnable_Div_BiQ0_GainLimitEn_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivGainLimitEnable_Div_BiQ0_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivGainLimitEnable_Div_BiQ0_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivGainLimitEnable_Div_BiQ0_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivGainLimitEnable_Div_BiQ0_GainLimitEn_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivGainLimitEnable_Div_BiQ1_GainLimitEn_SHIFT(rev)     5
#define ACPHY_DivGainLimitEnable_Div_BiQ1_GainLimitEn_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivGainLimitEnable_Div_BiQ1_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivGainLimitEnable_Div_BiQ1_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivGainLimitEnable_Div_BiQ1_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivGainLimitEnable_Div_BiQ1_GainLimitEn_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivGainLimitEnable_Div_Dvga_GainLimitEn_SHIFT(rev)     6
#define ACPHY_DivGainLimitEnable_Div_Dvga_GainLimitEn_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Dvga_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Dvga_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Dvga_GainLimitEn_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivGainLimitEnable_Div_Dvga_GainLimitEn_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DivGainThreshold_OFDM */
#define ACPHY_DivGainThreshold_OFDM(rev)                           (ACREV_GE(rev,18) ? 0xc43 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc43 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc43 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc43 : INVALID_ADDRESS)))))))
#define ACPHY_DivGainThreshold_OFDM_Div_GainThresh_OFDM_SHIFT(rev) 0
#define ACPHY_DivGainThreshold_OFDM_Div_GainThresh_OFDM_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_DivGainThreshold_OFDM_Div_GainThresh_OFDM_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_DivGainThreshold_OFDM_Div_GainThresh_OFDM_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_DivGainThreshold_OFDM_Div_GainThresh_OFDM_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_DivGainThreshold_OFDM_Div_GainThresh_OFDM_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DivGainThreshold_BPHY */
#define ACPHY_DivGainThreshold_BPHY(rev)                           (ACREV_GE(rev,18) ? 0xc44 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc44 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc44 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc44 : INVALID_ADDRESS)))))))
#define ACPHY_DivGainThreshold_BPHY_Div_GainThresh_BPHY_SHIFT(rev) 0
#define ACPHY_DivGainThreshold_BPHY_Div_GainThresh_BPHY_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_DivGainThreshold_BPHY_Div_GainThresh_BPHY_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_DivGainThreshold_BPHY_Div_GainThresh_BPHY_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_DivGainThreshold_BPHY_Div_GainThresh_BPHY_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_DivGainThreshold_BPHY_Div_GainThresh_BPHY_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DivEnableClipGain */
#define ACPHY_DivEnableClipGain(rev)                               (ACREV_GE(rev,18) ? 0xc45 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xc45 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc45 : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc45 : INVALID_ADDRESS)))))))
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Hi_SHIFT(rev)    0
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Hi_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Hi_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Hi_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Hi_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Hi_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Md_SHIFT(rev)    1
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Md_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Md_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Md_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Md_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Md_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Lo_SHIFT(rev)    2
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Lo_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Lo_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Lo_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Lo_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Lo_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Clip2_SHIFT(rev) 3
#define ACPHY_DivEnableClipGain_AntDivEnClipGains_Clip2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Clip2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Clip2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Clip2_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGains_Clip2_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivEnableClipGain_AntDivEnClipGainBphy_SHIFT(rev)    4
#define ACPHY_DivEnableClipGain_AntDivEnClipGainBphy_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGainBphy_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGainBphy_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGainBphy_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_DivEnableClipGain_AntDivEnClipGainBphy_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DivEnableClipGain_DivBkOffMode_SHIFT(rev)            5
#define ACPHY_DivEnableClipGain_DivBkOffMode_MASK(rev)             (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_DivEnableClipGain_DivBkOffMode_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_dac_override */
#define ACPHY_dac_override(rev)                       (ACREV_GE(rev,18) ? 0xd00 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd00 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd00 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd00 : INVALID_ADDRESS)))))))
#define ACPHY_dac_override_dac_override_en_SHIFT(rev) 0
#define ACPHY_dac_override_dac_override_en_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_dac_override_dac_override_en_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_dac_override_dac_override_en_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_dac_override_dac_override_en_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_dac_override_dac_override_en_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_dac_override_i */
#define ACPHY_dac_override_i(rev)                      (ACREV_GE(rev,18) ? 0xd01 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd01 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd01 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd01 : INVALID_ADDRESS)))))))
#define ACPHY_dac_override_i_dac_override_i_SHIFT(rev) 0
#define ACPHY_dac_override_i_dac_override_i_MASK(rev)  (ACREV_GE(rev,18) ? (0xfff << ACPHY_dac_override_i_dac_override_i_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xfff << ACPHY_dac_override_i_dac_override_i_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xfff << ACPHY_dac_override_i_dac_override_i_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xfff << ACPHY_dac_override_i_dac_override_i_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_dac_override_q */
#define ACPHY_dac_override_q(rev)                      (ACREV_GE(rev,18) ? 0xd02 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd02 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd02 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd02 : INVALID_ADDRESS)))))))
#define ACPHY_dac_override_q_dac_override_q_SHIFT(rev) 0
#define ACPHY_dac_override_q_dac_override_q_MASK(rev)  (ACREV_GE(rev,18) ? (0xfff << ACPHY_dac_override_q_dac_override_q_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xfff << ACPHY_dac_override_q_dac_override_q_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xfff << ACPHY_dac_override_q_dac_override_q_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xfff << ACPHY_dac_override_q_dac_override_q_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_0 */
#define ACPHY_rx_tia_dc_loop_0(rev)                     (ACREV_GE(rev,18) ? 0xd10 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd10 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd10 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd10 : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_0_dac_sign_SHIFT(rev)      0
#define ACPHY_rx_tia_dc_loop_0_dac_sign_MASK(rev)       (ACREV_GE(rev,18) ? (0x1 << ACPHY_rx_tia_dc_loop_0_dac_sign_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_rx_tia_dc_loop_0_dac_sign_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_rx_tia_dc_loop_0_dac_sign_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_rx_tia_dc_loop_0_dac_sign_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_rx_tia_dc_loop_0_en_lock_SHIFT(rev)       1
#define ACPHY_rx_tia_dc_loop_0_en_lock_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_rx_tia_dc_loop_0_en_lock_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_rx_tia_dc_loop_0_en_lock_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_rx_tia_dc_loop_0_en_lock_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x1 << ACPHY_rx_tia_dc_loop_0_en_lock_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_rx_tia_dc_loop_0_restart_gear_SHIFT(rev)  2
#define ACPHY_rx_tia_dc_loop_0_restart_gear_MASK(rev)   (ACREV_GE(rev,18) ? (0x7 << ACPHY_rx_tia_dc_loop_0_restart_gear_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_rx_tia_dc_loop_0_restart_gear_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x7 << ACPHY_rx_tia_dc_loop_0_restart_gear_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0x7 << ACPHY_rx_tia_dc_loop_0_restart_gear_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_rx_tia_dc_loop_0_dc_loop_reset_SHIFT(rev) 5
#define ACPHY_rx_tia_dc_loop_0_dc_loop_reset_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_rx_tia_dc_loop_0_dc_loop_reset_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_rx_tia_dc_loop_0_dc_loop_hold_SHIFT(rev)  6
#define ACPHY_rx_tia_dc_loop_0_dc_loop_hold_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_rx_tia_dc_loop_0_dc_loop_hold_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_rx_tia_dc_loop_gain_0 */
#define ACPHY_rx_tia_dc_loop_gain_0(rev)                   (ACREV_GE(rev,18) ? 0xd11 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd11 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd11 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd11 : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_gain_0_loop_gain_0_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_0_loop_gain_0_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_rx_tia_dc_loop_gain_0_loop_gain_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_rx_tia_dc_loop_gain_0_loop_gain_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_rx_tia_dc_loop_gain_0_loop_gain_0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xf << ACPHY_rx_tia_dc_loop_gain_0_loop_gain_0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_gain_1 */
#define ACPHY_rx_tia_dc_loop_gain_1(rev)                   (ACREV_GE(rev,18) ? 0xd12 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd12 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd12 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd12 : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_gain_1_loop_gain_1_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_1_loop_gain_1_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_rx_tia_dc_loop_gain_1_loop_gain_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_rx_tia_dc_loop_gain_1_loop_gain_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_rx_tia_dc_loop_gain_1_loop_gain_1_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xf << ACPHY_rx_tia_dc_loop_gain_1_loop_gain_1_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_gain_2 */
#define ACPHY_rx_tia_dc_loop_gain_2(rev)                   (ACREV_GE(rev,18) ? 0xd13 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd13 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd13 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd13 : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_gain_2_loop_gain_2_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_2_loop_gain_2_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_rx_tia_dc_loop_gain_2_loop_gain_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_rx_tia_dc_loop_gain_2_loop_gain_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_rx_tia_dc_loop_gain_2_loop_gain_2_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xf << ACPHY_rx_tia_dc_loop_gain_2_loop_gain_2_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_gain_3 */
#define ACPHY_rx_tia_dc_loop_gain_3(rev)                   (ACREV_GE(rev,18) ? 0xd14 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd14 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd14 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd14 : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_gain_3_loop_gain_3_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_3_loop_gain_3_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_rx_tia_dc_loop_gain_3_loop_gain_3_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_rx_tia_dc_loop_gain_3_loop_gain_3_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_rx_tia_dc_loop_gain_3_loop_gain_3_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xf << ACPHY_rx_tia_dc_loop_gain_3_loop_gain_3_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_gain_4 */
#define ACPHY_rx_tia_dc_loop_gain_4(rev)                   (ACREV_GE(rev,18) ? 0xd15 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd15 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd15 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd15 : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_gain_4_loop_gain_4_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_4_loop_gain_4_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_rx_tia_dc_loop_gain_4_loop_gain_4_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_rx_tia_dc_loop_gain_4_loop_gain_4_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_rx_tia_dc_loop_gain_4_loop_gain_4_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xf << ACPHY_rx_tia_dc_loop_gain_4_loop_gain_4_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_gain_5 */
#define ACPHY_rx_tia_dc_loop_gain_5(rev)                   (ACREV_GE(rev,18) ? 0xd16 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd16 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd16 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd16 : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_gain_5_loop_gain_5_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_gain_5_loop_gain_5_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_rx_tia_dc_loop_gain_5_loop_gain_5_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_rx_tia_dc_loop_gain_5_loop_gain_5_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xf << ACPHY_rx_tia_dc_loop_gain_5_loop_gain_5_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xf << ACPHY_rx_tia_dc_loop_gain_5_loop_gain_5_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_count_0 */
#define ACPHY_rx_tia_dc_loop_count_0(rev)                    (ACREV_GE(rev,18) ? 0xd17 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd17 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd17 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd17 : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_0_loop_count_0_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_rx_tia_dc_loop_count_0_loop_count_0_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_count_1 */
#define ACPHY_rx_tia_dc_loop_count_1(rev)                    (ACREV_GE(rev,18) ? 0xd18 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd18 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd18 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd18 : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_1_loop_count_1_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_rx_tia_dc_loop_count_1_loop_count_1_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_count_2 */
#define ACPHY_rx_tia_dc_loop_count_2(rev)                    (ACREV_GE(rev,18) ? 0xd19 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd19 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd19 : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd19 : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_2_loop_count_2_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_rx_tia_dc_loop_count_2_loop_count_2_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_count_3 */
#define ACPHY_rx_tia_dc_loop_count_3(rev)                    (ACREV_GE(rev,18) ? 0xd1a : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd1a : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd1a : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd1a : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_3_loop_count_3_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_rx_tia_dc_loop_count_3_loop_count_3_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_count_4 */
#define ACPHY_rx_tia_dc_loop_count_4(rev)                    (ACREV_GE(rev,18) ? 0xd1b : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd1b : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd1b : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd1b : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_4_loop_count_4_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_rx_tia_dc_loop_count_4_loop_count_4_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_rx_tia_dc_loop_count_5 */
#define ACPHY_rx_tia_dc_loop_count_5(rev)                    (ACREV_GE(rev,18) ? 0xd1c : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd1c : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd1c : (ACREV_GE(rev,5) ? INVALID_ADDRESS : (ACREV_GE(rev,4) ? 0xd1c : INVALID_ADDRESS)))))))
#define ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev) 0
#define ACPHY_rx_tia_dc_loop_count_5_loop_count_5_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xff << ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev)) : (ACREV_GE(rev,5) ? INVALID_MASK : (ACREV_GE(rev,4) ? (0xff << ACPHY_rx_tia_dc_loop_count_5_loop_count_5_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_ACI_Mitigation_CTRL1 */
#define ACPHY_ACI_Mitigation_CTRL1(rev)                                  (ACREV_GE(rev,18) ? 0xd20 : (ACREV_GE(rev,14) ? 0x5bc : (ACREV_GE(rev,9) ? 0xd20 : (ACREV_GE(rev,8) ? 0x5bc : (ACREV_GE(rev,7) ? 0xd20 : INVALID_ADDRESS)))))
#define ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_SHIFT(rev)     0
#define ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_MASK(rev)      (ACREV_GE(rev,18) ? (0x3ff << ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x3ff << ACPHY_ACI_Mitigation_CTRL1_ACIMitigation_iniraddr_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_off_w12_SHIFT(rev) 0
#define ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_off_w12_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_off_w12_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_off_w12_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_on_w12_SHIFT(rev)  3
#define ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_on_w12_MASK(rev)   (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_on_w12_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Mitigation_CTRL1_aci_present_th_mit_on_w12_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_work_around_ctrl */
#define ACPHY_work_around_ctrl(rev)                       (ACREV_GE(rev,18) ? 0xd21 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd21 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd21 : INVALID_ADDRESS)))))
#define ACPHY_work_around_ctrl_work_around_reg_SHIFT(rev) 0
#define ACPHY_work_around_ctrl_work_around_reg_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_work_around_ctrl_work_around_reg_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_work_around_ctrl_work_around_reg_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0xffff << ACPHY_work_around_ctrl_work_around_reg_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_aci_detector_reset */
#define ACPHY_aci_detector_reset(rev)                               (ACREV_GE(rev,18) ? 0xd22 : (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd22 : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,7) ? 0xd22 : INVALID_ADDRESS)))))
#define ACPHY_aci_detector_reset_aci_soft_reset_SHIFT(rev)          0
#define ACPHY_aci_detector_reset_aci_soft_reset_MASK(rev)           (ACREV_GE(rev,18) ? (0x1 << ACPHY_aci_detector_reset_aci_soft_reset_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_aci_detector_reset_aci_soft_reset_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_aci_detector_reset_aci_soft_reset_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_aci_detector_reset_aci_detector_reset_mask_SHIFT(rev) 1
#define ACPHY_aci_detector_reset_aci_detector_reset_mask_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_aci_detector_reset_aci_detector_reset_mask_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_aci_detector_reset_aci_detector_reset_mask_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_aci_detector_reset_aci_detector_reset_mask_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_aci_detector_reset_aci_detector_hold_SHIFT(rev)       2
#define ACPHY_aci_detector_reset_aci_detector_hold_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_aci_detector_reset_aci_detector_hold_SHIFT(rev)) : (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_aci_detector_reset_aci_detector_hold_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,7) ? (0x1 << ACPHY_aci_detector_reset_aci_detector_hold_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_en */
#define ACPHY_spur_can_en(rev)                               (ACREV_GE(rev,18) ? 0xd30 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd30 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd30 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_en_spur_can_enable_SHIFT(rev)         0
#define ACPHY_spur_can_en_spur_can_enable_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_en_spur_can_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_en_spur_can_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_en_spur_can_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_en_spur_can_log2_osr_SHIFT(rev)       1
#define ACPHY_spur_can_en_spur_can_log2_osr_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_en_spur_can_log2_osr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_en_spur_can_log2_osr_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_en_spur_can_log2_osr_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_en_spur_can_capture_enable_SHIFT(rev) 2
#define ACPHY_spur_can_en_spur_can_capture_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_en_spur_can_capture_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_en_spur_can_capture_enable_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_en_spur_can_capture_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_en_spurcan_gpio_sel_SHIFT(rev)        3
#define ACPHY_spur_can_en_spurcan_gpio_sel_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_spur_can_en_spurcan_gpio_sel_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_gc_lag */
#define ACPHY_spur_can_gc_lag(rev)                           (ACREV_GE(rev,18) ? 0xd31 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd31 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd31 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_gc_lag_spur_can_gc_lag_min_SHIFT(rev) 0
#define ACPHY_spur_can_gc_lag_spur_can_gc_lag_min_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_spur_can_gc_lag_spur_can_gc_lag_min_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_spur_can_gc_lag_spur_can_gc_lag_min_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_spur_can_gc_lag_spur_can_gc_lag_min_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_gc_lag_spur_can_gc_lag_max_SHIFT(rev) 8
#define ACPHY_spur_can_gc_lag_spur_can_gc_lag_max_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_spur_can_gc_lag_spur_can_gc_lag_max_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_spur_can_gc_lag_spur_can_gc_lag_max_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_spur_can_gc_lag_spur_can_gc_lag_max_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_phy_bw_mhz */
#define ACPHY_spur_can_phy_bw_mhz(rev)                           (ACREV_GE(rev,18) ? 0xd32 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd32 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd32 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_phy_bw_mhz_spur_can_phy_bw_mhz_SHIFT(rev) 0
#define ACPHY_spur_can_phy_bw_mhz_spur_can_phy_bw_mhz_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_spur_can_phy_bw_mhz_spur_can_phy_bw_mhz_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_spur_can_phy_bw_mhz_spur_can_phy_bw_mhz_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_spur_can_phy_bw_mhz_spur_can_phy_bw_mhz_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_adc_to_dbm */
#define ACPHY_spur_can_adc_to_dbm(rev)                           (ACREV_GE(rev,18) ? 0xd33 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd33 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd33 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_adc_to_dbm_spur_can_adc_to_dbm_SHIFT(rev) 0
#define ACPHY_spur_can_adc_to_dbm_spur_can_adc_to_dbm_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_spur_can_adc_to_dbm_spur_can_adc_to_dbm_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_spur_can_adc_to_dbm_spur_can_adc_to_dbm_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_spur_can_adc_to_dbm_spur_can_adc_to_dbm_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_P_sp_min */
#define ACPHY_spur_can_P_sp_min(rev)                                  (ACREV_GE(rev,18) ? 0xd34 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd34 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd34 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_SHIFT(rev)      0
#define ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_MASK(rev)       (ACREV_GE(rev,18) ? (0xff << ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_slms_SHIFT(rev) 8
#define ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_slms_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_spur_can_P_sp_min_spur_can_P_sp_min_dbm_slms_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_P_ns_min */
#define ACPHY_spur_can_P_ns_min(rev)                               (ACREV_GE(rev,18) ? 0xd35 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd35 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd35 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_P_ns_min_spur_can_P_ns_min_dbmhz_SHIFT(rev) 0
#define ACPHY_spur_can_P_ns_min_spur_can_P_ns_min_dbmhz_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_spur_can_P_ns_min_spur_can_P_ns_min_dbmhz_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_spur_can_P_ns_min_spur_can_P_ns_min_dbmhz_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_spur_can_P_ns_min_spur_can_P_ns_min_dbmhz_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_pll_snr_max_ofdm */
#define ACPHY_spur_can_pll_snr_max_ofdm(rev)                                (ACREV_GE(rev,18) ? 0xd36 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd36 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd36 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_pll_snr_max_ofdm_spur_can_pll_snr_out_db_SHIFT(rev)  0
#define ACPHY_spur_can_pll_snr_max_ofdm_spur_can_pll_snr_out_db_MASK(rev)   (ACREV_GE(rev,18) ? (0x7f << ACPHY_spur_can_pll_snr_max_ofdm_spur_can_pll_snr_out_db_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_spur_can_pll_snr_max_ofdm_spur_can_pll_snr_out_db_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_spur_can_pll_snr_max_ofdm_spur_can_pll_snr_out_db_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_pll_snr_max_ofdm_spur_can_max_ofdm_snr_db_SHIFT(rev) 7
#define ACPHY_spur_can_pll_snr_max_ofdm_spur_can_max_ofdm_snr_db_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_spur_can_pll_snr_max_ofdm_spur_can_max_ofdm_snr_db_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_spur_can_pll_snr_max_ofdm_spur_can_max_ofdm_snr_db_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_spur_can_pll_snr_max_ofdm_spur_can_max_ofdm_snr_db_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_pll_bw_max_khz */
#define ACPHY_spur_can_pll_bw_max_khz(rev)                               (ACREV_GE(rev,18) ? 0xd37 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd37 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd37 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_pll_bw_max_khz_spur_can_pll_bw_max_khz_SHIFT(rev) 0
#define ACPHY_spur_can_pll_bw_max_khz_spur_can_pll_bw_max_khz_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_spur_can_pll_bw_max_khz_spur_can_pll_bw_max_khz_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_spur_can_pll_bw_max_khz_spur_can_pll_bw_max_khz_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_spur_can_pll_bw_max_khz_spur_can_pll_bw_max_khz_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selection0 */
#define ACPHY_spur_can_capture_selection0(rev)                                 (ACREV_GE(rev,18) ? 0xd40 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd40 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd40 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selection0_spur_can_capture_selection0_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection0_spur_can_capture_selection0_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selection0_spur_can_capture_selection0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selection0_spur_can_capture_selection0_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selection0_spur_can_capture_selection0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selection1 */
#define ACPHY_spur_can_capture_selection1(rev)                                 (ACREV_GE(rev,18) ? 0xd41 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd41 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd41 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selection1_spur_can_capture_selection1_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection1_spur_can_capture_selection1_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selection1_spur_can_capture_selection1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selection1_spur_can_capture_selection1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selection1_spur_can_capture_selection1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selection2 */
#define ACPHY_spur_can_capture_selection2(rev)                                 (ACREV_GE(rev,18) ? 0xd42 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd42 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd42 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selection2_spur_can_capture_selection2_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection2_spur_can_capture_selection2_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selection2_spur_can_capture_selection2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selection2_spur_can_capture_selection2_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selection2_spur_can_capture_selection2_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selection3 */
#define ACPHY_spur_can_capture_selection3(rev)                                 (ACREV_GE(rev,18) ? 0xd43 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd43 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd43 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selection3_spur_can_capture_selection3_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection3_spur_can_capture_selection3_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selection3_spur_can_capture_selection3_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selection3_spur_can_capture_selection3_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selection3_spur_can_capture_selection3_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selection4 */
#define ACPHY_spur_can_capture_selection4(rev)                                 (ACREV_GE(rev,18) ? 0xd44 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd44 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd44 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selection4_spur_can_capture_selection4_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection4_spur_can_capture_selection4_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selection4_spur_can_capture_selection4_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selection4_spur_can_capture_selection4_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selection4_spur_can_capture_selection4_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selection5 */
#define ACPHY_spur_can_capture_selection5(rev)                                 (ACREV_GE(rev,18) ? 0xd45 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd45 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd45 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selection5_spur_can_capture_selection5_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection5_spur_can_capture_selection5_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selection5_spur_can_capture_selection5_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selection5_spur_can_capture_selection5_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selection5_spur_can_capture_selection5_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selection6 */
#define ACPHY_spur_can_capture_selection6(rev)                                 (ACREV_GE(rev,18) ? 0xd46 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd46 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd46 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selection6_spur_can_capture_selection6_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection6_spur_can_capture_selection6_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selection6_spur_can_capture_selection6_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selection6_spur_can_capture_selection6_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selection6_spur_can_capture_selection6_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selection7 */
#define ACPHY_spur_can_capture_selection7(rev)                                 (ACREV_GE(rev,18) ? 0xd47 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd47 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd47 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selection7_spur_can_capture_selection7_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection7_spur_can_capture_selection7_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selection7_spur_can_capture_selection7_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selection7_spur_can_capture_selection7_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selection7_spur_can_capture_selection7_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selection8 */
#define ACPHY_spur_can_capture_selection8(rev)                                 (ACREV_GE(rev,18) ? 0xd48 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd48 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd48 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selection8_spur_can_capture_selection8_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection8_spur_can_capture_selection8_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selection8_spur_can_capture_selection8_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selection8_spur_can_capture_selection8_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selection8_spur_can_capture_selection8_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selection9 */
#define ACPHY_spur_can_capture_selection9(rev)                                 (ACREV_GE(rev,18) ? 0xd49 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd49 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd49 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selection9_spur_can_capture_selection9_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selection9_spur_can_capture_selection9_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selection9_spur_can_capture_selection9_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selection9_spur_can_capture_selection9_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selection9_spur_can_capture_selection9_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selectiona */
#define ACPHY_spur_can_capture_selectiona(rev)                                 (ACREV_GE(rev,18) ? 0xd4a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4a : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selectiona_spur_can_capture_selectiona_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectiona_spur_can_capture_selectiona_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selectiona_spur_can_capture_selectiona_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selectiona_spur_can_capture_selectiona_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selectiona_spur_can_capture_selectiona_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selectionb */
#define ACPHY_spur_can_capture_selectionb(rev)                                 (ACREV_GE(rev,18) ? 0xd4b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4b : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selectionb_spur_can_capture_selectionb_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectionb_spur_can_capture_selectionb_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selectionb_spur_can_capture_selectionb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selectionb_spur_can_capture_selectionb_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selectionb_spur_can_capture_selectionb_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selectionc */
#define ACPHY_spur_can_capture_selectionc(rev)                                 (ACREV_GE(rev,18) ? 0xd4c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4c : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selectionc_spur_can_capture_selectionc_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectionc_spur_can_capture_selectionc_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selectionc_spur_can_capture_selectionc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selectionc_spur_can_capture_selectionc_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selectionc_spur_can_capture_selectionc_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selectiond */
#define ACPHY_spur_can_capture_selectiond(rev)                                 (ACREV_GE(rev,18) ? 0xd4d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4d : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selectiond_spur_can_capture_selectiond_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectiond_spur_can_capture_selectiond_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selectiond_spur_can_capture_selectiond_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selectiond_spur_can_capture_selectiond_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selectiond_spur_can_capture_selectiond_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selectione */
#define ACPHY_spur_can_capture_selectione(rev)                                 (ACREV_GE(rev,18) ? 0xd4e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4e : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selectione_spur_can_capture_selectione_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectione_spur_can_capture_selectione_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selectione_spur_can_capture_selectione_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selectione_spur_can_capture_selectione_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selectione_spur_can_capture_selectione_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_capture_selectionf */
#define ACPHY_spur_can_capture_selectionf(rev)                                 (ACREV_GE(rev,18) ? 0xd4f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd4f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd4f : INVALID_ADDRESS)))))
#define ACPHY_spur_can_capture_selectionf_spur_can_capture_selectionf_SHIFT(rev) 0
#define ACPHY_spur_can_capture_selectionf_spur_can_capture_selectionf_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_capture_selectionf_spur_can_capture_selectionf_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_capture_selectionf_spur_can_capture_selectionf_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_capture_selectionf_spur_can_capture_selectionf_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_lte_canceler_common */
#define ACPHY_lte_canceler_common(rev)                                        (ACREV_GE(rev,18) ? 0xd80 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd80 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_common_lte_canceler_insert_point_sel_SHIFT(rev)    14
#define ACPHY_lte_canceler_common_lte_canceler_insert_point_sel_MASK(rev)     (ACREV_GE(rev,18) ? (0x3 << ACPHY_lte_canceler_common_lte_canceler_insert_point_sel_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_lte_canceler_common_lte_canceler_insert_point_sel_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_lte_canceler_common_lte_canceler_num_non_causal_taps_SHIFT(rev) 9
#define ACPHY_lte_canceler_common_lte_canceler_num_non_causal_taps_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_lte_canceler_common_lte_canceler_num_non_causal_taps_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_lte_canceler_common_lte_canceler_num_non_causal_taps_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_lte_canceler_common_lte_canceler_final_output_shift_SHIFT(rev)  5
#define ACPHY_lte_canceler_common_lte_canceler_final_output_shift_MASK(rev)   (ACREV_GE(rev,18) ? (0xf << ACPHY_lte_canceler_common_lte_canceler_final_output_shift_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_lte_canceler_common_lte_canceler_final_output_shift_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_lte_canceler_common_lte_canceler_filter_output_shift_SHIFT(rev) 1
#define ACPHY_lte_canceler_common_lte_canceler_filter_output_shift_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_lte_canceler_common_lte_canceler_filter_output_shift_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_lte_canceler_common_lte_canceler_filter_output_shift_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_lte_canceler_common_lte_canceler_en_SHIFT(rev)                  0
#define ACPHY_lte_canceler_common_lte_canceler_en_MASK(rev)                   (ACREV_GE(rev,18) ? (0x1 << ACPHY_lte_canceler_common_lte_canceler_en_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_lte_canceler_common_lte_canceler_en_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_sync */
#define ACPHY_lte_canceler_sync(rev)                                      (ACREV_GE(rev,18) ? 0xd81 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd81 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_sync_lte_canceler_fifo_rst_sync_en_SHIFT(rev)  2
#define ACPHY_lte_canceler_sync_lte_canceler_fifo_rst_sync_en_MASK(rev)   (ACREV_GE(rev,18) ? (0x1 << ACPHY_lte_canceler_sync_lte_canceler_fifo_rst_sync_en_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_lte_canceler_sync_lte_canceler_fifo_rst_sync_en_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_lte_canceler_sync_lte_canceler_buffer_sync_en_SHIFT(rev)    1
#define ACPHY_lte_canceler_sync_lte_canceler_buffer_sync_en_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_lte_canceler_sync_lte_canceler_buffer_sync_en_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_lte_canceler_sync_lte_canceler_buffer_sync_en_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_lte_canceler_sync_lte_canceler_sample_capture_en_SHIFT(rev) 0
#define ACPHY_lte_canceler_sync_lte_canceler_sample_capture_en_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_lte_canceler_sync_lte_canceler_sample_capture_en_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_lte_canceler_sync_lte_canceler_sample_capture_en_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_0 */
#define ACPHY_lte_canceler_canceling_filter_I_0(rev)                           (ACREV_GE(rev,18) ? 0xd82 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd82 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_0_lte_canceler_canceling_filter_I_0_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_0_lte_canceler_canceling_filter_I_0_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_0_lte_canceler_canceling_filter_I_0_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_0_lte_canceler_canceling_filter_I_0_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_1 */
#define ACPHY_lte_canceler_canceling_filter_I_1(rev)                           (ACREV_GE(rev,18) ? 0xd83 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd83 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_1_lte_canceler_canceling_filter_I_1_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_1_lte_canceler_canceling_filter_I_1_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_1_lte_canceler_canceling_filter_I_1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_1_lte_canceler_canceling_filter_I_1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_2 */
#define ACPHY_lte_canceler_canceling_filter_I_2(rev)                           (ACREV_GE(rev,18) ? 0xd84 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd84 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_2_lte_canceler_canceling_filter_I_2_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_2_lte_canceler_canceling_filter_I_2_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_2_lte_canceler_canceling_filter_I_2_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_2_lte_canceler_canceling_filter_I_2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_3 */
#define ACPHY_lte_canceler_canceling_filter_I_3(rev)                           (ACREV_GE(rev,18) ? 0xd85 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd85 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_3_lte_canceler_canceling_filter_I_3_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_3_lte_canceler_canceling_filter_I_3_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_3_lte_canceler_canceling_filter_I_3_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_3_lte_canceler_canceling_filter_I_3_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_4 */
#define ACPHY_lte_canceler_canceling_filter_I_4(rev)                           (ACREV_GE(rev,18) ? 0xd86 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd86 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_4_lte_canceler_canceling_filter_I_4_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_4_lte_canceler_canceling_filter_I_4_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_4_lte_canceler_canceling_filter_I_4_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_4_lte_canceler_canceling_filter_I_4_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_5 */
#define ACPHY_lte_canceler_canceling_filter_I_5(rev)                           (ACREV_GE(rev,18) ? 0xd87 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd87 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_5_lte_canceler_canceling_filter_I_5_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_5_lte_canceler_canceling_filter_I_5_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_5_lte_canceler_canceling_filter_I_5_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_5_lte_canceler_canceling_filter_I_5_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_6 */
#define ACPHY_lte_canceler_canceling_filter_I_6(rev)                           (ACREV_GE(rev,18) ? 0xd88 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd88 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_6_lte_canceler_canceling_filter_I_6_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_6_lte_canceler_canceling_filter_I_6_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_6_lte_canceler_canceling_filter_I_6_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_6_lte_canceler_canceling_filter_I_6_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_7 */
#define ACPHY_lte_canceler_canceling_filter_I_7(rev)                           (ACREV_GE(rev,18) ? 0xd89 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd89 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_7_lte_canceler_canceling_filter_I_7_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_7_lte_canceler_canceling_filter_I_7_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_7_lte_canceler_canceling_filter_I_7_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_7_lte_canceler_canceling_filter_I_7_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_8 */
#define ACPHY_lte_canceler_canceling_filter_I_8(rev)                           (ACREV_GE(rev,18) ? 0xd8a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8a : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_8_lte_canceler_canceling_filter_I_8_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_8_lte_canceler_canceling_filter_I_8_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_8_lte_canceler_canceling_filter_I_8_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_8_lte_canceler_canceling_filter_I_8_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_9 */
#define ACPHY_lte_canceler_canceling_filter_I_9(rev)                           (ACREV_GE(rev,18) ? 0xd8b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8b : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_9_lte_canceler_canceling_filter_I_9_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_9_lte_canceler_canceling_filter_I_9_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_9_lte_canceler_canceling_filter_I_9_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_9_lte_canceler_canceling_filter_I_9_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_10 */
#define ACPHY_lte_canceler_canceling_filter_I_10(rev)                          (ACREV_GE(rev,18) ? 0xd8c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8c : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_10_lte_canceler_canceling_filter_I_10_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_10_lte_canceler_canceling_filter_I_10_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_10_lte_canceler_canceling_filter_I_10_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_10_lte_canceler_canceling_filter_I_10_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_11 */
#define ACPHY_lte_canceler_canceling_filter_I_11(rev)                          (ACREV_GE(rev,18) ? 0xd8d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8d : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_11_lte_canceler_canceling_filter_I_11_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_11_lte_canceler_canceling_filter_I_11_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_11_lte_canceler_canceling_filter_I_11_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_11_lte_canceler_canceling_filter_I_11_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_12 */
#define ACPHY_lte_canceler_canceling_filter_I_12(rev)                          (ACREV_GE(rev,18) ? 0xd8e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8e : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_12_lte_canceler_canceling_filter_I_12_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_12_lte_canceler_canceling_filter_I_12_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_12_lte_canceler_canceling_filter_I_12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_12_lte_canceler_canceling_filter_I_12_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_13 */
#define ACPHY_lte_canceler_canceling_filter_I_13(rev)                          (ACREV_GE(rev,18) ? 0xd8f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd8f : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_13_lte_canceler_canceling_filter_I_13_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_13_lte_canceler_canceling_filter_I_13_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_13_lte_canceler_canceling_filter_I_13_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_13_lte_canceler_canceling_filter_I_13_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_14 */
#define ACPHY_lte_canceler_canceling_filter_I_14(rev)                          (ACREV_GE(rev,18) ? 0xd90 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd90 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_14_lte_canceler_canceling_filter_I_14_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_14_lte_canceler_canceling_filter_I_14_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_14_lte_canceler_canceling_filter_I_14_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_14_lte_canceler_canceling_filter_I_14_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_15 */
#define ACPHY_lte_canceler_canceling_filter_I_15(rev)                          (ACREV_GE(rev,18) ? 0xd91 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd91 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_15_lte_canceler_canceling_filter_I_15_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_15_lte_canceler_canceling_filter_I_15_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_15_lte_canceler_canceling_filter_I_15_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_15_lte_canceler_canceling_filter_I_15_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_16 */
#define ACPHY_lte_canceler_canceling_filter_I_16(rev)                          (ACREV_GE(rev,18) ? 0xd92 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd92 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_16_lte_canceler_canceling_filter_I_16_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_16_lte_canceler_canceling_filter_I_16_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_16_lte_canceler_canceling_filter_I_16_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_16_lte_canceler_canceling_filter_I_16_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_17 */
#define ACPHY_lte_canceler_canceling_filter_I_17(rev)                          (ACREV_GE(rev,18) ? 0xd93 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd93 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_17_lte_canceler_canceling_filter_I_17_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_17_lte_canceler_canceling_filter_I_17_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_17_lte_canceler_canceling_filter_I_17_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_17_lte_canceler_canceling_filter_I_17_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_18 */
#define ACPHY_lte_canceler_canceling_filter_I_18(rev)                          (ACREV_GE(rev,18) ? 0xd94 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd94 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_18_lte_canceler_canceling_filter_I_18_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_18_lte_canceler_canceling_filter_I_18_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_18_lte_canceler_canceling_filter_I_18_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_18_lte_canceler_canceling_filter_I_18_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_19 */
#define ACPHY_lte_canceler_canceling_filter_I_19(rev)                          (ACREV_GE(rev,18) ? 0xd95 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd95 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_19_lte_canceler_canceling_filter_I_19_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_19_lte_canceler_canceling_filter_I_19_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_19_lte_canceler_canceling_filter_I_19_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_19_lte_canceler_canceling_filter_I_19_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_I_20 */
#define ACPHY_lte_canceler_canceling_filter_I_20(rev)                          (ACREV_GE(rev,18) ? 0xd96 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd96 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_I_20_lte_canceler_canceling_filter_I_20_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_I_20_lte_canceler_canceling_filter_I_20_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_20_lte_canceler_canceling_filter_I_20_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_I_20_lte_canceler_canceling_filter_I_20_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_0 */
#define ACPHY_lte_canceler_canceling_filter_Q_0(rev)                           (ACREV_GE(rev,18) ? 0xd97 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd97 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_0_lte_canceler_canceling_filter_Q_0_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_0_lte_canceler_canceling_filter_Q_0_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_0_lte_canceler_canceling_filter_Q_0_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_0_lte_canceler_canceling_filter_Q_0_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_1 */
#define ACPHY_lte_canceler_canceling_filter_Q_1(rev)                           (ACREV_GE(rev,18) ? 0xd98 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd98 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_1_lte_canceler_canceling_filter_Q_1_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_1_lte_canceler_canceling_filter_Q_1_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_1_lte_canceler_canceling_filter_Q_1_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_1_lte_canceler_canceling_filter_Q_1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_2 */
#define ACPHY_lte_canceler_canceling_filter_Q_2(rev)                           (ACREV_GE(rev,18) ? 0xd99 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd99 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_2_lte_canceler_canceling_filter_Q_2_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_2_lte_canceler_canceling_filter_Q_2_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_2_lte_canceler_canceling_filter_Q_2_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_2_lte_canceler_canceling_filter_Q_2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_3 */
#define ACPHY_lte_canceler_canceling_filter_Q_3(rev)                           (ACREV_GE(rev,18) ? 0xd9a : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9a : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_3_lte_canceler_canceling_filter_Q_3_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_3_lte_canceler_canceling_filter_Q_3_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_3_lte_canceler_canceling_filter_Q_3_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_3_lte_canceler_canceling_filter_Q_3_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_4 */
#define ACPHY_lte_canceler_canceling_filter_Q_4(rev)                           (ACREV_GE(rev,18) ? 0xd9b : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9b : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_4_lte_canceler_canceling_filter_Q_4_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_4_lte_canceler_canceling_filter_Q_4_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_4_lte_canceler_canceling_filter_Q_4_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_4_lte_canceler_canceling_filter_Q_4_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_5 */
#define ACPHY_lte_canceler_canceling_filter_Q_5(rev)                           (ACREV_GE(rev,18) ? 0xd9c : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9c : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_5_lte_canceler_canceling_filter_Q_5_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_5_lte_canceler_canceling_filter_Q_5_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_5_lte_canceler_canceling_filter_Q_5_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_5_lte_canceler_canceling_filter_Q_5_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_6 */
#define ACPHY_lte_canceler_canceling_filter_Q_6(rev)                           (ACREV_GE(rev,18) ? 0xd9d : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9d : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_6_lte_canceler_canceling_filter_Q_6_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_6_lte_canceler_canceling_filter_Q_6_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_6_lte_canceler_canceling_filter_Q_6_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_6_lte_canceler_canceling_filter_Q_6_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_7 */
#define ACPHY_lte_canceler_canceling_filter_Q_7(rev)                           (ACREV_GE(rev,18) ? 0xd9e : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9e : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_7_lte_canceler_canceling_filter_Q_7_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_7_lte_canceler_canceling_filter_Q_7_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_7_lte_canceler_canceling_filter_Q_7_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_7_lte_canceler_canceling_filter_Q_7_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_8 */
#define ACPHY_lte_canceler_canceling_filter_Q_8(rev)                           (ACREV_GE(rev,18) ? 0xd9f : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd9f : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_8_lte_canceler_canceling_filter_Q_8_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_8_lte_canceler_canceling_filter_Q_8_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_8_lte_canceler_canceling_filter_Q_8_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_8_lte_canceler_canceling_filter_Q_8_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_9 */
#define ACPHY_lte_canceler_canceling_filter_Q_9(rev)                           (ACREV_GE(rev,18) ? 0xda0 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda0 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_9_lte_canceler_canceling_filter_Q_9_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_9_lte_canceler_canceling_filter_Q_9_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_9_lte_canceler_canceling_filter_Q_9_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_9_lte_canceler_canceling_filter_Q_9_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_10 */
#define ACPHY_lte_canceler_canceling_filter_Q_10(rev)                          (ACREV_GE(rev,18) ? 0xda1 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda1 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_10_lte_canceler_canceling_filter_Q_10_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_10_lte_canceler_canceling_filter_Q_10_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_10_lte_canceler_canceling_filter_Q_10_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_10_lte_canceler_canceling_filter_Q_10_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_11 */
#define ACPHY_lte_canceler_canceling_filter_Q_11(rev)                          (ACREV_GE(rev,18) ? 0xda2 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda2 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_11_lte_canceler_canceling_filter_Q_11_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_11_lte_canceler_canceling_filter_Q_11_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_11_lte_canceler_canceling_filter_Q_11_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_11_lte_canceler_canceling_filter_Q_11_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_12 */
#define ACPHY_lte_canceler_canceling_filter_Q_12(rev)                          (ACREV_GE(rev,18) ? 0xda3 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda3 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_12_lte_canceler_canceling_filter_Q_12_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_12_lte_canceler_canceling_filter_Q_12_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_12_lte_canceler_canceling_filter_Q_12_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_12_lte_canceler_canceling_filter_Q_12_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_13 */
#define ACPHY_lte_canceler_canceling_filter_Q_13(rev)                          (ACREV_GE(rev,18) ? 0xda4 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda4 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_13_lte_canceler_canceling_filter_Q_13_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_13_lte_canceler_canceling_filter_Q_13_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_13_lte_canceler_canceling_filter_Q_13_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_13_lte_canceler_canceling_filter_Q_13_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_14 */
#define ACPHY_lte_canceler_canceling_filter_Q_14(rev)                          (ACREV_GE(rev,18) ? 0xda5 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda5 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_14_lte_canceler_canceling_filter_Q_14_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_14_lte_canceler_canceling_filter_Q_14_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_14_lte_canceler_canceling_filter_Q_14_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_14_lte_canceler_canceling_filter_Q_14_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_15 */
#define ACPHY_lte_canceler_canceling_filter_Q_15(rev)                          (ACREV_GE(rev,18) ? 0xda6 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda6 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_15_lte_canceler_canceling_filter_Q_15_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_15_lte_canceler_canceling_filter_Q_15_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_15_lte_canceler_canceling_filter_Q_15_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_15_lte_canceler_canceling_filter_Q_15_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_16 */
#define ACPHY_lte_canceler_canceling_filter_Q_16(rev)                          (ACREV_GE(rev,18) ? 0xda7 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda7 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_16_lte_canceler_canceling_filter_Q_16_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_16_lte_canceler_canceling_filter_Q_16_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_16_lte_canceler_canceling_filter_Q_16_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_16_lte_canceler_canceling_filter_Q_16_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_17 */
#define ACPHY_lte_canceler_canceling_filter_Q_17(rev)                          (ACREV_GE(rev,18) ? 0xda8 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda8 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_17_lte_canceler_canceling_filter_Q_17_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_17_lte_canceler_canceling_filter_Q_17_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_17_lte_canceler_canceling_filter_Q_17_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_17_lte_canceler_canceling_filter_Q_17_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_18 */
#define ACPHY_lte_canceler_canceling_filter_Q_18(rev)                          (ACREV_GE(rev,18) ? 0xda9 : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xda9 : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_18_lte_canceler_canceling_filter_Q_18_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_18_lte_canceler_canceling_filter_Q_18_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_18_lte_canceler_canceling_filter_Q_18_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_18_lte_canceler_canceling_filter_Q_18_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_19 */
#define ACPHY_lte_canceler_canceling_filter_Q_19(rev)                          (ACREV_GE(rev,18) ? 0xdaa : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xdaa : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_19_lte_canceler_canceling_filter_Q_19_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_19_lte_canceler_canceling_filter_Q_19_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_19_lte_canceler_canceling_filter_Q_19_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_19_lte_canceler_canceling_filter_Q_19_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_lte_canceler_canceling_filter_Q_20 */
#define ACPHY_lte_canceler_canceling_filter_Q_20(rev)                          (ACREV_GE(rev,18) ? 0xdab : (ACREV_GE(rev,11) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xdab : INVALID_ADDRESS)))
#define ACPHY_lte_canceler_canceling_filter_Q_20_lte_canceler_canceling_filter_Q_20_SHIFT(rev) 0
#define ACPHY_lte_canceler_canceling_filter_Q_20_lte_canceler_canceling_filter_Q_20_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_20_lte_canceler_canceling_filter_Q_20_SHIFT(rev)) : (ACREV_GE(rev,11) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_lte_canceler_canceling_filter_Q_20_lte_canceler_canceling_filter_Q_20_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TIA_offset_DAC_I */
#define ACPHY_TIA_offset_DAC_I(rev)                        (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x41c : INVALID_ADDRESS))
#define ACPHY_TIA_offset_DAC_I_TIA_offset_DAC_I_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_I_TIA_offset_DAC_I_MASK(rev)  (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x1ff << ACPHY_TIA_offset_DAC_I_TIA_offset_DAC_I_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TIA_offset_DAC_Q */
#define ACPHY_TIA_offset_DAC_Q(rev)                        (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x41d : INVALID_ADDRESS))
#define ACPHY_TIA_offset_DAC_Q_TIA_offset_DAC_Q_SHIFT(rev) 0
#define ACPHY_TIA_offset_DAC_Q_TIA_offset_DAC_Q_MASK(rev)  (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0x1ff << ACPHY_TIA_offset_DAC_Q_TIA_offset_DAC_Q_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_ACI_Detect_report_ctr_threshold */
#define ACPHY_ACI_Detect_report_ctr_threshold(rev)                         (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,13) ? 0x5ae : (ACREV_GE(rev,12) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x5ae : (ACREV_GE(rev,8) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x5ae : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x5ae : INVALID_ADDRESS))))))))
#define ACPHY_ACI_Detect_report_ctr_threshold_aci_report_ctr_th_SHIFT(rev) 0
#define ACPHY_ACI_Detect_report_ctr_threshold_aci_report_ctr_th_MASK(rev)  (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,13) ? (0xffff << ACPHY_ACI_Detect_report_ctr_threshold_aci_report_ctr_th_SHIFT(rev)) : (ACREV_GE(rev,12) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0xffff << ACPHY_ACI_Detect_report_ctr_threshold_aci_report_ctr_th_SHIFT(rev)) : (ACREV_GE(rev,8) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_ACI_Detect_report_ctr_threshold_aci_report_ctr_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_ACI_Detect_report_ctr_threshold_aci_report_ctr_th_SHIFT(rev)) : INVALID_MASK))))))))

/* Register ACPHY_DCestimateI0 */
#define ACPHY_DCestimateI0(rev)                    (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x698 : INVALID_ADDRESS))
#define ACPHY_DCestimateI0_DCestimateI0_SHIFT(rev) 0
#define ACPHY_DCestimateI0_DCestimateI0_MASK(rev)  (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0xffff << ACPHY_DCestimateI0_DCestimateI0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_DCestimateQ0 */
#define ACPHY_DCestimateQ0(rev)                    (ACREV_GE(rev,14) ? INVALID_ADDRESS : (ACREV_GE(rev,11) ? 0x699 : INVALID_ADDRESS))
#define ACPHY_DCestimateQ0_DCestimateQ0_SHIFT(rev) 0
#define ACPHY_DCestimateQ0_DCestimateQ0_MASK(rev)  (ACREV_GE(rev,14) ? INVALID_MASK : (ACREV_GE(rev,11) ? (0xffff << ACPHY_DCestimateQ0_DCestimateQ0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_MinorVersion */
#define ACPHY_MinorVersion(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x002 : INVALID_ADDRESS))
#define ACPHY_MinorVersion_minorversion_SHIFT(rev) 0
#define ACPHY_MinorVersion_minorversion_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_MinorVersion_minorversion_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_Crisscrossregs0 */
#define ACPHY_Crisscrossregs0(rev)                                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x015 : INVALID_ADDRESS))
#define ACPHY_Crisscrossregs0_m20p20_muxctrl_0_SHIFT(rev)         15
#define ACPHY_Crisscrossregs0_m20p20_muxctrl_0_MASK(rev)          (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_m20p20_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_m20p20_muxctrl_1_SHIFT(rev)         14
#define ACPHY_Crisscrossregs0_m20p20_muxctrl_1_MASK(rev)          (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_m20p20_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_m80p80_muxctrl_0_SHIFT(rev)         13
#define ACPHY_Crisscrossregs0_m80p80_muxctrl_0_MASK(rev)          (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_m80p80_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_m80p80_muxctrl_1_SHIFT(rev)         12
#define ACPHY_Crisscrossregs0_m80p80_muxctrl_1_MASK(rev)          (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_m80p80_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_aband_muxctrl_0_SHIFT(rev)          11
#define ACPHY_Crisscrossregs0_aband_muxctrl_0_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_aband_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_aband_muxctrl_1_SHIFT(rev)          10
#define ACPHY_Crisscrossregs0_aband_muxctrl_1_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_aband_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_0_SHIFT(rev) 9
#define ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_1_SHIFT(rev) 8
#define ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_bias_pwr_reset_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_lna2g_muxctrl_0_SHIFT(rev)          7
#define ACPHY_Crisscrossregs0_lna2g_muxctrl_0_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_lna2g_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_lna2g_muxctrl_1_SHIFT(rev)          6
#define ACPHY_Crisscrossregs0_lna2g_muxctrl_1_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_lna2g_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_lna5g_muxctrl_0_SHIFT(rev)          5
#define ACPHY_Crisscrossregs0_lna5g_muxctrl_0_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_lna5g_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_lna5g_muxctrl_1_SHIFT(rev)          4
#define ACPHY_Crisscrossregs0_lna5g_muxctrl_1_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_lna5g_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_pa_muxctrl_0_SHIFT(rev)             3
#define ACPHY_Crisscrossregs0_pa_muxctrl_0_MASK(rev)              (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_pa_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_pa_muxctrl_1_SHIFT(rev)             2
#define ACPHY_Crisscrossregs0_pa_muxctrl_1_MASK(rev)              (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_pa_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_pa2g_muxctrl_0_SHIFT(rev)           1
#define ACPHY_Crisscrossregs0_pa2g_muxctrl_0_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_pa2g_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs0_pa2g_muxctrl_1_SHIFT(rev)           0
#define ACPHY_Crisscrossregs0_pa2g_muxctrl_1_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs0_pa2g_muxctrl_1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_Crisscrossregs1 */
#define ACPHY_Crisscrossregs1(rev)                                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x016 : INVALID_ADDRESS))
#define ACPHY_Crisscrossregs1_pa5g_muxctrl_0_SHIFT(rev)             15
#define ACPHY_Crisscrossregs1_pa5g_muxctrl_0_MASK(rev)              (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_pa5g_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_pa5g_muxctrl_1_SHIFT(rev)             14
#define ACPHY_Crisscrossregs1_pa5g_muxctrl_1_MASK(rev)              (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_pa5g_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_0_SHIFT(rev) 13
#define ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_1_SHIFT(rev) 12
#define ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_temp_tssi_auxpga_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_trsw_muxctrl_0_SHIFT(rev)             11
#define ACPHY_Crisscrossregs1_trsw_muxctrl_0_MASK(rev)              (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_trsw_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_trsw_muxctrl_1_SHIFT(rev)             10
#define ACPHY_Crisscrossregs1_trsw_muxctrl_1_MASK(rev)              (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_trsw_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_trsw2g_muxctrl_0_SHIFT(rev)           9
#define ACPHY_Crisscrossregs1_trsw2g_muxctrl_0_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_trsw2g_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_trsw2g_muxctrl_1_SHIFT(rev)           8
#define ACPHY_Crisscrossregs1_trsw2g_muxctrl_1_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_trsw2g_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_trsw5g_muxctrl_0_SHIFT(rev)           7
#define ACPHY_Crisscrossregs1_trsw5g_muxctrl_0_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_trsw5g_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_trsw5g_muxctrl_1_SHIFT(rev)           6
#define ACPHY_Crisscrossregs1_trsw5g_muxctrl_1_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_trsw5g_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_0_SHIFT(rev)        5
#define ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_0_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_1_SHIFT(rev)        4
#define ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_1_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_wrssi1_revmuxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_wrssi1_muxctrl_0_SHIFT(rev)           3
#define ACPHY_Crisscrossregs1_wrssi1_muxctrl_0_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_wrssi1_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_wrssi1_muxctrl_1_SHIFT(rev)           2
#define ACPHY_Crisscrossregs1_wrssi1_muxctrl_1_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_wrssi1_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_master_SHIFT(rev)                     1
#define ACPHY_Crisscrossregs1_master_MASK(rev)                      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_master_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs1_fem_muxctrl_0_SHIFT(rev)              0
#define ACPHY_Crisscrossregs1_fem_muxctrl_0_MASK(rev)               (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs1_fem_muxctrl_0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_Crisscrossregs2 */
#define ACPHY_Crisscrossregs2(rev)                                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x017 : INVALID_ADDRESS))
#define ACPHY_Crisscrossregs2_fem_muxctrl_1_SHIFT(rev)            15
#define ACPHY_Crisscrossregs2_fem_muxctrl_1_MASK(rev)             (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs2_fem_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_0_SHIFT(rev) 14
#define ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_1_SHIFT(rev) 13
#define ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs2_sharedTRnotify_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs2_internalbt_muxctrl_0_SHIFT(rev)     12
#define ACPHY_Crisscrossregs2_internalbt_muxctrl_0_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs2_internalbt_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs2_internalbt_muxctrl_1_SHIFT(rev)     11
#define ACPHY_Crisscrossregs2_internalbt_muxctrl_1_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs2_internalbt_muxctrl_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs2_lna_muxctrl_0_SHIFT(rev)            10
#define ACPHY_Crisscrossregs2_lna_muxctrl_0_MASK(rev)             (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs2_lna_muxctrl_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_Crisscrossregs2_lna_muxctrl_1_SHIFT(rev)            9
#define ACPHY_Crisscrossregs2_lna_muxctrl_1_MASK(rev)             (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_Crisscrossregs2_lna_muxctrl_1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_radio_connection_direct_pa5g */
#define ACPHY_radio_connection_direct_pa5g(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x018 : INVALID_ADDRESS))
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_cas_SHIFT(rev)         8
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_cas_MASK(rev)          (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_radio_connection_direct_pa5g_pa5g_bias_cas_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_main_SHIFT(rev) 4
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_main_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_main_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_aux_SHIFT(rev)  0
#define ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_aux_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_radio_connection_direct_pa5g_pa5g_bias_filter_aux_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_radio_connection_direct_mx_bbdc */
#define ACPHY_radio_connection_direct_mx_bbdc(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x019 : INVALID_ADDRESS))
#define ACPHY_radio_connection_direct_mx_bbdc_mx2g_idac_bbdc_SHIFT(rev) 10
#define ACPHY_radio_connection_direct_mx_bbdc_mx2g_idac_bbdc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_radio_connection_direct_mx_bbdc_mx2g_idac_bbdc_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_radio_connection_direct_mx_bbdc_mx5g_idac_bbdc_SHIFT(rev) 4
#define ACPHY_radio_connection_direct_mx_bbdc_mx5g_idac_bbdc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_radio_connection_direct_mx_bbdc_mx5g_idac_bbdc_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_radio_connection_direct_pad_idac */
#define ACPHY_radio_connection_direct_pad_idac(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x01a : INVALID_ADDRESS))
#define ACPHY_radio_connection_direct_pad_idac_pad_idac_pmos_SHIFT(rev) 10
#define ACPHY_radio_connection_direct_pad_idac_pad_idac_pmos_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_radio_connection_direct_pad_idac_pad_idac_pmos_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_radio_connection_direct_pad_idac_pad_idac_gm_SHIFT(rev)   4
#define ACPHY_radio_connection_direct_pad_idac_pad_idac_gm_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_radio_connection_direct_pad_idac_pad_idac_gm_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_cross_core_sample_valid */
#define ACPHY_cross_core_sample_valid(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x01b : INVALID_ADDRESS))
#define ACPHY_cross_core_sample_valid_select_sample_valid_SHIFT(rev) 0
#define ACPHY_cross_core_sample_valid_select_sample_valid_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_cross_core_sample_valid_select_sample_valid_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_moved_from_sparereg */
#define ACPHY_moved_from_sparereg(rev)                              (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x01c : INVALID_ADDRESS))
#define ACPHY_moved_from_sparereg_sparereg_1_for_div_1x1_SHIFT(rev) 0
#define ACPHY_moved_from_sparereg_sparereg_1_for_div_1x1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_moved_from_sparereg_sparereg_1_for_div_1x1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_femctrl_override_reg */
#define ACPHY_femctrl_override_reg(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x01d : INVALID_ADDRESS))
#define ACPHY_femctrl_override_reg_femctrl_override_reg_SHIFT(rev) 0
#define ACPHY_femctrl_override_reg_femctrl_override_reg_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_femctrl_override_reg_femctrl_override_reg_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_femctrl_override_control_reg */
#define ACPHY_femctrl_override_control_reg(rev)                                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x01e : INVALID_ADDRESS))
#define ACPHY_femctrl_override_control_reg_femctrl_override_control_reg_SHIFT(rev) 0
#define ACPHY_femctrl_override_control_reg_femctrl_override_control_reg_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_femctrl_override_control_reg_femctrl_override_control_reg_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxpwrlevelExtended */
#define ACPHY_TxpwrlevelExtended(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x07b : INVALID_ADDRESS))
#define ACPHY_TxpwrlevelExtended_txpwrlevelextended5_2_SHIFT(rev) 15
#define ACPHY_TxpwrlevelExtended_txpwrlevelextended5_2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxpwrlevelExtended_txpwrlevelextended5_2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_enable_single_tssi_path */
#define ACPHY_enable_single_tssi_path(rev)                                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x07c : INVALID_ADDRESS))
#define ACPHY_enable_single_tssi_path_enable_single_tssi_path_pre_ePA_combining_SHIFT(rev) 11
#define ACPHY_enable_single_tssi_path_enable_single_tssi_path_pre_ePA_combining_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_enable_single_tssi_path_enable_single_tssi_path_pre_ePA_combining_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_enable_single_tssi_path_core_num_connected_to_tssi_path_SHIFT(rev) 13
#define ACPHY_enable_single_tssi_path_core_num_connected_to_tssi_path_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_enable_single_tssi_path_core_num_connected_to_tssi_path_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_dacClkCtrl */
#define ACPHY_dacClkCtrl(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x173 : INVALID_ADDRESS))
#define ACPHY_dacClkCtrl_sel_dac_rst_SHIFT(rev)        0
#define ACPHY_dacClkCtrl_sel_dac_rst_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_dacClkCtrl_sel_dac_rst_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dacClkCtrl_non_rsdb_reset_dac_SHIFT(rev) 1
#define ACPHY_dacClkCtrl_non_rsdb_reset_dac_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_dacClkCtrl_non_rsdb_reset_dac_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_bphy_fix_reg */
#define ACPHY_bphy_fix_reg(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x17f : INVALID_ADDRESS))
#define ACPHY_bphy_fix_reg_bphyPreDet_fix_en_SHIFT(rev) 0
#define ACPHY_bphy_fix_reg_bphyPreDet_fix_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_bphy_fix_reg_bphyPreDet_fix_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_bphy_fix_reg_antDiv_fix_en_SHIFT(rev)     1
#define ACPHY_bphy_fix_reg_antDiv_fix_en_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_bphy_fix_reg_antDiv_fix_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RxSdFeConfig20 */
#define ACPHY_RxSdFeConfig20(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x1a6 : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig20_fcw_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig20_fcw_value_lo_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_RxSdFeConfig20_fcw_value_lo_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RxSdFeConfig30 */
#define ACPHY_RxSdFeConfig30(rev)                               (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x1a7 : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig30_fcw_value_hi_SHIFT(rev)            0
#define ACPHY_RxSdFeConfig30_fcw_value_hi_MASK(rev)             (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_RxSdFeConfig30_fcw_value_hi_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RxSdFeConfig30_rx_farow_scale_80_value_SHIFT(rev) 10
#define ACPHY_RxSdFeConfig30_rx_farow_scale_80_value_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RxSdFeConfig30_rx_farow_scale_80_value_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RxSdFeConfig30_fast_ADC_en_SHIFT(rev)             14
#define ACPHY_RxSdFeConfig30_fast_ADC_en_MASK(rev)              (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RxSdFeConfig30_fast_ADC_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RxSdFeConfig7 */
#define ACPHY_RxSdFeConfig7(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x1ac : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig7_farrow_i_dc_offset_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig7_farrow_i_dc_offset_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_RxSdFeConfig7_farrow_i_dc_offset_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RxSdFeConfig7_farrow_q_dc_offset_SHIFT(rev) 6
#define ACPHY_RxSdFeConfig7_farrow_q_dc_offset_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_RxSdFeConfig7_farrow_q_dc_offset_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_WbcalSdadcConfig */
#define ACPHY_WbcalSdadcConfig(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x1af : INVALID_ADDRESS))
#define ACPHY_WbcalSdadcConfig_wbcal_adc_dly_cnt_SHIFT(rev) 0
#define ACPHY_WbcalSdadcConfig_wbcal_adc_dly_cnt_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_WbcalSdadcConfig_wbcal_adc_dly_cnt_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_LDPCStatus */
#define ACPHY_LDPCStatus(rev)                        (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2bb : INVALID_ADDRESS))
#define ACPHY_LDPCStatus_LDPCDecodeStats0_SHIFT(rev) 0
#define ACPHY_LDPCStatus_LDPCDecodeStats0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_LDPCStatus_LDPCDecodeStats0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_LDPCStatus_LDPCDecodeStats1_SHIFT(rev) 1
#define ACPHY_LDPCStatus_LDPCDecodeStats1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_LDPCStatus_LDPCDecodeStats1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_LDPCStatus_LDPCDecodeStats2_SHIFT(rev) 2
#define ACPHY_LDPCStatus_LDPCDecodeStats2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_LDPCStatus_LDPCDecodeStats2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mumimo_ltrn_dependent */
#define ACPHY_mu_a_mumimo_ltrn_dependent(rev)                                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2dc : INVALID_ADDRESS))
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_0_SHIFT(rev) 0
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_0_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_1_SHIFT(rev) 4
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_1_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_3_SHIFT(rev) 8
#define ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_3_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mumimo_ltrn_dependent_mu_a_mumimo_ltrn_dependent_log2_3_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold1u0 */
#define ACPHY_crsThreshold1u0(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ea : INVALID_ADDRESS))
#define ACPHY_crsThreshold1u0_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1u0_autoThresh_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1u0_autoThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold1u0_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1u0_autoThresh2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1u0_autoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold2u0 */
#define ACPHY_crsThreshold2u0(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2eb : INVALID_ADDRESS))
#define ACPHY_crsThreshold2u0_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2u0_peakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2u0_peakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold2u0_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2u0_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2u0_peakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold3u0 */
#define ACPHY_crsThreshold3u0(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ec : INVALID_ADDRESS))
#define ACPHY_crsThreshold3u0_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3u0_peakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold3u0_peakValThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsControlu0 */
#define ACPHY_crsControlu0(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ed : INVALID_ADDRESS))
#define ACPHY_crsControlu0_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControlu0_muxSelect_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_crsControlu0_muxSelect_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControlu0_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControlu0_autoEnable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControlu0_autoEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControlu0_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControlu0_mfEnable_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControlu0_mfEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControlu0_totEnable_SHIFT(rev)  4
#define ACPHY_crsControlu0_totEnable_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControlu0_totEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControlu0_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControlu0_mfLessAve_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControlu0_mfLessAve_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold1l0 */
#define ACPHY_crsThreshold1l0(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ee : INVALID_ADDRESS))
#define ACPHY_crsThreshold1l0_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1l0_autoThresh_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1l0_autoThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold1l0_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1l0_autoThresh2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1l0_autoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold2l0 */
#define ACPHY_crsThreshold2l0(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ef : INVALID_ADDRESS))
#define ACPHY_crsThreshold2l0_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2l0_peakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2l0_peakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold2l0_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2l0_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2l0_peakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold3l0 */
#define ACPHY_crsThreshold3l0(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f0 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3l0_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3l0_peakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold3l0_peakValThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsControll0 */
#define ACPHY_crsControll0(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f1 : INVALID_ADDRESS))
#define ACPHY_crsControll0_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControll0_muxSelect_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_crsControll0_muxSelect_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControll0_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControll0_autoEnable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControll0_autoEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControll0_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControll0_mfEnable_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControll0_mfEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControll0_totEnable_SHIFT(rev)  4
#define ACPHY_crsControll0_totEnable_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControll0_totEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControll0_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControll0_mfLessAve_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControll0_mfLessAve_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold1uSub10 */
#define ACPHY_crsThreshold1uSub10(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f2 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1uSub10_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1uSub10_autoThresh_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1uSub10_autoThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold1uSub10_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1uSub10_autoThresh2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1uSub10_autoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold2uSub10 */
#define ACPHY_crsThreshold2uSub10(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f3 : INVALID_ADDRESS))
#define ACPHY_crsThreshold2uSub10_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2uSub10_peakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2uSub10_peakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold2uSub10_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2uSub10_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2uSub10_peakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold3uSub10 */
#define ACPHY_crsThreshold3uSub10(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f4 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3uSub10_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3uSub10_peakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold3uSub10_peakValThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsControluSub10 */
#define ACPHY_crsControluSub10(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f5 : INVALID_ADDRESS))
#define ACPHY_crsControluSub10_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControluSub10_muxSelect_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_crsControluSub10_muxSelect_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControluSub10_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControluSub10_autoEnable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControluSub10_autoEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControluSub10_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControluSub10_mfEnable_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControluSub10_mfEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControluSub10_totEnable_SHIFT(rev)  4
#define ACPHY_crsControluSub10_totEnable_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControluSub10_totEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControluSub10_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControluSub10_mfLessAve_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControluSub10_mfLessAve_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold1lSub10 */
#define ACPHY_crsThreshold1lSub10(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f6 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1lSub10_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1lSub10_autoThresh_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1lSub10_autoThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold1lSub10_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1lSub10_autoThresh2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1lSub10_autoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold2lSub10 */
#define ACPHY_crsThreshold2lSub10(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f7 : INVALID_ADDRESS))
#define ACPHY_crsThreshold2lSub10_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2lSub10_peakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2lSub10_peakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold2lSub10_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2lSub10_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2lSub10_peakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold3lSub10 */
#define ACPHY_crsThreshold3lSub10(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f8 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3lSub10_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3lSub10_peakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold3lSub10_peakValThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsControllSub10 */
#define ACPHY_crsControllSub10(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2f9 : INVALID_ADDRESS))
#define ACPHY_crsControllSub10_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControllSub10_muxSelect_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_crsControllSub10_muxSelect_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControllSub10_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControllSub10_autoEnable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControllSub10_autoEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControllSub10_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControllSub10_mfEnable_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControllSub10_mfEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControllSub10_totEnable_SHIFT(rev)  4
#define ACPHY_crsControllSub10_totEnable_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControllSub10_totEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControllSub10_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControllSub10_mfLessAve_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControllSub10_mfLessAve_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_StrWaitTime20U0 */
#define ACPHY_StrWaitTime20U0(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2fe : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20U0_strWaitTime20U_SHIFT(rev) 0
#define ACPHY_StrWaitTime20U0_strWaitTime20U_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_StrWaitTime20U0_strWaitTime20U_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_StrWaitTime20L0 */
#define ACPHY_StrWaitTime20L0(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x2ff : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20L0_strWaitTime20L_SHIFT(rev) 0
#define ACPHY_StrWaitTime20L0_strWaitTime20L_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_StrWaitTime20L0_strWaitTime20L_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_StrWaitTime20USub10 */
#define ACPHY_StrWaitTime20USub10(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x300 : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20USub10_strWaitTime20USub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20USub10_strWaitTime20USub1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_StrWaitTime20USub10_strWaitTime20USub1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_StrWaitTime20LSub10 */
#define ACPHY_StrWaitTime20LSub10(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x301 : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20LSub10_strWaitTime20LSub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20LSub10_strWaitTime20LSub1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_StrWaitTime20LSub10_strWaitTime20LSub1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold1l0 */
#define ACPHY_crshighpowThreshold1l0(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x302 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1l0_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1l0_highpowpeakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1l0_highpowpeakValThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold1l0_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1l0_highpowautoThresh2_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1l0_highpowautoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold2l0 */
#define ACPHY_crshighpowThreshold2l0(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x303 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2l0_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2l0_highpowpeakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2l0_highpowpeakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold2l0_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2l0_highpowpeakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2l0_highpowpeakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighlowpowThresholdl0 */
#define ACPHY_crshighlowpowThresholdl0(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x304 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdl0_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdl0_high2lowpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdl0_high2lowpowThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighlowpowThresholdl0_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdl0_low2highpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdl0_low2highpowThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold1u0 */
#define ACPHY_crshighpowThreshold1u0(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x305 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1u0_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1u0_highpowpeakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1u0_highpowpeakValThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold1u0_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1u0_highpowautoThresh2_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1u0_highpowautoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold2u0 */
#define ACPHY_crshighpowThreshold2u0(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x306 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2u0_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2u0_highpowpeakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2u0_highpowpeakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold2u0_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2u0_highpowpeakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2u0_highpowpeakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighlowpowThresholdu0 */
#define ACPHY_crshighlowpowThresholdu0(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x307 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdu0_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdu0_high2lowpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdu0_high2lowpowThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighlowpowThresholdu0_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdu0_low2highpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdu0_low2highpowThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold1lSub10 */
#define ACPHY_crshighpowThreshold1lSub10(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x308 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1lSub10_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1lSub10_highpowpeakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1lSub10_highpowpeakValThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold1lSub10_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1lSub10_highpowautoThresh2_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1lSub10_highpowautoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold2lSub10 */
#define ACPHY_crshighpowThreshold2lSub10(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x309 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2lSub10_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2lSub10_highpowpeakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2lSub10_highpowpeakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold2lSub10_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2lSub10_highpowpeakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2lSub10_highpowpeakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighlowpowThresholdlSub10 */
#define ACPHY_crshighlowpowThresholdlSub10(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x30a : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdlSub10_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdlSub10_high2lowpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdlSub10_high2lowpowThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighlowpowThresholdlSub10_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdlSub10_low2highpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdlSub10_low2highpowThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold1uSub10 */
#define ACPHY_crshighpowThreshold1uSub10(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x30b : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1uSub10_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1uSub10_highpowpeakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1uSub10_highpowpeakValThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold1uSub10_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1uSub10_highpowautoThresh2_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1uSub10_highpowautoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold2uSub10 */
#define ACPHY_crshighpowThreshold2uSub10(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x30c : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2uSub10_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2uSub10_highpowpeakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2uSub10_highpowpeakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold2uSub10_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2uSub10_highpowpeakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2uSub10_highpowpeakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighlowpowThresholduSub10 */
#define ACPHY_crshighlowpowThresholduSub10(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x30d : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholduSub10_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholduSub10_high2lowpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholduSub10_high2lowpowThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighlowpowThresholduSub10_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholduSub10_low2highpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholduSub10_low2highpowThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRCtrl20U0 */
#define ACPHY_STRCtrl20U0(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x314 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20U0_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20U0_stren_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_STRCtrl20U0_stren_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20U0_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20U0_strminmaxCount_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_STRCtrl20U0_strminmaxCount_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20U0_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20U0_strMaxThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20U0_strMaxThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20U0_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20U0_strMinThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20U0_strMinThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRCtrl20L0 */
#define ACPHY_STRCtrl20L0(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x315 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20L0_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20L0_stren_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_STRCtrl20L0_stren_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20L0_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20L0_strminmaxCount_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_STRCtrl20L0_strminmaxCount_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20L0_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20L0_strMaxThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20L0_strMaxThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20L0_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20L0_strMinThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20L0_strMinThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRCtrl20USub10 */
#define ACPHY_STRCtrl20USub10(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x316 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20USub10_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20USub10_stren_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_STRCtrl20USub10_stren_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20USub10_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20USub10_strminmaxCount_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_STRCtrl20USub10_strminmaxCount_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20USub10_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20USub10_strMaxThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20USub10_strMaxThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20USub10_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20USub10_strMinThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20USub10_strMinThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRCtrl20LSub10 */
#define ACPHY_STRCtrl20LSub10(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x317 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20LSub10_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20LSub10_stren_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_STRCtrl20LSub10_stren_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20LSub10_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20LSub10_strminmaxCount_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_STRCtrl20LSub10_strminmaxCount_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20LSub10_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20LSub10_strMaxThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20LSub10_strMaxThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20LSub10_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20LSub10_strMinThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20LSub10_strMinThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRPwrThreshU0 */
#define ACPHY_STRPwrThreshU0(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x318 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshU0_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshU0_strPwrThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_STRPwrThreshU0_strPwrThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRPwrThreshL0 */
#define ACPHY_STRPwrThreshL0(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x319 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshL0_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshL0_strPwrThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_STRPwrThreshL0_strPwrThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRPwrThreshUSub10 */
#define ACPHY_STRPwrThreshUSub10(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31a : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshUSub10_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshUSub10_strPwrThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_STRPwrThreshUSub10_strPwrThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRPwrThreshLSub10 */
#define ACPHY_STRPwrThreshLSub10(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31b : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshLSub10_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshLSub10_strPwrThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_STRPwrThreshLSub10_strPwrThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsacidetectThreshl0 */
#define ACPHY_crsacidetectThreshl0(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31c : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshl0_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshl0_acidetectThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_crsacidetectThreshl0_acidetectThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsacidetectThreshu0 */
#define ACPHY_crsacidetectThreshu0(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31d : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshu0_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshu0_acidetectThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_crsacidetectThreshu0_acidetectThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsacidetectThreshlSub10 */
#define ACPHY_crsacidetectThreshlSub10(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31e : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshlSub10_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshlSub10_acidetectThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_crsacidetectThreshlSub10_acidetectThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsacidetectThreshuSub10 */
#define ACPHY_crsacidetectThreshuSub10(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x31f : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshuSub10_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshuSub10_acidetectThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_crsacidetectThreshuSub10_acidetectThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_ClassifierCtrl_80p80 */
#define ACPHY_ClassifierCtrl_80p80(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x320 : INVALID_ADDRESS))
#define ACPHY_ClassifierCtrl_80p80_prim_sel_hi_SHIFT(rev)        0
#define ACPHY_ClassifierCtrl_80p80_prim_sel_hi_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ClassifierCtrl_80p80_prim_sel_hi_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_ClassifierCtrl_80p80_mask20S_sel_hi_SHIFT(rev)     1
#define ACPHY_ClassifierCtrl_80p80_mask20S_sel_hi_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ClassifierCtrl_80p80_mask20S_sel_hi_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_ClassifierCtrl_80p80_forceFinalClass_hi_SHIFT(rev) 2
#define ACPHY_ClassifierCtrl_80p80_forceFinalClass_hi_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_ClassifierCtrl_80p80_forceFinalClass_hi_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_ClassifierCtrl_80p80_forceFrontClass_hi_SHIFT(rev) 6
#define ACPHY_ClassifierCtrl_80p80_forceFrontClass_hi_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_ClassifierCtrl_80p80_forceFrontClass_hi_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_drop20sCtrl4 */
#define ACPHY_drop20sCtrl4(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x35b : INVALID_ADDRESS))
#define ACPHY_drop20sCtrl4_count20sSymCntLimitEn_SHIFT(rev) 7
#define ACPHY_drop20sCtrl4_count20sSymCntLimitEn_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_drop20sCtrl4_count20sSymCntLimitEn_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_drop20sCtrl4_count20sSymCntLimit_SHIFT(rev)   0
#define ACPHY_drop20sCtrl4_count20sSymCntLimit_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_drop20sCtrl4_count20sSymCntLimit_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_FrontEndDebug_80p80 */
#define ACPHY_FrontEndDebug_80p80(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x365 : INVALID_ADDRESS))
#define ACPHY_FrontEndDebug_80p80_initialClass_hi_SHIFT(rev) 0
#define ACPHY_FrontEndDebug_80p80_initialClass_hi_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_FrontEndDebug_80p80_initialClass_hi_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_FrontEndDebug_80p80_finalClass_hi_SHIFT(rev)   4
#define ACPHY_FrontEndDebug_80p80_finalClass_hi_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_FrontEndDebug_80p80_finalClass_hi_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_pktprocdebug3 */
#define ACPHY_pktprocdebug3(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x366 : INVALID_ADDRESS))
#define ACPHY_pktprocdebug3_fback_160_SHIFT(rev)   0
#define ACPHY_pktprocdebug3_fback_160_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_pktprocdebug3_fback_160_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_pktprocdebug3_fback40_160_SHIFT(rev) 8
#define ACPHY_pktprocdebug3_fback40_160_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_pktprocdebug3_fback40_160_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_pktprocdebug4 */
#define ACPHY_pktprocdebug4(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x367 : INVALID_ADDRESS))
#define ACPHY_pktprocdebug4_pktprocbw_160_SHIFT(rev) 0
#define ACPHY_pktprocdebug4_pktprocbw_160_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_pktprocdebug4_pktprocbw_160_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_pktprocdebug4_fback80_SHIFT(rev)       8
#define ACPHY_pktprocdebug4_fback80_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_pktprocdebug4_fback80_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW1a0 */
#define ACPHY_BW1a0(rev)              (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x371 : INVALID_ADDRESS))
#define ACPHY_BW1a0_highBW_SHIFT(rev) 0
#define ACPHY_BW1a0_highBW_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_BW1a0_highBW_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW20 */
#define ACPHY_BW20(rev)             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x372 : INVALID_ADDRESS))
#define ACPHY_BW20_midBW_SHIFT(rev) 0
#define ACPHY_BW20_midBW_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_BW20_midBW_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW30 */
#define ACPHY_BW30(rev)             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x373 : INVALID_ADDRESS))
#define ACPHY_BW30_lowBW_SHIFT(rev) 0
#define ACPHY_BW30_lowBW_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_BW30_lowBW_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW40 */
#define ACPHY_BW40(rev)                 (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x374 : INVALID_ADDRESS))
#define ACPHY_BW40_highScale_SHIFT(rev) 0
#define ACPHY_BW40_highScale_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_BW40_highScale_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW50 */
#define ACPHY_BW50(rev)                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x375 : INVALID_ADDRESS))
#define ACPHY_BW50_midScale_SHIFT(rev) 0
#define ACPHY_BW50_midScale_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xfff << ACPHY_BW50_midScale_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW60 */
#define ACPHY_BW60(rev)                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x376 : INVALID_ADDRESS))
#define ACPHY_BW60_lowScale_SHIFT(rev) 0
#define ACPHY_BW60_lowScale_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_BW60_lowScale_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_DfeLmsTraining */
#define ACPHY_DfeLmsTraining(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x3f2 : INVALID_ADDRESS))
#define ACPHY_DfeLmsTraining_lms_step_upd_count_SHIFT(rev)   0
#define ACPHY_DfeLmsTraining_lms_step_upd_count_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_DfeLmsTraining_lms_step_upd_count_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_DfeLmsTraining_lms_train_upd_factor_SHIFT(rev) 8
#define ACPHY_DfeLmsTraining_lms_train_upd_factor_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_DfeLmsTraining_lms_train_upd_factor_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_dc_loop_accum_ovr_i */
#define ACPHY_dc_loop_accum_ovr_i(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x41e : INVALID_ADDRESS))
#define ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_en_i_SHIFT(rev)  0
#define ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_en_i_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_en_i_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_val_i_SHIFT(rev) 1
#define ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_val_i_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_dc_loop_accum_ovr_i_dc_loop_accum_val_i_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_dc_loop_accum_ovr_q */
#define ACPHY_dc_loop_accum_ovr_q(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x41f : INVALID_ADDRESS))
#define ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_en_q_SHIFT(rev)  0
#define ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_en_q_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_en_q_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_val_q_SHIFT(rev) 1
#define ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_val_q_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_dc_loop_accum_ovr_q_dc_loop_accum_val_q_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_scd_shut_off_trig_cnt_80mhz */
#define ACPHY_scd_shut_off_trig_cnt_80mhz(rev)                                 (ACREV_GE(rev,14) ? 0x492 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x492 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x492 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x492 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x492 : INVALID_ADDRESS)))))))))
#define ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_SHIFT(rev)  0
#define ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_MASK(rev)   (ACREV_GE(rev,14) ? (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_SHIFT(rev)) : INVALID_MASK)))))))))
#define ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_sgi_SHIFT(rev) 8
#define ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_sgi_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_sgi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_sgi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_sgi_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_sgi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_scd_shut_off_trig_cnt_80mhz_scd_shut_off_trig_cnt_80_sgi_SHIFT(rev)) : INVALID_MASK)))))))))

/* Register ACPHY_SsagcOcl_InactiveCoreCtrl */
#define ACPHY_SsagcOcl_InactiveCoreCtrl(rev)                                   (ACREV_GE(rev,14) ? 0x4fb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x4fb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x4fb : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x4fb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x4fb : INVALID_ADDRESS)))))))))
#define ACPHY_SsagcOcl_InactiveCoreCtrl_ssagc_do_pkt_gain_on_inactive_core_SHIFT(rev) 0
#define ACPHY_SsagcOcl_InactiveCoreCtrl_ssagc_do_pkt_gain_on_inactive_core_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_SsagcOcl_InactiveCoreCtrl_ssagc_do_pkt_gain_on_inactive_core_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_SsagcOcl_InactiveCoreCtrl_ssagc_do_pkt_gain_on_inactive_core_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_SsagcOcl_InactiveCoreCtrl_ssagc_do_pkt_gain_on_inactive_core_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_SsagcOcl_InactiveCoreCtrl_ssagc_do_pkt_gain_on_inactive_core_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_SsagcOcl_InactiveCoreCtrl_ssagc_do_pkt_gain_on_inactive_core_SHIFT(rev)) : INVALID_MASK)))))))))
#define ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainElement_SHIFT(rev)    5
#define ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainElement_MASK(rev)     (ACREV_GE(rev,14) ? (0xff << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainElement_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainElement_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainElement_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xff << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainElement_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xff << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainElement_SHIFT(rev)) : INVALID_MASK)))))))))
#define ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainMode_SHIFT(rev)       13
#define ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainMode_MASK(rev)        (ACREV_GE(rev,14) ? (0x3 << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainMode_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainMode_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainMode_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x3 << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainMode_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x3 << ACPHY_SsagcOcl_InactiveCoreCtrl_singleShotPktGainMode_SHIFT(rev)) : INVALID_MASK)))))))))

/* Register ACPHY_mu_a_mod_ml_0 */
#define ACPHY_mu_a_mod_ml_0(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x550 : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_0_SHIFT(rev) 0
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_1_SHIFT(rev) 4
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_2_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_3_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_3_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_0_mu_a_mod_ml_sig_3_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_ml_1 */
#define ACPHY_mu_a_mod_ml_1(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x551 : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_4_SHIFT(rev)   0
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_4_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_4_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_5_SHIFT(rev)   4
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_5_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_sig_5_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_0_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_1_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_1_mu_a_mod_ml_short_1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_ml_2 */
#define ACPHY_mu_a_mod_ml_2(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x552 : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_2_SHIFT(rev) 0
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_3_SHIFT(rev) 4
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_3_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_3_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_4_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_4_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_4_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_5_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_5_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_2_mu_a_mod_ml_short_5_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_ml_3 */
#define ACPHY_mu_a_mod_ml_3(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x553 : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_0_SHIFT(rev) 0
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_1_SHIFT(rev) 4
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_2_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_3_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_3_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_3_mu_a_mod_ml_long_3_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_ml_4 */
#define ACPHY_mu_a_mod_ml_4(rev)                                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x554 : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_4_SHIFT(rev)       0
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_4_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_4_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_5_SHIFT(rev)       4
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_5_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_long_5_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_0_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_1_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_4_mu_a_mod_ml_extra_long_1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_ml_5 */
#define ACPHY_mu_a_mod_ml_5(rev)                                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x555 : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_2_SHIFT(rev) 0
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_3_SHIFT(rev) 4
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_3_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_3_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_4_SHIFT(rev) 8
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_4_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_4_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_5_SHIFT(rev) 12
#define ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_5_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_ml_5_mu_a_mod_ml_extra_long_5_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_zf_0 */
#define ACPHY_mu_a_mod_zf_0(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x556 : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_0_SHIFT(rev) 0
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_1_SHIFT(rev) 4
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_2_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_3_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_3_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_0_mu_a_mod_zf_sig_3_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_zf_1 */
#define ACPHY_mu_a_mod_zf_1(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x557 : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_4_SHIFT(rev)   0
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_4_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_4_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_5_SHIFT(rev)   4
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_5_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_sig_5_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_0_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_1_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_1_mu_a_mod_zf_short_1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_zf_2 */
#define ACPHY_mu_a_mod_zf_2(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x558 : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_2_SHIFT(rev) 0
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_3_SHIFT(rev) 4
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_3_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_3_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_4_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_4_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_4_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_5_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_5_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_2_mu_a_mod_zf_short_5_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_zf_3 */
#define ACPHY_mu_a_mod_zf_3(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x559 : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_0_SHIFT(rev) 0
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_1_SHIFT(rev) 4
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_2_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_3_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_3_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_3_mu_a_mod_zf_long_3_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_zf_4 */
#define ACPHY_mu_a_mod_zf_4(rev)                                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x55a : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_4_SHIFT(rev)       0
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_4_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_4_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_5_SHIFT(rev)       4
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_5_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_long_5_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_0_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_1_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_4_mu_a_mod_zf_extra_long_1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_mu_a_mod_zf_5 */
#define ACPHY_mu_a_mod_zf_5(rev)                                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x55b : INVALID_ADDRESS))
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_2_SHIFT(rev) 0
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_3_SHIFT(rev) 4
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_3_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_3_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_4_SHIFT(rev) 8
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_4_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_4_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_5_SHIFT(rev) 12
#define ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_5_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_mu_a_mod_zf_5_mu_a_mod_zf_extra_long_5_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_pwr_offset_adj_in_fbpath0 */
#define ACPHY_pwr_offset_adj_in_fbpath0(rev)                                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b0 : INVALID_ADDRESS))
#define ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev) 8
#define ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_fullband_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev) 0
#define ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_subband_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_pwr_offset_adj_in_fbpath0_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrl_Multi_Mode0 */
#define ACPHY_TxPwrCtrl_Multi_Mode0(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b1 : INVALID_ADDRESS))
#define ACPHY_TxPwrCtrl_Multi_Mode0_txPwrIndexLimit_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_Multi_Mode0_txPwrIndexLimit_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrl_Multi_Mode0_txPwrIndexLimit_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_Multi_Mode0_multi_mode_SHIFT(rev)      8
#define ACPHY_TxPwrCtrl_Multi_Mode0_multi_mode_MASK(rev)       (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_TxPwrCtrl_Multi_Mode0_multi_mode_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_Multi_Mode0_seg_sub_band_SHIFT(rev)    11
#define ACPHY_TxPwrCtrl_Multi_Mode0_seg_sub_band_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrl_Multi_Mode0_seg_sub_band_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_Multi_Mode0_enable_damp_acc_SHIFT(rev) 12
#define ACPHY_TxPwrCtrl_Multi_Mode0_enable_damp_acc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrl_Multi_Mode0_enable_damp_acc_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_Multi_Mode0_fifo_lock_mode_SHIFT(rev)  13
#define ACPHY_TxPwrCtrl_Multi_Mode0_fifo_lock_mode_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrl_Multi_Mode0_fifo_lock_mode_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrl_80P80_full_sub_band0 */
#define ACPHY_TxPwrCtrl_80P80_full_sub_band0(rev)                              (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b2 : INVALID_ADDRESS))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_fullband_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_fullband_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_fullband_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_subband_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_subband_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band0_per_core_pwr_offset_80p80_subband_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrl_siso_mimo_path0 */
#define ACPHY_TxPwrCtrl_siso_mimo_path0(rev)                               (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b3 : INVALID_ADDRESS))
#define ACPHY_TxPwrCtrl_siso_mimo_path0_siso_est_pwr_offset_adj_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_siso_mimo_path0_siso_est_pwr_offset_adj_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrl_siso_mimo_path0_siso_est_pwr_offset_adj_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_siso_mimo_path0_mimo_est_pwr_offset_adj_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_siso_mimo_path0_mimo_est_pwr_offset_adj_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrl_siso_mimo_path0_mimo_est_pwr_offset_adj_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrl_enable0 */
#define ACPHY_TxPwrCtrl_enable0(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b4 : INVALID_ADDRESS))
#define ACPHY_TxPwrCtrl_enable0_force_tssi_en_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_enable0_force_tssi_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrl_enable0_force_tssi_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_tssimem_wrap0 */
#define ACPHY_tssimem_wrap0(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b5 : INVALID_ADDRESS))
#define ACPHY_tssimem_wrap0_tssimem_addr_SHIFT(rev)        0
#define ACPHY_tssimem_wrap0_tssimem_addr_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_tssimem_wrap0_tssimem_addr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_tssimem_wrap0_tssimemaddr_wrapped_SHIFT(rev) 5
#define ACPHY_tssimem_wrap0_tssimemaddr_wrapped_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_tssimem_wrap0_tssimemaddr_wrapped_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrlIdleTssi_third_path0 */
#define ACPHY_TxPwrCtrlIdleTssi_third_path0(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b6 : INVALID_ADDRESS))
#define ACPHY_TxPwrCtrlIdleTssi_third_path0_idleTssi_third0_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_third_path0_idleTssi_third0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_third_path0_idleTssi_third0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_phy2mac_dbg_data_mux_sel0 */
#define ACPHY_phy2mac_dbg_data_mux_sel0(rev)                               (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b7 : INVALID_ADDRESS))
#define ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_or_gpio_sel_SHIFT(rev) 0
#define ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_or_gpio_sel_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_or_gpio_sel_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_data_sel_SHIFT(rev)    1
#define ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_data_sel_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_phy2mac_dbg_data_mux_sel0_phy2mac_dbg_data_sel_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_tx_upconv_13bit_data_out_en0 */
#define ACPHY_tx_upconv_13bit_data_out_en0(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x6b8 : INVALID_ADDRESS))
#define ACPHY_tx_upconv_13bit_data_out_en0_upconv_out_13bit_en_SHIFT(rev) 0
#define ACPHY_tx_upconv_13bit_data_out_en0_upconv_out_13bit_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_tx_upconv_13bit_data_out_en0_upconv_out_13bit_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrlPAPDtwoTable1 */
#define ACPHY_TxPwrCtrlPAPDtwoTable1(rev)                        (ACREV_GE(rev,14) ? 0x84b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x84b : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x84b : INVALID_ADDRESS)))))))
#define ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_threshold_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_threshold_MASK(rev)  (ACREV_GE(rev,14) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_threshold_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_threshold_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_threshold_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_offset_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_offset_MASK(rev)     (ACREV_GE(rev,14) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_offset_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_offset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_offset_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable1_LowPwr_offset_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_IdleTssiStatus_path1 */
#define ACPHY_IdleTssiStatus_path1(rev)                          (ACREV_GE(rev,14) ? 0x84d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x84d : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x84d : INVALID_ADDRESS)))))))
#define ACPHY_IdleTssiStatus_path1_avg_idleTssi_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_path1_avg_idleTssi_valid_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_IdleTssiStatus_path1_avg_idleTssi_valid_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_IdleTssiStatus_path1_avg_idleTssi_valid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_IdleTssiStatus_path1_avg_idleTssi_valid_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_IdleTssiStatus_path1_avg_idleTssi_valid_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_IdleTssiStatus_path1_avg_idleTssi_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_path1_avg_idleTssi_MASK(rev)        (ACREV_GE(rev,14) ? (0x3ff << ACPHY_IdleTssiStatus_path1_avg_idleTssi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_IdleTssiStatus_path1_avg_idleTssi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_IdleTssiStatus_path1_avg_idleTssi_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_IdleTssiStatus_path1_avg_idleTssi_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_IdleTssiStatus_second_path1 */
#define ACPHY_IdleTssiStatus_second_path1(rev)                                 (ACREV_GE(rev,14) ? 0x84e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x84e : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x84e : INVALID_ADDRESS)))))))
#define ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_valid_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_valid_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_valid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_valid_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_valid_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_MASK(rev)        (ACREV_GE(rev,14) ? (0x3ff << ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_IdleTssiStatus_second_path1_avg_idleTssi_second_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_TxPwrCtrlStatus_cck_path1 */
#define ACPHY_TxPwrCtrlStatus_cck_path1(rev)                     (ACREV_GE(rev,18) ? 0x84f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x84f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x84f : INVALID_ADDRESS)))))
#define ACPHY_TxPwrCtrlStatus_cck_path1_baseIndex_cck_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlStatus_cck_path1_baseIndex_cck_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_TxPwrCtrlStatus_cck_path1_baseIndex_cck_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_TxPwrCtrlStatus_cck_path1_baseIndex_cck_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_TxPwrCtrlStatus_cck_path1_baseIndex_cck_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_dcc_lna_comp_trained_0 */
#define ACPHY_dcc_lna_comp_trained_0(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x859 : INVALID_ADDRESS))
#define ACPHY_dcc_lna_comp_trained_0_dcc_index_0_SHIFT(rev) 0
#define ACPHY_dcc_lna_comp_trained_0_dcc_index_0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_dcc_lna_comp_trained_0_dcc_index_0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dcc_lna_comp_trained_0_dcc_index_1_SHIFT(rev) 8
#define ACPHY_dcc_lna_comp_trained_0_dcc_index_1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_dcc_lna_comp_trained_0_dcc_index_1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_dcc_lna_comp_trained_1 */
#define ACPHY_dcc_lna_comp_trained_1(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x85a : INVALID_ADDRESS))
#define ACPHY_dcc_lna_comp_trained_1_dcc_index_2_SHIFT(rev) 0
#define ACPHY_dcc_lna_comp_trained_1_dcc_index_2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_dcc_lna_comp_trained_1_dcc_index_2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dcc_lna_comp_trained_1_dcc_index_3_SHIFT(rev) 8
#define ACPHY_dcc_lna_comp_trained_1_dcc_index_3_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_dcc_lna_comp_trained_1_dcc_index_3_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_dcc_lna_comp_trained_2 */
#define ACPHY_dcc_lna_comp_trained_2(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x85b : INVALID_ADDRESS))
#define ACPHY_dcc_lna_comp_trained_2_dcc_index_4_SHIFT(rev) 0
#define ACPHY_dcc_lna_comp_trained_2_dcc_index_4_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_dcc_lna_comp_trained_2_dcc_index_4_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dcc_lna_comp_trained_2_dcc_index_5_SHIFT(rev) 8
#define ACPHY_dcc_lna_comp_trained_2_dcc_index_5_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_dcc_lna_comp_trained_2_dcc_index_5_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_dcc_lna_comp_ant_offset */
#define ACPHY_dcc_lna_comp_ant_offset(rev)                                 (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x85c : INVALID_ADDRESS))
#define ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_i_SHIFT(rev) 0
#define ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_i_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_i_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_q_SHIFT(rev) 8
#define ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_q_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_dcc_lna_comp_ant_offset_dcc_lna_comp_ant_offset_q_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_dcc_lna_comp_disable */
#define ACPHY_dcc_lna_comp_disable(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x85d : INVALID_ADDRESS))
#define ACPHY_dcc_lna_comp_disable_dcc_lna_comp_disable_SHIFT(rev) 0
#define ACPHY_dcc_lna_comp_disable_dcc_lna_comp_disable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_dcc_lna_comp_disable_dcc_lna_comp_disable_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_PapdPolarSaturation01 */
#define ACPHY_PapdPolarSaturation01(rev)                          (ACREV_GE(rev,18) ? 0x87d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x87d : INVALID_ADDRESS)))))
#define ACPHY_PapdPolarSaturation01_polar_saturate1_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation01_polar_saturate1_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdPolarSaturation01_polar_saturate1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdPolarSaturation01_polar_saturate1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdPolarSaturation01_polar_saturate1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdPolarSaturation01_cckpolar_saturate1_SHIFT(rev) 1
#define ACPHY_PapdPolarSaturation01_cckpolar_saturate1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdPolarSaturation01_cckpolar_saturate1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdPolarSaturation01_cckpolar_saturate1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdPolarSaturation01_cckpolar_saturate1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdPolarSaturation01_stop_index1_SHIFT(rev)        8
#define ACPHY_PapdPolarSaturation01_stop_index1_MASK(rev)         (ACREV_GE(rev,18) ? (0x7f << ACPHY_PapdPolarSaturation01_stop_index1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_PapdPolarSaturation01_stop_index1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_PapdPolarSaturation01_stop_index1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdPolarSaturation11 */
#define ACPHY_PapdPolarSaturation11(rev)                                       (ACREV_GE(rev,18) ? 0x87e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x87e : INVALID_ADDRESS)))))
#define ACPHY_PapdPolarSaturation11_polar_saturate_amp_override1_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation11_polar_saturate_amp_override1_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdPolarSaturation11_polar_saturate_amp_override1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdPolarSaturation11_polar_saturate_amp_override1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdPolarSaturation11_polar_saturate_amp_override1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdPolarSaturation11_polar_saturate_amp_override_value1_SHIFT(rev) 4
#define ACPHY_PapdPolarSaturation11_polar_saturate_amp_override_value1_MASK(rev) (ACREV_GE(rev,18) ? (0x1ff << ACPHY_PapdPolarSaturation11_polar_saturate_amp_override_value1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_PapdPolarSaturation11_polar_saturate_amp_override_value1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_PapdPolarSaturation11_polar_saturate_amp_override_value1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdPolarSaturation21 */
#define ACPHY_PapdPolarSaturation21(rev)                         (ACREV_GE(rev,18) ? 0x87f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x87f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x87f : INVALID_ADDRESS)))))
#define ACPHY_PapdPolarSaturation21_inv_index_scalar1_SHIFT(rev) 0
#define ACPHY_PapdPolarSaturation21_inv_index_scalar1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_PapdPolarSaturation21_inv_index_scalar1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_PapdPolarSaturation21_inv_index_scalar1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_PapdPolarSaturation21_inv_index_scalar1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdLutSel01 */
#define ACPHY_PapdLutSel01(rev)                                    (ACREV_GE(rev,18) ? 0x880 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x880 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x880 : INVALID_ADDRESS)))))
#define ACPHY_PapdLutSel01_papd_lut_select_ovr1_SHIFT(rev)         0
#define ACPHY_PapdLutSel01_papd_lut_select_ovr1_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdLutSel01_papd_lut_select_ovr1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PapdLutSel01_papd_lut_select_ovr1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdLutSel01_papd_lut_select_ovr1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel01_papd_lut_select_ovr_val_cck1_SHIFT(rev) 2
#define ACPHY_PapdLutSel01_papd_lut_select_ovr_val_cck1_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_PapdLutSel01_papd_lut_select_ovr_val_cck1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_PapdLutSel01_papd_lut_select_ovr_val_cck1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_PapdLutSel01_papd_lut_select_ovr_val_cck1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel01_papd_lut_select_ovr_val1_SHIFT(rev)     5
#define ACPHY_PapdLutSel01_papd_lut_select_ovr_val1_MASK(rev)      (ACREV_GE(rev,18) ? (0x7 << ACPHY_PapdLutSel01_papd_lut_select_ovr_val1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_PapdLutSel01_papd_lut_select_ovr_val1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_PapdLutSel01_papd_lut_select_ovr_val1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdLutSel11 */
#define ACPHY_PapdLutSel11(rev)                               (ACREV_GE(rev,18) ? 0x881 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x881 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x881 : INVALID_ADDRESS)))))
#define ACPHY_PapdLutSel11_papd_index_offset_lut01_SHIFT(rev) 0
#define ACPHY_PapdLutSel11_papd_index_offset_lut01_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel11_papd_index_offset_lut01_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_PapdLutSel11_papd_index_offset_lut01_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel11_papd_index_offset_lut01_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel11_papd_index_offset_lut11_SHIFT(rev) 8
#define ACPHY_PapdLutSel11_papd_index_offset_lut11_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel11_papd_index_offset_lut11_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_PapdLutSel11_papd_index_offset_lut11_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel11_papd_index_offset_lut11_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdLutSel21 */
#define ACPHY_PapdLutSel21(rev)                               (ACREV_GE(rev,18) ? 0x882 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x882 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x882 : INVALID_ADDRESS)))))
#define ACPHY_PapdLutSel21_papd_index_offset_lut21_SHIFT(rev) 0
#define ACPHY_PapdLutSel21_papd_index_offset_lut21_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel21_papd_index_offset_lut21_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_PapdLutSel21_papd_index_offset_lut21_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel21_papd_index_offset_lut21_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel21_papd_index_offset_lut31_SHIFT(rev) 8
#define ACPHY_PapdLutSel21_papd_index_offset_lut31_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel21_papd_index_offset_lut31_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_PapdLutSel21_papd_index_offset_lut31_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel21_papd_index_offset_lut31_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdLutSel31 */
#define ACPHY_PapdLutSel31(rev)                               (ACREV_GE(rev,18) ? 0x883 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x883 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x883 : INVALID_ADDRESS)))))
#define ACPHY_PapdLutSel31_papd_index_offset_lut41_SHIFT(rev) 0
#define ACPHY_PapdLutSel31_papd_index_offset_lut41_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel31_papd_index_offset_lut41_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_PapdLutSel31_papd_index_offset_lut41_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel31_papd_index_offset_lut41_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel31_papd_index_offset_lut51_SHIFT(rev) 8
#define ACPHY_PapdLutSel31_papd_index_offset_lut51_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel31_papd_index_offset_lut51_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_PapdLutSel31_papd_index_offset_lut51_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel31_papd_index_offset_lut51_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_PapdLutSel41 */
#define ACPHY_PapdLutSel41(rev)                               (ACREV_GE(rev,18) ? 0x884 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x884 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x884 : INVALID_ADDRESS)))))
#define ACPHY_PapdLutSel41_papd_index_offset_lut61_SHIFT(rev) 0
#define ACPHY_PapdLutSel41_papd_index_offset_lut61_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel41_papd_index_offset_lut61_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_PapdLutSel41_papd_index_offset_lut61_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel41_papd_index_offset_lut61_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PapdLutSel41_papd_index_offset_lut71_SHIFT(rev) 8
#define ACPHY_PapdLutSel41_papd_index_offset_lut71_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel41_papd_index_offset_lut71_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_PapdLutSel41_papd_index_offset_lut71_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel41_papd_index_offset_lut71_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_DCestimateI1 */
#define ACPHY_DCestimateI1(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x898 : INVALID_ADDRESS))
#define ACPHY_DCestimateI1_DCestimateI1_SHIFT(rev) 0
#define ACPHY_DCestimateI1_DCestimateI1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_DCestimateI1_DCestimateI1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_DCestimateQ1 */
#define ACPHY_DCestimateQ1(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x899 : INVALID_ADDRESS))
#define ACPHY_DCestimateQ1_DCestimateQ1_SHIFT(rev) 0
#define ACPHY_DCestimateQ1_DCestimateQ1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_DCestimateQ1_DCestimateQ1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_pwr_offset_adj_in_fbpath1 */
#define ACPHY_pwr_offset_adj_in_fbpath1(rev)                                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b0 : INVALID_ADDRESS))
#define ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev) 8
#define ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_fullband_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_fullband_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev) 0
#define ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_subband_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_pwr_offset_adj_in_fbpath1_pwr_offset_adj_in_fbpath_80p80_subband_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrl_Multi_Mode1 */
#define ACPHY_TxPwrCtrl_Multi_Mode1(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b1 : INVALID_ADDRESS))
#define ACPHY_TxPwrCtrl_Multi_Mode1_txPwrIndexLimit_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_Multi_Mode1_txPwrIndexLimit_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrl_Multi_Mode1_txPwrIndexLimit_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_Multi_Mode1_multi_mode_SHIFT(rev)      8
#define ACPHY_TxPwrCtrl_Multi_Mode1_multi_mode_MASK(rev)       (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_TxPwrCtrl_Multi_Mode1_multi_mode_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_Multi_Mode1_seg_sub_band_SHIFT(rev)    11
#define ACPHY_TxPwrCtrl_Multi_Mode1_seg_sub_band_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrl_Multi_Mode1_seg_sub_band_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_Multi_Mode1_enable_damp_acc_SHIFT(rev) 12
#define ACPHY_TxPwrCtrl_Multi_Mode1_enable_damp_acc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrl_Multi_Mode1_enable_damp_acc_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_Multi_Mode1_fifo_lock_mode_SHIFT(rev)  13
#define ACPHY_TxPwrCtrl_Multi_Mode1_fifo_lock_mode_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrl_Multi_Mode1_fifo_lock_mode_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrl_80P80_full_sub_band1 */
#define ACPHY_TxPwrCtrl_80P80_full_sub_band1(rev)                              (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b2 : INVALID_ADDRESS))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_fullband_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_fullband_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_fullband_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_subband_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_subband_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrl_80P80_full_sub_band1_per_core_pwr_offset_80p80_subband_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrl_siso_mimo_path1 */
#define ACPHY_TxPwrCtrl_siso_mimo_path1(rev)                               (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b3 : INVALID_ADDRESS))
#define ACPHY_TxPwrCtrl_siso_mimo_path1_siso_est_pwr_offset_adj_SHIFT(rev) 8
#define ACPHY_TxPwrCtrl_siso_mimo_path1_siso_est_pwr_offset_adj_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrl_siso_mimo_path1_siso_est_pwr_offset_adj_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_TxPwrCtrl_siso_mimo_path1_mimo_est_pwr_offset_adj_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_siso_mimo_path1_mimo_est_pwr_offset_adj_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_TxPwrCtrl_siso_mimo_path1_mimo_est_pwr_offset_adj_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrl_enable1 */
#define ACPHY_TxPwrCtrl_enable1(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b4 : INVALID_ADDRESS))
#define ACPHY_TxPwrCtrl_enable1_force_tssi_en_SHIFT(rev) 0
#define ACPHY_TxPwrCtrl_enable1_force_tssi_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_TxPwrCtrl_enable1_force_tssi_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_tssimem_wrap1 */
#define ACPHY_tssimem_wrap1(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b5 : INVALID_ADDRESS))
#define ACPHY_tssimem_wrap1_tssimem_addr_SHIFT(rev)        0
#define ACPHY_tssimem_wrap1_tssimem_addr_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_tssimem_wrap1_tssimem_addr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_tssimem_wrap1_tssimemaddr_wrapped_SHIFT(rev) 5
#define ACPHY_tssimem_wrap1_tssimemaddr_wrapped_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_tssimem_wrap1_tssimemaddr_wrapped_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_TxPwrCtrlIdleTssi_third_path1 */
#define ACPHY_TxPwrCtrlIdleTssi_third_path1(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b6 : INVALID_ADDRESS))
#define ACPHY_TxPwrCtrlIdleTssi_third_path1_idleTssi_third1_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlIdleTssi_third_path1_idleTssi_third1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_TxPwrCtrlIdleTssi_third_path1_idleTssi_third1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_phy2mac_dbg_data_mux_sel1 */
#define ACPHY_phy2mac_dbg_data_mux_sel1(rev)                               (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b7 : INVALID_ADDRESS))
#define ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_or_gpio_sel_SHIFT(rev) 0
#define ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_or_gpio_sel_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_or_gpio_sel_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_data_sel_SHIFT(rev)    1
#define ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_data_sel_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_phy2mac_dbg_data_mux_sel1_phy2mac_dbg_data_sel_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_tx_upconv_13bit_data_out_en1 */
#define ACPHY_tx_upconv_13bit_data_out_en1(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8b8 : INVALID_ADDRESS))
#define ACPHY_tx_upconv_13bit_data_out_en1_upconv_out_13bit_en_SHIFT(rev) 0
#define ACPHY_tx_upconv_13bit_data_out_en1_upconv_out_13bit_en_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_tx_upconv_13bit_data_out_en1_upconv_out_13bit_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_Core1_BPHY_TargetVar_log2_pt8us */
#define ACPHY_Core1_BPHY_TargetVar_log2_pt8us(rev)                             (ACREV_GE(rev,14) ? 0x8f8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8f8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8f8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8f8 : INVALID_ADDRESS)))))))
#define ACPHY_Core1_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev) 0
#define ACPHY_Core1_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_MASK(rev) (ACREV_GE(rev,14) ? (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3ff << ACPHY_Core1_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_Core1_RSSIMuxSel1 */
#define ACPHY_Core1_RSSIMuxSel1(rev)                        (ACREV_GE(rev,14) ? 0x8fb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8fb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8fb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8fb : INVALID_ADDRESS)))))))
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_low1_SHIFT(rev)  0
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_low1_MASK(rev)   (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_low1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_low1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_low1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_low1_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_mid1_SHIFT(rev)  2
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_mid1_MASK(rev)   (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_mid1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_mid1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_mid1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_mid1_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_high1_SHIFT(rev) 4
#define ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_high1_MASK(rev)  (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_high1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_high1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_high1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi1_sel_high1_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_low1_SHIFT(rev)  6
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_low1_MASK(rev)   (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_low1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_low1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_low1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_low1_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_mid1_SHIFT(rev)  8
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_mid1_MASK(rev)   (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_mid1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_mid1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_mid1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_mid1_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_high1_SHIFT(rev) 10
#define ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_high1_MASK(rev)  (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_high1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_high1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_high1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel1_wrssi2_sel_high1_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_Core1_RSSIMuxSel2 */
#define ACPHY_Core1_RSSIMuxSel2(rev)                     (ACREV_GE(rev,14) ? 0x8fc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8fc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x8fc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x8fc : INVALID_ADDRESS)))))))
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_01_SHIFT(rev) 0
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_01_MASK(rev)  (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_01_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_01_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_01_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_01_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_11_SHIFT(rev) 2
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_11_MASK(rev)  (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_11_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_11_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_11_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_11_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_21_SHIFT(rev) 4
#define ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_21_MASK(rev)  (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_21_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_21_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_21_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_wrssi3_sel_21_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_01_SHIFT(rev)  6
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_01_MASK(rev)   (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_01_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_01_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_01_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_01_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_11_SHIFT(rev)  8
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_11_MASK(rev)   (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_11_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_11_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_11_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_11_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_21_SHIFT(rev)  10
#define ACPHY_Core1_RSSIMuxSel2_nrssi_sel_21_MASK(rev)   (ACREV_GE(rev,14) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_21_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_21_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_21_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_Core1_RSSIMuxSel2_nrssi_sel_21_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_Core1DSSScckPktGain */
#define ACPHY_Core1DSSScckPktGain(rev)                                  (ACREV_GE(rev,18) ? 0x8fe : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x8fe : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x8fe : INVALID_ADDRESS)))))
#define ACPHY_Core1DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)   8
#define ACPHY_Core1DSSScckPktGain_dsss_cck_maxAnalogGaindb_MASK(rev)    (ACREV_GE(rev,18) ? (0xff << ACPHY_Core1DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core1DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_Core1DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev) 0
#define ACPHY_Core1DSSScckPktGain_dsss_cck_adcExtraBackOffdb_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core1DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_Core1DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core1DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_dyn_radioa0 */
#define ACPHY_dyn_radioa0(rev)                                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x900 : INVALID_ADDRESS))
#define ACPHY_dyn_radioa0_dyn_radio_ovr0_SHIFT(rev)                  0
#define ACPHY_dyn_radioa0_dyn_radio_ovr0_MASK(rev)                   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_dyn_radioa0_dyn_radio_ovr0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dyn_radioa0_dyn_radio_ovr_val_idac_main0_SHIFT(rev)    1
#define ACPHY_dyn_radioa0_dyn_radio_ovr_val_idac_main0_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_dyn_radioa0_dyn_radio_ovr_val_idac_main0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dyn_radioa0_dyn_radio_ovr_val_incap_compen0_SHIFT(rev) 7
#define ACPHY_dyn_radioa0_dyn_radio_ovr_val_incap_compen0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_dyn_radioa0_dyn_radio_ovr_val_incap_compen0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_dyn_radiob0 */
#define ACPHY_dyn_radiob0(rev)                                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x901 : INVALID_ADDRESS))
#define ACPHY_dyn_radiob0_dyn_radio_ovr_val_idac_cas0_SHIFT(rev) 0
#define ACPHY_dyn_radiob0_dyn_radio_ovr_val_idac_cas0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_dyn_radiob0_dyn_radio_ovr_val_idac_cas0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RfctrlAntSwLUTIdxN1 */
#define ACPHY_RfctrlAntSwLUTIdxN1(rev)                            (ACREV_GE(rev,14) ? 0x948 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x948 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x948 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x948 : INVALID_ADDRESS)))))))
#define ACPHY_RfctrlAntSwLUTIdxN1_RX_sw_core_SHIFT(rev)           1
#define ACPHY_RfctrlAntSwLUTIdxN1_RX_sw_core_MASK(rev)            (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_RX_sw_core_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_RX_sw_core_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_RX_sw_core_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_RX_sw_core_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RfctrlAntSwLUTIdxN1_TX_sw_core_SHIFT(rev)           0
#define ACPHY_RfctrlAntSwLUTIdxN1_TX_sw_core_MASK(rev)            (ACREV_GE(rev,14) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_TX_sw_core_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_TX_sw_core_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_TX_sw_core_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_TX_sw_core_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_ovr_SHIFT(rev)    2
#define ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_ovr_SHIFT(rev)    3
#define ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_SHIFT(rev)        4
#define ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlAntSwLUTIdxN1_rx5g_80p80_gc_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_SHIFT(rev)        8
#define ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RfctrlAntSwLUTIdxN1_rx2g_20p20_gc_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_cas_pwrup_SHIFT(rev) 12
#define ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_cas_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_cas_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_gm_pwrup_SHIFT(rev)  13
#define ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_gm_pwrup_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_tx2g_20p20_gm_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_cas_pwrup_SHIFT(rev) 14
#define ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_cas_pwrup_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_cas_pwrup_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_gm_pwrup_SHIFT(rev)  15
#define ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_gm_pwrup_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN1_tx5g_80p80_gm_pwrup_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_AfeClkDivOverrideCtrlN1 */
#define ACPHY_AfeClkDivOverrideCtrlN1(rev)                                (ACREV_GE(rev,14) ? 0x949 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x949 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x949 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x949 : INVALID_ADDRESS)))))))
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_ovr_SHIFT(rev)            0
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_ovr_MASK(rev)             (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_ovr_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_SHIFT(rev)                1
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_MASK(rev)                 (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_en_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_ovr_SHIFT(rev)    2
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_ovr_SHIFT(rev)    3
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_ovr_SHIFT(rev)    4
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_ovr_SHIFT(rev)    5
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_ovr_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev) 6
#define ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_cas_pwrup_ovr_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_cas_pwrup_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev)  7
#define ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_gm_pwrup_ovr_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_tx2g_20p20_gm_pwrup_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev) 8
#define ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_cas_pwrup_ovr_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_cas_pwrup_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev)  9
#define ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_gm_pwrup_ovr_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_tx5g_80p80_gm_pwrup_ovr_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_SHIFT(rev)        10
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_des_pu_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_SHIFT(rev)        11
#define ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx2g_20p20_src_pu_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_SHIFT(rev)        12
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_des_pu_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_SHIFT(rev)        13
#define ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_MASK(rev)         (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_rx5g_80p80_src_pu_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_ovr_SHIFT(rev)   0
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_ovr_MASK(rev)    (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_ovr_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_ovr_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_SHIFT(rev)       1
#define ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_MASK(rev)        (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN1_afediv_pu_repeater_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ocl_rx_AntConfig1 */
#define ACPHY_ocl_rx_AntConfig1(rev)                                  (ACREV_GE(rev,14) ? 0x969 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x969 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x969 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x969 : INVALID_ADDRESS)))))))
#define ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_active_SHIFT(rev)   0
#define ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_active_MASK(rev)    (ACREV_GE(rev,14) ? (0x1 << ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_active_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_active_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_active_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_active_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_inactive_SHIFT(rev) 1
#define ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_inactive_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_inactive_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_inactive_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_inactive_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_ocl_rx_AntConfig1_rx_antConfig_core_inactive_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_ocl_rx_AntConfig1_ocl_rx_antConfig_sel_SHIFT(rev)       2
#define ACPHY_ocl_rx_AntConfig1_ocl_rx_antConfig_sel_MASK(rev)        (ACREV_GE(rev,14) ? (0x1 << ACPHY_ocl_rx_AntConfig1_ocl_rx_antConfig_sel_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_ocl_rx_AntConfig1_ocl_rx_antConfig_sel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_ocl_rx_AntConfig1_ocl_rx_antConfig_sel_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_ocl_rx_AntConfig1_ocl_rx_antConfig_sel_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_ACI_Detect_s_w1_block_acc1 */
#define ACPHY_ACI_Detect_s_w1_block_acc1(rev)                      (ACREV_GE(rev,18) ? 0x9ad : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9ad : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9ad : INVALID_ADDRESS)))))
#define ACPHY_ACI_Detect_s_w1_block_acc1_s_w1_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w1_block_acc1_s_w1_block_acc_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_s_w1_block_acc1_s_w1_block_acc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_s_w1_block_acc1_s_w1_block_acc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_s_w1_block_acc1_s_w1_block_acc_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_DSSF_control_1 */
#define ACPHY_DSSF_control_1(rev)                  (ACREV_GE(rev,14) ? 0x9b0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b0 : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_control_1_idepth_s1_SHIFT(rev)  3
#define ACPHY_DSSF_control_1_idepth_s1_MASK(rev)   (ACREV_GE(rev,14) ? (0x3 << ACPHY_DSSF_control_1_idepth_s1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_DSSF_control_1_idepth_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_DSSF_control_1_idepth_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_DSSF_control_1_idepth_s1_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DSSF_control_1_idepth_s2_SHIFT(rev)  5
#define ACPHY_DSSF_control_1_idepth_s2_MASK(rev)   (ACREV_GE(rev,14) ? (0x3 << ACPHY_DSSF_control_1_idepth_s2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_DSSF_control_1_idepth_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_DSSF_control_1_idepth_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x3 << ACPHY_DSSF_control_1_idepth_s2_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DSSF_control_1_enabled_s1_SHIFT(rev) 11
#define ACPHY_DSSF_control_1_enabled_s1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_DSSF_control_1_enabled_s1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_DSSF_control_1_enabled_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_DSSF_control_1_enabled_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_DSSF_control_1_enabled_s1_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_DSSF_control_1_enabled_s2_SHIFT(rev) 12
#define ACPHY_DSSF_control_1_enabled_s2_MASK(rev)  (ACREV_GE(rev,14) ? (0x1 << ACPHY_DSSF_control_1_enabled_s2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_DSSF_control_1_enabled_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_DSSF_control_1_enabled_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_DSSF_control_1_enabled_s2_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_exp_j_theta_i_s11 */
#define ACPHY_DSSF_exp_j_theta_i_s11(rev)                        (ACREV_GE(rev,14) ? 0x9b1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b1 : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_exp_j_theta_i_s11_exp_j_theta_i_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s11_exp_j_theta_i_s1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s11_exp_j_theta_i_s1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s11_exp_j_theta_i_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s11_exp_j_theta_i_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s11_exp_j_theta_i_s1_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_exp_j_theta_i_s21 */
#define ACPHY_DSSF_exp_j_theta_i_s21(rev)                        (ACREV_GE(rev,14) ? 0x9b2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b2 : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_exp_j_theta_i_s21_exp_j_theta_i_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s21_exp_j_theta_i_s2_MASK(rev)  (ACREV_GE(rev,14) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s21_exp_j_theta_i_s2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s21_exp_j_theta_i_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s21_exp_j_theta_i_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s21_exp_j_theta_i_s2_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_exp_i_theta_q_s11 */
#define ACPHY_DSSF_exp_i_theta_q_s11(rev)                        (ACREV_GE(rev,14) ? 0x9b5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b5 : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_exp_i_theta_q_s11_exp_j_theta_q_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s11_exp_j_theta_q_s1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s11_exp_j_theta_q_s1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s11_exp_j_theta_q_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s11_exp_j_theta_q_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s11_exp_j_theta_q_s1_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_exp_i_theta_q_s21 */
#define ACPHY_DSSF_exp_i_theta_q_s21(rev)                        (ACREV_GE(rev,14) ? 0x9b6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b6 : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_exp_i_theta_q_s21_exp_j_theta_q_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s21_exp_j_theta_q_s2_MASK(rev)  (ACREV_GE(rev,14) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s21_exp_j_theta_q_s2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s21_exp_j_theta_q_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s21_exp_j_theta_q_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s21_exp_j_theta_q_s2_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_gain_th0_s11 */
#define ACPHY_DSSF_gain_th0_s11(rev)                   (ACREV_GE(rev,14) ? 0x9b9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9b9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9b9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9b9 : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_gain_th0_s11_gain_th0_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s11_gain_th0_s1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSF_gain_th0_s11_gain_th0_s1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_DSSF_gain_th0_s11_gain_th0_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSF_gain_th0_s11_gain_th0_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_DSSF_gain_th0_s11_gain_th0_s1_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_gain_th1_s11 */
#define ACPHY_DSSF_gain_th1_s11(rev)                   (ACREV_GE(rev,14) ? 0x9ba : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9ba : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9ba : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9ba : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_gain_th1_s11_gain_th1_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s11_gain_th1_s1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSF_gain_th1_s11_gain_th1_s1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_DSSF_gain_th1_s11_gain_th1_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSF_gain_th1_s11_gain_th1_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_DSSF_gain_th1_s11_gain_th1_s1_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_gain_th2_s11 */
#define ACPHY_DSSF_gain_th2_s11(rev)                   (ACREV_GE(rev,14) ? 0x9bb : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9bb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9bb : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9bb : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_gain_th2_s11_gain_th2_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s11_gain_th2_s1_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSF_gain_th2_s11_gain_th2_s1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_DSSF_gain_th2_s11_gain_th2_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSF_gain_th2_s11_gain_th2_s1_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_DSSF_gain_th2_s11_gain_th2_s1_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_gain_th0_s21 */
#define ACPHY_DSSF_gain_th0_s21(rev)                   (ACREV_GE(rev,14) ? 0x9bc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9bc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9bc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9bc : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_gain_th0_s21_gain_th0_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s21_gain_th0_s2_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSF_gain_th0_s21_gain_th0_s2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_DSSF_gain_th0_s21_gain_th0_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSF_gain_th0_s21_gain_th0_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_DSSF_gain_th0_s21_gain_th0_s2_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_gain_th1_s21 */
#define ACPHY_DSSF_gain_th1_s21(rev)                   (ACREV_GE(rev,14) ? 0x9bd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9bd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9bd : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9bd : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_gain_th1_s21_gain_th1_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s21_gain_th1_s2_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSF_gain_th1_s21_gain_th1_s2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_DSSF_gain_th1_s21_gain_th1_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSF_gain_th1_s21_gain_th1_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_DSSF_gain_th1_s21_gain_th1_s2_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_gain_th2_s21 */
#define ACPHY_DSSF_gain_th2_s21(rev)                   (ACREV_GE(rev,14) ? 0x9be : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9be : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9be : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9be : INVALID_ADDRESS)))))))
#define ACPHY_DSSF_gain_th2_s21_gain_th2_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s21_gain_th2_s2_MASK(rev)  (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSF_gain_th2_s21_gain_th2_s2_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_DSSF_gain_th2_s21_gain_th2_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSF_gain_th2_s21_gain_th2_s2_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1ff << ACPHY_DSSF_gain_th2_s21_gain_th2_s2_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_DSSF_gain_th0_s31 */
#define ACPHY_DSSF_gain_th0_s31(rev) (ACREV_GE(rev,14) ? 0x9bf : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9bf : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9bf : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9bf : INVALID_ADDRESS)))))))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th1 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th1(rev)                            (ACREV_GE(rev,14) ? 0x9d0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d0 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d0 : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th1_ofdm_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th1_ofdm_nominal_clip_th_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th1_ofdm_nominal_clip_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th1_ofdm_nominal_clip_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th1_ofdm_nominal_clip_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th1_ofdm_nominal_clip_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_cck_nominal_clip_th1 */
#define ACPHY_PREMPT_cck_nominal_clip_th1(rev)                           (ACREV_GE(rev,14) ? 0x9d1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d1 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d1 : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_cck_nominal_clip_th1_cck_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th1_cck_nominal_clip_th_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_PREMPT_cck_nominal_clip_th1_cck_nominal_clip_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_PREMPT_cck_nominal_clip_th1_cck_nominal_clip_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_PREMPT_cck_nominal_clip_th1_cck_nominal_clip_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xffff << ACPHY_PREMPT_cck_nominal_clip_th1_cck_nominal_clip_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_ofdm_large_gain_mismatch_th1 */
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th1(rev)                         (ACREV_GE(rev,14) ? 0x9d2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d2 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d2 : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th1_ofdm_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th1_ofdm_large_gain_mismatch_th_MASK(rev) (ACREV_GE(rev,14) ? (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th1_ofdm_large_gain_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th1_ofdm_large_gain_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th1_ofdm_large_gain_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th1_ofdm_large_gain_mismatch_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_cck_large_gain_mismatch_th1 */
#define ACPHY_PREMPT_cck_large_gain_mismatch_th1(rev)                          (ACREV_GE(rev,14) ? 0x9d3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d3 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d3 : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_cck_large_gain_mismatch_th1_cck_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_large_gain_mismatch_th1_cck_large_gain_mismatch_th_MASK(rev) (ACREV_GE(rev,14) ? (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th1_cck_large_gain_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th1_cck_large_gain_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th1_cck_large_gain_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th1_cck_large_gain_mismatch_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1 */
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1(rev)                            (ACREV_GE(rev,14) ? 0x9d4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d4 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d4 : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1_ofdm_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1_ofdm_nominal_clip_cnt_th_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1_ofdm_nominal_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1_ofdm_nominal_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1_ofdm_nominal_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th1_ofdm_nominal_clip_cnt_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_cck_nominal_clip_cnt_th1 */
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th1(rev)                             (ACREV_GE(rev,14) ? 0x9d5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d5 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d5 : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th1_cck_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th1_cck_nominal_clip_cnt_th_MASK(rev) (ACREV_GE(rev,14) ? (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th1_cck_nominal_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th1_cck_nominal_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th1_cck_nominal_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th1_cck_nominal_clip_cnt_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_ofdm_low_power_mismatch_th1 */
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th1(rev)                          (ACREV_GE(rev,14) ? 0x9d6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d6 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d6 : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th1_ofdm_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th1_ofdm_low_power_mismatch_th_MASK(rev) (ACREV_GE(rev,14) ? (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th1_ofdm_low_power_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th1_ofdm_low_power_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th1_ofdm_low_power_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th1_ofdm_low_power_mismatch_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_cck_low_power_mismatch_th1 */
#define ACPHY_PREMPT_cck_low_power_mismatch_th1(rev)                           (ACREV_GE(rev,14) ? 0x9d7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d7 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d7 : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_cck_low_power_mismatch_th1_cck_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_low_power_mismatch_th1_cck_low_power_mismatch_th_MASK(rev) (ACREV_GE(rev,14) ? (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th1_cck_low_power_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th1_cck_low_power_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th1_cck_low_power_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th1_cck_low_power_mismatch_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1 */
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1(rev)                   (ACREV_GE(rev,14) ? 0x9d8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d8 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d8 : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1_ofdm_max_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,14) ? (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th1_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1 */
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1(rev)                    (ACREV_GE(rev,14) ? 0x9d9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9d9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9d9 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9d9 : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1_cck_max_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,14) ? (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th1_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1 */
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1(rev)                   (ACREV_GE(rev,14) ? 0x9da : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9da : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9da : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9da : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1_ofdm_min_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,14) ? (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th1_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1 */
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1(rev)                    (ACREV_GE(rev,14) ? 0x9db : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9db : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9db : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9db : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1_cck_min_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,14) ? (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th1_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_PREMPT_per_pkt_en1 */
#define ACPHY_PREMPT_per_pkt_en1(rev)                                 (ACREV_GE(rev,14) ? 0x9dc : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9dc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9dc : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0x9dc : INVALID_ADDRESS)))))))
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_enable_SHIFT(rev)        0
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_enable_MASK(rev)         (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_enable_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_PREMPT_per_pkt_en1_low_power_enable_SHIFT(rev)          1
#define ACPHY_PREMPT_per_pkt_en1_low_power_enable_MASK(rev)           (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_low_power_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_low_power_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_low_power_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_low_power_enable_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_PREMPT_per_pkt_en1_pwr_variation_enable_SHIFT(rev)      2
#define ACPHY_PREMPT_per_pkt_en1_pwr_variation_enable_MASK(rev)       (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_pwr_variation_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_pwr_variation_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_pwr_variation_enable_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_pwr_variation_enable_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond1_enable_SHIFT(rev)  3
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond1_enable_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond1_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond1_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond1_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond2_enable_SHIFT(rev)  4
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond2_enable_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond2_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond2_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond2_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond3_enable_SHIFT(rev)  5
#define ACPHY_PREMPT_per_pkt_en1_clip_detect_cond3_enable_MASK(rev)   (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond3_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond3_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_clip_detect_cond3_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_per_pkt_en1_enable_abrts_during_htagc_SHIFT(rev) 6
#define ACPHY_PREMPT_per_pkt_en1_enable_abrts_during_htagc_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_per_pkt_en1_enable_abrts_during_htagc_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1(rev)                      (ACREV_GE(rev,14) ? 0x9dd : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9dd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9dd : INVALID_ADDRESS)))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_msb_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_msb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_msb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_msb_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_msb_MASK(rev) (ACREV_GE(rev,14) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_msb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_msb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_msb_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_lsb_bits_MASK(rev) (ACREV_GE(rev,14) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_lsb_bits_MASK(rev) (ACREV_GE(rev,14) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_lsb_bits_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_lsb_bits_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits1_cck_nominal_clip_th_lsb_bits_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_ctrl1 */
#define ACPHY_txbbpdcomp_ctrl1(rev)                                     (ACREV_GE(rev,18) ? 0x9e0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e0 : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_en1_SHIFT(rev)                0
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_en1_MASK(rev)                 (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_en1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_en1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_en1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_dc_comp_en1_SHIFT(rev)        1
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_dc_comp_en1_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_dc_comp_en1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_dc_comp_en1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_dc_comp_en1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_cckcomp_en1_SHIFT(rev)        2
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_cckcomp_en1_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_cckcomp_en1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_cckcomp_en1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_cckcomp_en1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_rfpwr_override_en1_SHIFT(rev) 3
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_rfpwr_override_en1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_rfpwr_override_en1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_rfpwr_override_en1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_rfpwr_override_en1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_signed_lut_en1_SHIFT(rev)     4
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_signed_lut_en1_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_signed_lut_en1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_signed_lut_en1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_signed_lut_en1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_tbl_sz1_SHIFT(rev)            5
#define ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_tbl_sz1_MASK(rev)             (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_tbl_sz1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_tbl_sz1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_ctrl1_txbbpdcomp_tbl_sz1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_tbl_idx1 */
#define ACPHY_txbbpdcomp_tbl_idx1(rev)                             (ACREV_GE(rev,18) ? 0x9e1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e1 : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_start_idx1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_start_idx1_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_start_idx1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_start_idx1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_start_idx1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_stop_idx1_SHIFT(rev)  7
#define ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_stop_idx1_MASK(rev)   (ACREV_GE(rev,18) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_stop_idx1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_stop_idx1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx1_txbbpdcomp_stop_idx1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_dc_offseti1 */
#define ACPHY_txbbpdcomp_dc_offseti1(rev)                              (ACREV_GE(rev,18) ? 0x9e2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e2 : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_dc_offseti1_txbbpdcomp_dc_offseti1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offseti1_txbbpdcomp_dc_offseti1_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_dc_offseti1_txbbpdcomp_dc_offseti1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txbbpdcomp_dc_offseti1_txbbpdcomp_dc_offseti1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_dc_offseti1_txbbpdcomp_dc_offseti1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_dc_offsetq1 */
#define ACPHY_txbbpdcomp_dc_offsetq1(rev)                              (ACREV_GE(rev,18) ? 0x9e3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e3 : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_dc_offsetq1_txbbpdcomp_dc_offsetq1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offsetq1_txbbpdcomp_dc_offsetq1_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_dc_offsetq1_txbbpdcomp_dc_offsetq1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txbbpdcomp_dc_offsetq1_txbbpdcomp_dc_offsetq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_dc_offsetq1_txbbpdcomp_dc_offsetq1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_cckdc_offseti1 */
#define ACPHY_txbbpdcomp_cckdc_offseti1(rev)                                 (ACREV_GE(rev,18) ? 0x9e4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e4 : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_cckdc_offseti1_txbbpdcomp_cckdc_offseti1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offseti1_txbbpdcomp_cckdc_offseti1_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti1_txbbpdcomp_cckdc_offseti1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti1_txbbpdcomp_cckdc_offseti1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti1_txbbpdcomp_cckdc_offseti1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_cckdc_offsetq1 */
#define ACPHY_txbbpdcomp_cckdc_offsetq1(rev)                                 (ACREV_GE(rev,18) ? 0x9e5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e5 : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_cckdc_offsetq1_txbbpdcomp_cckdc_offsetq1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offsetq1_txbbpdcomp_cckdc_offsetq1_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq1_txbbpdcomp_cckdc_offsetq1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq1_txbbpdcomp_cckdc_offsetq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq1_txbbpdcomp_cckdc_offsetq1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_rfpwr_ctrl1 */
#define ACPHY_txbbpdcomp_rfpwr_ctrl1(rev)                                      (ACREV_GE(rev,18) ? 0x9e6 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e6 : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_rfpwr_ctrl1_txbbpdcomp_rfpwr_override_val1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_rfpwr_ctrl1_txbbpdcomp_rfpwr_override_val1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl1_txbbpdcomp_rfpwr_override_val1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl1_txbbpdcomp_rfpwr_override_val1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl1_txbbpdcomp_rfpwr_override_val1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_scaling1 */
#define ACPHY_txbbpdcomp_scaling1(rev)                                 (ACREV_GE(rev,18) ? 0x9e7 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e7 : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_idx_scalar1_SHIFT(rev)    0
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_idx_scalar1_MASK(rev)     (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_idx_scalar1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_idx_scalar1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_idx_scalar1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_idx1_SHIFT(rev) 8
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_idx1_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_idx1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_idx1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_idx1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_eps1_SHIFT(rev) 11
#define ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_eps1_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_eps1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_eps1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_txbbpdcomp_scaling1_txbbpdcomp_nfracbits_eps1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_idx_offseti1 */
#define ACPHY_txbbpdcomp_idx_offseti1(rev)                               (ACREV_GE(rev,18) ? 0x9e8 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e8 : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_idx_offseti1_txbbpdcomp_idx_offseti1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offseti1_txbbpdcomp_idx_offseti1_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_idx_offseti1_txbbpdcomp_idx_offseti1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_txbbpdcomp_idx_offseti1_txbbpdcomp_idx_offseti1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_idx_offseti1_txbbpdcomp_idx_offseti1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_idx_offsetq1 */
#define ACPHY_txbbpdcomp_idx_offsetq1(rev)                               (ACREV_GE(rev,18) ? 0x9e9 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9e9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9e9 : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_idx_offsetq1_txbbpdcomp_idx_offsetq1_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offsetq1_txbbpdcomp_idx_offsetq1_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_idx_offsetq1_txbbpdcomp_idx_offsetq1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_txbbpdcomp_idx_offsetq1_txbbpdcomp_idx_offsetq1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_idx_offsetq1_txbbpdcomp_idx_offsetq1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txbbpdcomp_idx_offset21 */
#define ACPHY_txbbpdcomp_idx_offset21(rev)                               (ACREV_GE(rev,18) ? 0x9ea : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9ea : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9ea : INVALID_ADDRESS)))))
#define ACPHY_txbbpdcomp_idx_offset21_txbbpdcomp_idx_offset21_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offset21_txbbpdcomp_idx_offset21_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_idx_offset21_txbbpdcomp_idx_offset21_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_txbbpdcomp_idx_offset21_txbbpdcomp_idx_offset21_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_idx_offset21_txbbpdcomp_idx_offset21_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txfdss_ctrl1 */
#define ACPHY_txfdss_ctrl1(rev)                             (ACREV_GE(rev,18) ? 0x9f0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f0 : INVALID_ADDRESS)))))
#define ACPHY_txfdss_ctrl1_txfdss_enable1_SHIFT(rev)        0
#define ACPHY_txfdss_ctrl1_txfdss_enable1_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_txfdss_ctrl1_txfdss_enable1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_txfdss_ctrl1_txfdss_enable1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txfdss_ctrl1_txfdss_enable1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txfdss_ctrl1_txfdss_interp_enable1_SHIFT(rev) 1
#define ACPHY_txfdss_ctrl1_txfdss_interp_enable1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_txfdss_ctrl1_txfdss_interp_enable1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_txfdss_ctrl1_txfdss_interp_enable1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txfdss_ctrl1_txfdss_interp_enable1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txfdss_cfgtbl1 */
#define ACPHY_txfdss_cfgtbl1(rev)                           (ACREV_GE(rev,18) ? 0x9f1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f1 : INVALID_ADDRESS)))))
#define ACPHY_txfdss_cfgtbl1_txfdss_num_20M_tbl1_SHIFT(rev) 0
#define ACPHY_txfdss_cfgtbl1_txfdss_num_20M_tbl1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_txfdss_cfgtbl1_txfdss_num_20M_tbl1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_txfdss_cfgtbl1_txfdss_num_20M_tbl1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_txfdss_cfgtbl1_txfdss_num_20M_tbl1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txfdss_cfgtbl1_txfdss_num_40M_tbl1_SHIFT(rev) 5
#define ACPHY_txfdss_cfgtbl1_txfdss_num_40M_tbl1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_txfdss_cfgtbl1_txfdss_num_40M_tbl1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_txfdss_cfgtbl1_txfdss_num_40M_tbl1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_txfdss_cfgtbl1_txfdss_num_40M_tbl1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txfdss_cfgbrkpt0_1 */
#define ACPHY_txfdss_cfgbrkpt0_1(rev)                                   (ACREV_GE(rev,18) ? 0x9f2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f2 : INVALID_ADDRESS)))))
#define ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_20M_breakpoints1_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_20M_breakpoints1_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_20M_breakpoints1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_20M_breakpoints1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_20M_breakpoints1_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_40M_breakpoints1_SHIFT(rev) 7
#define ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_40M_breakpoints1_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_40M_breakpoints1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_40M_breakpoints1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_1_txfdss_num_40M_breakpoints1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txfdss_cfgbrkpt1_1 */
#define ACPHY_txfdss_cfgbrkpt1_1(rev)                                   (ACREV_GE(rev,18) ? 0x9f3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f3 : INVALID_ADDRESS)))))
#define ACPHY_txfdss_cfgbrkpt1_1_txfdss_num_80M_breakpoints1_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt1_1_txfdss_num_80M_breakpoints1_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txfdss_cfgbrkpt1_1_txfdss_num_80M_breakpoints1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_txfdss_cfgbrkpt1_1_txfdss_num_80M_breakpoints1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txfdss_cfgbrkpt1_1_txfdss_num_80M_breakpoints1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_txfdss_scaleadj_en_1 */
#define ACPHY_txfdss_scaleadj_en_1(rev)                                (ACREV_GE(rev,18) ? 0x9f4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f4 : INVALID_ADDRESS)))))
#define ACPHY_txfdss_scaleadj_en_1_txfdss_scale_adj_enable1_SHIFT(rev) 0
#define ACPHY_txfdss_scaleadj_en_1_txfdss_scale_adj_enable1_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_txfdss_scaleadj_en_1_txfdss_scale_adj_enable1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_txfdss_scaleadj_en_1_txfdss_scale_adj_enable1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_txfdss_scaleadj_en_1_txfdss_scale_adj_enable1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_s_w12_value1 */
#define ACPHY_ACI_Detect_s_w12_value1(rev)                   (ACREV_GE(rev,18) ? 0x9f5 : (ACREV_GE(rev,14) ? 0x9e0 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f5 : (ACREV_GE(rev,8) ? 0x9e0 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_s_w12_value1_s_w12_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_value1_s_w12_value_MASK(rev)  (ACREV_GE(rev,14) ? (0x7ff << ACPHY_ACI_Detect_s_w12_value1_s_w12_value_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7ff << ACPHY_ACI_Detect_s_w12_value1_s_w12_value_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7ff << ACPHY_ACI_Detect_s_w12_value1_s_w12_value_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_s_w12_block_acc1 */
#define ACPHY_ACI_Detect_s_w12_block_acc1(rev)                       (ACREV_GE(rev,18) ? 0x9f6 : (ACREV_GE(rev,14) ? 0x9e1 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f6 : (ACREV_GE(rev,8) ? 0x9e1 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_s_w12_block_acc1_s_w12_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_block_acc1_s_w12_block_acc_MASK(rev)  (ACREV_GE(rev,14) ? (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc1_s_w12_block_acc_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc1_s_w12_block_acc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc1_s_w12_block_acc_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_s_w12_window_acc1_lo */
#define ACPHY_ACI_Detect_s_w12_window_acc1_lo(rev)                           (ACREV_GE(rev,18) ? 0x9f7 : (ACREV_GE(rev,14) ? 0x9e2 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f7 : (ACREV_GE(rev,8) ? 0x9e2 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_s_w12_window_acc1_lo_s_w12_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc1_lo_s_w12_window_acc_lo_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_s_w12_window_acc1_lo_s_w12_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_s_w12_window_acc1_lo_s_w12_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_s_w12_window_acc1_lo_s_w12_window_acc_lo_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_s_w12_window_acc1_hi */
#define ACPHY_ACI_Detect_s_w12_window_acc1_hi(rev)                           (ACREV_GE(rev,18) ? 0x9f8 : (ACREV_GE(rev,14) ? 0x9e3 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f8 : (ACREV_GE(rev,8) ? 0x9e3 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_s_w12_window_acc1_hi_s_w12_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc1_hi_s_w12_window_acc_hi_MASK(rev)  (ACREV_GE(rev,14) ? (0x7 << ACPHY_ACI_Detect_s_w12_window_acc1_hi_s_w12_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_ACI_Detect_s_w12_window_acc1_hi_s_w12_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_ACI_Detect_s_w12_window_acc1_hi_s_w12_window_acc_hi_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w121 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w121(rev)                            (ACREV_GE(rev,18) ? 0x9f9 : (ACREV_GE(rev,14) ? 0x9e4 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9f9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9f9 : (ACREV_GE(rev,8) ? 0x9e4 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_aci_detected_ctr_w121_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w121_aci_detected_ctr_w12_MASK(rev)  (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w121_aci_detected_ctr_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w121_aci_detected_ctr_w12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w121_aci_detected_ctr_w12_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w121 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w121(rev)                         (ACREV_GE(rev,18) ? 0x9fa : (ACREV_GE(rev,14) ? 0x9e5 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0x9fa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x9fa : (ACREV_GE(rev,8) ? 0x9e5 : INVALID_ADDRESS)))))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w121_sw_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w121_sw_aci_detected_ctr_w12_MASK(rev) (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w121_sw_aci_detected_ctr_w12_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w121_sw_aci_detected_ctr_w12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w121_sw_aci_detected_ctr_w12_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_dyn_radioa1 */
#define ACPHY_dyn_radioa1(rev)                                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb00 : INVALID_ADDRESS))
#define ACPHY_dyn_radioa1_dyn_radio_ovr1_SHIFT(rev)                  0
#define ACPHY_dyn_radioa1_dyn_radio_ovr1_MASK(rev)                   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_dyn_radioa1_dyn_radio_ovr1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dyn_radioa1_dyn_radio_ovr_val_idac_main1_SHIFT(rev)    1
#define ACPHY_dyn_radioa1_dyn_radio_ovr_val_idac_main1_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_dyn_radioa1_dyn_radio_ovr_val_idac_main1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_dyn_radioa1_dyn_radio_ovr_val_incap_compen1_SHIFT(rev) 7
#define ACPHY_dyn_radioa1_dyn_radio_ovr_val_incap_compen1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_dyn_radioa1_dyn_radio_ovr_val_incap_compen1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_dyn_radiob1 */
#define ACPHY_dyn_radiob1(rev)                                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb01 : INVALID_ADDRESS))
#define ACPHY_dyn_radiob1_dyn_radio_ovr_val_idac_cas1_SHIFT(rev) 0
#define ACPHY_dyn_radiob1_dyn_radio_ovr_val_idac_cas1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_dyn_radiob1_dyn_radio_ovr_val_idac_cas1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_p0_s4_en */
#define ACPHY_spur_can_p0_s4_en(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0d : INVALID_ADDRESS))
#define ACPHY_spur_can_p0_s4_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s4_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p0_s4_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_spur_can_p0_s4_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p0_s4_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p0_s4_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_p0_s4_omega_high */
#define ACPHY_spur_can_p0_s4_omega_high(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0e : INVALID_ADDRESS))
#define ACPHY_spur_can_p0_s4_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s4_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s4_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_p0_s4_omega_low */
#define ACPHY_spur_can_p0_s4_omega_low(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xb0f : INVALID_ADDRESS))
#define ACPHY_spur_can_p0_s4_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p0_s4_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p0_s4_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_control0 */
#define ACPHY_location_control0(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd0 : INVALID_ADDRESS))
#define ACPHY_location_control0_location_ctrl_en_SHIFT(rev)    0
#define ACPHY_location_control0_location_ctrl_en_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control0_location_ctrl_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control0_swapiq_SHIFT(rev)              1
#define ACPHY_location_control0_swapiq_MASK(rev)               (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control0_swapiq_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control0_dccomp_en_SHIFT(rev)           2
#define ACPHY_location_control0_dccomp_en_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control0_dccomp_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control0_rxiqcomp_en_SHIFT(rev)         3
#define ACPHY_location_control0_rxiqcomp_en_MASK(rev)          (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control0_rxiqcomp_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control0_progshift_ctrl_SHIFT(rev)      4
#define ACPHY_location_control0_progshift_ctrl_MASK(rev)       (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control0_progshift_ctrl_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control0_progshift_val_SHIFT(rev)       5
#define ACPHY_location_control0_progshift_val_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_location_control0_progshift_val_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control0_postfft_progshftval_SHIFT(rev) 8
#define ACPHY_location_control0_postfft_progshftval_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_location_control0_postfft_progshftval_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control0_enTDOAtimer_SHIFT(rev)         11
#define ACPHY_location_control0_enTDOAtimer_MASK(rev)          (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control0_enTDOAtimer_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control0_prepareTDOAtimer_SHIFT(rev)    12
#define ACPHY_location_control0_prepareTDOAtimer_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control0_prepareTDOAtimer_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_iqcompA0 */
#define ACPHY_location_iqcompA0(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd1 : INVALID_ADDRESS))
#define ACPHY_location_iqcompA0_rxiqcomp_a_SHIFT(rev) 0
#define ACPHY_location_iqcompA0_rxiqcomp_a_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_location_iqcompA0_rxiqcomp_a_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_iqcompB0 */
#define ACPHY_location_iqcompB0(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd2 : INVALID_ADDRESS))
#define ACPHY_location_iqcompB0_rxiqcomp_b_SHIFT(rev) 0
#define ACPHY_location_iqcompB0_rxiqcomp_b_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_location_iqcompB0_rxiqcomp_b_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_dccompI00 */
#define ACPHY_location_dccompI00(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd3 : INVALID_ADDRESS))
#define ACPHY_location_dccompI00_dccomp_real0_SHIFT(rev) 0
#define ACPHY_location_dccompI00_dccomp_real0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_location_dccompI00_dccomp_real0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_dccompI10 */
#define ACPHY_location_dccompI10(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd4 : INVALID_ADDRESS))
#define ACPHY_location_dccompI10_dccomp_real1_SHIFT(rev) 0
#define ACPHY_location_dccompI10_dccomp_real1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_location_dccompI10_dccomp_real1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_dccompQ00 */
#define ACPHY_location_dccompQ00(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd5 : INVALID_ADDRESS))
#define ACPHY_location_dccompQ00_dccomp_imag0_SHIFT(rev) 0
#define ACPHY_location_dccompQ00_dccomp_imag0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_location_dccompQ00_dccomp_imag0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_dccompQ10 */
#define ACPHY_location_dccompQ10(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd6 : INVALID_ADDRESS))
#define ACPHY_location_dccompQ10_dccomp_imag1_SHIFT(rev) 0
#define ACPHY_location_dccompQ10_dccomp_imag1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_location_dccompQ10_dccomp_imag1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_tdoaAdcCounterH0 */
#define ACPHY_tdoaAdcCounterH0(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd7 : INVALID_ADDRESS))
#define ACPHY_tdoaAdcCounterH0_tdoaAdcCounterH_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterH0_tdoaAdcCounterH_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_tdoaAdcCounterH0_tdoaAdcCounterH_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_tdoaAdcCounterL0 */
#define ACPHY_tdoaAdcCounterL0(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd8 : INVALID_ADDRESS))
#define ACPHY_tdoaAdcCounterL0_tdoaAdcCounterL_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterL0_tdoaAdcCounterL_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_tdoaAdcCounterL0_tdoaAdcCounterL_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_cfo_init00 */
#define ACPHY_cfo_init00(rev)                 (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbd9 : INVALID_ADDRESS))
#define ACPHY_cfo_init00_cfo_init0_SHIFT(rev) 0
#define ACPHY_cfo_init00_cfo_init0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_cfo_init00_cfo_init0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_cfo_init10 */
#define ACPHY_cfo_init10(rev)                 (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbda : INVALID_ADDRESS))
#define ACPHY_cfo_init10_cfo_init1_SHIFT(rev) 0
#define ACPHY_cfo_init10_cfo_init1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_cfo_init10_cfo_init1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_cfo_delta00 */
#define ACPHY_cfo_delta00(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbdb : INVALID_ADDRESS))
#define ACPHY_cfo_delta00_cfo_delta0_SHIFT(rev) 0
#define ACPHY_cfo_delta00_cfo_delta0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_cfo_delta00_cfo_delta0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_cfo_delta10 */
#define ACPHY_cfo_delta10(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbdc : INVALID_ADDRESS))
#define ACPHY_cfo_delta10_cfo_delta1_SHIFT(rev) 0
#define ACPHY_cfo_delta10_cfo_delta1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_cfo_delta10_cfo_delta1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_locProc_init_dlay_Cnt0 */
#define ACPHY_locProc_init_dlay_Cnt0(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbdd : INVALID_ADDRESS))
#define ACPHY_locProc_init_dlay_Cnt0_locProc_init_dlay_Cnt_SHIFT(rev) 0
#define ACPHY_locProc_init_dlay_Cnt0_locProc_init_dlay_Cnt_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_locProc_init_dlay_Cnt0_locProc_init_dlay_Cnt_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_fft_ifftdone0 */
#define ACPHY_fft_ifftdone0(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbdf : INVALID_ADDRESS))
#define ACPHY_fft_ifftdone0_fft_ifftdone_SHIFT(rev) 0
#define ACPHY_fft_ifftdone0_fft_ifftdone_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_fft_ifftdone0_fft_ifftdone_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_overrideFFT0 */
#define ACPHY_overrideFFT0(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xbe0 : INVALID_ADDRESS))
#define ACPHY_overrideFFT0_overrideFFTtrans_SHIFT(rev)    0
#define ACPHY_overrideFFT0_overrideFFTtrans_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_overrideFFT0_overrideFFTtrans_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_overrideFFT0_overrideFFTtransVal_SHIFT(rev) 1
#define ACPHY_overrideFFT0_overrideFFTtransVal_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_overrideFFT0_overrideFFTtransVal_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_chnsmStatus2 */
#define ACPHY_chnsmStatus2(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xc3c : INVALID_ADDRESS))
#define ACPHY_chnsmStatus2_group_delay_location_SHIFT(rev) 0
#define ACPHY_chnsmStatus2_group_delay_location_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xfff << ACPHY_chnsmStatus2_group_delay_location_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RxSdFeConfig21 */
#define ACPHY_RxSdFeConfig21(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xca6 : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig21_fcw_value_lo_SHIFT(rev) 0
#define ACPHY_RxSdFeConfig21_fcw_value_lo_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_RxSdFeConfig21_fcw_value_lo_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_RxSdFeConfig31 */
#define ACPHY_RxSdFeConfig31(rev)                               (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xca7 : INVALID_ADDRESS))
#define ACPHY_RxSdFeConfig31_fcw_value_hi_SHIFT(rev)            0
#define ACPHY_RxSdFeConfig31_fcw_value_hi_MASK(rev)             (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_RxSdFeConfig31_fcw_value_hi_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RxSdFeConfig31_rx_farow_scale_80_value_SHIFT(rev) 10
#define ACPHY_RxSdFeConfig31_rx_farow_scale_80_value_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_RxSdFeConfig31_rx_farow_scale_80_value_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_RxSdFeConfig31_fast_ADC_en_SHIFT(rev)             14
#define ACPHY_RxSdFeConfig31_fast_ADC_en_MASK(rev)              (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_RxSdFeConfig31_fast_ADC_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_p1_s1_en */
#define ACPHY_spur_can_p1_s1_en(rev)                             (ACREV_GE(rev,18) ? 0xd03 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd03 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd03 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p1_s1_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p1_s1_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p1_s1_en_spur_can_kf_enable_SHIFT(rev)    2
#define ACPHY_spur_can_p1_s1_en_spur_can_kf_enable_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p1_s1_en_spur_can_kf_enable_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_omega_high */
#define ACPHY_spur_can_p1_s1_omega_high(rev)                           (ACREV_GE(rev,18) ? 0xd04 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd04 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd04 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_omega_low */
#define ACPHY_spur_can_p1_s1_omega_low(rev)                          (ACREV_GE(rev,18) ? 0xd05 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd05 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd05 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_fsweep_offset */
#define ACPHY_spur_can_p1_s1_fsweep_offset(rev)                                (ACREV_GE(rev,18) ? 0xd06 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd06 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd06 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s2_en */
#define ACPHY_spur_can_p1_s2_en(rev)                             (ACREV_GE(rev,18) ? 0xd07 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd07 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd07 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s2_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s2_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p1_s2_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p1_s2_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p1_s2_en_spur_can_kf_enable_SHIFT(rev)    2
#define ACPHY_spur_can_p1_s2_en_spur_can_kf_enable_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p1_s2_en_spur_can_kf_enable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p1_s2_omega_high */
#define ACPHY_spur_can_p1_s2_omega_high(rev)                           (ACREV_GE(rev,18) ? 0xd08 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd08 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd08 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s2_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s2_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s2_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s2_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s2_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s2_omega_low */
#define ACPHY_spur_can_p1_s2_omega_low(rev)                          (ACREV_GE(rev,18) ? 0xd09 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd09 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd09 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s2_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s2_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s2_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s2_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s2_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s3_en */
#define ACPHY_spur_can_p1_s3_en(rev)                             (ACREV_GE(rev,18) ? 0xd0b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd0b : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s3_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s3_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p1_s3_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p1_s3_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p1_s3_en_spur_can_kf_enable_SHIFT(rev)    2
#define ACPHY_spur_can_p1_s3_en_spur_can_kf_enable_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p1_s3_en_spur_can_kf_enable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p1_s3_omega_high */
#define ACPHY_spur_can_p1_s3_omega_high(rev)                           (ACREV_GE(rev,18) ? 0xd0c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd0c : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s3_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s3_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s3_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s3_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s3_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s3_omega_low */
#define ACPHY_spur_can_p1_s3_omega_low(rev)                          (ACREV_GE(rev,18) ? 0xd0d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd0d : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s3_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s3_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s3_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s3_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s3_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s4_en */
#define ACPHY_spur_can_p1_s4_en(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0d : INVALID_ADDRESS))
#define ACPHY_spur_can_p1_s4_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s4_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p1_s4_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_spur_can_p1_s4_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p1_s4_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p1_s4_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_p1_s4_omega_high */
#define ACPHY_spur_can_p1_s4_omega_high(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0e : INVALID_ADDRESS))
#define ACPHY_spur_can_p1_s4_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s4_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s4_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_p1_s4_omega_low */
#define ACPHY_spur_can_p1_s4_omega_low(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd0f : INVALID_ADDRESS))
#define ACPHY_spur_can_p1_s4_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s4_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s4_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_clockblockregs */
#define ACPHY_clockblockregs(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd23 : INVALID_ADDRESS))
#define ACPHY_clockblockregs_stall_stretch_value_SHIFT(rev) 0
#define ACPHY_clockblockregs_stall_stretch_value_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_clockblockregs_stall_stretch_value_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_gc_lag_slms */
#define ACPHY_spur_can_gc_lag_slms(rev)                                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd50 : INVALID_ADDRESS))
#define ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_min_slms_SHIFT(rev) 0
#define ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_min_slms_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_min_slms_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_max_slms_SHIFT(rev) 8
#define ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_max_slms_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_spur_can_gc_lag_slms_spur_can_gc_lag_max_slms_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_boost_slms_params_1 */
#define ACPHY_spur_can_boost_slms_params_1(rev)                                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd51 : INVALID_ADDRESS))
#define ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_count_SHIFT(rev) 0
#define ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_count_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_count_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_duration_SHIFT(rev) 5
#define ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_duration_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_spur_can_boost_slms_params_1_spur_can_slms_boost_duration_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_boost_slms_params_2 */
#define ACPHY_spur_can_boost_slms_params_2(rev)                                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd52 : INVALID_ADDRESS))
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_delta_SHIFT(rev) 0
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_delta_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1f << ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_delta_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_log2_power_threshold_SHIFT(rev) 5
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_log2_power_threshold_MASK(rev) (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7f << ACPHY_spur_can_boost_slms_params_2_spur_can_slms_boost_log2_power_threshold_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_coast_en_SHIFT(rev)   12
#define ACPHY_spur_can_boost_slms_params_2_spur_can_slms_coast_en_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_boost_slms_params_2_spur_can_slms_coast_en_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_P_ns_min_slms */
#define ACPHY_spur_can_P_ns_min_slms(rev)                                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd53 : INVALID_ADDRESS))
#define ACPHY_spur_can_P_ns_min_slms_spur_can_P_ns_min_dbmhz_slms_SHIFT(rev) 0
#define ACPHY_spur_can_P_ns_min_slms_spur_can_P_ns_min_dbmhz_slms_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1ff << ACPHY_spur_can_P_ns_min_slms_spur_can_P_ns_min_dbmhz_slms_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_gpio_cross_sel0 */
#define ACPHY_gpio_cross_sel0(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd54 : INVALID_ADDRESS))
#define ACPHY_gpio_cross_sel0_gpio_cross_sel0_SHIFT(rev) 0
#define ACPHY_gpio_cross_sel0_gpio_cross_sel0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_gpio_cross_sel0_gpio_cross_sel0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_gpio_cross_sel1 */
#define ACPHY_gpio_cross_sel1(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd55 : INVALID_ADDRESS))
#define ACPHY_gpio_cross_sel1_gpio_cross_sel1_SHIFT(rev) 0
#define ACPHY_gpio_cross_sel1_gpio_cross_sel1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_gpio_cross_sel1_gpio_cross_sel1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_data_collect_crosscoresel0 */
#define ACPHY_data_collect_crosscoresel0(rev)                                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd56 : INVALID_ADDRESS))
#define ACPHY_data_collect_crosscoresel0_data_collect_crosscoresel0_SHIFT(rev) 0
#define ACPHY_data_collect_crosscoresel0_data_collect_crosscoresel0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_data_collect_crosscoresel0_data_collect_crosscoresel0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_data_collect_crosscoresel1 */
#define ACPHY_data_collect_crosscoresel1(rev)                                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd57 : INVALID_ADDRESS))
#define ACPHY_data_collect_crosscoresel1_data_collect_crosscoresel1_SHIFT(rev) 0
#define ACPHY_data_collect_crosscoresel1_data_collect_crosscoresel1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_data_collect_crosscoresel1_data_collect_crosscoresel1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_spur_can_p1_s1_pop_gain_db */
#define ACPHY_spur_can_p1_s1_pop_gain_db(rev)                     (ACREV_GE(rev,18) ? 0xd6a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6a : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_gain_db_adapt_enabled_SHIFT(rev) 15
#define ACPHY_spur_can_p1_s1_pop_gain_db_adapt_enabled_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p1_s1_pop_gain_db_adapt_enabled_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_spur_can_p1_s1_pop_gain_db_adapt_enabled_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p1_s1_pop_gain_db_adapt_enabled_SHIFT(rev)) : INVALID_MASK)))))
#define ACPHY_spur_can_p1_s1_pop_gain_db_gain_db_SHIFT(rev)       0
#define ACPHY_spur_can_p1_s1_pop_gain_db_gain_db_MASK(rev)        (ACREV_GE(rev,18) ? (0xff << ACPHY_spur_can_p1_s1_pop_gain_db_gain_db_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_spur_can_p1_s1_pop_gain_db_gain_db_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_spur_can_p1_s1_pop_gain_db_gain_db_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_rx */
#define ACPHY_spur_can_p1_s1_pop_l2_P_rx(rev)               (ACREV_GE(rev,18) ? 0xd6b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6b : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_rx_l2_P_rx_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_sp */
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp(rev)               (ACREV_GE(rev,18) ? 0xd6c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6c : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp_l2_P_sp_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_ns */
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns(rev)               (ACREV_GE(rev,18) ? 0xd6d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6d : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns_l2_P_ns_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_out */
#define ACPHY_spur_can_p1_s1_pop_l2_P_out(rev)                (ACREV_GE(rev,18) ? 0xd6e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6e : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_out_l2_P_out_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_out_l2_P_out_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_out_l2_P_out_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_out_l2_P_out_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_out_l2_P_out_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_sp_min */
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp_min(rev)                   (ACREV_GE(rev,18) ? 0xd6f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd6f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd6f : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_sp_min_l2_P_sp_min_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P_ns_min */
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns_min(rev)                   (ACREV_GE(rev,18) ? 0xd70 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd70 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd70 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P_ns_min_l2_P_ns_min_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_Ebb */
#define ACPHY_spur_can_p1_s1_pop_l2_Ebb(rev)              (ACREV_GE(rev,18) ? 0xd71 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd71 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd71 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_Ebb_l2_Ebb_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_snr1 */
#define ACPHY_spur_can_p1_s1_pop_l2_snr1(rev)               (ACREV_GE(rev,18) ? 0xd72 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd72 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd72 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_snr1_l2_snr1_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_snr1_l2_snr1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_snr1_l2_snr1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_snr1_l2_snr1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_snr1_l2_snr1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_rho1 */
#define ACPHY_spur_can_p1_s1_pop_l2_rho1(rev)               (ACREV_GE(rev,18) ? 0xd73 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd73 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd73 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_rho1_l2_rho1_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_rho1_l2_rho1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_rho1_l2_rho1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_rho1_l2_rho1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_rho1_l2_rho1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_Madj */
#define ACPHY_spur_can_p1_s1_pop_l2_Madj(rev)               (ACREV_GE(rev,18) ? 0xd74 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd74 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd74 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_Madj_l2_Madj_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_Madj_l2_Madj_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_Madj_l2_Madj_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_Madj_l2_Madj_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_Madj_l2_Madj_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_mu */
#define ACPHY_spur_can_p1_s1_pop_l2_mu(rev)             (ACREV_GE(rev,18) ? 0xd75 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd75 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd75 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_mu_l2_mu_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_mu_l2_mu_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_mu_l2_mu_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_mu_l2_mu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_mu_l2_mu_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_omega_high */
#define ACPHY_spur_can_p1_s1_pop_omega_high(rev)                  (ACREV_GE(rev,18) ? 0xd76 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd76 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd76 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_omega_high_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_omega_high_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_omega_high_omega_high_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_omega_high_omega_high_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_omega_high_omega_high_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_omega_low */
#define ACPHY_spur_can_p1_s1_pop_omega_low(rev)                 (ACREV_GE(rev,18) ? 0xd77 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd77 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd77 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_omega_low_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_omega_low_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_omega_low_omega_low_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_omega_low_omega_low_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_omega_low_omega_low_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_p11t */
#define ACPHY_spur_can_p1_s1_pop_l2_p11t(rev)               (ACREV_GE(rev,18) ? 0xd78 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd78 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd78 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_p11t_l2_p11t_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_p11t_l2_p11t_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_p11t_l2_p11t_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_p11t_l2_p11t_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_p11t_l2_p11t_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_g */
#define ACPHY_spur_can_p1_s1_pop_l2_g(rev)            (ACREV_GE(rev,18) ? 0xd79 : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd79 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd79 : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_g_l2_g_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_g_l2_g_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_g_l2_g_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_g_l2_g_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_g_l2_g_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_K0 */
#define ACPHY_spur_can_p1_s1_pop_l2_K0(rev)             (ACREV_GE(rev,18) ? 0xd7a : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7a : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_K0_l2_K0_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_K0_l2_K0_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_K0_l2_K0_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_K0_l2_K0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_K0_l2_K0_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_K1 */
#define ACPHY_spur_can_p1_s1_pop_l2_K1(rev)             (ACREV_GE(rev,18) ? 0xd7b : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7b : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_K1_l2_K1_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_K1_l2_K1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_K1_l2_K1_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_K1_l2_K1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_K1_l2_K1_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_sig2_w */
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_w(rev)                 (ACREV_GE(rev,18) ? 0xd7c : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7c : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_w_l2_sig2_w_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_sig2_v */
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_v(rev)                 (ACREV_GE(rev,18) ? 0xd7d : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7d : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_sig2_v_l2_sig2_v_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P00 */
#define ACPHY_spur_can_p1_s1_pop_l2_P00(rev)              (ACREV_GE(rev,18) ? 0xd7e : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7e : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_P00_l2_P00_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P00_l2_P00_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P00_l2_P00_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P00_l2_P00_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P00_l2_P00_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_spur_can_p1_s1_pop_l2_P10 */
#define ACPHY_spur_can_p1_s1_pop_l2_P10(rev)              (ACREV_GE(rev,18) ? 0xd7f : (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xd7f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd7f : INVALID_ADDRESS)))))
#define ACPHY_spur_can_p1_s1_pop_l2_P10_l2_P10_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s1_pop_l2_P10_l2_P10_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P10_l2_P10_SHIFT(rev)) : (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P10_l2_P10_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s1_pop_l2_P10_l2_P10_SHIFT(rev)) : INVALID_MASK)))))

/* Register ACPHY_GidLutVal0_3 */
#define ACPHY_GidLutVal0_3(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb0 : INVALID_ADDRESS))
#define ACPHY_GidLutVal0_3_GidLutVal0_SHIFT(rev) 0
#define ACPHY_GidLutVal0_3_GidLutVal0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal0_3_GidLutVal0_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal0_3_GidLutVal1_SHIFT(rev) 4
#define ACPHY_GidLutVal0_3_GidLutVal1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal0_3_GidLutVal1_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal0_3_GidLutVal2_SHIFT(rev) 8
#define ACPHY_GidLutVal0_3_GidLutVal2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal0_3_GidLutVal2_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal0_3_GidLutVal3_SHIFT(rev) 12
#define ACPHY_GidLutVal0_3_GidLutVal3_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal0_3_GidLutVal3_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal4_7 */
#define ACPHY_GidLutVal4_7(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb1 : INVALID_ADDRESS))
#define ACPHY_GidLutVal4_7_GidLutVal4_SHIFT(rev) 0
#define ACPHY_GidLutVal4_7_GidLutVal4_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal4_7_GidLutVal4_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal4_7_GidLutVal5_SHIFT(rev) 4
#define ACPHY_GidLutVal4_7_GidLutVal5_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal4_7_GidLutVal5_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal4_7_GidLutVal6_SHIFT(rev) 8
#define ACPHY_GidLutVal4_7_GidLutVal6_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal4_7_GidLutVal6_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal4_7_GidLutVal7_SHIFT(rev) 12
#define ACPHY_GidLutVal4_7_GidLutVal7_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal4_7_GidLutVal7_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal8_11 */
#define ACPHY_GidLutVal8_11(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb2 : INVALID_ADDRESS))
#define ACPHY_GidLutVal8_11_GidLutVal8_SHIFT(rev)  0
#define ACPHY_GidLutVal8_11_GidLutVal8_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal8_11_GidLutVal8_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal8_11_GidLutVal9_SHIFT(rev)  4
#define ACPHY_GidLutVal8_11_GidLutVal9_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal8_11_GidLutVal9_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal8_11_GidLutVal10_SHIFT(rev) 8
#define ACPHY_GidLutVal8_11_GidLutVal10_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal8_11_GidLutVal10_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal8_11_GidLutVal11_SHIFT(rev) 12
#define ACPHY_GidLutVal8_11_GidLutVal11_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal8_11_GidLutVal11_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal12_15 */
#define ACPHY_GidLutVal12_15(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb3 : INVALID_ADDRESS))
#define ACPHY_GidLutVal12_15_GidLutVal12_SHIFT(rev) 0
#define ACPHY_GidLutVal12_15_GidLutVal12_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal12_15_GidLutVal12_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal12_15_GidLutVal13_SHIFT(rev) 4
#define ACPHY_GidLutVal12_15_GidLutVal13_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal12_15_GidLutVal13_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal12_15_GidLutVal14_SHIFT(rev) 8
#define ACPHY_GidLutVal12_15_GidLutVal14_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal12_15_GidLutVal14_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal12_15_GidLutVal15_SHIFT(rev) 12
#define ACPHY_GidLutVal12_15_GidLutVal15_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal12_15_GidLutVal15_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal16_19 */
#define ACPHY_GidLutVal16_19(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb4 : INVALID_ADDRESS))
#define ACPHY_GidLutVal16_19_GidLutVal16_SHIFT(rev) 0
#define ACPHY_GidLutVal16_19_GidLutVal16_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal16_19_GidLutVal16_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal16_19_GidLutVal17_SHIFT(rev) 4
#define ACPHY_GidLutVal16_19_GidLutVal17_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal16_19_GidLutVal17_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal16_19_GidLutVal18_SHIFT(rev) 8
#define ACPHY_GidLutVal16_19_GidLutVal18_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal16_19_GidLutVal18_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal16_19_GidLutVal19_SHIFT(rev) 12
#define ACPHY_GidLutVal16_19_GidLutVal19_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal16_19_GidLutVal19_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal20_23 */
#define ACPHY_GidLutVal20_23(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb5 : INVALID_ADDRESS))
#define ACPHY_GidLutVal20_23_GidLutVal20_SHIFT(rev) 0
#define ACPHY_GidLutVal20_23_GidLutVal20_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal20_23_GidLutVal20_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal20_23_GidLutVal21_SHIFT(rev) 4
#define ACPHY_GidLutVal20_23_GidLutVal21_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal20_23_GidLutVal21_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal20_23_GidLutVal22_SHIFT(rev) 8
#define ACPHY_GidLutVal20_23_GidLutVal22_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal20_23_GidLutVal22_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal20_23_GidLutVal23_SHIFT(rev) 12
#define ACPHY_GidLutVal20_23_GidLutVal23_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal20_23_GidLutVal23_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal24_27 */
#define ACPHY_GidLutVal24_27(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb6 : INVALID_ADDRESS))
#define ACPHY_GidLutVal24_27_GidLutVal24_SHIFT(rev) 0
#define ACPHY_GidLutVal24_27_GidLutVal24_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal24_27_GidLutVal24_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal24_27_GidLutVal25_SHIFT(rev) 4
#define ACPHY_GidLutVal24_27_GidLutVal25_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal24_27_GidLutVal25_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal24_27_GidLutVal26_SHIFT(rev) 8
#define ACPHY_GidLutVal24_27_GidLutVal26_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal24_27_GidLutVal26_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal24_27_GidLutVal27_SHIFT(rev) 12
#define ACPHY_GidLutVal24_27_GidLutVal27_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal24_27_GidLutVal27_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal28_31 */
#define ACPHY_GidLutVal28_31(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb7 : INVALID_ADDRESS))
#define ACPHY_GidLutVal28_31_GidLutVal28_SHIFT(rev) 0
#define ACPHY_GidLutVal28_31_GidLutVal28_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal28_31_GidLutVal28_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal28_31_GidLutVal29_SHIFT(rev) 4
#define ACPHY_GidLutVal28_31_GidLutVal29_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal28_31_GidLutVal29_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal28_31_GidLutVal30_SHIFT(rev) 8
#define ACPHY_GidLutVal28_31_GidLutVal30_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal28_31_GidLutVal30_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal28_31_GidLutVal31_SHIFT(rev) 12
#define ACPHY_GidLutVal28_31_GidLutVal31_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal28_31_GidLutVal31_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal32_35 */
#define ACPHY_GidLutVal32_35(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb8 : INVALID_ADDRESS))
#define ACPHY_GidLutVal32_35_GidLutVal32_SHIFT(rev) 0
#define ACPHY_GidLutVal32_35_GidLutVal32_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal32_35_GidLutVal32_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal32_35_GidLutVal33_SHIFT(rev) 4
#define ACPHY_GidLutVal32_35_GidLutVal33_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal32_35_GidLutVal33_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal32_35_GidLutVal34_SHIFT(rev) 8
#define ACPHY_GidLutVal32_35_GidLutVal34_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal32_35_GidLutVal34_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal32_35_GidLutVal35_SHIFT(rev) 12
#define ACPHY_GidLutVal32_35_GidLutVal35_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal32_35_GidLutVal35_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal36_39 */
#define ACPHY_GidLutVal36_39(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdb9 : INVALID_ADDRESS))
#define ACPHY_GidLutVal36_39_GidLutVal36_SHIFT(rev) 0
#define ACPHY_GidLutVal36_39_GidLutVal36_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal36_39_GidLutVal36_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal36_39_GidLutVal37_SHIFT(rev) 4
#define ACPHY_GidLutVal36_39_GidLutVal37_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal36_39_GidLutVal37_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal36_39_GidLutVal38_SHIFT(rev) 8
#define ACPHY_GidLutVal36_39_GidLutVal38_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal36_39_GidLutVal38_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal36_39_GidLutVal39_SHIFT(rev) 12
#define ACPHY_GidLutVal36_39_GidLutVal39_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal36_39_GidLutVal39_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal40_43 */
#define ACPHY_GidLutVal40_43(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdba : INVALID_ADDRESS))
#define ACPHY_GidLutVal40_43_GidLutVal40_SHIFT(rev) 0
#define ACPHY_GidLutVal40_43_GidLutVal40_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal40_43_GidLutVal40_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal40_43_GidLutVal41_SHIFT(rev) 4
#define ACPHY_GidLutVal40_43_GidLutVal41_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal40_43_GidLutVal41_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal40_43_GidLutVal42_SHIFT(rev) 8
#define ACPHY_GidLutVal40_43_GidLutVal42_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal40_43_GidLutVal42_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal40_43_GidLutVal43_SHIFT(rev) 12
#define ACPHY_GidLutVal40_43_GidLutVal43_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal40_43_GidLutVal43_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal44_47 */
#define ACPHY_GidLutVal44_47(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdbb : INVALID_ADDRESS))
#define ACPHY_GidLutVal44_47_GidLutVal44_SHIFT(rev) 0
#define ACPHY_GidLutVal44_47_GidLutVal44_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal44_47_GidLutVal44_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal44_47_GidLutVal45_SHIFT(rev) 4
#define ACPHY_GidLutVal44_47_GidLutVal45_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal44_47_GidLutVal45_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal44_47_GidLutVal46_SHIFT(rev) 8
#define ACPHY_GidLutVal44_47_GidLutVal46_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal44_47_GidLutVal46_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal44_47_GidLutVal47_SHIFT(rev) 12
#define ACPHY_GidLutVal44_47_GidLutVal47_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal44_47_GidLutVal47_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal48_51 */
#define ACPHY_GidLutVal48_51(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdbc : INVALID_ADDRESS))
#define ACPHY_GidLutVal48_51_GidLutVal148_SHIFT(rev) 0
#define ACPHY_GidLutVal48_51_GidLutVal148_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal48_51_GidLutVal148_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal48_51_GidLutVal149_SHIFT(rev) 4
#define ACPHY_GidLutVal48_51_GidLutVal149_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal48_51_GidLutVal149_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal48_51_GidLutVal150_SHIFT(rev) 8
#define ACPHY_GidLutVal48_51_GidLutVal150_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal48_51_GidLutVal150_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal48_51_GidLutVal151_SHIFT(rev) 12
#define ACPHY_GidLutVal48_51_GidLutVal151_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal48_51_GidLutVal151_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal52_55 */
#define ACPHY_GidLutVal52_55(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdbd : INVALID_ADDRESS))
#define ACPHY_GidLutVal52_55_GidLutVal52_SHIFT(rev) 0
#define ACPHY_GidLutVal52_55_GidLutVal52_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal52_55_GidLutVal52_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal52_55_GidLutVal53_SHIFT(rev) 4
#define ACPHY_GidLutVal52_55_GidLutVal53_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal52_55_GidLutVal53_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal52_55_GidLutVal54_SHIFT(rev) 8
#define ACPHY_GidLutVal52_55_GidLutVal54_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal52_55_GidLutVal54_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal52_55_GidLutVal55_SHIFT(rev) 12
#define ACPHY_GidLutVal52_55_GidLutVal55_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal52_55_GidLutVal55_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal56_59 */
#define ACPHY_GidLutVal56_59(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdbe : INVALID_ADDRESS))
#define ACPHY_GidLutVal56_59_GidLutVal56_SHIFT(rev) 0
#define ACPHY_GidLutVal56_59_GidLutVal56_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal56_59_GidLutVal56_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal56_59_GidLutVal57_SHIFT(rev) 4
#define ACPHY_GidLutVal56_59_GidLutVal57_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal56_59_GidLutVal57_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal56_59_GidLutVal58_SHIFT(rev) 8
#define ACPHY_GidLutVal56_59_GidLutVal58_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal56_59_GidLutVal58_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal56_59_GidLutVal59_SHIFT(rev) 12
#define ACPHY_GidLutVal56_59_GidLutVal59_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal56_59_GidLutVal59_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_GidLutVal60_63 */
#define ACPHY_GidLutVal60_63(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdbf : INVALID_ADDRESS))
#define ACPHY_GidLutVal60_63_GidLutVal60_SHIFT(rev) 0
#define ACPHY_GidLutVal60_63_GidLutVal60_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal60_63_GidLutVal60_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal60_63_GidLutVal61_SHIFT(rev) 4
#define ACPHY_GidLutVal60_63_GidLutVal61_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal60_63_GidLutVal61_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal60_63_GidLutVal62_SHIFT(rev) 8
#define ACPHY_GidLutVal60_63_GidLutVal62_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal60_63_GidLutVal62_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_GidLutVal60_63_GidLutVal63_SHIFT(rev) 12
#define ACPHY_GidLutVal60_63_GidLutVal63_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_GidLutVal60_63_GidLutVal63_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_control1 */
#define ACPHY_location_control1(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd0 : INVALID_ADDRESS))
#define ACPHY_location_control1_location_ctrl_en_SHIFT(rev)    0
#define ACPHY_location_control1_location_ctrl_en_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control1_location_ctrl_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control1_swapiq_SHIFT(rev)              1
#define ACPHY_location_control1_swapiq_MASK(rev)               (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control1_swapiq_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control1_dccomp_en_SHIFT(rev)           2
#define ACPHY_location_control1_dccomp_en_MASK(rev)            (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control1_dccomp_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control1_rxiqcomp_en_SHIFT(rev)         3
#define ACPHY_location_control1_rxiqcomp_en_MASK(rev)          (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control1_rxiqcomp_en_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control1_progshift_ctrl_SHIFT(rev)      4
#define ACPHY_location_control1_progshift_ctrl_MASK(rev)       (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control1_progshift_ctrl_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control1_progshift_val_SHIFT(rev)       5
#define ACPHY_location_control1_progshift_val_MASK(rev)        (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_location_control1_progshift_val_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control1_postfft_progshftval_SHIFT(rev) 8
#define ACPHY_location_control1_postfft_progshftval_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x7 << ACPHY_location_control1_postfft_progshftval_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control1_enTDOAtimer_SHIFT(rev)         11
#define ACPHY_location_control1_enTDOAtimer_MASK(rev)          (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control1_enTDOAtimer_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_location_control1_prepareTDOAtimer_SHIFT(rev)    12
#define ACPHY_location_control1_prepareTDOAtimer_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_location_control1_prepareTDOAtimer_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_iqcompA1 */
#define ACPHY_location_iqcompA1(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd1 : INVALID_ADDRESS))
#define ACPHY_location_iqcompA1_rxiqcomp_a_SHIFT(rev) 0
#define ACPHY_location_iqcompA1_rxiqcomp_a_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_location_iqcompA1_rxiqcomp_a_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_iqcompB1 */
#define ACPHY_location_iqcompB1(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd2 : INVALID_ADDRESS))
#define ACPHY_location_iqcompB1_rxiqcomp_b_SHIFT(rev) 0
#define ACPHY_location_iqcompB1_rxiqcomp_b_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_location_iqcompB1_rxiqcomp_b_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_dccompI01 */
#define ACPHY_location_dccompI01(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd3 : INVALID_ADDRESS))
#define ACPHY_location_dccompI01_dccomp_real0_SHIFT(rev) 0
#define ACPHY_location_dccompI01_dccomp_real0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_location_dccompI01_dccomp_real0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_dccompI11 */
#define ACPHY_location_dccompI11(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd4 : INVALID_ADDRESS))
#define ACPHY_location_dccompI11_dccomp_real1_SHIFT(rev) 0
#define ACPHY_location_dccompI11_dccomp_real1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_location_dccompI11_dccomp_real1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_dccompQ01 */
#define ACPHY_location_dccompQ01(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd5 : INVALID_ADDRESS))
#define ACPHY_location_dccompQ01_dccomp_imag0_SHIFT(rev) 0
#define ACPHY_location_dccompQ01_dccomp_imag0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_location_dccompQ01_dccomp_imag0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_location_dccompQ11 */
#define ACPHY_location_dccompQ11(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd6 : INVALID_ADDRESS))
#define ACPHY_location_dccompQ11_dccomp_imag1_SHIFT(rev) 0
#define ACPHY_location_dccompQ11_dccomp_imag1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_location_dccompQ11_dccomp_imag1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_tdoaAdcCounterH1 */
#define ACPHY_tdoaAdcCounterH1(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd7 : INVALID_ADDRESS))
#define ACPHY_tdoaAdcCounterH1_tdoaAdcCounterH_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterH1_tdoaAdcCounterH_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_tdoaAdcCounterH1_tdoaAdcCounterH_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_tdoaAdcCounterL1 */
#define ACPHY_tdoaAdcCounterL1(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd8 : INVALID_ADDRESS))
#define ACPHY_tdoaAdcCounterL1_tdoaAdcCounterL_SHIFT(rev) 0
#define ACPHY_tdoaAdcCounterL1_tdoaAdcCounterL_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_tdoaAdcCounterL1_tdoaAdcCounterL_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_cfo_init01 */
#define ACPHY_cfo_init01(rev)                 (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdd9 : INVALID_ADDRESS))
#define ACPHY_cfo_init01_cfo_init0_SHIFT(rev) 0
#define ACPHY_cfo_init01_cfo_init0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_cfo_init01_cfo_init0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_cfo_init11 */
#define ACPHY_cfo_init11(rev)                 (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdda : INVALID_ADDRESS))
#define ACPHY_cfo_init11_cfo_init1_SHIFT(rev) 0
#define ACPHY_cfo_init11_cfo_init1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_cfo_init11_cfo_init1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_cfo_delta01 */
#define ACPHY_cfo_delta01(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xddb : INVALID_ADDRESS))
#define ACPHY_cfo_delta01_cfo_delta0_SHIFT(rev) 0
#define ACPHY_cfo_delta01_cfo_delta0_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_cfo_delta01_cfo_delta0_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_cfo_delta11 */
#define ACPHY_cfo_delta11(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xddc : INVALID_ADDRESS))
#define ACPHY_cfo_delta11_cfo_delta1_SHIFT(rev) 0
#define ACPHY_cfo_delta11_cfo_delta1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_cfo_delta11_cfo_delta1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_locProc_init_dlay_Cnt1 */
#define ACPHY_locProc_init_dlay_Cnt1(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xddd : INVALID_ADDRESS))
#define ACPHY_locProc_init_dlay_Cnt1_locProc_init_dlay_Cnt_SHIFT(rev) 0
#define ACPHY_locProc_init_dlay_Cnt1_locProc_init_dlay_Cnt_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_locProc_init_dlay_Cnt1_locProc_init_dlay_Cnt_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_fft_ifftdone1 */
#define ACPHY_fft_ifftdone1(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xddf : INVALID_ADDRESS))
#define ACPHY_fft_ifftdone1_fft_ifftdone_SHIFT(rev) 0
#define ACPHY_fft_ifftdone1_fft_ifftdone_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_fft_ifftdone1_fft_ifftdone_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_overrideFFT1 */
#define ACPHY_overrideFFT1(rev)                           (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xde0 : INVALID_ADDRESS))
#define ACPHY_overrideFFT1_overrideFFTtrans_SHIFT(rev)    0
#define ACPHY_overrideFFT1_overrideFFTtrans_MASK(rev)     (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_overrideFFT1_overrideFFTtrans_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_overrideFFT1_overrideFFTtransVal_SHIFT(rev) 1
#define ACPHY_overrideFFT1_overrideFFTtransVal_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_overrideFFT1_overrideFFTtransVal_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold1u1 */
#define ACPHY_crsThreshold1u1(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdea : INVALID_ADDRESS))
#define ACPHY_crsThreshold1u1_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1u1_autoThresh_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1u1_autoThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold1u1_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1u1_autoThresh2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1u1_autoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold2u1 */
#define ACPHY_crsThreshold2u1(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdeb : INVALID_ADDRESS))
#define ACPHY_crsThreshold2u1_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2u1_peakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2u1_peakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold2u1_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2u1_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2u1_peakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold3u1 */
#define ACPHY_crsThreshold3u1(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdec : INVALID_ADDRESS))
#define ACPHY_crsThreshold3u1_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3u1_peakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold3u1_peakValThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsControlu1 */
#define ACPHY_crsControlu1(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xded : INVALID_ADDRESS))
#define ACPHY_crsControlu1_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControlu1_muxSelect_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_crsControlu1_muxSelect_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControlu1_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControlu1_autoEnable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControlu1_autoEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControlu1_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControlu1_mfEnable_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControlu1_mfEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControlu1_totEnable_SHIFT(rev)  4
#define ACPHY_crsControlu1_totEnable_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControlu1_totEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControlu1_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControlu1_mfLessAve_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControlu1_mfLessAve_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold1l1 */
#define ACPHY_crsThreshold1l1(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdee : INVALID_ADDRESS))
#define ACPHY_crsThreshold1l1_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1l1_autoThresh_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1l1_autoThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold1l1_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1l1_autoThresh2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1l1_autoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold2l1 */
#define ACPHY_crsThreshold2l1(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdef : INVALID_ADDRESS))
#define ACPHY_crsThreshold2l1_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2l1_peakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2l1_peakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold2l1_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2l1_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2l1_peakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold3l1 */
#define ACPHY_crsThreshold3l1(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf0 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3l1_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3l1_peakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold3l1_peakValThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsControll1 */
#define ACPHY_crsControll1(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf1 : INVALID_ADDRESS))
#define ACPHY_crsControll1_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControll1_muxSelect_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_crsControll1_muxSelect_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControll1_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControll1_autoEnable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControll1_autoEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControll1_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControll1_mfEnable_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControll1_mfEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControll1_totEnable_SHIFT(rev)  4
#define ACPHY_crsControll1_totEnable_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControll1_totEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControll1_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControll1_mfLessAve_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControll1_mfLessAve_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold1uSub11 */
#define ACPHY_crsThreshold1uSub11(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf2 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1uSub11_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1uSub11_autoThresh_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1uSub11_autoThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold1uSub11_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1uSub11_autoThresh2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1uSub11_autoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold2uSub11 */
#define ACPHY_crsThreshold2uSub11(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf3 : INVALID_ADDRESS))
#define ACPHY_crsThreshold2uSub11_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2uSub11_peakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2uSub11_peakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold2uSub11_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2uSub11_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2uSub11_peakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold3uSub11 */
#define ACPHY_crsThreshold3uSub11(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf4 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3uSub11_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3uSub11_peakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold3uSub11_peakValThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsControluSub11 */
#define ACPHY_crsControluSub11(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf5 : INVALID_ADDRESS))
#define ACPHY_crsControluSub11_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControluSub11_muxSelect_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_crsControluSub11_muxSelect_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControluSub11_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControluSub11_autoEnable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControluSub11_autoEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControluSub11_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControluSub11_mfEnable_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControluSub11_mfEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControluSub11_totEnable_SHIFT(rev)  4
#define ACPHY_crsControluSub11_totEnable_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControluSub11_totEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControluSub11_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControluSub11_mfLessAve_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControluSub11_mfLessAve_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold1lSub11 */
#define ACPHY_crsThreshold1lSub11(rev)                   (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf6 : INVALID_ADDRESS))
#define ACPHY_crsThreshold1lSub11_autoThresh_SHIFT(rev)  0
#define ACPHY_crsThreshold1lSub11_autoThresh_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1lSub11_autoThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold1lSub11_autoThresh2_SHIFT(rev) 8
#define ACPHY_crsThreshold1lSub11_autoThresh2_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold1lSub11_autoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold2lSub11 */
#define ACPHY_crsThreshold2lSub11(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf7 : INVALID_ADDRESS))
#define ACPHY_crsThreshold2lSub11_peakThresh_SHIFT(rev)     0
#define ACPHY_crsThreshold2lSub11_peakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2lSub11_peakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsThreshold2lSub11_peakDiffThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold2lSub11_peakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold2lSub11_peakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsThreshold3lSub11 */
#define ACPHY_crsThreshold3lSub11(rev)                     (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf8 : INVALID_ADDRESS))
#define ACPHY_crsThreshold3lSub11_peakValThresh_SHIFT(rev) 8
#define ACPHY_crsThreshold3lSub11_peakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crsThreshold3lSub11_peakValThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsControllSub11 */
#define ACPHY_crsControllSub11(rev)                  (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdf9 : INVALID_ADDRESS))
#define ACPHY_crsControllSub11_muxSelect_SHIFT(rev)  0
#define ACPHY_crsControllSub11_muxSelect_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3 << ACPHY_crsControllSub11_muxSelect_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControllSub11_autoEnable_SHIFT(rev) 2
#define ACPHY_crsControllSub11_autoEnable_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControllSub11_autoEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControllSub11_mfEnable_SHIFT(rev)   3
#define ACPHY_crsControllSub11_mfEnable_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControllSub11_mfEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControllSub11_totEnable_SHIFT(rev)  4
#define ACPHY_crsControllSub11_totEnable_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControllSub11_totEnable_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crsControllSub11_mfLessAve_SHIFT(rev)  5
#define ACPHY_crsControllSub11_mfLessAve_MASK(rev)   (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_crsControllSub11_mfLessAve_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_StrWaitTime20U1 */
#define ACPHY_StrWaitTime20U1(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdfe : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20U1_strWaitTime20U_SHIFT(rev) 0
#define ACPHY_StrWaitTime20U1_strWaitTime20U_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_StrWaitTime20U1_strWaitTime20U_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_StrWaitTime20L1 */
#define ACPHY_StrWaitTime20L1(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xdff : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20L1_strWaitTime20L_SHIFT(rev) 0
#define ACPHY_StrWaitTime20L1_strWaitTime20L_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_StrWaitTime20L1_strWaitTime20L_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_StrWaitTime20USub11 */
#define ACPHY_StrWaitTime20USub11(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe00 : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20USub11_strWaitTime20USub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20USub11_strWaitTime20USub1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_StrWaitTime20USub11_strWaitTime20USub1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_StrWaitTime20LSub11 */
#define ACPHY_StrWaitTime20LSub11(rev)                          (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe01 : INVALID_ADDRESS))
#define ACPHY_StrWaitTime20LSub11_strWaitTime20LSub1_SHIFT(rev) 0
#define ACPHY_StrWaitTime20LSub11_strWaitTime20LSub1_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3ff << ACPHY_StrWaitTime20LSub11_strWaitTime20LSub1_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold1l1 */
#define ACPHY_crshighpowThreshold1l1(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe02 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1l1_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1l1_highpowpeakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1l1_highpowpeakValThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold1l1_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1l1_highpowautoThresh2_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1l1_highpowautoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold2l1 */
#define ACPHY_crshighpowThreshold2l1(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe03 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2l1_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2l1_highpowpeakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2l1_highpowpeakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold2l1_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2l1_highpowpeakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2l1_highpowpeakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighlowpowThresholdl1 */
#define ACPHY_crshighlowpowThresholdl1(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe04 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdl1_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdl1_high2lowpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdl1_high2lowpowThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighlowpowThresholdl1_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdl1_low2highpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdl1_low2highpowThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold1u1 */
#define ACPHY_crshighpowThreshold1u1(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe05 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1u1_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1u1_highpowpeakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1u1_highpowpeakValThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold1u1_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1u1_highpowautoThresh2_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1u1_highpowautoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold2u1 */
#define ACPHY_crshighpowThreshold2u1(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe06 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2u1_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2u1_highpowpeakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2u1_highpowpeakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold2u1_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2u1_highpowpeakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2u1_highpowpeakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighlowpowThresholdu1 */
#define ACPHY_crshighlowpowThresholdu1(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe07 : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdu1_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdu1_high2lowpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdu1_high2lowpowThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighlowpowThresholdu1_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdu1_low2highpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdu1_low2highpowThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold1lSub11 */
#define ACPHY_crshighpowThreshold1lSub11(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe08 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1lSub11_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1lSub11_highpowpeakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1lSub11_highpowpeakValThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold1lSub11_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1lSub11_highpowautoThresh2_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1lSub11_highpowautoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold2lSub11 */
#define ACPHY_crshighpowThreshold2lSub11(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe09 : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2lSub11_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2lSub11_highpowpeakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2lSub11_highpowpeakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold2lSub11_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2lSub11_highpowpeakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2lSub11_highpowpeakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighlowpowThresholdlSub11 */
#define ACPHY_crshighlowpowThresholdlSub11(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe0a : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholdlSub11_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholdlSub11_high2lowpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdlSub11_high2lowpowThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighlowpowThresholdlSub11_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholdlSub11_low2highpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholdlSub11_low2highpowThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold1uSub11 */
#define ACPHY_crshighpowThreshold1uSub11(rev)                            (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe0b : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold1uSub11_highpowpeakValThresh_SHIFT(rev) 0
#define ACPHY_crshighpowThreshold1uSub11_highpowpeakValThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1uSub11_highpowpeakValThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold1uSub11_highpowautoThresh2_SHIFT(rev)   8
#define ACPHY_crshighpowThreshold1uSub11_highpowautoThresh2_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold1uSub11_highpowautoThresh2_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighpowThreshold2uSub11 */
#define ACPHY_crshighpowThreshold2uSub11(rev)                             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe0c : INVALID_ADDRESS))
#define ACPHY_crshighpowThreshold2uSub11_highpowpeakThresh_SHIFT(rev)     0
#define ACPHY_crshighpowThreshold2uSub11_highpowpeakThresh_MASK(rev)      (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2uSub11_highpowpeakThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighpowThreshold2uSub11_highpowpeakDiffThresh_SHIFT(rev) 8
#define ACPHY_crshighpowThreshold2uSub11_highpowpeakDiffThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighpowThreshold2uSub11_highpowpeakDiffThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crshighlowpowThresholduSub11 */
#define ACPHY_crshighlowpowThresholduSub11(rev)                         (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe0d : INVALID_ADDRESS))
#define ACPHY_crshighlowpowThresholduSub11_high2lowpowThresh_SHIFT(rev) 0
#define ACPHY_crshighlowpowThresholduSub11_high2lowpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholduSub11_high2lowpowThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_crshighlowpowThresholduSub11_low2highpowThresh_SHIFT(rev) 8
#define ACPHY_crshighlowpowThresholduSub11_low2highpowThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_crshighlowpowThresholduSub11_low2highpowThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRCtrl20U1 */
#define ACPHY_STRCtrl20U1(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe14 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20U1_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20U1_stren_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_STRCtrl20U1_stren_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20U1_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20U1_strminmaxCount_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_STRCtrl20U1_strminmaxCount_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20U1_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20U1_strMaxThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20U1_strMaxThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20U1_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20U1_strMinThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20U1_strMinThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRCtrl20L1 */
#define ACPHY_STRCtrl20L1(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe15 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20L1_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20L1_stren_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_STRCtrl20L1_stren_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20L1_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20L1_strminmaxCount_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_STRCtrl20L1_strminmaxCount_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20L1_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20L1_strMaxThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20L1_strMaxThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20L1_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20L1_strMinThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20L1_strMinThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRCtrl20USub11 */
#define ACPHY_STRCtrl20USub11(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe16 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20USub11_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20USub11_stren_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_STRCtrl20USub11_stren_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20USub11_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20USub11_strminmaxCount_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_STRCtrl20USub11_strminmaxCount_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20USub11_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20USub11_strMaxThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20USub11_strMaxThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20USub11_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20USub11_strMinThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20USub11_strMinThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRCtrl20LSub11 */
#define ACPHY_STRCtrl20LSub11(rev)                      (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe17 : INVALID_ADDRESS))
#define ACPHY_STRCtrl20LSub11_stren_SHIFT(rev)          15
#define ACPHY_STRCtrl20LSub11_stren_MASK(rev)           (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1 << ACPHY_STRCtrl20LSub11_stren_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20LSub11_strminmaxCount_SHIFT(rev) 8
#define ACPHY_STRCtrl20LSub11_strminmaxCount_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x3f << ACPHY_STRCtrl20LSub11_strminmaxCount_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20LSub11_strMaxThresh_SHIFT(rev)   4
#define ACPHY_STRCtrl20LSub11_strMaxThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20LSub11_strMaxThresh_SHIFT(rev)) : INVALID_MASK))
#define ACPHY_STRCtrl20LSub11_strMinThresh_SHIFT(rev)   0
#define ACPHY_STRCtrl20LSub11_strMinThresh_MASK(rev)    (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xf << ACPHY_STRCtrl20LSub11_strMinThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRPwrThreshU1 */
#define ACPHY_STRPwrThreshU1(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe18 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshU1_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshU1_strPwrThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_STRPwrThreshU1_strPwrThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRPwrThreshL1 */
#define ACPHY_STRPwrThreshL1(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe19 : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshL1_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshL1_strPwrThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_STRPwrThreshL1_strPwrThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRPwrThreshUSub11 */
#define ACPHY_STRPwrThreshUSub11(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1a : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshUSub11_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshUSub11_strPwrThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_STRPwrThreshUSub11_strPwrThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_STRPwrThreshLSub11 */
#define ACPHY_STRPwrThreshLSub11(rev)                    (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1b : INVALID_ADDRESS))
#define ACPHY_STRPwrThreshLSub11_strPwrThresh_SHIFT(rev) 0
#define ACPHY_STRPwrThreshLSub11_strPwrThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xff << ACPHY_STRPwrThreshLSub11_strPwrThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsacidetectThreshl1 */
#define ACPHY_crsacidetectThreshl1(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1c : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshl1_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshl1_acidetectThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_crsacidetectThreshl1_acidetectThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsacidetectThreshu1 */
#define ACPHY_crsacidetectThreshu1(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1d : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshu1_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshu1_acidetectThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_crsacidetectThreshu1_acidetectThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsacidetectThreshlSub11 */
#define ACPHY_crsacidetectThreshlSub11(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1e : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshlSub11_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshlSub11_acidetectThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_crsacidetectThreshlSub11_acidetectThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_crsacidetectThreshuSub11 */
#define ACPHY_crsacidetectThreshuSub11(rev)                       (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe1f : INVALID_ADDRESS))
#define ACPHY_crsacidetectThreshuSub11_acidetectThresh_SHIFT(rev) 0
#define ACPHY_crsacidetectThreshuSub11_acidetectThresh_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xffff << ACPHY_crsacidetectThreshuSub11_acidetectThresh_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW1a1 */
#define ACPHY_BW1a1(rev)              (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe71 : INVALID_ADDRESS))
#define ACPHY_BW1a1_highBW_SHIFT(rev) 0
#define ACPHY_BW1a1_highBW_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_BW1a1_highBW_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW21 */
#define ACPHY_BW21(rev)             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe72 : INVALID_ADDRESS))
#define ACPHY_BW21_midBW_SHIFT(rev) 0
#define ACPHY_BW21_midBW_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_BW21_midBW_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW31 */
#define ACPHY_BW31(rev)             (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe73 : INVALID_ADDRESS))
#define ACPHY_BW31_lowBW_SHIFT(rev) 0
#define ACPHY_BW31_lowBW_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_BW31_lowBW_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW41 */
#define ACPHY_BW41(rev)                 (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe74 : INVALID_ADDRESS))
#define ACPHY_BW41_highScale_SHIFT(rev) 0
#define ACPHY_BW41_highScale_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_BW41_highScale_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW51 */
#define ACPHY_BW51(rev)                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe75 : INVALID_ADDRESS))
#define ACPHY_BW51_midScale_SHIFT(rev) 0
#define ACPHY_BW51_midScale_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0xfff << ACPHY_BW51_midScale_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_BW61 */
#define ACPHY_BW61(rev)                (ACREV_GE(rev,13) ? INVALID_ADDRESS : (ACREV_GE(rev,12) ? 0xe76 : INVALID_ADDRESS))
#define ACPHY_BW61_lowScale_SHIFT(rev) 0
#define ACPHY_BW61_lowScale_MASK(rev)  (ACREV_GE(rev,13) ? INVALID_MASK : (ACREV_GE(rev,12) ? (0x1fff << ACPHY_BW61_lowScale_SHIFT(rev)) : INVALID_MASK))

/* Register ACPHY_miscPowerSaving */
#define ACPHY_miscPowerSaving(rev)                              (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x179 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x179 : INVALID_ADDRESS))))
#define ACPHY_miscPowerSaving_disableCpBufGating_SHIFT(rev)     0
#define ACPHY_miscPowerSaving_disableCpBufGating_MASK(rev)      (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_miscPowerSaving_disableCpBufGating_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_miscPowerSaving_disableCpBufGating_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_miscPowerSaving_useOclRxfrontEndGating_SHIFT(rev) 1
#define ACPHY_miscPowerSaving_useOclRxfrontEndGating_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_miscPowerSaving_useOclRxfrontEndGating_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_miscPowerSaving_useOclRxfrontEndGating_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_nap_wake_len */
#define ACPHY_nap_wake_len(rev)                (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x581 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x581 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x581 : INVALID_ADDRESS))))))
#define ACPHY_nap_wake_len_wake_len_SHIFT(rev) 0
#define ACPHY_nap_wake_len_wake_len_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_nap_wake_len_wake_len_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_nap_wake_len_wake_len_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_nap_wake_len_wake_len_SHIFT(rev)) : INVALID_MASK))))))

/* Register ACPHY_ACI_Detect_energy_threshold_1_w3 */
#define ACPHY_ACI_Detect_energy_threshold_1_w3(rev)                            (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5a4 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5a4 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_energy_threshold_1_w3_aci_detect_energy_threshold_1_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_1_w3_aci_detect_energy_threshold_1_w3_MASK(rev) (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_1_w3_aci_detect_energy_threshold_1_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_1_w3_aci_detect_energy_threshold_1_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Detect_energy_threshold_2_w3 */
#define ACPHY_ACI_Detect_energy_threshold_2_w3(rev)                            (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5a5 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5a5 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_energy_threshold_2_w3_aci_detect_energy_threshold_2_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_energy_threshold_2_w3_aci_detect_energy_threshold_2_w3_MASK(rev) (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_2_w3_aci_detect_energy_threshold_2_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_energy_threshold_2_w3_aci_detect_energy_threshold_2_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Detect_detect_threshold_1_w3 */
#define ACPHY_ACI_Detect_detect_threshold_1_w3(rev)                            (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5a6 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5a6 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_detect_threshold_1_w3_aci_detect_diff_threshold_1_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_1_w3_aci_detect_diff_threshold_1_w3_MASK(rev) (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_1_w3_aci_detect_diff_threshold_1_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_1_w3_aci_detect_diff_threshold_1_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Detect_detect_threshold_2_w3 */
#define ACPHY_ACI_Detect_detect_threshold_2_w3(rev)                            (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5a7 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5a7 : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_detect_threshold_2_w3_aci_detect_diff_threshold_2_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_detect_threshold_2_w3_aci_detect_diff_threshold_2_w3_MASK(rev) (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_2_w3_aci_detect_diff_threshold_2_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_detect_threshold_2_w3_aci_detect_diff_threshold_2_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_control */
#define ACPHY_DSSFB_control(rev)                  (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e0 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e0 : INVALID_ADDRESS))))
#define ACPHY_DSSFB_control_idepth_s1_SHIFT(rev)  3
#define ACPHY_DSSFB_control_idepth_s1_MASK(rev)   (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x3 << ACPHY_DSSFB_control_idepth_s1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_DSSFB_control_idepth_s1_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_DSSFB_control_idepth_s2_SHIFT(rev)  5
#define ACPHY_DSSFB_control_idepth_s2_MASK(rev)   (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x3 << ACPHY_DSSFB_control_idepth_s2_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x3 << ACPHY_DSSFB_control_idepth_s2_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_DSSFB_control_enabled_s1_SHIFT(rev) 11
#define ACPHY_DSSFB_control_enabled_s1_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_DSSFB_control_enabled_s1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_DSSFB_control_enabled_s1_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_DSSFB_control_enabled_s2_SHIFT(rev) 12
#define ACPHY_DSSFB_control_enabled_s2_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_DSSFB_control_enabled_s2_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_DSSFB_control_enabled_s2_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_exp_j_theta_i_s1 */
#define ACPHY_DSSFB_exp_j_theta_i_s1(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e1 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e1 : INVALID_ADDRESS))))
#define ACPHY_DSSFB_exp_j_theta_i_s1_exp_j_theta_i_s1_SHIFT(rev) 0
#define ACPHY_DSSFB_exp_j_theta_i_s1_exp_j_theta_i_s1_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1fff << ACPHY_DSSFB_exp_j_theta_i_s1_exp_j_theta_i_s1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_DSSFB_exp_j_theta_i_s1_exp_j_theta_i_s1_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_exp_j_theta_i_s2 */
#define ACPHY_DSSFB_exp_j_theta_i_s2(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e2 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e2 : INVALID_ADDRESS))))
#define ACPHY_DSSFB_exp_j_theta_i_s2_exp_j_theta_i_s2_SHIFT(rev) 0
#define ACPHY_DSSFB_exp_j_theta_i_s2_exp_j_theta_i_s2_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1fff << ACPHY_DSSFB_exp_j_theta_i_s2_exp_j_theta_i_s2_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_DSSFB_exp_j_theta_i_s2_exp_j_theta_i_s2_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_exp_i_theta_q_s1 */
#define ACPHY_DSSFB_exp_i_theta_q_s1(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e5 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e5 : INVALID_ADDRESS))))
#define ACPHY_DSSFB_exp_i_theta_q_s1_exp_j_theta_q_s1_SHIFT(rev) 0
#define ACPHY_DSSFB_exp_i_theta_q_s1_exp_j_theta_q_s1_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1fff << ACPHY_DSSFB_exp_i_theta_q_s1_exp_j_theta_q_s1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_DSSFB_exp_i_theta_q_s1_exp_j_theta_q_s1_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_exp_i_theta_q_s2 */
#define ACPHY_DSSFB_exp_i_theta_q_s2(rev)                        (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e6 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e6 : INVALID_ADDRESS))))
#define ACPHY_DSSFB_exp_i_theta_q_s2_exp_j_theta_q_s2_SHIFT(rev) 0
#define ACPHY_DSSFB_exp_i_theta_q_s2_exp_j_theta_q_s2_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1fff << ACPHY_DSSFB_exp_i_theta_q_s2_exp_j_theta_q_s2_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1fff << ACPHY_DSSFB_exp_i_theta_q_s2_exp_j_theta_q_s2_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_gain_th0_s1 */
#define ACPHY_DSSFB_gain_th0_s1(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5e9 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5e9 : INVALID_ADDRESS))))
#define ACPHY_DSSFB_gain_th0_s1_gain_th0_s1_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th0_s1_gain_th0_s1_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSFB_gain_th0_s1_gain_th0_s1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSFB_gain_th0_s1_gain_th0_s1_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_gain_th1_s1 */
#define ACPHY_DSSFB_gain_th1_s1(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ea : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ea : INVALID_ADDRESS))))
#define ACPHY_DSSFB_gain_th1_s1_gain_th1_s1_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th1_s1_gain_th1_s1_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSFB_gain_th1_s1_gain_th1_s1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSFB_gain_th1_s1_gain_th1_s1_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_gain_th2_s1 */
#define ACPHY_DSSFB_gain_th2_s1(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5eb : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5eb : INVALID_ADDRESS))))
#define ACPHY_DSSFB_gain_th2_s1_gain_th2_s1_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th2_s1_gain_th2_s1_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSFB_gain_th2_s1_gain_th2_s1_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSFB_gain_th2_s1_gain_th2_s1_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_gain_th0_s2 */
#define ACPHY_DSSFB_gain_th0_s2(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ec : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ec : INVALID_ADDRESS))))
#define ACPHY_DSSFB_gain_th0_s2_gain_th0_s2_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th0_s2_gain_th0_s2_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSFB_gain_th0_s2_gain_th0_s2_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSFB_gain_th0_s2_gain_th0_s2_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_gain_th1_s2 */
#define ACPHY_DSSFB_gain_th1_s2(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ed : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ed : INVALID_ADDRESS))))
#define ACPHY_DSSFB_gain_th1_s2_gain_th1_s2_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th1_s2_gain_th1_s2_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSFB_gain_th1_s2_gain_th1_s2_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSFB_gain_th1_s2_gain_th1_s2_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_gain_th2_s2 */
#define ACPHY_DSSFB_gain_th2_s2(rev)                   (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ee : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ee : INVALID_ADDRESS))))
#define ACPHY_DSSFB_gain_th2_s2_gain_th2_s2_SHIFT(rev) 0
#define ACPHY_DSSFB_gain_th2_s2_gain_th2_s2_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1ff << ACPHY_DSSFB_gain_th2_s2_gain_th2_s2_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1ff << ACPHY_DSSFB_gain_th2_s2_gain_th2_s2_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_DSSFB_C_CTRL */
#define ACPHY_DSSFB_C_CTRL(rev)               (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x5ef : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x5ef : INVALID_ADDRESS))))
#define ACPHY_DSSFB_C_CTRL_mode_SHIFT(rev)    0
#define ACPHY_DSSFB_C_CTRL_mode_MASK(rev)     (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x7 << ACPHY_DSSFB_C_CTRL_mode_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x7 << ACPHY_DSSFB_C_CTRL_mode_SHIFT(rev)) : INVALID_MASK))))
#define ACPHY_DSSFB_C_CTRL_bphy_en_SHIFT(rev) 3
#define ACPHY_DSSFB_C_CTRL_bphy_en_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_DSSFB_C_CTRL_bphy_en_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_DSSFB_C_CTRL_bphy_en_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w30 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w30(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x7aa : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x7aa : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_aci_detected_ctr_w30_aci_detected_ctr_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w30_aci_detected_ctr_w3_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w30_aci_detected_ctr_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w30_aci_detected_ctr_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w30 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w30(rev)                          (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x7ac : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x7ac : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w30_sw_aci_detected_ctr_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w30_sw_aci_detected_ctr_w3_MASK(rev) (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w30_sw_aci_detected_ctr_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w30_sw_aci_detected_ctr_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w31 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w31(rev)                           (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9aa : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9aa : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_aci_detected_ctr_w31_aci_detected_ctr_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w31_aci_detected_ctr_w3_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w31_aci_detected_ctr_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w31_aci_detected_ctr_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w31 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w31(rev)                          (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0x9ac : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0x9ac : INVALID_ADDRESS))))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w31_sw_aci_detected_ctr_w3_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w31_sw_aci_detected_ctr_w3_MASK(rev) (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w31_sw_aci_detected_ctr_w3_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w31_sw_aci_detected_ctr_w3_SHIFT(rev)) : INVALID_MASK))))

/* Register ACPHY_btslna_carriersearchtimeoutLen */
#define ACPHY_btslna_carriersearchtimeoutLen(rev)                              (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0xc04 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0xc04 : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0xc04 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0xc04 : INVALID_ADDRESS))))))))
#define ACPHY_btslna_carriersearchtimeoutLen_btslna_carriersearchtimeoutLen_SHIFT(rev) 0
#define ACPHY_btslna_carriersearchtimeoutLen_btslna_carriersearchtimeoutLen_MASK(rev) (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0xffff << ACPHY_btslna_carriersearchtimeoutLen_btslna_carriersearchtimeoutLen_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0xffff << ACPHY_btslna_carriersearchtimeoutLen_btslna_carriersearchtimeoutLen_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xffff << ACPHY_btslna_carriersearchtimeoutLen_btslna_carriersearchtimeoutLen_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xffff << ACPHY_btslna_carriersearchtimeoutLen_btslna_carriersearchtimeoutLen_SHIFT(rev)) : INVALID_MASK))))))))

/* Register ACPHY_chnsmStatus */
#define ACPHY_chnsmStatus(rev)               (ACREV_GE(rev,18) ? INVALID_ADDRESS : (ACREV_GE(rev,14) ? 0xc33 : (ACREV_GE(rev,9) ? INVALID_ADDRESS : (ACREV_GE(rev,8) ? 0xc33 : (ACREV_GE(rev,4) ? INVALID_ADDRESS : (ACREV_GE(rev,3) ? 0xc33 : INVALID_ADDRESS))))))
#define ACPHY_chnsmStatus_running_SHIFT(rev) 0
#define ACPHY_chnsmStatus_running_MASK(rev)  (ACREV_GE(rev,18) ? INVALID_MASK : (ACREV_GE(rev,14) ? (0x1 << ACPHY_chnsmStatus_running_SHIFT(rev)) : (ACREV_GE(rev,9) ? INVALID_MASK : (ACREV_GE(rev,8) ? (0x1 << ACPHY_chnsmStatus_running_SHIFT(rev)) : (ACREV_GE(rev,4) ? INVALID_MASK : (ACREV_GE(rev,3) ? (0x1 << ACPHY_chnsmStatus_running_SHIFT(rev)) : INVALID_MASK))))))

/* Register ACPHY_SecCrsCntCtrlDbg2 */
#define ACPHY_SecCrsCntCtrlDbg2(rev)                    (ACREV_GE(rev,18) ? 0x159 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x159 : INVALID_ADDRESS)))
#define ACPHY_SecCrsCntCtrlDbg2_sec20SSymCnt_SHIFT(rev) 0
#define ACPHY_SecCrsCntCtrlDbg2_sec20SSymCnt_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_SecCrsCntCtrlDbg2_sec20SSymCnt_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_SecCrsCntCtrlDbg2_sec20SSymCnt_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_SecCrsCntCtrlDbg */
#define ACPHY_SecCrsCntCtrlDbg(rev)                                (ACREV_GE(rev,18) ? 0x173 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x173 : INVALID_ADDRESS)))
#define ACPHY_SecCrsCntCtrlDbg_disSecCntrIfAnyOn_SHIFT(rev)        0
#define ACPHY_SecCrsCntCtrlDbg_disSecCntrIfAnyOn_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_SecCrsCntCtrlDbg_disSecCntrIfAnyOn_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SecCrsCntCtrlDbg_disSecCntrIfAnyOn_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SecCrsCntCtrlDbg_sec20sCntRst_SHIFT(rev)             1
#define ACPHY_SecCrsCntCtrlDbg_sec20sCntRst_MASK(rev)              (ACREV_GE(rev,18) ? (0x1 << ACPHY_SecCrsCntCtrlDbg_sec20sCntRst_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SecCrsCntCtrlDbg_sec20sCntRst_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SecCrsCntCtrlDbg_sec20sCntRstForLrgSymCnt_SHIFT(rev) 2
#define ACPHY_SecCrsCntCtrlDbg_sec20sCntRstForLrgSymCnt_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_SecCrsCntCtrlDbg_sec20sCntRstForLrgSymCnt_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_SecCrsCntCtrlDbg_sec20sCntRstForLrgSymCnt_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_SecCrsCntCtrlDbg_frontGpioOutMuxCtl_SHIFT(rev)       3
#define ACPHY_SecCrsCntCtrlDbg_frontGpioOutMuxCtl_MASK(rev)        (ACREV_GE(rev,18) ? (0x3 << ACPHY_SecCrsCntCtrlDbg_frontGpioOutMuxCtl_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_SecCrsCntCtrlDbg_frontGpioOutMuxCtl_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_low_power_farrow */
#define ACPHY_low_power_farrow(rev)               (ACREV_GE(rev,18) ? 0x17a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17a : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x17a : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x17a : INVALID_ADDRESS)))))))
#define ACPHY_low_power_farrow_lp_en_SHIFT(rev)   0
#define ACPHY_low_power_farrow_lp_en_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_low_power_farrow_lp_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_low_power_farrow_lp_en_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_low_power_farrow_lp_en_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_low_power_farrow_lp_en_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_low_power_farrow_lp_mode_SHIFT(rev) 1
#define ACPHY_low_power_farrow_lp_mode_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_low_power_farrow_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_low_power_farrow_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_low_power_farrow_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_low_power_farrow_lp_mode_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_low_power_frontend */
#define ACPHY_low_power_frontend(rev)               (ACREV_GE(rev,18) ? 0x17b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17b : (ACREV_GE(rev,7) ? INVALID_ADDRESS : (ACREV_GE(rev,5) ? 0x17b : (ACREV_GE(rev,3) ? INVALID_ADDRESS : (ACREV_GE(rev,2) ? 0x17b : INVALID_ADDRESS)))))))
#define ACPHY_low_power_frontend_lp_en_SHIFT(rev)   0
#define ACPHY_low_power_frontend_lp_en_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_low_power_frontend_lp_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_low_power_frontend_lp_en_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0x1 << ACPHY_low_power_frontend_lp_en_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0x1 << ACPHY_low_power_frontend_lp_en_SHIFT(rev)) : INVALID_MASK)))))))
#define ACPHY_low_power_frontend_lp_mode_SHIFT(rev) 1
#define ACPHY_low_power_frontend_lp_mode_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_low_power_frontend_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_low_power_frontend_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,7) ? INVALID_MASK : (ACREV_GE(rev,5) ? (0xf << ACPHY_low_power_frontend_lp_mode_SHIFT(rev)) : (ACREV_GE(rev,3) ? INVALID_MASK : (ACREV_GE(rev,2) ? (0xf << ACPHY_low_power_frontend_lp_mode_SHIFT(rev)) : INVALID_MASK)))))))

/* Register ACPHY_SecCrsCntCtrlDbg1 */
#define ACPHY_SecCrsCntCtrlDbg1(rev)                       (ACREV_GE(rev,18) ? 0x17f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0x17f : INVALID_ADDRESS)))
#define ACPHY_SecCrsCntCtrlDbg1_sec20SMaxSymCnt_SHIFT(rev) 0
#define ACPHY_SecCrsCntCtrlDbg1_sec20SMaxSymCnt_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_SecCrsCntCtrlDbg1_sec20SMaxSymCnt_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_SecCrsCntCtrlDbg1_sec20SMaxSymCnt_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxPwrCtrlPAPDtwoTable2 */
#define ACPHY_TxPwrCtrlPAPDtwoTable2(rev)                        (ACREV_GE(rev,18) ? 0xa4b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4b : INVALID_ADDRESS)))
#define ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_threshold_SHIFT(rev) 8
#define ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_threshold_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_threshold_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_threshold_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_offset_SHIFT(rev)    0
#define ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_offset_MASK(rev)     (ACREV_GE(rev,18) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_offset_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_TxPwrCtrlPAPDtwoTable2_LowPwr_offset_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_IdleTssiStatus_path2 */
#define ACPHY_IdleTssiStatus_path2(rev)                          (ACREV_GE(rev,18) ? 0xa4d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4d : INVALID_ADDRESS)))
#define ACPHY_IdleTssiStatus_path2_avg_idleTssi_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_path2_avg_idleTssi_valid_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_IdleTssiStatus_path2_avg_idleTssi_valid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_IdleTssiStatus_path2_avg_idleTssi_valid_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_IdleTssiStatus_path2_avg_idleTssi_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_path2_avg_idleTssi_MASK(rev)        (ACREV_GE(rev,18) ? (0x3ff << ACPHY_IdleTssiStatus_path2_avg_idleTssi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_IdleTssiStatus_path2_avg_idleTssi_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_IdleTssiStatus_second_path2 */
#define ACPHY_IdleTssiStatus_second_path2(rev)                                 (ACREV_GE(rev,18) ? 0xa4e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4e : INVALID_ADDRESS)))
#define ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_valid_SHIFT(rev) 15
#define ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_valid_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_valid_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_valid_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_SHIFT(rev)       0
#define ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_MASK(rev)        (ACREV_GE(rev,18) ? (0x3ff << ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_IdleTssiStatus_second_path2_avg_idleTssi_second_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_TxPwrCtrlStatus_cck_path2 */
#define ACPHY_TxPwrCtrlStatus_cck_path2(rev)                     (ACREV_GE(rev,18) ? 0xa4f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa4f : INVALID_ADDRESS)))
#define ACPHY_TxPwrCtrlStatus_cck_path2_baseIndex_cck_SHIFT(rev) 0
#define ACPHY_TxPwrCtrlStatus_cck_path2_baseIndex_cck_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_TxPwrCtrlStatus_cck_path2_baseIndex_cck_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_TxPwrCtrlStatus_cck_path2_baseIndex_cck_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PapdPolarSaturation02 */
#define ACPHY_PapdPolarSaturation02(rev)                          (ACREV_GE(rev,18) ? 0xa7d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7d : INVALID_ADDRESS)))
#define ACPHY_PapdPolarSaturation02_polar_saturate2_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation02_polar_saturate2_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdPolarSaturation02_polar_saturate2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdPolarSaturation02_polar_saturate2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PapdPolarSaturation02_cckpolar_saturate2_SHIFT(rev) 1
#define ACPHY_PapdPolarSaturation02_cckpolar_saturate2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdPolarSaturation02_cckpolar_saturate2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdPolarSaturation02_cckpolar_saturate2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PapdPolarSaturation02_stop_index2_SHIFT(rev)        8
#define ACPHY_PapdPolarSaturation02_stop_index2_MASK(rev)         (ACREV_GE(rev,18) ? (0x7f << ACPHY_PapdPolarSaturation02_stop_index2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_PapdPolarSaturation02_stop_index2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PapdPolarSaturation12 */
#define ACPHY_PapdPolarSaturation12(rev)                                       (ACREV_GE(rev,18) ? 0xa7e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7e : INVALID_ADDRESS)))
#define ACPHY_PapdPolarSaturation12_polar_saturate_amp_override2_SHIFT(rev)    0
#define ACPHY_PapdPolarSaturation12_polar_saturate_amp_override2_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdPolarSaturation12_polar_saturate_amp_override2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdPolarSaturation12_polar_saturate_amp_override2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PapdPolarSaturation12_polar_saturate_amp_override_value2_SHIFT(rev) 4
#define ACPHY_PapdPolarSaturation12_polar_saturate_amp_override_value2_MASK(rev) (ACREV_GE(rev,18) ? (0x1ff << ACPHY_PapdPolarSaturation12_polar_saturate_amp_override_value2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_PapdPolarSaturation12_polar_saturate_amp_override_value2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PapdPolarSaturation22 */
#define ACPHY_PapdPolarSaturation22(rev)                         (ACREV_GE(rev,18) ? 0xa7f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa7f : INVALID_ADDRESS)))
#define ACPHY_PapdPolarSaturation22_inv_index_scalar2_SHIFT(rev) 0
#define ACPHY_PapdPolarSaturation22_inv_index_scalar2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_PapdPolarSaturation22_inv_index_scalar2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_PapdPolarSaturation22_inv_index_scalar2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PapdLutSel02 */
#define ACPHY_PapdLutSel02(rev)                                    (ACREV_GE(rev,18) ? 0xa80 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa80 : INVALID_ADDRESS)))
#define ACPHY_PapdLutSel02_papd_lut_select_ovr2_SHIFT(rev)         0
#define ACPHY_PapdLutSel02_papd_lut_select_ovr2_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_PapdLutSel02_papd_lut_select_ovr2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PapdLutSel02_papd_lut_select_ovr2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PapdLutSel02_papd_lut_select_ovr_val_cck2_SHIFT(rev) 2
#define ACPHY_PapdLutSel02_papd_lut_select_ovr_val_cck2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_PapdLutSel02_papd_lut_select_ovr_val_cck2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_PapdLutSel02_papd_lut_select_ovr_val_cck2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PapdLutSel02_papd_lut_select_ovr_val2_SHIFT(rev)     5
#define ACPHY_PapdLutSel02_papd_lut_select_ovr_val2_MASK(rev)      (ACREV_GE(rev,18) ? (0x7 << ACPHY_PapdLutSel02_papd_lut_select_ovr_val2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_PapdLutSel02_papd_lut_select_ovr_val2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PapdLutSel12 */
#define ACPHY_PapdLutSel12(rev)                               (ACREV_GE(rev,18) ? 0xa81 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa81 : INVALID_ADDRESS)))
#define ACPHY_PapdLutSel12_papd_index_offset_lut02_SHIFT(rev) 0
#define ACPHY_PapdLutSel12_papd_index_offset_lut02_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel12_papd_index_offset_lut02_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel12_papd_index_offset_lut02_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PapdLutSel12_papd_index_offset_lut12_SHIFT(rev) 8
#define ACPHY_PapdLutSel12_papd_index_offset_lut12_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel12_papd_index_offset_lut12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel12_papd_index_offset_lut12_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PapdLutSel22 */
#define ACPHY_PapdLutSel22(rev)                               (ACREV_GE(rev,18) ? 0xa82 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa82 : INVALID_ADDRESS)))
#define ACPHY_PapdLutSel22_papd_index_offset_lut22_SHIFT(rev) 0
#define ACPHY_PapdLutSel22_papd_index_offset_lut22_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel22_papd_index_offset_lut22_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel22_papd_index_offset_lut22_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PapdLutSel22_papd_index_offset_lut32_SHIFT(rev) 8
#define ACPHY_PapdLutSel22_papd_index_offset_lut32_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel22_papd_index_offset_lut32_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel22_papd_index_offset_lut32_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PapdLutSel32 */
#define ACPHY_PapdLutSel32(rev)                               (ACREV_GE(rev,18) ? 0xa83 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa83 : INVALID_ADDRESS)))
#define ACPHY_PapdLutSel32_papd_index_offset_lut42_SHIFT(rev) 0
#define ACPHY_PapdLutSel32_papd_index_offset_lut42_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel32_papd_index_offset_lut42_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel32_papd_index_offset_lut42_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PapdLutSel32_papd_index_offset_lut52_SHIFT(rev) 8
#define ACPHY_PapdLutSel32_papd_index_offset_lut52_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel32_papd_index_offset_lut52_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel32_papd_index_offset_lut52_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PapdLutSel42 */
#define ACPHY_PapdLutSel42(rev)                               (ACREV_GE(rev,18) ? 0xa84 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xa84 : INVALID_ADDRESS)))
#define ACPHY_PapdLutSel42_papd_index_offset_lut62_SHIFT(rev) 0
#define ACPHY_PapdLutSel42_papd_index_offset_lut62_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel42_papd_index_offset_lut62_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel42_papd_index_offset_lut62_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PapdLutSel42_papd_index_offset_lut72_SHIFT(rev) 8
#define ACPHY_PapdLutSel42_papd_index_offset_lut72_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_PapdLutSel42_papd_index_offset_lut72_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PapdLutSel42_papd_index_offset_lut72_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core2_BPHY_TargetVar_log2_pt8us */
#define ACPHY_Core2_BPHY_TargetVar_log2_pt8us(rev)                             (ACREV_GE(rev,18) ? 0xaf8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xaf8 : INVALID_ADDRESS)))
#define ACPHY_Core2_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev) 0
#define ACPHY_Core2_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_MASK(rev) (ACREV_GE(rev,18) ? (0x3ff << ACPHY_Core2_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_Core2_BPHY_TargetVar_log2_pt8us_bphy_targetVar_log2_pt8us_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core2_RSSIMuxSel1 */
#define ACPHY_Core2_RSSIMuxSel1(rev)                        (ACREV_GE(rev,18) ? 0xafb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xafb : INVALID_ADDRESS)))
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_low2_SHIFT(rev)  0
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_low2_MASK(rev)   (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_low2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_low2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_mid2_SHIFT(rev)  2
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_mid2_MASK(rev)   (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_mid2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_mid2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_high2_SHIFT(rev) 4
#define ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_high2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_high2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi1_sel_high2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_low2_SHIFT(rev)  6
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_low2_MASK(rev)   (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_low2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_low2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_mid2_SHIFT(rev)  8
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_mid2_MASK(rev)   (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_mid2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_mid2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_high2_SHIFT(rev) 10
#define ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_high2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_high2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel1_wrssi2_sel_high2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core2_RSSIMuxSel2 */
#define ACPHY_Core2_RSSIMuxSel2(rev)                     (ACREV_GE(rev,18) ? 0xafc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xafc : INVALID_ADDRESS)))
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_02_SHIFT(rev) 0
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_02_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_02_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_02_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_12_SHIFT(rev) 2
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_12_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_12_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_22_SHIFT(rev) 4
#define ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_22_MASK(rev)  (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_22_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_wrssi3_sel_22_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_02_SHIFT(rev)  6
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_02_MASK(rev)   (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_nrssi_sel_02_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_nrssi_sel_02_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_12_SHIFT(rev)  8
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_12_MASK(rev)   (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_nrssi_sel_12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_nrssi_sel_12_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_22_SHIFT(rev)  10
#define ACPHY_Core2_RSSIMuxSel2_nrssi_sel_22_MASK(rev)   (ACREV_GE(rev,18) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_nrssi_sel_22_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_Core2_RSSIMuxSel2_nrssi_sel_22_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_Core2DSSScckPktGain */
#define ACPHY_Core2DSSScckPktGain(rev)                                  (ACREV_GE(rev,18) ? 0xafe : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xafe : INVALID_ADDRESS)))
#define ACPHY_Core2DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)   8
#define ACPHY_Core2DSSScckPktGain_dsss_cck_maxAnalogGaindb_MASK(rev)    (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2DSSScckPktGain_dsss_cck_maxAnalogGaindb_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_Core2DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev) 0
#define ACPHY_Core2DSSScckPktGain_dsss_cck_adcExtraBackOffdb_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_Core2DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_Core2DSSScckPktGain_dsss_cck_adcExtraBackOffdb_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_RfctrlAntSwLUTIdxN2 */
#define ACPHY_RfctrlAntSwLUTIdxN2(rev)                  (ACREV_GE(rev,18) ? 0xb48 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb48 : INVALID_ADDRESS)))
#define ACPHY_RfctrlAntSwLUTIdxN2_RX_sw_core_SHIFT(rev) 1
#define ACPHY_RfctrlAntSwLUTIdxN2_RX_sw_core_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_RX_sw_core_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_RX_sw_core_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_RfctrlAntSwLUTIdxN2_TX_sw_core_SHIFT(rev) 0
#define ACPHY_RfctrlAntSwLUTIdxN2_TX_sw_core_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_TX_sw_core_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_RfctrlAntSwLUTIdxN2_TX_sw_core_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_AfeClkDivOverrideCtrlN2 */
#define ACPHY_AfeClkDivOverrideCtrlN2(rev)                     (ACREV_GE(rev,18) ? 0xb49 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb49 : INVALID_ADDRESS)))
#define ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_ovr_SHIFT(rev) 0
#define ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_ovr_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_ovr_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_ovr_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_SHIFT(rev)     1
#define ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_AfeClkDivOverrideCtrlN2_afediv_en_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ocl_rx_AntConfig2 */
#define ACPHY_ocl_rx_AntConfig2(rev)                                  (ACREV_GE(rev,18) ? 0xb69 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xb69 : INVALID_ADDRESS)))
#define ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_active_SHIFT(rev)   0
#define ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_active_MASK(rev)    (ACREV_GE(rev,18) ? (0x1 << ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_active_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_active_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_inactive_SHIFT(rev) 1
#define ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_inactive_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_inactive_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ocl_rx_AntConfig2_rx_antConfig_core_inactive_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_ocl_rx_AntConfig2_ocl_rx_antConfig_sel_SHIFT(rev)       2
#define ACPHY_ocl_rx_AntConfig2_ocl_rx_antConfig_sel_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_ocl_rx_AntConfig2_ocl_rx_antConfig_sel_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_ocl_rx_AntConfig2_ocl_rx_antConfig_sel_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_s_w1_block_acc2 */
#define ACPHY_ACI_Detect_s_w1_block_acc2(rev)                      (ACREV_GE(rev,18) ? 0xbad : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbad : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_w1_block_acc2_s_w1_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w1_block_acc2_s_w1_block_acc_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_s_w1_block_acc2_s_w1_block_acc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_s_w1_block_acc2_s_w1_block_acc_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_control_2 */
#define ACPHY_DSSF_control_2(rev)                  (ACREV_GE(rev,18) ? 0xbb0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb0 : INVALID_ADDRESS)))
#define ACPHY_DSSF_control_2_idepth_s1_SHIFT(rev)  3
#define ACPHY_DSSF_control_2_idepth_s1_MASK(rev)   (ACREV_GE(rev,18) ? (0x3 << ACPHY_DSSF_control_2_idepth_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_DSSF_control_2_idepth_s1_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_DSSF_control_2_idepth_s2_SHIFT(rev)  5
#define ACPHY_DSSF_control_2_idepth_s2_MASK(rev)   (ACREV_GE(rev,18) ? (0x3 << ACPHY_DSSF_control_2_idepth_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3 << ACPHY_DSSF_control_2_idepth_s2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_DSSF_control_2_enabled_s1_SHIFT(rev) 11
#define ACPHY_DSSF_control_2_enabled_s1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_DSSF_control_2_enabled_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DSSF_control_2_enabled_s1_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_DSSF_control_2_enabled_s2_SHIFT(rev) 12
#define ACPHY_DSSF_control_2_enabled_s2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_DSSF_control_2_enabled_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_DSSF_control_2_enabled_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_exp_j_theta_i_s12 */
#define ACPHY_DSSF_exp_j_theta_i_s12(rev)                        (ACREV_GE(rev,18) ? 0xbb1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb1 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_j_theta_i_s12_exp_j_theta_i_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s12_exp_j_theta_i_s1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s12_exp_j_theta_i_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s12_exp_j_theta_i_s1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_exp_j_theta_i_s22 */
#define ACPHY_DSSF_exp_j_theta_i_s22(rev)                        (ACREV_GE(rev,18) ? 0xbb2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb2 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_j_theta_i_s22_exp_j_theta_i_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_j_theta_i_s22_exp_j_theta_i_s2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s22_exp_j_theta_i_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_DSSF_exp_j_theta_i_s22_exp_j_theta_i_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_exp_i_theta_q_s12 */
#define ACPHY_DSSF_exp_i_theta_q_s12(rev)                        (ACREV_GE(rev,18) ? 0xbb5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb5 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_i_theta_q_s12_exp_j_theta_q_s1_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s12_exp_j_theta_q_s1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s12_exp_j_theta_q_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s12_exp_j_theta_q_s1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_exp_i_theta_q_s22 */
#define ACPHY_DSSF_exp_i_theta_q_s22(rev)                        (ACREV_GE(rev,18) ? 0xbb6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb6 : INVALID_ADDRESS)))
#define ACPHY_DSSF_exp_i_theta_q_s22_exp_j_theta_q_s2_SHIFT(rev) 0
#define ACPHY_DSSF_exp_i_theta_q_s22_exp_j_theta_q_s2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s22_exp_j_theta_q_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1fff << ACPHY_DSSF_exp_i_theta_q_s22_exp_j_theta_q_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th0_s12 */
#define ACPHY_DSSF_gain_th0_s12(rev)                   (ACREV_GE(rev,18) ? 0xbb9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbb9 : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th0_s12_gain_th0_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s12_gain_th0_s1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_DSSF_gain_th0_s12_gain_th0_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_DSSF_gain_th0_s12_gain_th0_s1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th1_s12 */
#define ACPHY_DSSF_gain_th1_s12(rev)                   (ACREV_GE(rev,18) ? 0xbba : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbba : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th1_s12_gain_th1_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s12_gain_th1_s1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_DSSF_gain_th1_s12_gain_th1_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_DSSF_gain_th1_s12_gain_th1_s1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th2_s12 */
#define ACPHY_DSSF_gain_th2_s12(rev)                   (ACREV_GE(rev,18) ? 0xbbb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbbb : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th2_s12_gain_th2_s1_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s12_gain_th2_s1_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_DSSF_gain_th2_s12_gain_th2_s1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_DSSF_gain_th2_s12_gain_th2_s1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th0_s22 */
#define ACPHY_DSSF_gain_th0_s22(rev)                   (ACREV_GE(rev,18) ? 0xbbc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbbc : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th0_s22_gain_th0_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th0_s22_gain_th0_s2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_DSSF_gain_th0_s22_gain_th0_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_DSSF_gain_th0_s22_gain_th0_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th1_s22 */
#define ACPHY_DSSF_gain_th1_s22(rev)                   (ACREV_GE(rev,18) ? 0xbbd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbbd : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th1_s22_gain_th1_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th1_s22_gain_th1_s2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_DSSF_gain_th1_s22_gain_th1_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_DSSF_gain_th1_s22_gain_th1_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th2_s22 */
#define ACPHY_DSSF_gain_th2_s22(rev)                   (ACREV_GE(rev,18) ? 0xbbe : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbbe : INVALID_ADDRESS)))
#define ACPHY_DSSF_gain_th2_s22_gain_th2_s2_SHIFT(rev) 0
#define ACPHY_DSSF_gain_th2_s22_gain_th2_s2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_DSSF_gain_th2_s22_gain_th2_s2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_DSSF_gain_th2_s22_gain_th2_s2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_DSSF_gain_th0_s32 */
#define ACPHY_DSSF_gain_th0_s32(rev) (ACREV_GE(rev,18) ? 0xbbf : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbbf : INVALID_ADDRESS)))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th2 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th2(rev)                            (ACREV_GE(rev,18) ? 0xbd0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd0 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th2_ofdm_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th2_ofdm_nominal_clip_th_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th2_ofdm_nominal_clip_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PREMPT_ofdm_nominal_clip_th2_ofdm_nominal_clip_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_nominal_clip_th2 */
#define ACPHY_PREMPT_cck_nominal_clip_th2(rev)                           (ACREV_GE(rev,18) ? 0xbd1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd1 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_nominal_clip_th2_cck_nominal_clip_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_th2_cck_nominal_clip_th_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_PREMPT_cck_nominal_clip_th2_cck_nominal_clip_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_PREMPT_cck_nominal_clip_th2_cck_nominal_clip_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_large_gain_mismatch_th2 */
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th2(rev)                         (ACREV_GE(rev,18) ? 0xbd2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd2 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th2_ofdm_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_large_gain_mismatch_th2_ofdm_large_gain_mismatch_th_MASK(rev) (ACREV_GE(rev,18) ? (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th2_ofdm_large_gain_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_PREMPT_ofdm_large_gain_mismatch_th2_ofdm_large_gain_mismatch_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_large_gain_mismatch_th2 */
#define ACPHY_PREMPT_cck_large_gain_mismatch_th2(rev)                          (ACREV_GE(rev,18) ? 0xbd3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd3 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_large_gain_mismatch_th2_cck_large_gain_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_large_gain_mismatch_th2_cck_large_gain_mismatch_th_MASK(rev) (ACREV_GE(rev,18) ? (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th2_cck_large_gain_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_PREMPT_cck_large_gain_mismatch_th2_cck_large_gain_mismatch_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2 */
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2(rev)                            (ACREV_GE(rev,18) ? 0xbd4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd4 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2_ofdm_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2_ofdm_nominal_clip_cnt_th_MASK(rev) (ACREV_GE(rev,18) ? (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2_ofdm_nominal_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PREMPT_ofdm_nominal_clip_cnt_th2_ofdm_nominal_clip_cnt_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_nominal_clip_cnt_th2 */
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th2(rev)                             (ACREV_GE(rev,18) ? 0xbd5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd5 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th2_cck_nominal_clip_cnt_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_nominal_clip_cnt_th2_cck_nominal_clip_cnt_th_MASK(rev) (ACREV_GE(rev,18) ? (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th2_cck_nominal_clip_cnt_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_PREMPT_cck_nominal_clip_cnt_th2_cck_nominal_clip_cnt_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_low_power_mismatch_th2 */
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th2(rev)                          (ACREV_GE(rev,18) ? 0xbd6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd6 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th2_ofdm_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_low_power_mismatch_th2_ofdm_low_power_mismatch_th_MASK(rev) (ACREV_GE(rev,18) ? (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th2_ofdm_low_power_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_PREMPT_ofdm_low_power_mismatch_th2_ofdm_low_power_mismatch_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_low_power_mismatch_th2 */
#define ACPHY_PREMPT_cck_low_power_mismatch_th2(rev)                           (ACREV_GE(rev,18) ? 0xbd7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd7 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_low_power_mismatch_th2_cck_low_power_mismatch_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_low_power_mismatch_th2_cck_low_power_mismatch_th_MASK(rev) (ACREV_GE(rev,18) ? (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th2_cck_low_power_mismatch_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_PREMPT_cck_low_power_mismatch_th2_cck_low_power_mismatch_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2 */
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2(rev)                   (ACREV_GE(rev,18) ? 0xbd8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd8 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2_ofdm_max_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,18) ? (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_PREMPT_ofdm_max_gain_mismatch_pkt_rcv_th2_ofdm_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2 */
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2(rev)                    (ACREV_GE(rev,18) ? 0xbd9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbd9 : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2_cck_max_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,18) ? (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_PREMPT_cck_max_gain_mismatch_pkt_rcv_th2_cck_max_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2 */
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2(rev)                   (ACREV_GE(rev,18) ? 0xbda : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbda : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2_ofdm_min_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,18) ? (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_PREMPT_ofdm_min_gain_mismatch_pkt_rcv_th2_ofdm_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2 */
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2(rev)                    (ACREV_GE(rev,18) ? 0xbdb : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbdb : INVALID_ADDRESS)))
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev) 0
#define ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2_cck_min_gain_mismatch_pkt_rcv_th_MASK(rev) (ACREV_GE(rev,18) ? (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_PREMPT_cck_min_gain_mismatch_pkt_rcv_th2_cck_min_gain_mismatch_pkt_rcv_th_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_per_pkt_en2 */
#define ACPHY_PREMPT_per_pkt_en2(rev)                                (ACREV_GE(rev,18) ? 0xbdc : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbdc : INVALID_ADDRESS)))
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_enable_SHIFT(rev)       0
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_enable_MASK(rev)        (ACREV_GE(rev,18) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_per_pkt_en2_low_power_enable_SHIFT(rev)         1
#define ACPHY_PREMPT_per_pkt_en2_low_power_enable_MASK(rev)          (ACREV_GE(rev,18) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_low_power_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_low_power_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_per_pkt_en2_pwr_variation_enable_SHIFT(rev)     2
#define ACPHY_PREMPT_per_pkt_en2_pwr_variation_enable_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_pwr_variation_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_pwr_variation_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond1_enable_SHIFT(rev) 3
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond1_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_cond1_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_cond1_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond2_enable_SHIFT(rev) 4
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond2_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_cond2_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_cond2_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond3_enable_SHIFT(rev) 5
#define ACPHY_PREMPT_per_pkt_en2_clip_detect_cond3_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_cond3_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PREMPT_per_pkt_en2_clip_detect_cond3_enable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2 */
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2(rev)                      (ACREV_GE(rev,18) ? 0xbdd : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbdd : INVALID_ADDRESS)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_msb_SHIFT(rev) 0
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_msb_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_msb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_msb_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_msb_SHIFT(rev) 1
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_msb_MASK(rev) (ACREV_GE(rev,18) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_msb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_msb_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev) 2
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_lsb_bits_MASK(rev) (ACREV_GE(rev,18) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_ofdm_nominal_clip_th_lsb_bits_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_lsb_bits_SHIFT(rev) 5
#define ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_lsb_bits_MASK(rev) (ACREV_GE(rev,18) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_lsb_bits_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_PREMPT_ofdm_nominal_clip_th_xtra_bits2_cck_nominal_clip_th_lsb_bits_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_ctrl2 */
#define ACPHY_txbbpdcomp_ctrl2(rev)                                     (ACREV_GE(rev,18) ? 0xbe0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe0 : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_en2_SHIFT(rev)                0
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_en2_MASK(rev)                 (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_en2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_en2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_dc_comp_en2_SHIFT(rev)        1
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_dc_comp_en2_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_dc_comp_en2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_dc_comp_en2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_cckcomp_en2_SHIFT(rev)        2
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_cckcomp_en2_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_cckcomp_en2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_cckcomp_en2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_rfpwr_override_en2_SHIFT(rev) 3
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_rfpwr_override_en2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_rfpwr_override_en2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_rfpwr_override_en2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_signed_lut_en2_SHIFT(rev)     4
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_signed_lut_en2_MASK(rev)      (ACREV_GE(rev,18) ? (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_signed_lut_en2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_signed_lut_en2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_tbl_sz2_SHIFT(rev)            5
#define ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_tbl_sz2_MASK(rev)             (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_tbl_sz2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_ctrl2_txbbpdcomp_tbl_sz2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_tbl_idx2 */
#define ACPHY_txbbpdcomp_tbl_idx2(rev)                             (ACREV_GE(rev,18) ? 0xbe1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe1 : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_start_idx2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_start_idx2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_start_idx2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_start_idx2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_stop_idx2_SHIFT(rev)  7
#define ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_stop_idx2_MASK(rev)   (ACREV_GE(rev,18) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_stop_idx2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txbbpdcomp_tbl_idx2_txbbpdcomp_stop_idx2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_dc_offseti2 */
#define ACPHY_txbbpdcomp_dc_offseti2(rev)                              (ACREV_GE(rev,18) ? 0xbe2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe2 : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_dc_offseti2_txbbpdcomp_dc_offseti2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offseti2_txbbpdcomp_dc_offseti2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_dc_offseti2_txbbpdcomp_dc_offseti2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_dc_offseti2_txbbpdcomp_dc_offseti2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_dc_offsetq2 */
#define ACPHY_txbbpdcomp_dc_offsetq2(rev)                              (ACREV_GE(rev,18) ? 0xbe3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe3 : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_dc_offsetq2_txbbpdcomp_dc_offsetq2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_dc_offsetq2_txbbpdcomp_dc_offsetq2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_dc_offsetq2_txbbpdcomp_dc_offsetq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_dc_offsetq2_txbbpdcomp_dc_offsetq2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_cckdc_offseti2 */
#define ACPHY_txbbpdcomp_cckdc_offseti2(rev)                                 (ACREV_GE(rev,18) ? 0xbe4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe4 : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_cckdc_offseti2_txbbpdcomp_cckdc_offseti2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offseti2_txbbpdcomp_cckdc_offseti2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti2_txbbpdcomp_cckdc_offseti2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offseti2_txbbpdcomp_cckdc_offseti2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_cckdc_offsetq2 */
#define ACPHY_txbbpdcomp_cckdc_offsetq2(rev)                                 (ACREV_GE(rev,18) ? 0xbe5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe5 : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_cckdc_offsetq2_txbbpdcomp_cckdc_offsetq2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_cckdc_offsetq2_txbbpdcomp_cckdc_offsetq2_MASK(rev)  (ACREV_GE(rev,18) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq2_txbbpdcomp_cckdc_offsetq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x3ff << ACPHY_txbbpdcomp_cckdc_offsetq2_txbbpdcomp_cckdc_offsetq2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_rfpwr_ctrl2 */
#define ACPHY_txbbpdcomp_rfpwr_ctrl2(rev)                                      (ACREV_GE(rev,18) ? 0xbe6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe6 : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_rfpwr_ctrl2_txbbpdcomp_rfpwr_override_val2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_rfpwr_ctrl2_txbbpdcomp_rfpwr_override_val2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl2_txbbpdcomp_rfpwr_override_val2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1ff << ACPHY_txbbpdcomp_rfpwr_ctrl2_txbbpdcomp_rfpwr_override_val2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_scaling2 */
#define ACPHY_txbbpdcomp_scaling2(rev)                                 (ACREV_GE(rev,18) ? 0xbe7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe7 : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_idx_scalar2_SHIFT(rev)    0
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_idx_scalar2_MASK(rev)     (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_scaling2_txbbpdcomp_idx_scalar2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_scaling2_txbbpdcomp_idx_scalar2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_idx2_SHIFT(rev) 8
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_idx2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_idx2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_idx2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_eps2_SHIFT(rev) 11
#define ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_eps2_MASK(rev)  (ACREV_GE(rev,18) ? (0xf << ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_eps2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xf << ACPHY_txbbpdcomp_scaling2_txbbpdcomp_nfracbits_eps2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_idx_offseti2 */
#define ACPHY_txbbpdcomp_idx_offseti2(rev)                               (ACREV_GE(rev,18) ? 0xbe8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe8 : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_idx_offseti2_txbbpdcomp_idx_offseti2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offseti2_txbbpdcomp_idx_offseti2_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_idx_offseti2_txbbpdcomp_idx_offseti2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_idx_offseti2_txbbpdcomp_idx_offseti2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_idx_offsetq2 */
#define ACPHY_txbbpdcomp_idx_offsetq2(rev)                               (ACREV_GE(rev,18) ? 0xbe9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbe9 : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_idx_offsetq2_txbbpdcomp_idx_offsetq2_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offsetq2_txbbpdcomp_idx_offsetq2_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_idx_offsetq2_txbbpdcomp_idx_offsetq2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_idx_offsetq2_txbbpdcomp_idx_offsetq2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txbbpdcomp_idx_offset22 */
#define ACPHY_txbbpdcomp_idx_offset22(rev)                               (ACREV_GE(rev,18) ? 0xbea : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbea : INVALID_ADDRESS)))
#define ACPHY_txbbpdcomp_idx_offset22_txbbpdcomp_idx_offset22_SHIFT(rev) 0
#define ACPHY_txbbpdcomp_idx_offset22_txbbpdcomp_idx_offset22_MASK(rev)  (ACREV_GE(rev,18) ? (0xff << ACPHY_txbbpdcomp_idx_offset22_txbbpdcomp_idx_offset22_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_txbbpdcomp_idx_offset22_txbbpdcomp_idx_offset22_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txfdss_ctrl2 */
#define ACPHY_txfdss_ctrl2(rev)                             (ACREV_GE(rev,18) ? 0xbf0 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf0 : INVALID_ADDRESS)))
#define ACPHY_txfdss_ctrl2_txfdss_enable2_SHIFT(rev)        0
#define ACPHY_txfdss_ctrl2_txfdss_enable2_MASK(rev)         (ACREV_GE(rev,18) ? (0x1 << ACPHY_txfdss_ctrl2_txfdss_enable2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txfdss_ctrl2_txfdss_enable2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txfdss_ctrl2_txfdss_interp_enable2_SHIFT(rev) 1
#define ACPHY_txfdss_ctrl2_txfdss_interp_enable2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_txfdss_ctrl2_txfdss_interp_enable2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_txfdss_ctrl2_txfdss_interp_enable2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txfdss_cfgtbl2 */
#define ACPHY_txfdss_cfgtbl2(rev)                           (ACREV_GE(rev,18) ? 0xbf1 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf1 : INVALID_ADDRESS)))
#define ACPHY_txfdss_cfgtbl2_txfdss_num_20M_tbl2_SHIFT(rev) 0
#define ACPHY_txfdss_cfgtbl2_txfdss_num_20M_tbl2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_txfdss_cfgtbl2_txfdss_num_20M_tbl2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_txfdss_cfgtbl2_txfdss_num_20M_tbl2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txfdss_cfgtbl2_txfdss_num_40M_tbl2_SHIFT(rev) 5
#define ACPHY_txfdss_cfgtbl2_txfdss_num_40M_tbl2_MASK(rev)  (ACREV_GE(rev,18) ? (0x1f << ACPHY_txfdss_cfgtbl2_txfdss_num_40M_tbl2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1f << ACPHY_txfdss_cfgtbl2_txfdss_num_40M_tbl2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txfdss_cfgbrkpt0_2 */
#define ACPHY_txfdss_cfgbrkpt0_2(rev)                                   (ACREV_GE(rev,18) ? 0xbf2 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf2 : INVALID_ADDRESS)))
#define ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_20M_breakpoints2_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_20M_breakpoints2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_20M_breakpoints2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_20M_breakpoints2_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_40M_breakpoints2_SHIFT(rev) 7
#define ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_40M_breakpoints2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_40M_breakpoints2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txfdss_cfgbrkpt0_2_txfdss_num_40M_breakpoints2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txfdss_cfgbrkpt1_2 */
#define ACPHY_txfdss_cfgbrkpt1_2(rev)                                   (ACREV_GE(rev,18) ? 0xbf3 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf3 : INVALID_ADDRESS)))
#define ACPHY_txfdss_cfgbrkpt1_2_txfdss_num_80M_breakpoints2_SHIFT(rev) 0
#define ACPHY_txfdss_cfgbrkpt1_2_txfdss_num_80M_breakpoints2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7f << ACPHY_txfdss_cfgbrkpt1_2_txfdss_num_80M_breakpoints2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7f << ACPHY_txfdss_cfgbrkpt1_2_txfdss_num_80M_breakpoints2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_txfdss_scaleadj_en_2 */
#define ACPHY_txfdss_scaleadj_en_2(rev)                                (ACREV_GE(rev,18) ? 0xbf4 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf4 : INVALID_ADDRESS)))
#define ACPHY_txfdss_scaleadj_en_2_txfdss_scale_adj_enable2_SHIFT(rev) 0
#define ACPHY_txfdss_scaleadj_en_2_txfdss_scale_adj_enable2_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_txfdss_scaleadj_en_2_txfdss_scale_adj_enable2_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_txfdss_scaleadj_en_2_txfdss_scale_adj_enable2_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_s_w12_value2 */
#define ACPHY_ACI_Detect_s_w12_value2(rev)                   (ACREV_GE(rev,18) ? 0xbf5 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf5 : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_w12_value2_s_w12_value_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_value2_s_w12_value_MASK(rev)  (ACREV_GE(rev,18) ? (0x7ff << ACPHY_ACI_Detect_s_w12_value2_s_w12_value_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7ff << ACPHY_ACI_Detect_s_w12_value2_s_w12_value_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_s_w12_block_acc2 */
#define ACPHY_ACI_Detect_s_w12_block_acc2(rev)                       (ACREV_GE(rev,18) ? 0xbf6 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf6 : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_w12_block_acc2_s_w12_block_acc_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_block_acc2_s_w12_block_acc_MASK(rev)  (ACREV_GE(rev,18) ? (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc2_s_w12_block_acc_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7fff << ACPHY_ACI_Detect_s_w12_block_acc2_s_w12_block_acc_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_s_w12_window_acc2_lo */
#define ACPHY_ACI_Detect_s_w12_window_acc2_lo(rev)                           (ACREV_GE(rev,18) ? 0xbf7 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf7 : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_w12_window_acc2_lo_s_w12_window_acc_lo_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc2_lo_s_w12_window_acc_lo_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_s_w12_window_acc2_lo_s_w12_window_acc_lo_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_s_w12_window_acc2_lo_s_w12_window_acc_lo_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_s_w12_window_acc2_hi */
#define ACPHY_ACI_Detect_s_w12_window_acc2_hi(rev)                           (ACREV_GE(rev,18) ? 0xbf8 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf8 : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_s_w12_window_acc2_hi_s_w12_window_acc_hi_SHIFT(rev) 0
#define ACPHY_ACI_Detect_s_w12_window_acc2_hi_s_w12_window_acc_hi_MASK(rev)  (ACREV_GE(rev,18) ? (0x7 << ACPHY_ACI_Detect_s_w12_window_acc2_hi_s_w12_window_acc_hi_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x7 << ACPHY_ACI_Detect_s_w12_window_acc2_hi_s_w12_window_acc_hi_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_aci_detected_ctr_w122 */
#define ACPHY_ACI_Detect_aci_detected_ctr_w122(rev)                            (ACREV_GE(rev,18) ? 0xbf9 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbf9 : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_aci_detected_ctr_w122_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_aci_detected_ctr_w122_aci_detected_ctr_w12_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w122_aci_detected_ctr_w12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_aci_detected_ctr_w122_aci_detected_ctr_w12_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_ACI_Detect_sw_aci_detected_ctr_w122 */
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w122(rev)                         (ACREV_GE(rev,18) ? 0xbfa : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xbfa : INVALID_ADDRESS)))
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w122_sw_aci_detected_ctr_w12_SHIFT(rev) 0
#define ACPHY_ACI_Detect_sw_aci_detected_ctr_w122_sw_aci_detected_ctr_w12_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w122_sw_aci_detected_ctr_w12_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_ACI_Detect_sw_aci_detected_ctr_w122_sw_aci_detected_ctr_w12_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p1_s2_fsweep_offset */
#define ACPHY_spur_can_p1_s2_fsweep_offset(rev)                                (ACREV_GE(rev,18) ? 0xd0a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd0a : INVALID_ADDRESS)))
#define ACPHY_spur_can_p1_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s2_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p1_s3_fsweep_offset */
#define ACPHY_spur_can_p1_s3_fsweep_offset(rev)                                (ACREV_GE(rev,18) ? 0xd0e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xd0e : INVALID_ADDRESS)))
#define ACPHY_spur_can_p1_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p1_s3_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p1_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p1_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_en */
#define ACPHY_spur_can_p2_s1_en(rev)                             (ACREV_GE(rev,18) ? 0xf03 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf03 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p2_s1_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p2_s1_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_spur_can_p2_s1_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p2_s1_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p2_s1_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p2_s1_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_spur_can_p2_s1_en_spur_can_kf_enable_SHIFT(rev)    2
#define ACPHY_spur_can_p2_s1_en_spur_can_kf_enable_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p2_s1_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p2_s1_en_spur_can_kf_enable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_omega_high */
#define ACPHY_spur_can_p2_s1_omega_high(rev)                           (ACREV_GE(rev,18) ? 0xf04 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf04 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_omega_low */
#define ACPHY_spur_can_p2_s1_omega_low(rev)                          (ACREV_GE(rev,18) ? 0xf05 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf05 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_fsweep_offset */
#define ACPHY_spur_can_p2_s1_fsweep_offset(rev)                                (ACREV_GE(rev,18) ? 0xf06 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf06 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s2_en */
#define ACPHY_spur_can_p2_s2_en(rev)                             (ACREV_GE(rev,18) ? 0xf07 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf07 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s2_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s2_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p2_s2_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p2_s2_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_spur_can_p2_s2_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p2_s2_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p2_s2_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p2_s2_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_spur_can_p2_s2_en_spur_can_kf_enable_SHIFT(rev)    2
#define ACPHY_spur_can_p2_s2_en_spur_can_kf_enable_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p2_s2_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p2_s2_en_spur_can_kf_enable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s2_omega_high */
#define ACPHY_spur_can_p2_s2_omega_high(rev)                           (ACREV_GE(rev,18) ? 0xf08 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf08 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s2_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s2_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s2_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s2_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s2_omega_low */
#define ACPHY_spur_can_p2_s2_omega_low(rev)                          (ACREV_GE(rev,18) ? 0xf09 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf09 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s2_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s2_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s2_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s2_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s2_fsweep_offset */
#define ACPHY_spur_can_p2_s2_fsweep_offset(rev)                                (ACREV_GE(rev,18) ? 0xf0a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf0a : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s2_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s2_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s3_en */
#define ACPHY_spur_can_p2_s3_en(rev)                             (ACREV_GE(rev,18) ? 0xf0b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf0b : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s3_en_spur_can_stage_enable_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s3_en_spur_can_stage_enable_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p2_s3_en_spur_can_stage_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p2_s3_en_spur_can_stage_enable_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_spur_can_p2_s3_en_spur_can_omega_set_SHIFT(rev)    1
#define ACPHY_spur_can_p2_s3_en_spur_can_omega_set_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p2_s3_en_spur_can_omega_set_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p2_s3_en_spur_can_omega_set_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_spur_can_p2_s3_en_spur_can_kf_enable_SHIFT(rev)    2
#define ACPHY_spur_can_p2_s3_en_spur_can_kf_enable_MASK(rev)     (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p2_s3_en_spur_can_kf_enable_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p2_s3_en_spur_can_kf_enable_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s3_omega_high */
#define ACPHY_spur_can_p2_s3_omega_high(rev)                           (ACREV_GE(rev,18) ? 0xf0c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf0c : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s3_omega_high_spur_can_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s3_omega_high_spur_can_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s3_omega_high_spur_can_omega_high_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s3_omega_high_spur_can_omega_high_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s3_omega_low */
#define ACPHY_spur_can_p2_s3_omega_low(rev)                          (ACREV_GE(rev,18) ? 0xf0d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf0d : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s3_omega_low_spur_can_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s3_omega_low_spur_can_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s3_omega_low_spur_can_omega_low_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s3_omega_low_spur_can_omega_low_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s3_fsweep_offset */
#define ACPHY_spur_can_p2_s3_fsweep_offset(rev)                                (ACREV_GE(rev,18) ? 0xf0e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf0e : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s3_fsweep_offset_spur_can_fsweep_offset_fxp_MASK(rev) (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s3_fsweep_offset_spur_can_fsweep_offset_fxp_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_gain_db */
#define ACPHY_spur_can_p2_s1_pop_gain_db(rev)                     (ACREV_GE(rev,18) ? 0xf6a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6a : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_gain_db_adapt_enabled_SHIFT(rev) 15
#define ACPHY_spur_can_p2_s1_pop_gain_db_adapt_enabled_MASK(rev)  (ACREV_GE(rev,18) ? (0x1 << ACPHY_spur_can_p2_s1_pop_gain_db_adapt_enabled_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0x1 << ACPHY_spur_can_p2_s1_pop_gain_db_adapt_enabled_SHIFT(rev)) : INVALID_MASK)))
#define ACPHY_spur_can_p2_s1_pop_gain_db_gain_db_SHIFT(rev)       0
#define ACPHY_spur_can_p2_s1_pop_gain_db_gain_db_MASK(rev)        (ACREV_GE(rev,18) ? (0xff << ACPHY_spur_can_p2_s1_pop_gain_db_gain_db_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xff << ACPHY_spur_can_p2_s1_pop_gain_db_gain_db_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_rx */
#define ACPHY_spur_can_p2_s1_pop_l2_P_rx(rev)               (ACREV_GE(rev,18) ? 0xf6b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6b : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_rx_l2_P_rx_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_rx_l2_P_rx_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_sp */
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp(rev)               (ACREV_GE(rev,18) ? 0xf6c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6c : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp_l2_P_sp_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_sp_l2_P_sp_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_ns */
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns(rev)               (ACREV_GE(rev,18) ? 0xf6d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6d : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns_l2_P_ns_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_ns_l2_P_ns_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_out */
#define ACPHY_spur_can_p2_s1_pop_l2_P_out(rev)                (ACREV_GE(rev,18) ? 0xf6e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6e : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_P_out_l2_P_out_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_out_l2_P_out_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_out_l2_P_out_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_out_l2_P_out_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_sp_min */
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp_min(rev)                   (ACREV_GE(rev,18) ? 0xf6f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf6f : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_sp_min_l2_P_sp_min_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_sp_min_l2_P_sp_min_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P_ns_min */
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns_min(rev)                   (ACREV_GE(rev,18) ? 0xf70 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf70 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P_ns_min_l2_P_ns_min_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P_ns_min_l2_P_ns_min_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_Ebb */
#define ACPHY_spur_can_p2_s1_pop_l2_Ebb(rev)              (ACREV_GE(rev,18) ? 0xf71 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf71 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_Ebb_l2_Ebb_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_Ebb_l2_Ebb_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_snr1 */
#define ACPHY_spur_can_p2_s1_pop_l2_snr1(rev)               (ACREV_GE(rev,18) ? 0xf72 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf72 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_snr1_l2_snr1_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_snr1_l2_snr1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_snr1_l2_snr1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_snr1_l2_snr1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_rho1 */
#define ACPHY_spur_can_p2_s1_pop_l2_rho1(rev)               (ACREV_GE(rev,18) ? 0xf73 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf73 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_rho1_l2_rho1_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_rho1_l2_rho1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_rho1_l2_rho1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_rho1_l2_rho1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_Madj */
#define ACPHY_spur_can_p2_s1_pop_l2_Madj(rev)               (ACREV_GE(rev,18) ? 0xf74 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf74 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_Madj_l2_Madj_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_Madj_l2_Madj_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_Madj_l2_Madj_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_Madj_l2_Madj_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_mu */
#define ACPHY_spur_can_p2_s1_pop_l2_mu(rev)             (ACREV_GE(rev,18) ? 0xf75 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf75 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_mu_l2_mu_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_mu_l2_mu_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_mu_l2_mu_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_mu_l2_mu_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_omega_high */
#define ACPHY_spur_can_p2_s1_pop_omega_high(rev)                  (ACREV_GE(rev,18) ? 0xf76 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf76 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_omega_high_omega_high_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_omega_high_omega_high_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_omega_high_omega_high_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_omega_high_omega_high_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_omega_low */
#define ACPHY_spur_can_p2_s1_pop_omega_low(rev)                 (ACREV_GE(rev,18) ? 0xf77 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf77 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_omega_low_omega_low_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_omega_low_omega_low_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_omega_low_omega_low_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_omega_low_omega_low_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_p11t */
#define ACPHY_spur_can_p2_s1_pop_l2_p11t(rev)               (ACREV_GE(rev,18) ? 0xf78 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf78 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_p11t_l2_p11t_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_p11t_l2_p11t_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_p11t_l2_p11t_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_p11t_l2_p11t_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_g */
#define ACPHY_spur_can_p2_s1_pop_l2_g(rev)            (ACREV_GE(rev,18) ? 0xf79 : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf79 : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_g_l2_g_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_g_l2_g_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_g_l2_g_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_g_l2_g_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_K0 */
#define ACPHY_spur_can_p2_s1_pop_l2_K0(rev)             (ACREV_GE(rev,18) ? 0xf7a : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7a : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_K0_l2_K0_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_K0_l2_K0_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_K0_l2_K0_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_K0_l2_K0_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_K1 */
#define ACPHY_spur_can_p2_s1_pop_l2_K1(rev)             (ACREV_GE(rev,18) ? 0xf7b : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7b : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_K1_l2_K1_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_K1_l2_K1_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_K1_l2_K1_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_K1_l2_K1_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_sig2_w */
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_w(rev)                 (ACREV_GE(rev,18) ? 0xf7c : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7c : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_w_l2_sig2_w_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_sig2_w_l2_sig2_w_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_sig2_v */
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_v(rev)                 (ACREV_GE(rev,18) ? 0xf7d : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7d : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_sig2_v_l2_sig2_v_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_sig2_v_l2_sig2_v_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P00 */
#define ACPHY_spur_can_p2_s1_pop_l2_P00(rev)              (ACREV_GE(rev,18) ? 0xf7e : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7e : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_P00_l2_P00_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P00_l2_P00_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P00_l2_P00_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P00_l2_P00_SHIFT(rev)) : INVALID_MASK)))

/* Register ACPHY_spur_can_p2_s1_pop_l2_P10 */
#define ACPHY_spur_can_p2_s1_pop_l2_P10(rev)              (ACREV_GE(rev,18) ? 0xf7f : (ACREV_GE(rev,10) ? INVALID_ADDRESS : (ACREV_GE(rev,9) ? 0xf7f : INVALID_ADDRESS)))
#define ACPHY_spur_can_p2_s1_pop_l2_P10_l2_P10_SHIFT(rev) 0
#define ACPHY_spur_can_p2_s1_pop_l2_P10_l2_P10_MASK(rev)  (ACREV_GE(rev,18) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P10_l2_P10_SHIFT(rev)) : (ACREV_GE(rev,10) ? INVALID_MASK : (ACREV_GE(rev,9) ? (0xffff << ACPHY_spur_can_p2_s1_pop_l2_P10_l2_P10_SHIFT(rev)) : INVALID_MASK)))

#endif /* WLC_PHYREG_AC_H_ */
