// Seed: 1254759927
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input id_3
    , id_4
);
  logic id_5 = id_5;
  assign id_1 = 1'h0 | 1;
endmodule
