

================================================================
== Vivado HLS Report for 'readkeyvalues0_2'
================================================================
* Date:           Mon Jul 27 23:31:30 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  2096|    1|  2096|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                              |                    |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module       | min | max | min | max |   Type  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_readkeyvalues0_166_fu_94  |readkeyvalues0_166  |    9|  522|    9|  522|   none  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      710|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|      656|      229|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      191|    -|
|Register             |        -|      -|      297|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      953|     1130|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+-----+-----+-----+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+--------------------+---------+-------+-----+-----+-----+
    |grp_readkeyvalues0_166_fu_94  |readkeyvalues0_166  |        0|      0|  656|  229|    0|
    +------------------------------+--------------------+---------+-------+-----+-----+-----+
    |Total                         |                    |        0|      0|  656|  229|    0|
    +------------------------------+--------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1234_fu_213_p2             |     +    |      0|  0|  32|          32|          12|
    |add_ln1437_fu_244_p2             |     +    |      0|  0|  32|          32|          10|
    |add_ln1438_fu_249_p2             |     +    |      0|  0|  32|          32|          11|
    |add_ln1439_fu_254_p2             |     +    |      0|  0|  32|          32|          11|
    |i_4_fu_153_p2                    |     +    |      0|  0|  32|          32|          11|
    |i_5_fu_182_p2                    |     +    |      0|  0|  32|          32|          11|
    |i_fu_119_p2                      |     +    |      0|  0|  32|          32|          10|
    |chunk0_size_fu_131_p2            |     -    |      0|  0|  32|          32|          32|
    |chunk1_size_fu_163_p2            |     -    |      0|  0|  32|          32|          32|
    |chunk2_size_fu_192_p2            |     -    |      0|  0|  32|          32|          32|
    |chunk3_size_fu_223_p2            |     -    |      0|  0|  32|          32|          32|
    |ap_block_state9_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1233_fu_113_p2            |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln1234_4_fu_158_p2          |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln1234_5_fu_187_p2          |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln1234_6_fu_218_p2          |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln1234_fu_125_p2            |   icmp   |      0|  0|  20|          32|          32|
    |select_ln1233_4_fu_175_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln1233_5_fu_205_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln1233_6_fu_236_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln1233_fu_145_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln1234_4_fu_167_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln1234_5_fu_197_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln1234_6_fu_228_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln1234_fu_137_p3          |  select  |      0|  0|  32|           1|          32|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 710|         521|         497|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  47|         10|    1|         10|
    |buffer0_V_ce0                            |   9|          2|    1|          2|
    |buffer0_V_we0                            |   9|          2|    1|          2|
    |buffer1_V_ce0                            |   9|          2|    1|          2|
    |buffer1_V_we0                            |   9|          2|    1|          2|
    |buffer2_V_ce0                            |   9|          2|    1|          2|
    |buffer2_V_we0                            |   9|          2|    1|          2|
    |buffer3_V_ce0                            |   9|          2|    1|          2|
    |buffer3_V_we0                            |   9|          2|    1|          2|
    |grp_readkeyvalues0_166_fu_94_offset_kvs  |  27|          5|   32|        160|
    |grp_readkeyvalues0_166_fu_94_size_kvs    |  27|          5|   32|        160|
    |m_axi_kvdram_V_ARVALID                   |   9|          2|    1|          2|
    |m_axi_kvdram_V_RREADY                    |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 191|         40|   75|        350|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln1437_reg_328                         |  32|   0|   32|          0|
    |add_ln1438_reg_333                         |  32|   0|   32|          0|
    |add_ln1439_reg_338                         |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   9|   0|    9|          0|
    |grp_readkeyvalues0_166_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_298                                  |  32|   0|   32|          0|
    |icmp_ln1234_reg_303                        |   1|   0|    1|          0|
    |select_ln1233_4_reg_313                    |  32|   0|   32|          0|
    |select_ln1233_5_reg_318                    |  32|   0|   32|          0|
    |select_ln1233_6_reg_323                    |  32|   0|   32|          0|
    |select_ln1233_reg_308                      |  32|   0|   32|          0|
    |travstate_end_kvs_ca_reg_288               |  30|   0|   32|          2|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 297|   0|  299|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  readkeyvalues0.2 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  readkeyvalues0.2 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  readkeyvalues0.2 | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  readkeyvalues0.2 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  readkeyvalues0.2 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  readkeyvalues0.2 | return value |
|enable                   |  in |    1|   ap_none  |       enable      |    scalar    |
|m_axi_kvdram_V_AWVALID   | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWREADY   |  in |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWADDR    | out |   32|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWID      | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWLEN     | out |   32|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWSIZE    | out |    3|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWBURST   | out |    2|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWLOCK    | out |    2|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWCACHE   | out |    4|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWPROT    | out |    3|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWQOS     | out |    4|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWREGION  | out |    4|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_AWUSER    | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_WVALID    | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_WREADY    |  in |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_WDATA     | out |  512|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_WSTRB     | out |   64|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_WLAST     | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_WID       | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_WUSER     | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARVALID   | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARREADY   |  in |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARADDR    | out |   32|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARID      | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARLEN     | out |   32|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARSIZE    | out |    3|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARBURST   | out |    2|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARLOCK    | out |    2|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARCACHE   | out |    4|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARPROT    | out |    3|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARQOS     | out |    4|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARREGION  | out |    4|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_ARUSER    | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_RVALID    |  in |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_RREADY    | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_RDATA     |  in |  512|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_RLAST     |  in |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_RID       |  in |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_RUSER     |  in |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_RRESP     |  in |    2|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_BVALID    |  in |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_BREADY    | out |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_BRESP     |  in |    2|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_BID       |  in |    1|    m_axi   |      kvdram_V     |    pointer   |
|m_axi_kvdram_V_BUSER     |  in |    1|    m_axi   |      kvdram_V     |    pointer   |
|kvdram_V_offset          |  in |   26|   ap_none  |  kvdram_V_offset  |    scalar    |
|buffer0_V_address0       | out |    9|  ap_memory |     buffer0_V     |     array    |
|buffer0_V_ce0            | out |    1|  ap_memory |     buffer0_V     |     array    |
|buffer0_V_we0            | out |    1|  ap_memory |     buffer0_V     |     array    |
|buffer0_V_d0             | out |  512|  ap_memory |     buffer0_V     |     array    |
|buffer1_V_address0       | out |    9|  ap_memory |     buffer1_V     |     array    |
|buffer1_V_ce0            | out |    1|  ap_memory |     buffer1_V     |     array    |
|buffer1_V_we0            | out |    1|  ap_memory |     buffer1_V     |     array    |
|buffer1_V_d0             | out |  512|  ap_memory |     buffer1_V     |     array    |
|buffer2_V_address0       | out |    9|  ap_memory |     buffer2_V     |     array    |
|buffer2_V_ce0            | out |    1|  ap_memory |     buffer2_V     |     array    |
|buffer2_V_we0            | out |    1|  ap_memory |     buffer2_V     |     array    |
|buffer2_V_d0             | out |  512|  ap_memory |     buffer2_V     |     array    |
|buffer3_V_address0       | out |    9|  ap_memory |     buffer3_V     |     array    |
|buffer3_V_ce0            | out |    1|  ap_memory |     buffer3_V     |     array    |
|buffer3_V_we0            | out |    1|  ap_memory |     buffer3_V     |     array    |
|buffer3_V_d0             | out |  512|  ap_memory |     buffer3_V     |     array    |
|baseaddress              |  in |   25|   ap_none  |    baseaddress    |    scalar    |
|offset_kvs               |  in |   32|   ap_none  |     offset_kvs    |    scalar    |
|travstate_i_kvs          |  in |   32|   ap_none  |  travstate_i_kvs  |    scalar    |
|travstate_end_kvs        |  in |   30|   ap_none  | travstate_end_kvs |    scalar    |
+-------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 9 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%travstate_end_kvs_re = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %travstate_end_kvs)"   --->   Operation 10 'read' 'travstate_end_kvs_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%travstate_i_kvs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %travstate_i_kvs)"   --->   Operation 11 'read' 'travstate_i_kvs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%offset_kvs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset_kvs)"   --->   Operation 12 'read' 'offset_kvs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%baseaddress_read = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %baseaddress)"   --->   Operation 13 'read' 'baseaddress_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kvdram_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %kvdram_V_offset)"   --->   Operation 14 'read' 'kvdram_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)"   --->   Operation 15 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%travstate_end_kvs_ca = zext i30 %travstate_end_kvs_re to i32"   --->   Operation 16 'zext' 'travstate_end_kvs_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %kvdram_V, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str48, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %enable_read, label %_ifconv, label %._crit_edge" [../kernels/acts.cpp:1425]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln1233 = icmp ult i32 %travstate_end_kvs_ca, %travstate_i_kvs_read" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1428]   --->   Operation 19 'icmp' 'icmp_ln1233' <Predicate = (enable_read)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%i = add i32 %travstate_i_kvs_read, 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1428]   --->   Operation 20 'add' 'i' <Predicate = (enable_read)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln1234 = icmp ugt i32 %i, %travstate_end_kvs_ca" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1428]   --->   Operation 21 'icmp' 'icmp_ln1234' <Predicate = (enable_read)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.66ns)   --->   "%chunk0_size = sub i32 %travstate_end_kvs_ca, %travstate_i_kvs_read" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1428]   --->   Operation 22 'sub' 'chunk0_size' <Predicate = (enable_read)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233)   --->   "%select_ln1234 = select i1 %icmp_ln1234, i32 %chunk0_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1428]   --->   Operation 23 'select' 'select_ln1234' <Predicate = (enable_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233 = select i1 %icmp_ln1233, i32 0, i32 %select_ln1234" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1428]   --->   Operation 24 'select' 'select_ln1233' <Predicate = (enable_read)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 25 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer0_V, i25 %baseaddress_read, i32 %offset_kvs_read, i32 %select_ln1233)" [../kernels/acts.cpp:1436]   --->   Operation 25 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 26 [1/1] (0.66ns)   --->   "%i_4 = add i32 %travstate_i_kvs_read, 1024" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1430]   --->   Operation 26 'add' 'i_4' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln1234_4 = icmp ugt i32 %i_4, %travstate_end_kvs_ca" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1430]   --->   Operation 27 'icmp' 'icmp_ln1234_4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.66ns)   --->   "%chunk1_size = sub i32 %travstate_end_kvs_ca, %i" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1430]   --->   Operation 28 'sub' 'chunk1_size' <Predicate = (!icmp_ln1234)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233_4)   --->   "%select_ln1234_4 = select i1 %icmp_ln1234_4, i32 %chunk1_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1430]   --->   Operation 29 'select' 'select_ln1234_4' <Predicate = (!icmp_ln1234)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233_4 = select i1 %icmp_ln1234, i32 0, i32 %select_ln1234_4" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1430]   --->   Operation 30 'select' 'select_ln1233_4' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.66ns)   --->   "%i_5 = add i32 %travstate_i_kvs_read, 1536" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1432]   --->   Operation 31 'add' 'i_5' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln1234_5 = icmp ugt i32 %i_5, %travstate_end_kvs_ca" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1432]   --->   Operation 32 'icmp' 'icmp_ln1234_5' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.66ns)   --->   "%chunk2_size = sub i32 %travstate_end_kvs_ca, %i_4" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1432]   --->   Operation 33 'sub' 'chunk2_size' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233_5)   --->   "%select_ln1234_5 = select i1 %icmp_ln1234_5, i32 %chunk2_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1432]   --->   Operation 34 'select' 'select_ln1234_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233_5 = select i1 %icmp_ln1234_4, i32 0, i32 %select_ln1234_5" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1432]   --->   Operation 35 'select' 'select_ln1233_5' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.66ns)   --->   "%add_ln1234 = add i32 %travstate_i_kvs_read, 2048" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1434]   --->   Operation 36 'add' 'add_ln1234' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln1234_6 = icmp ugt i32 %add_ln1234, %travstate_end_kvs_ca" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1434]   --->   Operation 37 'icmp' 'icmp_ln1234_6' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.66ns)   --->   "%chunk3_size = sub i32 %travstate_end_kvs_ca, %i_5" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1434]   --->   Operation 38 'sub' 'chunk3_size' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln1233_6)   --->   "%select_ln1234_6 = select i1 %icmp_ln1234_6, i32 %chunk3_size, i32 512" [../kernels/acts.cpp:1234->../kernels/acts.cpp:1434]   --->   Operation 39 'select' 'select_ln1234_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1233_6 = select i1 %icmp_ln1234_5, i32 0, i32 %select_ln1234_6" [../kernels/acts.cpp:1233->../kernels/acts.cpp:1434]   --->   Operation 40 'select' 'select_ln1233_6' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer0_V, i25 %baseaddress_read, i32 %offset_kvs_read, i32 %select_ln1233)" [../kernels/acts.cpp:1436]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/1] (0.66ns)   --->   "%add_ln1437 = add i32 %offset_kvs_read, 512" [../kernels/acts.cpp:1437]   --->   Operation 42 'add' 'add_ln1437' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 43 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer1_V, i25 %baseaddress_read, i32 %add_ln1437, i32 %select_ln1233_4)" [../kernels/acts.cpp:1437]   --->   Operation 43 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.66>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer1_V, i25 %baseaddress_read, i32 %add_ln1437, i32 %select_ln1233_4)" [../kernels/acts.cpp:1437]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [1/1] (0.66ns)   --->   "%add_ln1438 = add i32 %offset_kvs_read, 1024" [../kernels/acts.cpp:1438]   --->   Operation 45 'add' 'add_ln1438' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 46 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer2_V, i25 %baseaddress_read, i32 %add_ln1438, i32 %select_ln1233_5)" [../kernels/acts.cpp:1438]   --->   Operation 46 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.66>
ST_7 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer2_V, i25 %baseaddress_read, i32 %add_ln1438, i32 %select_ln1233_5)" [../kernels/acts.cpp:1438]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 48 [1/1] (0.66ns)   --->   "%add_ln1439 = add i32 %offset_kvs_read, 1536" [../kernels/acts.cpp:1439]   --->   Operation 48 'add' 'add_ln1439' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 49 [2/2] (8.75ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer3_V, i25 %baseaddress_read, i32 %add_ln1439, i32 %select_ln1233_6)" [../kernels/acts.cpp:1439]   --->   Operation 49 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @readkeyvalues0.166(i512* %kvdram_V, i26 %kvdram_V_offset_read, [512 x i512]* nocapture %buffer3_V, i25 %baseaddress_read, i32 %add_ln1439, i32 %select_ln1233_6)" [../kernels/acts.cpp:1439]   --->   Operation 50 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../kernels/acts.cpp:1440]   --->   Operation 51 'br' <Predicate = (enable_read)> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [../kernels/acts.cpp:1441]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kvdram_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ kvdram_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ baseaddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset_kvs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ travstate_i_kvs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ travstate_end_kvs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
travstate_end_kvs_re (read         ) [ 0000000000]
travstate_i_kvs_read (read         ) [ 0011000000]
offset_kvs_read      (read         ) [ 0011111100]
baseaddress_read     (read         ) [ 0011111111]
kvdram_V_offset_read (read         ) [ 0011111111]
enable_read          (read         ) [ 0111111111]
travstate_end_kvs_ca (zext         ) [ 0011000000]
specinterface_ln0    (specinterface) [ 0000000000]
br_ln1425            (br           ) [ 0000000000]
icmp_ln1233          (icmp         ) [ 0000000000]
i                    (add          ) [ 0011000000]
icmp_ln1234          (icmp         ) [ 0011000000]
chunk0_size          (sub          ) [ 0000000000]
select_ln1234        (select       ) [ 0000000000]
select_ln1233        (select       ) [ 0011000000]
i_4                  (add          ) [ 0000000000]
icmp_ln1234_4        (icmp         ) [ 0000000000]
chunk1_size          (sub          ) [ 0000000000]
select_ln1234_4      (select       ) [ 0000000000]
select_ln1233_4      (select       ) [ 0000110000]
i_5                  (add          ) [ 0000000000]
icmp_ln1234_5        (icmp         ) [ 0000000000]
chunk2_size          (sub          ) [ 0000000000]
select_ln1234_5      (select       ) [ 0000000000]
select_ln1233_5      (select       ) [ 0000111100]
add_ln1234           (add          ) [ 0000000000]
icmp_ln1234_6        (icmp         ) [ 0000000000]
chunk3_size          (sub          ) [ 0000000000]
select_ln1234_6      (select       ) [ 0000000000]
select_ln1233_6      (select       ) [ 0000111111]
call_ln1436          (call         ) [ 0000000000]
add_ln1437           (add          ) [ 0000110000]
call_ln1437          (call         ) [ 0000000000]
add_ln1438           (add          ) [ 0000001100]
call_ln1438          (call         ) [ 0000000000]
add_ln1439           (add          ) [ 0000000011]
call_ln1439          (call         ) [ 0000000000]
br_ln1440            (br           ) [ 0000000000]
ret_ln1441           (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="enable">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kvdram_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kvdram_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kvdram_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kvdram_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="baseaddress">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baseaddress"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="offset_kvs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_kvs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="travstate_i_kvs">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="travstate_i_kvs"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="travstate_end_kvs">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="travstate_end_kvs"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readkeyvalues0.166"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="travstate_end_kvs_re_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="30" slack="0"/>
<pin id="60" dir="0" index="1" bw="30" slack="0"/>
<pin id="61" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="travstate_end_kvs_re/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="travstate_i_kvs_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="travstate_i_kvs_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="offset_kvs_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offset_kvs_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="baseaddress_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="25" slack="0"/>
<pin id="78" dir="0" index="1" bw="25" slack="0"/>
<pin id="79" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="baseaddress_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="kvdram_V_offset_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="26" slack="0"/>
<pin id="84" dir="0" index="1" bw="26" slack="0"/>
<pin id="85" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kvdram_V_offset_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="enable_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_readkeyvalues0_166_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="512" slack="0"/>
<pin id="97" dir="0" index="2" bw="26" slack="1"/>
<pin id="98" dir="0" index="3" bw="512" slack="0"/>
<pin id="99" dir="0" index="4" bw="25" slack="1"/>
<pin id="100" dir="0" index="5" bw="32" slack="1"/>
<pin id="101" dir="0" index="6" bw="32" slack="1"/>
<pin id="102" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1436/2 call_ln1437/4 call_ln1438/6 call_ln1439/8 "/>
</bind>
</comp>

<comp id="109" class="1004" name="travstate_end_kvs_ca_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="30" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="travstate_end_kvs_ca/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln1233_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1233/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln1234_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1234/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="chunk0_size_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="30" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="chunk0_size/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="select_ln1234_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1234/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="select_ln1233_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1233/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_4_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="0" index="1" bw="12" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln1234_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1234_4/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="chunk1_size_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="30" slack="2"/>
<pin id="165" dir="0" index="1" bw="32" slack="2"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="chunk1_size/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln1234_4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1234_4/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln1233_4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="2"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1233_4/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2"/>
<pin id="184" dir="0" index="1" bw="12" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln1234_5_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1234_5/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="chunk2_size_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="30" slack="2"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="chunk2_size/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln1234_5_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1234_5/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln1233_5_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1233_5/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln1234_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2"/>
<pin id="215" dir="0" index="1" bw="13" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1234/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln1234_6_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1234_6/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="chunk3_size_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="30" slack="2"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="chunk3_size/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln1234_6_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1234_6/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln1233_6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1233_6/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln1437_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2"/>
<pin id="246" dir="0" index="1" bw="11" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1437/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln1438_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="4"/>
<pin id="251" dir="0" index="1" bw="12" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1438/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln1439_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="6"/>
<pin id="256" dir="0" index="1" bw="12" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1439/7 "/>
</bind>
</comp>

<comp id="259" class="1005" name="travstate_i_kvs_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2"/>
<pin id="261" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="travstate_i_kvs_read "/>
</bind>
</comp>

<comp id="266" class="1005" name="offset_kvs_read_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_kvs_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="baseaddress_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="25" slack="1"/>
<pin id="276" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="baseaddress_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="kvdram_V_offset_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="26" slack="1"/>
<pin id="281" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="kvdram_V_offset_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="enable_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="8"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="travstate_end_kvs_ca_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2"/>
<pin id="290" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="travstate_end_kvs_ca "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2"/>
<pin id="300" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln1234_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2"/>
<pin id="305" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1234 "/>
</bind>
</comp>

<comp id="308" class="1005" name="select_ln1233_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1233 "/>
</bind>
</comp>

<comp id="313" class="1005" name="select_ln1233_4_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1233_4 "/>
</bind>
</comp>

<comp id="318" class="1005" name="select_ln1233_5_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="3"/>
<pin id="320" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln1233_5 "/>
</bind>
</comp>

<comp id="323" class="1005" name="select_ln1233_6_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="5"/>
<pin id="325" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="select_ln1233_6 "/>
</bind>
</comp>

<comp id="328" class="1005" name="add_ln1437_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1437 "/>
</bind>
</comp>

<comp id="333" class="1005" name="add_ln1438_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1438 "/>
</bind>
</comp>

<comp id="338" class="1005" name="add_ln1439_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1439 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="112"><net_src comp="58" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="64" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="64" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="109" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="109" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="64" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="125" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="131" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="113" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="137" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="172"><net_src comp="158" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="167" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="153" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="187" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="158" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="197" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="182" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="218" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="187" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="228" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="64" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="269"><net_src comp="70" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="94" pin=5"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="277"><net_src comp="76" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="282"><net_src comp="82" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="287"><net_src comp="88" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="109" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="301"><net_src comp="119" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="306"><net_src comp="125" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="311"><net_src comp="145" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="316"><net_src comp="175" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="321"><net_src comp="205" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="326"><net_src comp="236" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="331"><net_src comp="244" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="94" pin=5"/></net>

<net id="336"><net_src comp="249" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="94" pin=5"/></net>

<net id="341"><net_src comp="254" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="94" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kvdram_V | {}
	Port: buffer0_V | {2 3 }
	Port: buffer1_V | {4 5 }
	Port: buffer2_V | {6 7 }
	Port: buffer3_V | {8 9 }
 - Input state : 
	Port: readkeyvalues0.2 : enable | {1 }
	Port: readkeyvalues0.2 : kvdram_V | {2 3 4 5 6 7 8 9 }
	Port: readkeyvalues0.2 : kvdram_V_offset | {1 }
	Port: readkeyvalues0.2 : baseaddress | {1 }
	Port: readkeyvalues0.2 : offset_kvs | {1 }
	Port: readkeyvalues0.2 : travstate_i_kvs | {1 }
	Port: readkeyvalues0.2 : travstate_end_kvs | {1 }
  - Chain level:
	State 1
		icmp_ln1233 : 1
		icmp_ln1234 : 1
		chunk0_size : 1
		select_ln1234 : 2
		select_ln1233 : 3
	State 2
	State 3
		icmp_ln1234_4 : 1
		select_ln1234_4 : 2
		select_ln1233_4 : 3
		icmp_ln1234_5 : 1
		chunk2_size : 1
		select_ln1234_5 : 2
		select_ln1233_5 : 3
		icmp_ln1234_6 : 1
		chunk3_size : 1
		select_ln1234_6 : 2
		select_ln1233_6 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   |   grp_readkeyvalues0_166_fu_94  |  1.809  |   1154  |   143   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln1234_fu_137      |    0    |    0    |    32   |
|          |       select_ln1233_fu_145      |    0    |    0    |    32   |
|          |      select_ln1234_4_fu_167     |    0    |    0    |    32   |
|  select  |      select_ln1233_4_fu_175     |    0    |    0    |    32   |
|          |      select_ln1234_5_fu_197     |    0    |    0    |    32   |
|          |      select_ln1233_5_fu_205     |    0    |    0    |    32   |
|          |      select_ln1234_6_fu_228     |    0    |    0    |    32   |
|          |      select_ln1233_6_fu_236     |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |             i_fu_119            |    0    |    0    |    32   |
|          |            i_4_fu_153           |    0    |    0    |    32   |
|          |            i_5_fu_182           |    0    |    0    |    32   |
|    add   |        add_ln1234_fu_213        |    0    |    0    |    32   |
|          |        add_ln1437_fu_244        |    0    |    0    |    32   |
|          |        add_ln1438_fu_249        |    0    |    0    |    32   |
|          |        add_ln1439_fu_254        |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |        chunk0_size_fu_131       |    0    |    0    |    32   |
|    sub   |        chunk1_size_fu_163       |    0    |    0    |    32   |
|          |        chunk2_size_fu_192       |    0    |    0    |    32   |
|          |        chunk3_size_fu_223       |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln1233_fu_113       |    0    |    0    |    20   |
|          |        icmp_ln1234_fu_125       |    0    |    0    |    20   |
|   icmp   |       icmp_ln1234_4_fu_158      |    0    |    0    |    20   |
|          |       icmp_ln1234_5_fu_187      |    0    |    0    |    20   |
|          |       icmp_ln1234_6_fu_218      |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|          | travstate_end_kvs_re_read_fu_58 |    0    |    0    |    0    |
|          | travstate_i_kvs_read_read_fu_64 |    0    |    0    |    0    |
|   read   |    offset_kvs_read_read_fu_70   |    0    |    0    |    0    |
|          |   baseaddress_read_read_fu_76   |    0    |    0    |    0    |
|          | kvdram_V_offset_read_read_fu_82 |    0    |    0    |    0    |
|          |      enable_read_read_fu_88     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |   travstate_end_kvs_ca_fu_109   |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  1.809  |   1154  |   851   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln1437_reg_328     |   32   |
|     add_ln1438_reg_333     |   32   |
|     add_ln1439_reg_338     |   32   |
|  baseaddress_read_reg_274  |   25   |
|     enable_read_reg_284    |    1   |
|          i_reg_298         |   32   |
|     icmp_ln1234_reg_303    |    1   |
|kvdram_V_offset_read_reg_279|   26   |
|   offset_kvs_read_reg_266  |   32   |
|   select_ln1233_4_reg_313  |   32   |
|   select_ln1233_5_reg_318  |   32   |
|   select_ln1233_6_reg_323  |   32   |
|    select_ln1233_reg_308   |   32   |
|travstate_end_kvs_ca_reg_288|   32   |
|travstate_i_kvs_read_reg_259|   32   |
+----------------------------+--------+
|            Total           |   405  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| grp_readkeyvalues0_166_fu_94 |  p3  |   4  |  512 |  2048  ||    21   |
| grp_readkeyvalues0_166_fu_94 |  p5  |   4  |  32  |   128  ||    21   |
| grp_readkeyvalues0_166_fu_94 |  p6  |   4  |  32  |   128  ||    21   |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  2304  ||  1.8945 ||    63   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |  1154  |   851  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   63   |
|  Register |    -   |   405  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1559  |   914  |
+-----------+--------+--------+--------+
