#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 28 13:06:09 2024
# Process ID: 11188
# Current directory: D:/Vivado/_DATN/FFT/FFT_update
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23240 D:\Vivado\_DATN\FFT\FFT_update\FFT_update.xpr
# Log file: D:/Vivado/_DATN/FFT/FFT_update/vivado.log
# Journal file: D:/Vivado/_DATN/FFT/FFT_update\vivado.jou
# Running On: DESKTOP-GLV9KF3, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 16957 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/_DATN/FFT/FFT_update/FFT_update.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_0
set_property -dict [list \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.Frequency_Resolution {381.4697266} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_Phase_Out {false} \
  CONFIG.Latency {8} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Noise_Shaping {Auto} \
  CONFIG.Output_Frequency1 {0} \
  CONFIG.Output_Selection {Sine} \
  CONFIG.Output_Width {16} \
  CONFIG.PINC1 {0} \
  CONFIG.Phase_Increment {Programmable} \
  CONFIG.Phase_Width {18} \
  CONFIG.S_PHASE_Has_TUSER {Not_Required} \
  CONFIG.Spurious_Free_Dynamic_Range {96} \
] [get_ips dds_compiler_0]
generate_target {instantiation_template} [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_0] }
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
launch_runs dds_compiler_0_synth_1 -jobs 4 -scripts_only
wait_on_run dds_compiler_0_synth_1
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_1
set_property -dict [list \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.Frequency_Resolution {381.4697266} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_Phase_Out {false} \
  CONFIG.Latency {8} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Noise_Shaping {Auto} \
  CONFIG.Output_Frequency1 {0} \
  CONFIG.Output_Selection {Cosine} \
  CONFIG.Output_Width {16} \
  CONFIG.PINC1 {0} \
  CONFIG.Phase_Increment {Programmable} \
  CONFIG.Phase_Width {18} \
  CONFIG.S_PHASE_Has_TUSER {Not_Required} \
  CONFIG.Spurious_Free_Dynamic_Range {96} \
] [get_ips dds_compiler_1]
generate_target {instantiation_template} [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_1] }
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
launch_runs dds_compiler_1_synth_1 -jobs 4 -scripts_only
wait_on_run dds_compiler_1_synth_1
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_2
set_property -dict [list \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.Frequency_Resolution {381.4697266} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_Phase_Out {false} \
  CONFIG.Has_TREADY {true} \
  CONFIG.Latency {14} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Noise_Shaping {Auto} \
  CONFIG.Output_Frequency1 {0} \
  CONFIG.Output_Selection {Cosine} \
  CONFIG.Output_Width {16} \
  CONFIG.PINC1 {0} \
  CONFIG.Phase_Increment {Programmable} \
  CONFIG.Phase_Width {18} \
  CONFIG.S_PHASE_Has_TUSER {Not_Required} \
  CONFIG.Spurious_Free_Dynamic_Range {96} \
] [get_ips dds_compiler_2]
generate_target {instantiation_template} [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_2] }
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
launch_runs dds_compiler_2_synth_1 -jobs 4 -scripts_only
wait_on_run dds_compiler_2_synth_1
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name xfft -vendor xilinx.com -library ip -version 9.1 -module_name xfft_0
set_property -dict [list \
  CONFIG.aresetn {true} \
  CONFIG.implementation_options {pipelined_streaming_io} \
  CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {3} \
  CONFIG.output_ordering {natural_order} \
  CONFIG.scaling_options {unscaled} \
  CONFIG.target_clock_frequency {100} \
  CONFIG.xk_index {true} \
] [get_ips xfft_0]
generate_target {instantiation_template} [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci]
catch { config_ip_cache -export [get_ips -all xfft_0] }
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci]
launch_runs xfft_0_synth_1 -jobs 4 -scripts_only
wait_on_run xfft_0_synth_1
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/xfft_0/xfft_0.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_design "FFT_update"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list \
  CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
  CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
  CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
  CONFIG.PCW_MIO_16_SLEW {fast} \
  CONFIG.PCW_MIO_17_SLEW {fast} \
  CONFIG.PCW_MIO_18_SLEW {fast} \
  CONFIG.PCW_MIO_19_SLEW {fast} \
  CONFIG.PCW_MIO_20_SLEW {fast} \
  CONFIG.PCW_MIO_21_SLEW {fast} \
  CONFIG.PCW_MIO_22_SLEW {fast} \
  CONFIG.PCW_MIO_23_SLEW {fast} \
  CONFIG.PCW_MIO_24_SLEW {fast} \
  CONFIG.PCW_MIO_25_SLEW {fast} \
  CONFIG.PCW_MIO_26_SLEW {fast} \
  CONFIG.PCW_MIO_27_SLEW {fast} \
  CONFIG.PCW_MIO_52_SLEW {fast} \
  CONFIG.PCW_MIO_53_SLEW {fast} \
  CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  D:/Vivado/_DATN/FFT/ip_repo [current_project]
update_ip_catalog
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myFFT:1.0 myFFT_0
endgroup
create_bd_cell -type module -reference DDS_FFT DDS_FFT_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property -dict [list \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {6} \
  CONFIG.C_PROBE0_WIDTH {48} \
  CONFIG.C_PROBE1_WIDTH {10} \
  CONFIG.C_PROBE3_WIDTH {18} \
  CONFIG.C_PROBE4_WIDTH {18} \
  CONFIG.C_PROBE5_WIDTH {18} \
] [get_bd_cells ila_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins DDS_FFT_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myFFT_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins myFFT_0/S00_AXI]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_0] [get_bd_pins myFFT_0/dds_phase_incr_1]
delete_bd_objs [get_bd_nets myFFT_0_dds_phase_incr_1]
connect_bd_net [get_bd_pins myFFT_0/dds_phase_incr_0] [get_bd_pins DDS_FFT_0/dds_phase_incr_0]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_1] [get_bd_pins myFFT_0/dds_phase_incr_1]
connect_bd_net [get_bd_pins myFFT_0/dds_phase_incr_2] [get_bd_pins DDS_FFT_0/dds_phase_incr_2]
connect_bd_net [get_bd_pins DDS_FFT_0/cnt_read] [get_bd_pins myFFT_0/cnt_read]
connect_bd_net [get_bd_pins DDS_FFT_0/fft_m_data_tvalid] [get_bd_pins myFFT_0/fft_m_data_tvalid]
connect_bd_net [get_bd_pins DDS_FFT_0/m_valid] [get_bd_pins myFFT_0/m_valid]
connect_bd_net [get_bd_pins myFFT_0/psd_avg_read] [get_bd_pins DDS_FFT_0/psd_avg_read]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins DDS_FFT_0/psd_avg_read]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins myFFT_0/cnt_read]
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins DDS_FFT_0/m_valid]
connect_bd_net [get_bd_pins ila_0/probe3] [get_bd_pins myFFT_0/dds_phase_incr_0]
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins myFFT_0/dds_phase_incr_1]
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins myFFT_0/dds_phase_incr_2]
connect_bd_net [get_bd_pins DDS_FFT_0/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
validate_bd_design
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
add_files -norecurse d:/Vivado/_DATN/FFT/FFT_update/FFT_update.gen/sources_1/bd/FFT_update/hdl/FFT_update_wrapper.v
update_compile_order -fileset sources_1
validate_bd_design -force
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FFT_update_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_module_reference FFT_update_DDS_FFT_0_0
update_module_reference FFT_update_DDS_FFT_0_0
update_module_reference FFT_update_DDS_FFT_0_0
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list \
  CONFIG.Has_TREADY {false} \
  CONFIG.Latency {8} \
] [get_ips dds_compiler_2]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_2] }
catch { [ delete_ip_run [get_ips -all dds_compiler_2] ] }
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design -force
delete_bd_objs [get_bd_nets DDS_FFT_0_fft_m_data_tvalid] [get_bd_cells DDS_FFT_0]
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
update_compile_order -fileset sources_1
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
create_bd_cell -type module -reference DDS_FFT DDS_FFT_0
connect_bd_net [get_bd_pins DDS_FFT_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins DDS_FFT_0/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_0] [get_bd_pins myFFT_0/dds_phase_incr_0]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_1] [get_bd_pins myFFT_0/dds_phase_incr_1]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_2] [get_bd_pins myFFT_0/dds_phase_incr_2]
connect_bd_net [get_bd_pins DDS_FFT_0/cnt_read] [get_bd_pins myFFT_0/cnt_read]
connect_bd_net [get_bd_pins DDS_FFT_0/fft_m_data_tvalid] [get_bd_pins myFFT_0/fft_m_data_tvalid]
connect_bd_net [get_bd_pins DDS_FFT_0/m_valid] [get_bd_pins myFFT_0/psd_avg_read]
undo
connect_bd_net [get_bd_pins DDS_FFT_0/m_valid] [get_bd_pins myFFT_0/m_valid]
connect_bd_net [get_bd_pins DDS_FFT_0/psd_avg_read] [get_bd_pins myFFT_0/psd_avg_read]
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
update_module_reference FFT_update_DDS_FFT_0_1
delete_bd_objs [get_bd_nets DDS_FFT_0_fft_m_data_tvalid] [get_bd_cells DDS_FFT_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference DDS_FFT DDS_FFT_0
connect_bd_net [get_bd_pins DDS_FFT_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins DDS_FFT_0/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_0] [get_bd_pins myFFT_0/dds_phase_incr_0]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_1] [get_bd_pins myFFT_0/dds_phase_incr_1]
connect_bd_net [get_bd_pins DDS_FFT_0/dds_phase_incr_2] [get_bd_pins myFFT_0/dds_phase_incr_2]
connect_bd_net [get_bd_pins DDS_FFT_0/cnt_read] [get_bd_pins myFFT_0/cnt_read]
connect_bd_net [get_bd_pins DDS_FFT_0/fft_m_data_tvalid] [get_bd_pins myFFT_0/fft_m_data_tvalid]
connect_bd_net [get_bd_pins DDS_FFT_0/m_valid] [get_bd_pins myFFT_0/m_valid]
connect_bd_net [get_bd_pins DDS_FFT_0/psd_avg_read] [get_bd_pins myFFT_0/psd_avg_read]
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
set_property CONFIG.Amplitude_Mode {Unit_Circle} [get_ips dds_compiler_0]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_0] }
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
reset_run dds_compiler_0_synth_1
launch_runs dds_compiler_0_synth_1 -jobs 4 -scripts_only
wait_on_run dds_compiler_0_synth_1
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Amplitude_Mode {Unit_Circle} [get_ips dds_compiler_1]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_1] }
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -no_script -sync -force -quiet
reset_run dds_compiler_1_synth_1
launch_runs dds_compiler_1_synth_1 -jobs 4 -scripts_only
wait_on_run dds_compiler_1_synth_1
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_1/dds_compiler_1.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Amplitude_Mode {Unit_Circle} [get_ips dds_compiler_2]
generate_target all [get_files  d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_2] }
export_ip_user_files -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci]
launch_runs dds_compiler_2_synth_1 -jobs 4 -scripts_only
wait_on_run dds_compiler_2_synth_1
export_simulation -of_objects [get_files d:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/ip/dds_compiler_2/dds_compiler_2.xci] -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files -ipstatic_source_dir D:/Vivado/_DATN/FFT/FFT_update/FFT_update.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/modelsim} {questa=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/questa} {riviera=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/riviera} {activehdl=D:/Vivado/_DATN/FFT/FFT_update/FFT_update.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference FFT_update_DDS_FFT_0_2
update_module_reference FFT_update_DDS_FFT_0_2
update_module_reference FFT_update_DDS_FFT_0_2
validate_bd_design
update_module_reference FFT_update_DDS_FFT_0_2
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
ipx::edit_ip_in_project -upgrade true -name myFFT_v1_0_project -directory D:/Vivado/_DATN/FFT/FFT_update/FFT_update.tmp/myFFT_v1_0_project d:/Vivado/_DATN/FFT/ip_repo/myFFT_1_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Vivado/_DATN/FFT/ip_repo
delete_bd_objs [get_bd_nets DDS_FFT_0_fft_m_data_tvalid] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells myFFT_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myFFT:1.0 myFFT_0
endgroup
set_property location {2.5 765 -91} [get_bd_cells myFFT_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myFFT_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myFFT_0/S00_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins myFFT_0/dds_phase_incr_0] [get_bd_pins ila_0/probe3]
connect_bd_net [get_bd_pins myFFT_0/dds_phase_incr_1] [get_bd_pins ila_0/probe4]
update_module_reference FFT_update_DDS_FFT_0_2
create_bd_cell -type module -reference DDS_FFT DDS_FFT_1
delete_bd_objs [get_bd_cells DDS_FFT_1]
save_bd_design
open_bd_design {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd}
update_module_reference {FFT_update_DDS_FFT_0_2 FFT_update_DDS_FFT_1_0}
connect_bd_net [get_bd_pins DDS_FFT_0/pos_radar] [get_bd_pins myFFT_0/pos_radar]
connect_bd_net [get_bd_pins myFFT_0/cnt_read] [get_bd_pins DDS_FFT_0/cnt_read]
connect_bd_net [get_bd_pins myFFT_0/dds_phase_incr_2] [get_bd_pins ila_0/probe5]
connect_bd_net [get_bd_pins myFFT_0/fft_m_data_tvalid] [get_bd_pins DDS_FFT_0/fft_m_data_tvalid]
connect_bd_net [get_bd_pins myFFT_0/m_valid] [get_bd_pins DDS_FFT_0/m_valid]
connect_bd_net [get_bd_pins myFFT_0/psd_avg_read] [get_bd_pins DDS_FFT_0/psd_avg_read]
startgroup
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {7} \
  CONFIG.C_PROBE6_WIDTH {3} \
] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ila_0/probe6] [get_bd_pins myFFT_0/pos_radar]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
validate_bd_design -force
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
reset_run synth_1
reset_run FFT_update_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
regenerate_bd_layout
update_module_reference FFT_update_DDS_FFT_0_2
regenerate_bd_layout
update_module_reference FFT_update_DDS_FFT_0_2
regenerate_bd_layout
validate_bd_design
update_module_reference FFT_update_DDS_FFT_0_2
update_module_reference FFT_update_DDS_FFT_0_2
validate_bd_design
update_module_reference FFT_update_DDS_FFT_0_2
validate_bd_design
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
make_wrapper -files [get_files D:/Vivado/_DATN/FFT/FFT_update/FFT_update.srcs/sources_1/bd/FFT_update/FFT_update.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file D:/Vivado/_DATN/FFT/FFT_update/FFT_update_wrapper.xsa
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/FFT_update_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/FFT_update_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.runs/impl_1/FFT_update_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {FFT_update_i/myFFT_0_pos_radar} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq3'bXXX [get_hw_probes FFT_update_i/myFFT_0_pos_radar -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq3'u0 [get_hw_probes FFT_update_i/myFFT_0_pos_radar -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq3'u1 [get_hw_probes FFT_update_i/myFFT_0_pos_radar -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"FFT_update_i/ila_0"}]]
save_wave_config {D:/Vivado/_DATN/FFT/FFT_update/FFT_update.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
