// Seed: 4160607555
module module_0 ();
  assign id_1 = 1 == 1;
  tri1 id_2 = 1'b0;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output tri1  id_2
);
  wire id_4;
  module_0();
  always @(*) begin
    id_1 = #1 id_0;
  end
  string
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21 = "";
endmodule
module module_2 (
    input tri  id_0,
    input tri1 id_1
);
  tri0 id_3 = 1;
  wire id_4;
  module_0();
  genvar id_5, id_6;
  wire id_7;
  wire id_8, id_9, id_10, id_11;
  assign id_8 = id_7;
endmodule
