Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: bootloader.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bootloader.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bootloader"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : bootloader
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "bootloader.v" in library work
Module <bootloader> compiled
No errors in compilation
Analysis of file <"bootloader.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <bootloader> in library <work> with parameters.
	BUS_CLK_HALF_PRESCALER = "00000000000000000000000000000010"
	BUS_CLK_PRESCALER = "00000000000000000000000000000101"
	GENERAL_CLK_PRESCALER = "00000000000000000000000100000000"
	GENERAL_CLK_PRESCALER_BITS = "00000000000000000000000000001000"
	PROGRAM_B_PULSE_WIDTH = "00000000000000000010000000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <bootloader>.
	BUS_CLK_HALF_PRESCALER = 32'sb00000000000000000000000000000010
	BUS_CLK_PRESCALER = 32'sb00000000000000000000000000000101
	GENERAL_CLK_PRESCALER = 32'sb00000000000000000000000100000000
	GENERAL_CLK_PRESCALER_BITS = 32'sb00000000000000000000000000001000
	PROGRAM_B_PULSE_WIDTH = 32'sb00000000000000000010000000000000
Module <bootloader> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bootloader>.
    Related source file is "bootloader.v".
WARNING:Xst:647 - Input <fpga_init_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftdi_data<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clk_prescaled>.
    Found 8-bit comparator greater for signal <clk_prescaled$cmp_gt0000> created at line 84.
    Found 8-bit up counter for signal <clk_prescaler_cnt>.
    Found 7-bit register for signal <cnt_debounce>.
    Found 7-bit comparator greatequal for signal <cnt_debounce$cmp_ge0000> created at line 125.
    Found 8-bit register for signal <data_buffer>.
    Found 4-bit down counter for signal <data_buffer_cnt>.
    Found 7-bit comparator less for signal <data_buffer_cnt$cmp_lt0000> created at line 125.
    Found 1-bit tristate buffer for signal <fpga_bl_clk_buffer>.
    Found 1-bit tristate buffer for signal <fpga_bl_data_buffer>.
    Found 1-bit register for signal <fpga_program_b_buffer>.
    Found 1-bit tristate buffer for signal <ftdi_gpio_1_buffer>.
    Found 1-bit tristate buffer for signal <ftdi_rd_n_buffer>.
    Found 1-bit register for signal <Mtridata_fpga_bl_clk_buffer>.
    Found 1-bit register for signal <Mtridata_fpga_bl_data_buffer>.
    Found 1-bit register for signal <Mtridata_ftdi_gpio_1_buffer>.
    Found 1-bit register for signal <Mtridata_ftdi_rd_n_buffer>.
    Found 1-bit register for signal <Mtrien_fpga_bl_clk_buffer>.
    Found 1-bit register for signal <Mtrien_fpga_bl_data_buffer>.
    Found 1-bit register for signal <Mtrien_ftdi_gpio_1_buffer>.
    Found 1-bit register for signal <Mtrien_ftdi_rd_n_buffer>.
    Found 7-bit adder for signal <old_cnt_debounce_2$add0000> created at line 119.
    Found 16-bit up counter for signal <program_b_cnt>.
    Found 16-bit comparator greatequal for signal <program_b_cnt$cmp_ge0000> created at line 91.
    Summary:
	inferred   3 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   4 Tristate(s).
Unit <bootloader> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 4-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 12
 1-bit register                                        : 10
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 4
 16-bit comparator greatequal                          : 1
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1
 8-bit comparator greater                              : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 4-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <bootloader> ...
  implementation constraint: IOB=auto	 : Mtridata_ftdi_gpio_1_buffer
  implementation constraint: IOB=auto	 : Mtrien_fpga_bl_clk_buffer
  implementation constraint: IOB=auto	 : Mtrien_ftdi_gpio_1_buffer
  implementation constraint: IOB=auto	 : Mtrien_ftdi_rd_n_buffer
  implementation constraint: IOB=auto	 : Mtrien_fpga_bl_data_buffer
  implementation constraint: IOB=auto	 : Mtridata_ftdi_rd_n_buffer
  implementation constraint: IOB=auto	 : Mtridata_fpga_bl_data_buffer
  implementation constraint: IOB=auto	 : Mtridata_fpga_bl_clk_buffer
  implementation constraint: INIT=r	 : clk_prescaler_cnt_7
  implementation constraint: INIT=r	 : clk_prescaled
  implementation constraint: INIT=r	 : clk_prescaler_cnt_0
  implementation constraint: INIT=r	 : data_buffer_7
  implementation constraint: INIT=r	 : Mtridata_fpga_bl_clk_buffer
  implementation constraint: INIT=r	 : Mtridata_fpga_bl_data_buffer
  implementation constraint: INIT=r	 : cnt_debounce_6
  implementation constraint: INIT=r	 : Mtrien_ftdi_gpio_1_buffer
  implementation constraint: INIT=r	 : Mtrien_ftdi_rd_n_buffer
  implementation constraint: INIT=r	 : Mtrien_fpga_bl_clk_buffer
  implementation constraint: INIT=r	 : Mtrien_fpga_bl_data_buffer
  implementation constraint: INIT=r	 : clk_prescaler_cnt_3
  implementation constraint: INIT=r	 : clk_prescaler_cnt_4
  implementation constraint: INIT=s	 : Mtridata_ftdi_rd_n_buffer
  implementation constraint: INIT=r	 : cnt_debounce_0
  implementation constraint: INIT=r	 : cnt_debounce_1
  implementation constraint: INIT=r	 : cnt_debounce_2
  implementation constraint: INIT=r	 : cnt_debounce_3
  implementation constraint: INIT=r	 : cnt_debounce_4
  implementation constraint: INIT=r	 : cnt_debounce_5
  implementation constraint: INIT=r	 : data_buffer_0
  implementation constraint: INIT=r	 : data_buffer_1
  implementation constraint: INIT=r	 : data_buffer_2
  implementation constraint: INIT=r	 : data_buffer_3
  implementation constraint: INIT=r	 : data_buffer_4
  implementation constraint: INIT=r	 : data_buffer_5
  implementation constraint: INIT=r	 : data_buffer_6
  implementation constraint: INIT=r	 : data_buffer_cnt_3
  implementation constraint: INIT=r	 : clk_prescaler_cnt_2
  implementation constraint: INIT=r	 : data_buffer_cnt_0
  implementation constraint: INIT=r	 : data_buffer_cnt_1
  implementation constraint: INIT=r	 : clk_prescaler_cnt_5
  implementation constraint: INIT=r	 : data_buffer_cnt_2
  implementation constraint: INIT=r	 : clk_prescaler_cnt_6
  implementation constraint: INIT=r	 : program_b_cnt_15
  implementation constraint: INIT=r	 : clk_prescaler_cnt_1
  implementation constraint: INIT=r	 : program_b_cnt_0
  implementation constraint: INIT=r	 : program_b_cnt_1
  implementation constraint: INIT=r	 : program_b_cnt_2
  implementation constraint: INIT=r	 : program_b_cnt_3
  implementation constraint: INIT=r	 : program_b_cnt_4
  implementation constraint: INIT=r	 : program_b_cnt_5
  implementation constraint: INIT=r	 : program_b_cnt_6
  implementation constraint: INIT=r	 : program_b_cnt_7
  implementation constraint: INIT=r	 : program_b_cnt_8
  implementation constraint: INIT=r	 : program_b_cnt_9
  implementation constraint: INIT=r	 : program_b_cnt_10
  implementation constraint: INIT=r	 : program_b_cnt_11
  implementation constraint: INIT=r	 : program_b_cnt_12
  implementation constraint: INIT=r	 : program_b_cnt_13
  implementation constraint: INIT=r	 : program_b_cnt_14
WARNING:Xst:1293 - FF/Latch <cnt_debounce_2> has a constant value of 0 in block <bootloader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_debounce_3> has a constant value of 0 in block <bootloader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_debounce_4> has a constant value of 0 in block <bootloader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_debounce_5> has a constant value of 0 in block <bootloader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_debounce_6> has a constant value of 0 in block <bootloader>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : bootloader.ngr
Top Level Output File Name         : bootloader
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 218
#      AND2                        : 73
#      AND3                        : 8
#      AND4                        : 2
#      GND                         : 1
#      INV                         : 81
#      OR2                         : 23
#      OR3                         : 2
#      OR4                         : 1
#      XOR2                        : 27
# FlipFlops/Latches                : 48
#      FD                          : 26
#      FDCE                        : 22
# Tri-States                       : 1
#      BUFE                        : 1
# IO Buffers                       : 19
#      IBUF                        : 13
#      OBUF                        : 2
#      OBUFE                       : 4
=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.38 secs
 
--> 

Total memory usage is 261104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

