// Correctness for the FUSED gate/up + SwiGLU launch added to ggml-cuda/rocmfp{3,2}_mix.cu
// (ggml_cuda_rocmfp*_mix_mul_mat_id_glu).
//
// Why this exists. qtype 107 pays ONE mul_mat_id per expert layer because the CUDA backend
// already fuses mul_mat(gate) + mul_mat(up) + GLU (ggml_cuda_try_fuse_mul_mat_glu). The mix
// qtypes were structurally excluded -- get_mmvq_mmid_max_batch returns 0 for them, since their
// learned per-expert codebooks live in a side registry mmvq knows nothing about -- so they alone
// paid two matvec launches plus a separate swiglu_ds4 pass. Profiling put ~102% of the measured
// 4.6% decode gap on that launch count, NOT on decode arithmetic (per launch the adaptive kernel
// was 33% faster). This kernel closes it.
//
// WHAT IS PROVEN HERE, and what is not:
//
//  * The two dot products are bit-identical to the unfused launches. That IS assertable:
//    every GLU mode instantiates ONE accumulation body, and the two-pass finalizer reads the
//    ordinary up result written by that same body. Checked by running the unfused entry point
//    and comparing against the fused result reconstructed through the inverse of the
//    clamp-free branch (see `exact_when_unclamped`).
//
//  * The GLU value is compared to a HOST reference at a tight tolerance, not bit-exactly. The
//    kernel applies ggml_cuda_op_swiglu_ds4_single on device; the device and host expf() are not
//    required to agree in the last bit, so an exact assertion here would be testing libm, not
//    this change. The tolerance is tight enough that any striding, expert-selection, codebook or
//    operand-order error shows up as a gross mismatch rather than a rounding difference.
//
//  * Operand ORDER is checked explicitly. swiglu_ds4 applies silu to GATE, so gate and up are
//    NOT interchangeable; swapping them must change the output. A wiring bug here would be
//    invisible to a tolerance check on magnitudes alone, and would produce a model that loads
//    and emits fluent garbage.
//
//  * The REFUSALS matter more than the speed: a pair where only one half is registered, or whose
//    halves disagree on shape, must fall back to the two-launch path rather than fuse a decoded
//    tensor with an undecoded one.

#include "ds4_test_gpu_runtime.h"
#include "CppUnitTestFramework.hpp"
#include "ggml-cuda.h"
#include "ggml-alloc.h"
#include "common/cuda_graph_overrides.h"
using CppUnitTestFramework::CommonFixture;
#undef CHECK

#include <algorithm>
#include <cmath>
#include <cstdint>
#include <cstdio>
#include <cstring>
#include <vector>

bool ggml_cuda_rocmfp2_mix_mul_mat_id(
    const void * vx, const float * src1, const int32_t * ids, float * dst,
    int in, int out, int n_expert_used, int n_tokens, int ne11,
    int64_t ids_s0, int64_t ids_s1,
    int64_t src1_s1, int64_t src1_s2,
    int64_t dst_s1, int64_t dst_s2, cudaStream_t stream);

bool ggml_cuda_rocmfp2_mix_mul_mat_id_glu(
    const void * vx_up, const void * vx_gate,
    const float * src1, const int32_t * ids, float * dst,
    int in, int out, int n_expert_used, int n_tokens, int ne11,
    int64_t ids_s0, int64_t ids_s1,
    int64_t src1_s1, int64_t src1_s2,
    int64_t dst_s1, int64_t dst_s2,
    float glu_limit, cudaStream_t stream);

bool ggml_cuda_rocmfp3_mix_mul_mat_id(
    const void * vx, const float * src1, const int32_t * ids, float * dst,
    int in, int out, int n_expert_used, int n_tokens, int ne11,
    int64_t ids_s0, int64_t ids_s1,
    int64_t src1_s1, int64_t src1_s2,
    int64_t dst_s1, int64_t dst_s2, cudaStream_t stream);

bool ggml_cuda_rocmfp3_mix_mul_mat_id_glu(
    const void * vx_up, const void * vx_gate,
    const float * src1, const int32_t * ids, float * dst,
    int in, int out, int n_expert_used, int n_tokens, int ne11,
    int64_t ids_s0, int64_t ids_s1,
    int64_t src1_s1, int64_t src1_s2,
    int64_t dst_s1, int64_t dst_s2,
    float glu_limit, cudaStream_t stream);

bool ggml_cuda_mix_wmma_moe_available(int device);
uint64_t ggml_cuda_mix_wmma_moe_launch_count();

static int g_fails = 0;

#define CHECK(cond)                                                            \
    do {                                                                       \
        if (!(cond)) {                                                         \
            std::fprintf(stderr, "FAIL %s:%d: %s\n", __FILE__, __LINE__, #cond); \
            ++g_fails;                                                         \
        }                                                                      \
    } while (0)

#define HIP_OK(expr)                                                           \
    do {                                                                       \
        cudaError_t _e = (expr);                                                \
        if (_e != cudaSuccess) {                                                \
            std::fprintf(stderr, "FAIL: %s -> %s\n", #expr,                    \
                         cudaGetErrorString(_e));                               \
            ++g_fails;                                                         \
        }                                                                      \
    } while (0)

// qtype-106 wire: 32 weights per block, 10 bytes = 8 code bytes (2 bits each) + 2 metadata
// bytes (one per 16-weight half-block: 7-bit UE4M3 scale index + 1-bit codebook select).
// Kernel-vs-kernel comparison, so this fills plausible blocks rather than reimplementing the
// encoder.
static constexpr int QK = 32;

static uint32_t xs = 0x9E3779B9u;
static uint32_t rnd() { xs ^= xs << 13; xs ^= xs >> 17; xs ^= xs << 5; return xs; }

// bf16 bit pattern for a float, round-to-nearest-even (matches the exporter's cast).
static uint16_t f32_to_bf16(float f) {
    uint32_t u;
    std::memcpy(&u, &f, 4);
    const uint32_t r = ((u >> 16) & 1u) + 0x7FFFu;
    return (uint16_t) ((u + r) >> 16);
}

// The host mirror of ggml_cuda_op_swiglu_ds4_single. Same operation order, so the only possible
// divergence is the last bit of expf().
static float host_swiglu_ds4(float gate, float up, float limit) {
    gate = fminf(gate, limit);
    up   = fmaxf(fminf(up, limit), -limit);
    const float silu = gate / (1.0f + expf(-gate));
    return silu * up;
}

namespace {
struct RocmfpMixGateupGluFixture : CommonFixture {
    using CommonFixture::CommonFixture;
    void check_fused_gateup_glu(bool fp3);
    void check_prefill_mul_mat_id(bool fp3);
};
}

void RocmfpMixGateupGluFixture::check_fused_gateup_glu(bool fp3) {
    g_fails = 0;
    const int BLOCK_BYTES = fp3 ? 14 : 10;
    const int K = fp3 ? 8 : 4;
    const auto register_mix = fp3 ? ggml_cuda_rocmfp3_mix_register_host : ggml_cuda_rocmfp2_mix_register_host;
    const auto unregister_mix = fp3 ? ggml_cuda_rocmfp3_mix_unregister : ggml_cuda_rocmfp2_mix_unregister;
    const auto mul_mat_id = fp3 ? ggml_cuda_rocmfp3_mix_mul_mat_id : ggml_cuda_rocmfp2_mix_mul_mat_id;
    const auto mul_mat_id_glu = fp3 ? ggml_cuda_rocmfp3_mix_mul_mat_id_glu : ggml_cuda_rocmfp2_mix_mul_mat_id_glu;
    int ndev = 0;
    if (cudaGetDeviceCount(&ndev) != cudaSuccess || ndev == 0) {
        SKIP("no HIP device available");
    }
    int device = 0;
    HIP_OK(cudaGetDevice(&device));

    // FP2 requires multiples of 128 for its wide block load; FP3 accepts
    // multiples of 32. Use a shape supported by both.
    // On gfx1151, q > 2 exercises the two-pass GLU finalizer. The sweep below
    // also covers the one-pass kernel and every supported DS4 verifier width.
    const int in = 256, out = 64, n_experts = 6, n_used = 3, ntok = GGML_CUDA_DS4_MIX_MMV_PAGED_MAX_TOKENS;
    const int nb = in / QK;
    const size_t rows_bytes = (size_t) out * nb * BLOCK_BYTES;

    std::vector<uint8_t> wup(rows_bytes * n_experts), wgate(rows_bytes * n_experts);
    for (auto & b : wup)   b = (uint8_t) rnd();
    for (auto & b : wgate) b = (uint8_t) rnd();
    // Keep the UE4M3 scale indices in a sane range so the dots do not overflow to inf, which
    // would make every comparison below vacuous.
    for (size_t blk = 0; blk < wup.size() / BLOCK_BYTES; ++blk) {
        wup  [blk * BLOCK_BYTES + BLOCK_BYTES - 2] = (uint8_t) (0x30 | (wup  [blk * BLOCK_BYTES + BLOCK_BYTES - 2] & 0x80));
        wup  [blk * BLOCK_BYTES + BLOCK_BYTES - 1] = (uint8_t) (0x30 | (wup  [blk * BLOCK_BYTES + BLOCK_BYTES - 1] & 0x80));
        wgate[blk * BLOCK_BYTES + BLOCK_BYTES - 2] = (uint8_t) (0x30 | (wgate[blk * BLOCK_BYTES + BLOCK_BYTES - 2] & 0x80));
        wgate[blk * BLOCK_BYTES + BLOCK_BYTES - 1] = (uint8_t) (0x30 | (wgate[blk * BLOCK_BYTES + BLOCK_BYTES - 1] & 0x80));
    }

    // DIFFERENT codebooks for gate and up on purpose. Producers may emit matching ones,
    // in the shipped artifact, but the kernel must not depend on that -- if it silently used
    // up's table for gate, this test would catch it.
    std::vector<uint16_t> books_up((size_t) n_experts * 2 * K), books_gate((size_t) n_experts * 2 * K);
    for (size_t i = 0; i < books_up.size(); ++i) {
        books_up[i]   = f32_to_bf16(-1.0f + 0.37f * (float) (i % 7));
        books_gate[i] = f32_to_bf16( 0.5f - 0.21f * (float) (i % 5));
    }
    std::vector<uint8_t> modes_up(n_experts, 1), modes_gate(n_experts, 1);  // 1 = adaptive
    // Routed experts 1/3/5 cover fixed/learned, learned/fixed and learned/learned.
    modes_up[1] = 0;
    modes_gate[3] = 0;

    void * d_up = nullptr, * d_gate = nullptr;
    float * d_x = nullptr, * d_up_out = nullptr, * d_gate_out = nullptr, * d_fused = nullptr;
    int32_t * d_ids = nullptr;
    HIP_OK(cudaMalloc(&d_up, wup.size()));
    HIP_OK(cudaMalloc(&d_gate, wgate.size()));
    HIP_OK(cudaMemcpy(d_up, wup.data(), wup.size(), cudaMemcpyHostToDevice));
    HIP_OK(cudaMemcpy(d_gate, wgate.data(), wgate.size(), cudaMemcpyHostToDevice));

    const size_t xn = (size_t) in * ntok;
    const size_t yn = (size_t) out * n_used * ntok;
    HIP_OK(cudaMalloc(&d_x, sizeof(float) * xn));
    HIP_OK(cudaMalloc(&d_up_out, sizeof(float) * yn));
    HIP_OK(cudaMalloc(&d_gate_out, sizeof(float) * yn));
    HIP_OK(cudaMalloc(&d_fused, sizeof(float) * yn));
    HIP_OK(cudaMalloc(&d_ids, sizeof(int32_t) * n_used * ntok));

    std::vector<float> xh(xn);
    for (size_t i = 0; i < xn; ++i) xh[i] = -0.75f + 0.03f * (float) (i % 51);
    HIP_OK(cudaMemcpy(d_x, xh.data(), sizeof(float) * xn, cudaMemcpyHostToDevice));

    std::vector<int32_t> idsh((size_t) n_used * ntok);
    for (size_t i = 0; i < idsh.size(); ++i) idsh[i] = (int32_t) ((i * 2 + 1) % n_experts);
    HIP_OK(cudaMemcpy(d_ids, idsh.data(), sizeof(int32_t) * idsh.size(), cudaMemcpyHostToDevice));

    CHECK(!register_mix(
              d_up, rows_bytes, n_experts, out, in - (fp3 ? 1 : 32),
              books_up.data(), modes_up.data()));
    CHECK(register_mix(
              d_up, rows_bytes, n_experts, out, in,
              books_up.data(), modes_up.data()));
    CHECK(register_mix(
              d_gate, rows_bytes, n_experts, out, in,
              books_gate.data(), modes_gate.data()));

    const int64_t ids_s0 = 1, ids_s1 = n_used;
    const int64_t src1_s1 = 0, src1_s2 = in;         // ne11 == 1 -> slot broadcast
    const int64_t dst_s1 = out, dst_s2 = (int64_t) out * n_used;
    const float limit = 7.0f;

    // ---- the unfused pair, which the fused launch must reproduce -------------------------
    CHECK(mul_mat_id(d_up, d_x, d_ids, d_up_out, in, out, n_used, ntok, 1,
                                           ids_s0, ids_s1, src1_s1, src1_s2, dst_s1, dst_s2, nullptr));
    CHECK(mul_mat_id(d_gate, d_x, d_ids, d_gate_out, in, out, n_used, ntok, 1,
                                           ids_s0, ids_s1, src1_s1, src1_s2, dst_s1, dst_s2, nullptr));
    CHECK(mul_mat_id_glu(d_up, d_gate, d_x, d_ids, d_fused,
                                               in, out, n_used, ntok, 1,
                                               ids_s0, ids_s1, src1_s1, src1_s2, dst_s1, dst_s2,
                                               limit, nullptr));
    HIP_OK(cudaDeviceSynchronize());

    std::vector<float> hu(yn), hg(yn), hf(yn);
    HIP_OK(cudaMemcpy(hu.data(), d_up_out,   sizeof(float) * yn, cudaMemcpyDeviceToHost));
    HIP_OK(cudaMemcpy(hg.data(), d_gate_out, sizeof(float) * yn, cudaMemcpyDeviceToHost));
    HIP_OK(cudaMemcpy(hf.data(), d_fused,    sizeof(float) * yn, cudaMemcpyDeviceToHost));

    // Exercise the actual graph dispatcher at the row cap. Its result must
    // retain the registry-aware vector dot products, not quantize activations
    // through the larger-batch MMQ fallback. This catches a missing override
    // in either mixed qtype's dispatcher, independently of GLU admission.
    // Use the device that owns the direct-launch allocations and reference.
    ggml_backend_t backend = ggml_backend_cuda_init(device);
    REQUIRE_TRUE(backend != nullptr);
    REQUIRE_TRUE(ggml_backend_cuda_get_device_id(backend) == device);
    ggml_context * ctx = ggml_init({ggml_tensor_overhead()*32 + ggml_graph_overhead_custom(32, false), nullptr, true});
    REQUIRE_TRUE(ctx != nullptr);
    const auto type = fp3 ? GGML_TYPE_Q3_1_ROCMFP3_MIX : GGML_TYPE_Q2_1_ROCMFP2_MIX;
    auto * weight = ggml_new_tensor_3d(ctx, type, in, out, n_experts);
    auto * input = ggml_new_tensor_3d(ctx, GGML_TYPE_F32, in, 1, ntok);
    auto * routing = ggml_new_tensor_2d(ctx, GGML_TYPE_I32, n_used, ntok);
    auto * product = ggml_mul_mat_id(ctx, weight, input, routing);
    auto * graph = ggml_new_graph_custom(ctx, 32, false);
    ggml_build_forward_expand(graph, product);
    auto buffer = ggml_backend_alloc_ctx_tensors(ctx, backend);
    REQUIRE_TRUE(buffer != nullptr);
    ggml_backend_tensor_set(weight, wup.data(), 0, wup.size());
    ggml_backend_tensor_set(input, xh.data(), 0, xh.size()*sizeof(float));
    ggml_backend_tensor_set(routing, idsh.data(), 0, idsh.size()*sizeof(int32_t));
    REQUIRE_TRUE(register_mix(weight->data, rows_bytes, n_experts, out, in, books_up.data(), modes_up.data()));
    const int prior = ggml_backend_cuda_set_ds4_mix_mmv_max_tokens_override(0);
    {
        luce::common::ScopedCudaGraphOverrides scope(true, 0, false, ntok);
        REQUIRE_TRUE(ggml_backend_graph_compute(backend, graph) == GGML_STATUS_SUCCESS);
    }
    CHECK(ggml_backend_cuda_set_ds4_mix_mmv_max_tokens_override(prior) == GGML_CUDA_DS4_MIX_MMV_MAX_TOKENS);
    std::vector<float> graph_values(yn);
    ggml_backend_tensor_get(product, graph_values.data(), 0, yn*sizeof(float));
    CHECK(std::memcmp(graph_values.data(), hu.data(), yn*sizeof(float)) == 0);
    unregister_mix(weight->data);
    ggml_backend_buffer_free(buffer);
    ggml_free(ctx);
    ggml_backend_free(backend);

    // The dots must be finite and non-trivial, or every assertion below passes vacuously.
    double mag = 0.0;
    int nonzero = 0;
    for (size_t i = 0; i < yn; ++i) {
        CHECK(std::isfinite(hu[i]) && std::isfinite(hg[i]) && std::isfinite(hf[i]));
        mag += std::fabs((double) hu[i]);
        if (hf[i] != 0.0f) ++nonzero;
    }
    CHECK(mag > 0.0);
    CHECK(nonzero > (int) yn / 2);   // not a field of zeros

    // GLU value against the host mirror. Tolerance, not equality -- see the header comment.
    double worst = 0.0;
    for (size_t i = 0; i < yn; ++i) {
        const float ref = host_swiglu_ds4(hg[i], hu[i], limit);
        const double denom = std::fmax(1e-6, std::fabs((double) ref));
        worst = std::fmax(worst, std::fabs((double) hf[i] - (double) ref) / denom);
    }
    std::fprintf(stderr, "worst relative deviation from the host reference: %.3e\n", worst);
    CHECK(worst < 1e-5);

    // Exercise width changes on the same allocations, including both sides of
    // the gfx1151 one-pass/two-pass dispatch boundary.
    for (int one_tok = 1; one_tok < ntok; ++one_tok) {
        const size_t one_yn = (size_t) out * n_used * one_tok;
        CHECK(mul_mat_id(d_up, d_x, d_ids, d_up_out,
                                               in, out, n_used, one_tok, 1,
                                               ids_s0, ids_s1, src1_s1, src1_s2,
                                               dst_s1, dst_s2, nullptr));
        CHECK(mul_mat_id(d_gate, d_x, d_ids, d_gate_out,
                                               in, out, n_used, one_tok, 1,
                                               ids_s0, ids_s1, src1_s1, src1_s2,
                                               dst_s1, dst_s2, nullptr));
        CHECK(mul_mat_id_glu(d_up, d_gate, d_x, d_ids, d_fused,
                                                   in, out, n_used, one_tok, 1,
                                                   ids_s0, ids_s1, src1_s1, src1_s2,
                                                   dst_s1, dst_s2, limit, nullptr));
        HIP_OK(cudaDeviceSynchronize());
        std::vector<float> one_u(one_yn), one_g(one_yn), one_f(one_yn);
        HIP_OK(cudaMemcpy(one_u.data(), d_up_out, sizeof(float) * one_yn,
                          cudaMemcpyDeviceToHost));
        HIP_OK(cudaMemcpy(one_g.data(), d_gate_out, sizeof(float) * one_yn,
                          cudaMemcpyDeviceToHost));
        HIP_OK(cudaMemcpy(one_f.data(), d_fused, sizeof(float) * one_yn,
                          cudaMemcpyDeviceToHost));
        double one_worst = 0.0;
        for (size_t i = 0; i < one_yn; ++i) {
            CHECK(std::isfinite(one_u[i]) && std::isfinite(one_g[i]) && std::isfinite(one_f[i]));
            const float ref = host_swiglu_ds4(one_g[i], one_u[i], limit);
            const double denom = std::fmax(1e-6, std::fabs((double) ref));
            one_worst = std::fmax(one_worst,
                std::fabs((double) one_f[i] - (double) ref) / denom);
        }
        CHECK(one_worst < 1e-5);
    }

    // ---- operand ORDER: swiglu_ds4 applies silu to GATE, so the two are not symmetric ----
    float * d_swapped = nullptr;
    HIP_OK(cudaMalloc(&d_swapped, sizeof(float) * yn));
    CHECK(mul_mat_id_glu(d_gate, d_up, d_x, d_ids, d_swapped,
                                               in, out, n_used, ntok, 1,
                                               ids_s0, ids_s1, src1_s1, src1_s2, dst_s1, dst_s2,
                                               limit, nullptr));
    HIP_OK(cudaDeviceSynchronize());
    std::vector<float> hs(yn);
    HIP_OK(cudaMemcpy(hs.data(), d_swapped, sizeof(float) * yn, cudaMemcpyDeviceToHost));
    int differing = 0;
    for (size_t i = 0; i < yn; ++i) if (hs[i] != hf[i]) ++differing;
    // If these matched, the kernel would be applying silu to the wrong operand (or ignoring one).
    CHECK(differing > (int) yn / 2);

    // ---- determinism: same inputs, same bytes ------------------------------------------
    HIP_OK(cudaMemset(d_fused, 0, sizeof(float) * yn));
    CHECK(mul_mat_id_glu(d_up, d_gate, d_x, d_ids, d_fused,
                                               in, out, n_used, ntok, 1,
                                               ids_s0, ids_s1, src1_s1, src1_s2, dst_s1, dst_s2,
                                               limit, nullptr));
    HIP_OK(cudaDeviceSynchronize());
    std::vector<float> hf2(yn);
    HIP_OK(cudaMemcpy(hf2.data(), d_fused, sizeof(float) * yn, cudaMemcpyDeviceToHost));
    for (size_t i = 0; i < yn; ++i) CHECK(std::memcmp(&hf[i], &hf2[i], 4) == 0);

    // ---- routed-id bounds guard: invalid ids must produce exact zeros, not OOB reads ----
    // The sync-free path reads ids[] on device with no host-side sort between routing and
    // weights, so a sentinel (-1), a padded slot, or corrupted routing must degrade to a
    // zero contribution. Poison the output first so "kernel skipped the write" cannot pass.
    {
        std::vector<int32_t> bad_ids((size_t) n_used * ntok);
        for (size_t i = 0; i < bad_ids.size(); ++i) {
            bad_ids[i] = (i % 2 == 0) ? -1 : (int32_t) n_experts;   // both out-of-range sides
        }
        HIP_OK(cudaMemcpy(d_ids, bad_ids.data(), sizeof(int32_t) * bad_ids.size(),
                          cudaMemcpyHostToDevice));
        std::vector<float> poison(yn, 1.0e9f);
        HIP_OK(cudaMemcpy(d_up_out, poison.data(), sizeof(float) * yn, cudaMemcpyHostToDevice));
        HIP_OK(cudaMemcpy(d_fused, poison.data(), sizeof(float) * yn, cudaMemcpyHostToDevice));
        CHECK(mul_mat_id(d_up, d_x, d_ids, d_up_out, in, out, n_used,
                                               ntok, 1, ids_s0, ids_s1, src1_s1, src1_s2,
                                               dst_s1, dst_s2, nullptr));
        CHECK(mul_mat_id_glu(d_up, d_gate, d_x, d_ids, d_fused,
                                                   in, out, n_used, ntok, 1,
                                                   ids_s0, ids_s1, src1_s1, src1_s2,
                                                   dst_s1, dst_s2, limit, nullptr));
        HIP_OK(cudaDeviceSynchronize());
        std::vector<float> hz(yn), hzf(yn);
        HIP_OK(cudaMemcpy(hz.data(), d_up_out, sizeof(float) * yn, cudaMemcpyDeviceToHost));
        HIP_OK(cudaMemcpy(hzf.data(), d_fused, sizeof(float) * yn, cudaMemcpyDeviceToHost));
        int nonzero = 0;
        for (size_t i = 0; i < hz.size(); ++i) {
            if (hz[i] != 0.0f || hzf[i] != 0.0f) nonzero++;
        }
        CHECK(nonzero == 0);
    }


    // ---- REFUSALS: a half-registered or mismatched pair must NOT fuse ------------------
    unregister_mix(d_gate);
    CHECK(!mul_mat_id_glu(d_up, d_gate, d_x, d_ids, d_fused,
                                                in, out, n_used, ntok, 1,
                                                ids_s0, ids_s1, src1_s1, src1_s2, dst_s1, dst_s2,
                                                limit, nullptr));
    // Re-register with a DIFFERENT out: a shape-mismatched pair must be refused too, because the
    // grid is sized from one half and would index past the other.
    CHECK(register_mix(
              d_gate, rows_bytes, n_experts, out / 2, in,
              books_gate.data(), modes_gate.data()));
    CHECK(!mul_mat_id_glu(d_up, d_gate, d_x, d_ids, d_fused,
                                                in, out, n_used, ntok, 1,
                                                ids_s0, ids_s1, src1_s1, src1_s2, dst_s1, dst_s2,
                                                limit, nullptr));

    unregister_mix(d_gate);
    unregister_mix(d_up);
    HIP_OK(cudaFree(d_up));  HIP_OK(cudaFree(d_gate));
    HIP_OK(cudaFree(d_x));   HIP_OK(cudaFree(d_ids));
    HIP_OK(cudaFree(d_up_out)); HIP_OK(cudaFree(d_gate_out));
    HIP_OK(cudaFree(d_fused));  HIP_OK(cudaFree(d_swapped));

    if (g_fails) { std::fprintf(stderr, "%d FAILURE(S)\n", g_fails); REQUIRE_TRUE(false); }
    std::fprintf(stderr, "OK: fused gate/up GLU matches the unfused pair, order is respected, "
                         "half-registered/mismatched pairs are refused, and out-of-range ids zero\n");
}

// Prefill-sized batches of the MIX types take the F16 WMMA GEMM on RDNA3.5
// (mix-wmma-moe.cu; LUCE_MMID_TELEMETRY=1 logs path=mix_wmma) and MMQ
// elsewhere. Either way the graph result must match the registry's exact
// per-route dots, run in verify-sized chunks, within F16 rounding, and masked
// owner routes (negative ids) must come out exactly zero: no route tile writes
// them, so a poisoned destination must not survive.
void RocmfpMixGateupGluFixture::check_prefill_mul_mat_id(bool fp3) {
    g_fails = 0;
    const int BLOCK_BYTES = fp3 ? 14 : 10;
    const int K = fp3 ? 8 : 4;
    const auto register_mix = fp3 ? ggml_cuda_rocmfp3_mix_register_host : ggml_cuda_rocmfp2_mix_register_host;
    const auto unregister_mix = fp3 ? ggml_cuda_rocmfp3_mix_unregister : ggml_cuda_rocmfp2_mix_unregister;
    const auto mul_mat_id = fp3 ? ggml_cuda_rocmfp3_mix_mul_mat_id : ggml_cuda_rocmfp2_mix_mul_mat_id;
    int ndev = 0;
    if (cudaGetDeviceCount(&ndev) != cudaSuccess || ndev == 0) {
        SKIP("no HIP device available");
    }
    int device = 0;
    HIP_OK(cudaGetDevice(&device));

    // WMMA needs K % 64 == 0, M % 128 == 0 and at least 64 tokens.
    const int in = 256, out = 128, n_experts = 16, n_used = 6, ntok = 96;
    const int nb = in / QK;
    const size_t rows_bytes = (size_t) out * nb * BLOCK_BYTES;
    std::vector<uint8_t> w(rows_bytes * n_experts);
    for (auto & b : w) b = (uint8_t) rnd();
    for (size_t blk = 0; blk < w.size() / BLOCK_BYTES; ++blk) {
        uint8_t * meta = &w[blk * BLOCK_BYTES + BLOCK_BYTES - 2];
        meta[0] = (uint8_t) (0x30 | (meta[0] & 0x80));
        meta[1] = (uint8_t) (0x30 | (meta[1] & 0x80));
    }
    std::vector<uint16_t> books((size_t) n_experts * 2 * K);
    for (size_t i = 0; i < books.size(); ++i) books[i] = f32_to_bf16(-1.0f + 0.37f * (float) (i % 7));
    std::vector<uint8_t> modes(n_experts);
    for (int e = 0; e < n_experts; ++e) modes[e] = (uint8_t) (e % 2);  // fixed and learned levels

    const size_t xn = (size_t) in * ntok;
    const size_t yn = (size_t) out * n_used * ntok;
    std::vector<float> xh(xn);
    for (size_t i = 0; i < xn; ++i) xh[i] = -0.75f + 0.03f * (float) (i % 51);
    // Distinct experts per token; every fourth token masks one slot, as the
    // two-device owner split does for routes the other device serves.
    std::vector<int32_t> idsh((size_t) n_used * ntok);
    for (int t = 0; t < ntok; ++t) {
        for (int j = 0; j < n_used; ++j) {
            idsh[(size_t) t * n_used + j] = (t % 4 == 1 && j == 2) ? -1 : (t * 5 + j * 3) % n_experts;
        }
    }

    // Reference: the exact per-route dots, at most the paged cap per launch.
    void * d_w = nullptr;
    float * d_x = nullptr, * d_ref = nullptr;
    int32_t * d_ids = nullptr;
    HIP_OK(cudaMalloc(&d_w, w.size()));
    HIP_OK(cudaMalloc(&d_x, sizeof(float) * xn));
    HIP_OK(cudaMalloc(&d_ref, sizeof(float) * yn));
    HIP_OK(cudaMalloc(&d_ids, sizeof(int32_t) * idsh.size()));
    HIP_OK(cudaMemcpy(d_w, w.data(), w.size(), cudaMemcpyHostToDevice));
    HIP_OK(cudaMemcpy(d_x, xh.data(), sizeof(float) * xn, cudaMemcpyHostToDevice));
    HIP_OK(cudaMemcpy(d_ids, idsh.data(), sizeof(int32_t) * idsh.size(), cudaMemcpyHostToDevice));
    REQUIRE_TRUE(register_mix(d_w, rows_bytes, n_experts, out, in, books.data(), modes.data()));
    for (int t0 = 0; t0 < ntok; t0 += GGML_CUDA_DS4_MIX_MMV_PAGED_MAX_TOKENS) {
        const int n = std::min(GGML_CUDA_DS4_MIX_MMV_PAGED_MAX_TOKENS, ntok - t0);
        CHECK(mul_mat_id(d_w, d_x + (size_t) t0 * in, d_ids + (size_t) t0 * n_used,
                         d_ref + (size_t) t0 * out * n_used, in, out, n_used, n, 1,
                         1, n_used, 0, in, out, (int64_t) out * n_used, nullptr));
    }
    HIP_OK(cudaDeviceSynchronize());
    std::vector<float> ref(yn);
    HIP_OK(cudaMemcpy(ref.data(), d_ref, sizeof(float) * yn, cudaMemcpyDeviceToHost));
    unregister_mix(d_w);
    HIP_OK(cudaFree(d_w)); HIP_OK(cudaFree(d_x)); HIP_OK(cudaFree(d_ref)); HIP_OK(cudaFree(d_ids));

    // The graph dispatcher on a poisoned destination.
    ggml_backend_t backend = ggml_backend_cuda_init(device);
    REQUIRE_TRUE(backend != nullptr);
    ggml_context * ctx = ggml_init({ggml_tensor_overhead()*32 + ggml_graph_overhead_custom(32, false), nullptr, true});
    REQUIRE_TRUE(ctx != nullptr);
    const auto type = fp3 ? GGML_TYPE_Q3_1_ROCMFP3_MIX : GGML_TYPE_Q2_1_ROCMFP2_MIX;
    auto * weight = ggml_new_tensor_3d(ctx, type, in, out, n_experts);
    auto * input = ggml_new_tensor_3d(ctx, GGML_TYPE_F32, in, 1, ntok);
    auto * routing = ggml_new_tensor_2d(ctx, GGML_TYPE_I32, n_used, ntok);
    auto * product = ggml_mul_mat_id(ctx, weight, input, routing);
    auto * graph = ggml_new_graph_custom(ctx, 32, false);
    ggml_build_forward_expand(graph, product);
    auto buffer = ggml_backend_alloc_ctx_tensors(ctx, backend);
    REQUIRE_TRUE(buffer != nullptr);
    ggml_backend_tensor_set(weight, w.data(), 0, w.size());
    ggml_backend_tensor_set(input, xh.data(), 0, xn * sizeof(float));
    ggml_backend_tensor_set(routing, idsh.data(), 0, idsh.size() * sizeof(int32_t));
    const std::vector<float> poison(yn, 1.0e9f);
    ggml_backend_tensor_set(product, poison.data(), 0, yn * sizeof(float));
    REQUIRE_TRUE(register_mix(weight->data, rows_bytes, n_experts, out, in, books.data(), modes.data()));
    const uint64_t wmma_before = ggml_cuda_mix_wmma_moe_launch_count();
    {
        luce::common::ScopedCudaGraphOverrides scope(/*disable_graphs=*/true);
        REQUIRE_TRUE(ggml_backend_graph_compute(backend, graph) == GGML_STATUS_SUCCESS);
    }
    std::vector<float> got(yn);
    ggml_backend_tensor_get(product, got.data(), 0, yn * sizeof(float));
    // Where WMMA is available the batch must have taken it, so an MMQ
    // fallback cannot pass for the kernel.
    if (ggml_cuda_mix_wmma_moe_available(device)) {
        CHECK(ggml_cuda_mix_wmma_moe_launch_count() > wmma_before);
    }
    unregister_mix(weight->data);
    ggml_backend_buffer_free(buffer);
    ggml_free(ctx);
    ggml_backend_free(backend);

    int masked_bad = 0, routes = 0;
    double worst = 0.0, mag = 0.0;
    for (int t = 0; t < ntok; ++t) {
        for (int j = 0; j < n_used; ++j) {
            const size_t col = ((size_t) t * n_used + j) * out;
            if (idsh[(size_t) t * n_used + j] < 0) {
                for (int i = 0; i < out; ++i) masked_bad += got[col + i] != 0.0f;
                continue;
            }
            double err = 0.0, norm = 0.0;
            for (int i = 0; i < out; ++i) {
                CHECK(std::isfinite(got[col + i]));
                const double d = (double) got[col + i] - (double) ref[col + i];
                err += d * d;
                norm += (double) ref[col + i] * ref[col + i];
            }
            worst = std::fmax(worst, std::sqrt(err / std::fmax(norm, 1e-12)));
            mag += norm;
            ++routes;
        }
    }
    std::fprintf(stderr, "prefill %s: %d routes, worst relative L2 error vs route dots %.3e, "
                 "nonzero masked values %d\n", fp3 ? "fp3" : "fp2", routes, worst, masked_bad);
    CHECK(mag > 0.0);
    CHECK(masked_bad == 0);
    CHECK(worst < 5e-3);  // F16 operands, F32 accumulation; a wiring error is O(1)
    if (g_fails) { std::fprintf(stderr, "%d FAILURE(S)\n", g_fails); REQUIRE_TRUE(false); }
}

TEST_CASE(RocmfpMixGateupGluFixture, fp2_prefill_batch_matches_route_dots) {
    check_prefill_mul_mat_id(false);
}

TEST_CASE(RocmfpMixGateupGluFixture, fp3_prefill_batch_matches_route_dots) {
    check_prefill_mul_mat_id(true);
}

TEST_CASE(RocmfpMixGateupGluFixture, fp2_fused_gateup_glu_and_paged_dispatch) {
    check_fused_gateup_glu(false);
}

TEST_CASE(RocmfpMixGateupGluFixture, fp3_fused_gateup_glu_and_paged_dispatch) {
    check_fused_gateup_glu(true);
}

TEST_CASE(RocmfpMixGateupGluFixture, paged_dispatch_on_nonzero_device) {
    int ndev = 0;
    if (cudaGetDeviceCount(&ndev) != cudaSuccess || ndev < 2) {
        SKIP("requires two visible GPUs");
    }
    int previous = 0;
    HIP_OK(cudaGetDevice(&previous));
    struct RestoreDevice {
        int previous;
        ~RestoreDevice() { (void) cudaSetDevice(previous); }
    } restore{previous};
    HIP_OK(cudaSetDevice(ndev - 1));
    for (bool fp3 : {false, true}) {
        check_fused_gateup_glu(fp3);
        int current = 0;
        HIP_OK(cudaGetDevice(&current));
        REQUIRE_TRUE(current == ndev - 1);
    }
}
