# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../HexadecimalTest.srcs/sources_1/bd/demo/ipshared/8b3d" \
"number_capture_4bit_TB_func_synth.v" \
"../../../../../HexadecimalTest.srcs/sources_1/imports/DDC/Lab4_4-bit_Number_Capture/Lab4_4-bit_Number_Capture.srcs/sources_1/new/4_BIT_NUMBER_CAPTURE.v" \
"../../../../../HexadecimalTest.srcs/sim_1/imports/new/number_capture_4bit_TB.v" \

# Do not sort compile order
nosort
