<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>PRCM</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">PRCM</a>
</h2>
<P>Instance: PRCM<BR>
Component: PRCM<BR>
Base address: 0x40082000</P>
<BR>
<P>Power, Reset and Clock Management</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="PRCM"></A><A href="CPU_MMAP.html"> TOP</A>:<B>PRCM</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#INFRCLKDIVR" title="Infrastructure Clock Division Factor For Run Mode">INFRCLKDIVR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2000</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#INFRCLKDIVS" title="Infrastructure Clock Division Factor For Sleep Mode">INFRCLKDIVS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0004</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2004</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#INFRCLKDIVDS" title="Infrastructure Clock Division Factor For DeepSleep Mode">INFRCLKDIVDS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0008</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2008</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#VDCTL" title="MCU Voltage Domain Control">VDCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 000C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 200C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CLKLOADCTL" title="Load PRCM Settings To CLKCTRL Power Domain">CLKLOADCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0002</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0028</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2028</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RFCCLKG" title="RFC Clock Gate">RFCCLKG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 002C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 202C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#VIMSCLKG" title="VIMS Clock Gate">VIMSCLKG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0003</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0030</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2030</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SECDMACLKGR" title="SEC (PKA And TRNG And CRYPTO) And UDMA Clock Gate For Run And All Modes">SECDMACLKGR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 003C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 203C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SECDMACLKGS" title="SEC (PKA And TRNG And CRYPTO) And UDMA Clock Gate For Sleep Mode">SECDMACLKGS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0040</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2040</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SECDMACLKGDS" title="SEC (PKA And TRNG and CRYPTO) And UDMA Clock Gate For Deep Sleep Mode">SECDMACLKGDS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0044</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2044</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#GPIOCLKGR" title="GPIO Clock Gate For Run And All Modes">GPIOCLKGR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0048</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2048</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#GPIOCLKGS" title="GPIO Clock Gate For Sleep Mode">GPIOCLKGS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 004C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 204C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#GPIOCLKGDS" title="GPIO Clock Gate For Deep Sleep Mode">GPIOCLKGDS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0050</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2050</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#GPTCLKGR" title="GPT Clock Gate For Run And All Modes">GPTCLKGR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0054</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2054</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#GPTCLKGS" title="GPT Clock Gate For Sleep Mode">GPTCLKGS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0058</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2058</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#GPTCLKGDS" title="GPT Clock Gate For Deep Sleep Mode">GPTCLKGDS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 005C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 205C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2CCLKGR" title="I2C Clock Gate For Run And All Modes">I2CCLKGR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0060</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2060</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2CCLKGS" title="I2C Clock Gate For Sleep Mode">I2CCLKGS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0064</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2064</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2CCLKGDS" title="I2C Clock Gate For Deep Sleep Mode">I2CCLKGDS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0068</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2068</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#UARTCLKGR" title="UART Clock Gate For Run And All Modes">UARTCLKGR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 006C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 206C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#UARTCLKGS" title="UART Clock Gate For Sleep Mode">UARTCLKGS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0070</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2070</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#UARTCLKGDS" title="UART Clock Gate For Deep Sleep Mode">UARTCLKGDS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0074</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2074</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SSICLKGR" title="SSI Clock Gate For Run And All Modes">SSICLKGR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0078</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2078</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SSICLKGS" title="SSI Clock Gate For Sleep Mode">SSICLKGS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 007C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 207C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SSICLKGDS" title="SSI Clock Gate For Deep Sleep Mode">SSICLKGDS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0080</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2080</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2SCLKGR" title="I2S Clock Gate For Run And All Modes">I2SCLKGR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0084</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2084</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2SCLKGS" title="I2S Clock Gate For Sleep Mode">I2SCLKGS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0088</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2088</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2SCLKGDS" title="I2S Clock Gate For Deep Sleep Mode">I2SCLKGDS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 008C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 208C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SYSBUSCLKDIV" title="Internal">SYSBUSCLKDIV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00B4</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20B4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CPUCLKDIV" title="Internal">CPUCLKDIV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00B8</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20B8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PERBUSCPUCLKDIV" title="Internal">PERBUSCPUCLKDIV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00BC</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20BC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PERDMACLKDIV" title="Internal">PERDMACLKDIV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00C4</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20C4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2SBCLKSEL" title="I2S Clock Control">I2SBCLKSEL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00C8</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20C8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#GPTCLKDIV" title="GPT Scalar">GPTCLKDIV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00CC</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20CC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2SCLKCTL" title="I2S Clock Control">I2SCLKCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00D0</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20D0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2SMCLKDIV" title="MCLK Division Ratio">I2SMCLKDIV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00D4</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20D4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2SBCLKDIV" title="BCLK Division Ratio">I2SBCLKDIV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00D8</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20D8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#I2SWCLKDIV" title="WCLK Division Ratio">I2SWCLKDIV</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00DC</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20DC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RESETSECDMA" title="RESET For SEC (PKA And TRNG And CRYPTO) And UDMA">RESETSECDMA</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00F0</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20F0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RESETGPIO" title="RESET For GPIO IPs">RESETGPIO</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00F4</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20F4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RESETGPT" title="RESET For GPT Ips">RESETGPT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00F8</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20F8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RESETI2C" title="RESET For I2C IPs">RESETI2C</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00FC</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 20FC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RESETUART" title="RESET For UART IPs">RESETUART</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0100</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2100</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RESETSSI" title="RESET For SSI IPs">RESETSSI</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0104</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2104</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RESETI2S" title="RESET For I2S IP">RESETI2S</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0108</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2108</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDCTL0" title="Power Domain Control">PDCTL0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 012C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 212C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDCTL0RFC" title="RFC Power Domain Control">PDCTL0RFC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0130</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2130</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDCTL0SERIAL" title="SERIAL Power Domain Control">PDCTL0SERIAL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0134</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2134</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDCTL0PERIPH" title="PERIPH Power Domain Control">PDCTL0PERIPH</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0138</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2138</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDSTAT0" title="Power Domain Status">PDSTAT0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0140</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2140</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDSTAT0RFC" title="RFC Power Domain Status">PDSTAT0RFC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0144</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2144</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDSTAT0SERIAL" title="SERIAL Power Domain Status">PDSTAT0SERIAL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0148</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2148</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDSTAT0PERIPH" title="PERIPH Power Domain Status">PDSTAT0PERIPH</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 014C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 214C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDCTL1" title="Power Domain Control">PDCTL1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 000A</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 017C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 217C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDCTL1CPU" title="CPU Power Domain Direct Control">PDCTL1CPU</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0184</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2184</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDCTL1RFC" title="RFC Power Domain Direct Control">PDCTL1RFC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0188</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2188</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDCTL1VIMS" title="VIMS Mode Direct Control">PDCTL1VIMS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 018C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 218C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDSTAT1" title="Power Manager Status">PDSTAT1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 001A</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0194</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2194</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDSTAT1BUS" title="BUS Power Domain Direct Read Status">PDSTAT1BUS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0198</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2198</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDSTAT1RFC" title="RFC Power Domain Direct Read Status">PDSTAT1RFC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 019C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 219C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDSTAT1CPU" title="CPU Power Domain Direct Read Status">PDSTAT1CPU</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01A0</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 21A0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PDSTAT1VIMS" title="VIMS Mode Direct Read Status">PDSTAT1VIMS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01A4</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 21A4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RFCBITS" title="Control To RFC">RFCBITS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01CC</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 21CC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RFCMODESEL" title="Selected RFC Mode">RFCMODESEL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01D0</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 21D0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RFCMODEHWOPT" title="Allowed RFC Modes">RFCMODEHWOPT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01D4</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 21D4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWRPROFSTAT" title="Power Profiler Register">PWRPROFSTAT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01E0</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 21E0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MCUSRAMCFG" title="MCU SRAM configuration">MCUSRAMCFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0020</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 021C</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 221C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RAMRETEN" title="Memory Retention Control">RAMRETEN</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 000B</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0224</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2224</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#OSCIMSC" title="Oscillator Interrupt Mask">OSCIMSC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0036</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0290</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2290</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#OSCRIS" title="Oscillator Raw Interrupt Status">OSCRIS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0294</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2294</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#OSCICR" title="Oscillator Raw Interrupt Clear">OSCICR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0298</P>
</TD>
<TD class="cellCol5">
  <P>0x4008 2298</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:PRCM Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="INFRCLKDIVR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:INFRCLKDIVR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2000</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Infrastructure Clock Division Factor For Run Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="INFRCLKDIVR_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="INFRCLKDIVR_RATIO">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RATIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Division rate for clocks driving modules in the <A class="mmap_legend_link" href="../legend.html#MCU_AON">MCU_AON</A> domain when system <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> is in run mode. Division ratio affects both infrastructure clock and perbusull clock.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIV1</TD>
<TD class="cellEnumTableCol3">Divide by 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIV2</TD>
<TD class="cellEnumTableCol3">Divide by 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">DIV8</TD>
<TD class="cellEnumTableCol3">Divide by 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">DIV32</TD>
<TD class="cellEnumTableCol3">Divide by 32</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="INFRCLKDIVS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:INFRCLKDIVS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2004</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Infrastructure Clock Division Factor For Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="INFRCLKDIVS_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="INFRCLKDIVS_RATIO">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RATIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Division rate for clocks driving modules in the <A class="mmap_legend_link" href="../legend.html#MCU_AON">MCU_AON</A> domain when system <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> is in sleep mode. Division ratio affects both infrastructure clock and perbusull clock.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIV1</TD>
<TD class="cellEnumTableCol3">Divide by 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIV2</TD>
<TD class="cellEnumTableCol3">Divide by 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">DIV8</TD>
<TD class="cellEnumTableCol3">Divide by 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">DIV32</TD>
<TD class="cellEnumTableCol3">Divide by 32</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="INFRCLKDIVDS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:INFRCLKDIVDS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2008</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Infrastructure Clock Division Factor For DeepSleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="INFRCLKDIVDS_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="INFRCLKDIVDS_RATIO">1:0</a>
</TD>
<TD class="cellBitfieldCol2">RATIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Division rate for clocks driving modules in the <A class="mmap_legend_link" href="../legend.html#MCU_AON">MCU_AON</A> domain when system <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> is in seepsleep mode. Division ratio affects both infrastructure clock and perbusull clock.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIV1</TD>
<TD class="cellEnumTableCol3">Divide by 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIV2</TD>
<TD class="cellEnumTableCol3">Divide by 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">DIV8</TD>
<TD class="cellEnumTableCol3">Divide by 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">DIV32</TD>
<TD class="cellEnumTableCol3">Divide by 32</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="VDCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:VDCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 000C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 200C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 200C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">MCU Voltage Domain Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VDCTL_SPARE1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">SPARE1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VDCTL_ULDO">0</a>
</TD>
<TD class="cellBitfieldCol2">ULDO</TD>
<TD class="cellBitfieldCol3" colspan="3">Request <A class="mmap_legend_link" href="../legend.html#PMCTL">PMCTL</A> to switch to <A class="mmap_legend_link" href="../legend.html#uLDO">uLDO</A>.<BR>
<BR>
0: No request<BR>
1: Assert request when possible<BR>
<BR>
The bit will have no effect before the following requirements are met:<BR>
1. <A class="xref" href="#PDCTL1_CPU_ON">PDCTL1.CPU_ON</A> = 0<BR>
2. <A class="xref" href="#PDCTL1_VIMS_MODE">PDCTL1.VIMS_MODE</A> = x0<BR>
3. <A class="xref" href="#SECDMACLKGDS_DMA_CLK_EN">SECDMACLKGDS.DMA_CLK_EN</A> = 0 and S.CRYPTO_CLK_EN] = 0 and  <A class="xref" href="#SECDMACLKGR_DMA_AM_CLK_EN">SECDMACLKGR.DMA_AM_CLK_EN</A> = 0 (Note: Settings must be loaded with <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A>)<BR>
4. <A class="xref" href="#SECDMACLKGDS_CRYPTO_CLK_EN">SECDMACLKGDS.CRYPTO_CLK_EN</A> = 0 and  <A class="xref" href="#SECDMACLKGR_CRYPTO_AM_CLK_EN">SECDMACLKGR.CRYPTO_AM_CLK_EN</A> = 0 (Note: Settings must be loaded with <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A>)<BR>
5. <A class="xref" href="#I2SCLKGDS_CLK_EN">I2SCLKGDS.CLK_EN</A> = 0 and <A class="xref" href="#I2SCLKGR_AM_CLK_EN">I2SCLKGR.AM_CLK_EN</A> = 0 (Note: Settings must be loaded with <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A>)<BR>
6. <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> do no request access to BUS<BR>
7. System <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> in deepsleep</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CLKLOADCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:CLKLOADCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2028</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Load <A class="mmap_legend_link" href="../legend.html#PRCM">PRCM</A> Settings To <A class="mmap_legend_link" href="../legend.html#CLKCTRL">CLKCTRL</A> Power Domain</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CLKLOADCTL_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CLKLOADCTL_LOAD_DONE">1</a>
</TD>
<TD class="cellBitfieldCol2">LOAD_DONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of <A class="xref" href="#CLKLOADCTL_LOAD">LOAD</A>. <BR>
Will be cleared to 0 when any of the registers requiring a <A class="xref" href="#CLKLOADCTL_LOAD">LOAD</A> is written to, and be set to 1 when a <A class="xref" href="#CLKLOADCTL_LOAD">LOAD</A> is done.<BR>
Note that writing no change to a register will result in the <A class="xref" href="#CLKLOADCTL_LOAD_DONE">LOAD_DONE</A> being cleared.<BR>
<BR>
0 : One or more registers have been write accessed after last <A class="xref" href="#CLKLOADCTL_LOAD">LOAD</A><BR>
1 : No registers are write accessed after last <A class="xref" href="#CLKLOADCTL_LOAD">LOAD</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CLKLOADCTL_LOAD">0</a>
</TD>
<TD class="cellBitfieldCol2">LOAD</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No action<BR>
1: Load settings to <A class="mmap_legend_link" href="../legend.html#CLKCTRL">CLKCTRL</A>. Bit is <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
<BR>
Multiple changes to settings may be done before <A class="xref" href="#CLKLOADCTL_LOAD">LOAD</A> is written once so all changes takes place at the same time. <A class="xref" href="#CLKLOADCTL_LOAD">LOAD</A> can also be done after single setting updates.<BR>
<BR>
Registers that needs to be followed by <A class="xref" href="#CLKLOADCTL_LOAD">LOAD</A> before settings being applied are:<BR>
- <A class="xref" href="#SYSBUSCLKDIV">SYSBUSCLKDIV</A><BR>
- <A class="xref" href="#CPUCLKDIV">CPUCLKDIV</A><BR>
- <A class="xref" href="#PERBUSCPUCLKDIV">PERBUSCPUCLKDIV</A><BR>
- <A class="xref" href="#PERDMACLKDIV">PERDMACLKDIV</A><BR>
- <A class="xref" href="#PERBUSCPUCLKG">PERBUSCPUCLKG</A><BR>
- <A class="xref" href="#RFCCLKG">RFCCLKG</A><BR>
- <A class="xref" href="#VIMSCLKG">VIMSCLKG</A><BR>
- <A class="xref" href="#SECDMACLKGR">SECDMACLKGR</A><BR>
- <A class="xref" href="#SECDMACLKGS">SECDMACLKGS</A><BR>
- <A class="xref" href="#SECDMACLKGDS">SECDMACLKGDS</A><BR>
- <A class="xref" href="#GPIOCLKGR">GPIOCLKGR</A><BR>
- <A class="xref" href="#GPIOCLKGS">GPIOCLKGS</A><BR>
- <A class="xref" href="#GPIOCLKGDS">GPIOCLKGDS</A><BR>
- <A class="xref" href="#GPTCLKGR">GPTCLKGR</A><BR>
- <A class="xref" href="#GPTCLKGS">GPTCLKGS</A><BR>
- <A class="xref" href="#GPTCLKGDS">GPTCLKGDS</A><BR>
- <A class="xref" href="#GPTCLKDIV">GPTCLKDIV</A><BR>
- <A class="xref" href="#I2CCLKGR">I2CCLKGR</A><BR>
- <A class="xref" href="#I2CCLKGS">I2CCLKGS</A><BR>
- <A class="xref" href="#I2CCLKGDS">I2CCLKGDS</A><BR>
- <A class="xref" href="#SSICLKGR">SSICLKGR</A><BR>
- <A class="xref" href="#SSICLKGS">SSICLKGS</A><BR>
- <A class="xref" href="#SSICLKGDS">SSICLKGDS</A><BR>
- <A class="xref" href="#UARTCLKGR">UARTCLKGR</A><BR>
- <A class="xref" href="#UARTCLKGS">UARTCLKGS</A><BR>
- <A class="xref" href="#UARTCLKGDS">UARTCLKGDS</A><BR>
- <A class="xref" href="#I2SCLKGR">I2SCLKGR</A><BR>
- <A class="xref" href="#I2SCLKGS">I2SCLKGS</A><BR>
- <A class="xref" href="#I2SCLKGDS">I2SCLKGDS</A><BR>
- <A class="xref" href="#I2SBCLKSEL">I2SBCLKSEL</A><BR>
- <A class="xref" href="#I2SCLKCTL">I2SCLKCTL</A><BR>
- <A class="xref" href="#I2SMCLKDIV">I2SMCLKDIV</A><BR>
- <A class="xref" href="#I2SBCLKDIV">I2SBCLKDIV</A><BR>
- <A class="xref" href="#I2SWCLKDIV">I2SWCLKDIV</A></TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RFCCLKG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RFCCLKG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 002C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 202C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 202C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RFC Clock Gate</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RFCCLKG_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RFCCLKG_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable Clock<BR>
1: Enable clock if <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> power domain is on<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="VIMSCLKG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:VIMSCLKG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2030</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#VIMS">VIMS</A> Clock Gate</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VIMSCLKG_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="VIMSCLKG_CLK_EN">1:0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">00: Disable clock<BR>
01: Disable clock when <A class="mmap_legend_link" href="../legend.html#SYSBUS">SYSBUS</A> clock is disabled<BR>
11: Enable clock<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b11</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SECDMACLKGR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:SECDMACLKGR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 003C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 203C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 203C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">SEC (<A class="mmap_legend_link" href="../legend.html#PKA">PKA</A> And <A class="mmap_legend_link" href="../legend.html#TRNG">TRNG</A> And <A class="mmap_legend_link" href="../legend.html#CRYPTO">CRYPTO</A>) And <A class="mmap_legend_link" href="../legend.html#UDMA">UDMA</A> Clock Gate For Run And All Modes</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_RESERVED25">31:25</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED25</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_DMA_AM_CLK_EN">24</a>
</TD>
<TD class="cellBitfieldCol2">DMA_AM_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No force<BR>
1: Force clock on for all modes (Run, Sleep and Deep Sleep)<BR>
<BR>
Overrides <A class="xref" href="#SECDMACLKGR_DMA_CLK_EN">DMA_CLK_EN</A>, <A class="xref" href="#SECDMACLKGS_DMA_CLK_EN">SECDMACLKGS.DMA_CLK_EN</A> and <A class="xref" href="#SECDMACLKGDS_DMA_CLK_EN">SECDMACLKGDS.DMA_CLK_EN</A> when enabled.<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#SYSBUS">SYSBUS</A> clock will always run when enabled<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_RESERVED20">23:20</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED20</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_PKA_ZERIOZE_RESET_N">19</a>
</TD>
<TD class="cellBitfieldCol2">PKA_ZERIOZE_RESET_N</TD>
<TD class="cellBitfieldCol3" colspan="3">Zeroization logic hardware reset.<BR>
<BR>
0: pka_zeroize logic inactive.<BR>
1: pka_zeroize of memory  is enabled. <BR>
<BR>
This register must remain active until the memory are completely zeroized which requires 256 periods on systembus clock.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_PKA_AM_CLK_EN">18</a>
</TD>
<TD class="cellBitfieldCol2">PKA_AM_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No force<BR>
1: Force clock on for all modes (Run, Sleep and Deep Sleep)<BR>
<BR>
Overrides <A class="xref" href="#SECDMACLKGR_PKA_CLK_EN">PKA_CLK_EN</A>, <A class="xref" href="#SECDMACLKGS_PKA_CLK_EN">SECDMACLKGS.PKA_CLK_EN</A> and <A class="xref" href="#SECDMACLKGDS_PKA_CLK_EN">SECDMACLKGDS.PKA_CLK_EN</A> when enabled.<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_TRNG_AM_CLK_EN">17</a>
</TD>
<TD class="cellBitfieldCol2">TRNG_AM_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No force<BR>
1: Force clock on for all modes (Run, Sleep and Deep Sleep)<BR>
<BR>
Overrides <A class="xref" href="#SECDMACLKGR_TRNG_CLK_EN">TRNG_CLK_EN</A>, <A class="xref" href="#SECDMACLKGS_TRNG_CLK_EN">SECDMACLKGS.TRNG_CLK_EN</A> and <A class="xref" href="#SECDMACLKGDS_TRNG_CLK_EN">SECDMACLKGDS.TRNG_CLK_EN</A> when enabled.<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_CRYPTO_AM_CLK_EN">16</a>
</TD>
<TD class="cellBitfieldCol2">CRYPTO_AM_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No force<BR>
1: Force clock on for all modes (Run, Sleep and Deep Sleep)<BR>
<BR>
Overrides <A class="xref" href="#SECDMACLKGR_CRYPTO_CLK_EN">CRYPTO_CLK_EN</A>, <A class="xref" href="#SECDMACLKGS_CRYPTO_CLK_EN">SECDMACLKGS.CRYPTO_CLK_EN</A> and <A class="xref" href="#SECDMACLKGDS_CRYPTO_CLK_EN">SECDMACLKGDS.CRYPTO_CLK_EN</A> when enabled.<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#SYSBUS">SYSBUS</A> clock will always run when enabled<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_RESERVED9">15:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_DMA_CLK_EN">8</a>
</TD>
<TD class="cellBitfieldCol2">DMA_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_DMA_AM_CLK_EN">DMA_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_RESERVED3">7:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_PKA_CLK_EN">2</a>
</TD>
<TD class="cellBitfieldCol2">PKA_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_PKA_AM_CLK_EN">PKA_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_TRNG_CLK_EN">1</a>
</TD>
<TD class="cellBitfieldCol2">TRNG_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_TRNG_AM_CLK_EN">TRNG_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGR_CRYPTO_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CRYPTO_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_CRYPTO_AM_CLK_EN">CRYPTO_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SECDMACLKGS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:SECDMACLKGS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2040</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">SEC (<A class="mmap_legend_link" href="../legend.html#PKA">PKA</A> And <A class="mmap_legend_link" href="../legend.html#TRNG">TRNG</A> And <A class="mmap_legend_link" href="../legend.html#CRYPTO">CRYPTO</A>) And <A class="mmap_legend_link" href="../legend.html#UDMA">UDMA</A> Clock Gate For Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGS_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGS_DMA_CLK_EN">8</a>
</TD>
<TD class="cellBitfieldCol2">DMA_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_DMA_AM_CLK_EN">SECDMACLKGR.DMA_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGS_RESERVED3">7:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGS_PKA_CLK_EN">2</a>
</TD>
<TD class="cellBitfieldCol2">PKA_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_PKA_AM_CLK_EN">SECDMACLKGR.PKA_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGS_TRNG_CLK_EN">1</a>
</TD>
<TD class="cellBitfieldCol2">TRNG_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_TRNG_AM_CLK_EN">SECDMACLKGR.TRNG_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGS_CRYPTO_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CRYPTO_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_CRYPTO_AM_CLK_EN">SECDMACLKGR.CRYPTO_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SECDMACLKGDS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:SECDMACLKGDS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0044</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2044</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2044</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">SEC (<A class="mmap_legend_link" href="../legend.html#PKA">PKA</A> And <A class="mmap_legend_link" href="../legend.html#TRNG">TRNG</A> and <A class="mmap_legend_link" href="../legend.html#CRYPTO">CRYPTO</A>) And <A class="mmap_legend_link" href="../legend.html#UDMA">UDMA</A> Clock Gate For Deep Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGDS_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGDS_DMA_CLK_EN">8</a>
</TD>
<TD class="cellBitfieldCol2">DMA_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_DMA_AM_CLK_EN">SECDMACLKGR.DMA_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGDS_RESERVED3">7:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGDS_PKA_CLK_EN">2</a>
</TD>
<TD class="cellBitfieldCol2">PKA_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_PKA_AM_CLK_EN">SECDMACLKGR.PKA_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGDS_TRNG_CLK_EN">1</a>
</TD>
<TD class="cellBitfieldCol2">TRNG_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#SYSBUS">SYSBUS</A> clock will always run when enabled<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_TRNG_AM_CLK_EN">SECDMACLKGR.TRNG_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SECDMACLKGDS_CRYPTO_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CRYPTO_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#SYSBUS">SYSBUS</A> clock will always run when enabled<BR>
<BR>
Can be forced on by <A class="xref" href="#SECDMACLKGR_CRYPTO_AM_CLK_EN">SECDMACLKGR.CRYPTO_AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="GPIOCLKGR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:GPIOCLKGR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2048</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#GPIO">GPIO</A> Clock Gate For Run And All Modes</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPIOCLKGR_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPIOCLKGR_AM_CLK_EN">8</a>
</TD>
<TD class="cellBitfieldCol2">AM_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No force<BR>
1: Force clock on for all modes (Run, Sleep and Deep Sleep)<BR>
<BR>
Overrides <A class="xref" href="#GPIOCLKGR_CLK_EN">CLK_EN</A>,  <A class="xref" href="#GPIOCLKGS_CLK_EN">GPIOCLKGS.CLK_EN</A> and  <A class="xref" href="#GPIOCLKGDS_CLK_EN">GPIOCLKGDS.CLK_EN</A> when enabled.<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPIOCLKGR_RESERVED1">7:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPIOCLKGR_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#GPIOCLKGR_AM_CLK_EN">AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="GPIOCLKGS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:GPIOCLKGS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 004C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 204C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 204C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#GPIO">GPIO</A> Clock Gate For Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPIOCLKGS_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPIOCLKGS_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#GPIOCLKGR_AM_CLK_EN">GPIOCLKGR.AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="GPIOCLKGDS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:GPIOCLKGDS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0050</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2050</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2050</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#GPIO">GPIO</A> Clock Gate For Deep Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPIOCLKGDS_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPIOCLKGDS_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#GPIOCLKGR_AM_CLK_EN">GPIOCLKGR.AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="GPTCLKGR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:GPTCLKGR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0054</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2054</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2054</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#GPT">GPT</A> Clock Gate For Run And All Modes</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPTCLKGR_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPTCLKGR_AM_CLK_EN">11:8</a>
</TD>
<TD class="cellBitfieldCol2">AM_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Each bit below has the following meaning:<BR>
<BR>
0: No force<BR>
1: Force clock on for all modes (Run, Sleep and Deep Sleep)<BR>
<BR>
Overrides <A class="xref" href="#GPTCLKGR_CLK_EN">CLK_EN</A>,  <A class="xref" href="#GPTCLKGS_CLK_EN">GPTCLKGS.CLK_EN</A> and  <A class="xref" href="#GPTCLKGDS_CLK_EN">GPTCLKGDS.CLK_EN</A> when enabled.<BR>
<BR>
ENUMs can be combined<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">AM_GPT0</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT0 in all modes</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">AM_GPT1</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT1  in all modes</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">AM_GPT2</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT2  in all modes</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">AM_GPT3</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT3  in all modes</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPTCLKGR_RESERVED4">7:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPTCLKGR_CLK_EN">3:0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Each bit below has the following meaning:<BR>
<BR>
0: Disable clock<BR>
1: Enable clock <BR>
<BR>
Can be forced on by <A class="xref" href="#GPTCLKGR_AM_CLK_EN">AM_CLK_EN</A><BR>
<BR>
ENUMs can be combined<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">GPT0</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">GPT1</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">GPT2</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">GPT3</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT3</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="GPTCLKGS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:GPTCLKGS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0058</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2058</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2058</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#GPT">GPT</A> Clock Gate For Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPTCLKGS_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPTCLKGS_CLK_EN">3:0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Each bit below has the following meaning:<BR>
<BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#GPTCLKGR_AM_CLK_EN">GPTCLKGR.AM_CLK_EN</A><BR>
<BR>
ENUMs can be combined<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">GPT0</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">GPT1</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">GPT2</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">GPT3</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT3</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="GPTCLKGDS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:GPTCLKGDS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 005C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 205C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 205C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#GPT">GPT</A> Clock Gate For Deep Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPTCLKGDS_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPTCLKGDS_CLK_EN">3:0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Each bit below has the following meaning:<BR>
<BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#GPTCLKGR_AM_CLK_EN">GPTCLKGR.AM_CLK_EN</A><BR>
<BR>
ENUMs can be combined<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">GPT0</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">GPT1</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">GPT2</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">GPT3</TD>
<TD class="cellEnumTableCol3">Enable clock for GPT3</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2CCLKGR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2CCLKGR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0060</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2060</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2060</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#I2C">I2C</A> Clock Gate For Run And All Modes</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2CCLKGR_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2CCLKGR_AM_CLK_EN">8</a>
</TD>
<TD class="cellBitfieldCol2">AM_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No force<BR>
1: Force clock on for all modes (Run, Sleep and Deep Sleep)<BR>
<BR>
Overrides <A class="xref" href="#I2CCLKGR_CLK_EN">CLK_EN</A>,  <A class="xref" href="#I2CCLKGS_CLK_EN">I2CCLKGS.CLK_EN</A> and  <A class="xref" href="#I2CCLKGDS_CLK_EN">I2CCLKGDS.CLK_EN</A> when enabled.<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2CCLKGR_RESERVED1">7:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2CCLKGR_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#I2CCLKGR_AM_CLK_EN">AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2CCLKGS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2CCLKGS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0064</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2064</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2064</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#I2C">I2C</A> Clock Gate For Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2CCLKGS_SPARE1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">SPARE1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2CCLKGS_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#I2CCLKGR_AM_CLK_EN">I2CCLKGR.AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2CCLKGDS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2CCLKGDS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0068</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2068</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2068</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#I2C">I2C</A> Clock Gate For Deep Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2CCLKGDS_SPARE1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">SPARE1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2CCLKGDS_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#I2CCLKGR_AM_CLK_EN">I2CCLKGR.AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="UARTCLKGR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:UARTCLKGR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 006C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 206C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 206C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#UART">UART</A> Clock Gate For Run And All Modes</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="UARTCLKGR_RESERVED10">31:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="UARTCLKGR_AM_CLK_EN">9:8</a>
</TD>
<TD class="cellBitfieldCol2">AM_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No force<BR>
1: Force clock on for all modes (Run, Sleep and Deep Sleep)<BR>
<BR>
Overrides <A class="xref" href="#UARTCLKGR_CLK_EN">CLK_EN</A>,  <A class="xref" href="#UARTCLKGS_CLK_EN">UARTCLKGS.CLK_EN</A> and  <A class="xref" href="#UARTCLKGDS_CLK_EN">UARTCLKGDS.CLK_EN</A> when enabled.<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">AM_UART0</TD>
<TD class="cellEnumTableCol3">Enable clock for UART0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">AM_UART1</TD>
<TD class="cellEnumTableCol3">Enable clock for UART1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="UARTCLKGR_RESERVED2">7:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="UARTCLKGR_CLK_EN">1:0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#UARTCLKGR_AM_CLK_EN">AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">UART0</TD>
<TD class="cellEnumTableCol3">Enable clock for UART0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">UART1</TD>
<TD class="cellEnumTableCol3">Enable clock for UART1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="UARTCLKGS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:UARTCLKGS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0070</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2070</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2070</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#UART">UART</A> Clock Gate For Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="UARTCLKGS_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="UARTCLKGS_CLK_EN">1:0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#UARTCLKGR_AM_CLK_EN">UARTCLKGR.AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">AM_UART0</TD>
<TD class="cellEnumTableCol3">Enable clock for UART0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">AM_UART1</TD>
<TD class="cellEnumTableCol3">Enable clock for UART1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="UARTCLKGDS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:UARTCLKGDS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0074</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2074</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2074</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#UART">UART</A> Clock Gate For Deep Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="UARTCLKGDS_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="UARTCLKGDS_CLK_EN">1:0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#UARTCLKGR_AM_CLK_EN">UARTCLKGR.AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">AM_UART0</TD>
<TD class="cellEnumTableCol3">Enable clock for UART0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">AM_UART1</TD>
<TD class="cellEnumTableCol3">Enable clock for UART1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SSICLKGR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:SSICLKGR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0078</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2078</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2078</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#SSI">SSI</A> Clock Gate For Run And All Modes</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SSICLKGR_RESERVED10">31:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SSICLKGR_AM_CLK_EN">9:8</a>
</TD>
<TD class="cellBitfieldCol2">AM_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No force<BR>
1: Force clock on for all modes (Run, Sleep and Deep Sleep)<BR>
<BR>
Overrides <A class="xref" href="#SSICLKGR_CLK_EN">CLK_EN</A>,  <A class="xref" href="#SSICLKGS_CLK_EN">SSICLKGS.CLK_EN</A> and  <A class="xref" href="#SSICLKGDS_CLK_EN">SSICLKGDS.CLK_EN</A> when enabled.<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SSI0</TD>
<TD class="cellEnumTableCol3">Enable clock for SSI0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">SSI1</TD>
<TD class="cellEnumTableCol3">Enable clock for SSI1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SSICLKGR_RESERVED2">7:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SSICLKGR_CLK_EN">1:0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SSICLKGR_AM_CLK_EN">AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SSI0</TD>
<TD class="cellEnumTableCol3">Enable clock for SSI0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">SSI1</TD>
<TD class="cellEnumTableCol3">Enable clock for SSI1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SSICLKGS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:SSICLKGS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 007C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 207C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 207C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#SSI">SSI</A> Clock Gate For Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SSICLKGS_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SSICLKGS_CLK_EN">1:0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SSICLKGR_AM_CLK_EN">SSICLKGR.AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SSI0</TD>
<TD class="cellEnumTableCol3">Enable clock for SSI0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">SSI1</TD>
<TD class="cellEnumTableCol3">Enable clock for SSI1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SSICLKGDS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:SSICLKGDS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0080</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2080</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2080</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#SSI">SSI</A> Clock Gate For Deep Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SSICLKGDS_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SSICLKGDS_CLK_EN">1:0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#SSICLKGR_AM_CLK_EN">SSICLKGR.AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SSI0</TD>
<TD class="cellEnumTableCol3">Enable clock for SSI0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">SSI1</TD>
<TD class="cellEnumTableCol3">Enable clock for SSI1</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2SCLKGR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2SCLKGR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0084</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2084</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2084</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#I2S">I2S</A> Clock Gate For Run And All Modes</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKGR_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKGR_AM_CLK_EN">8</a>
</TD>
<TD class="cellBitfieldCol2">AM_CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No force<BR>
1: Force clock on for all modes (Run, Sleep and Deep Sleep)<BR>
<BR>
Overrides <A class="xref" href="#I2SCLKGR_CLK_EN">CLK_EN</A>,  <A class="xref" href="#I2SCLKGS_CLK_EN">I2SCLKGS.CLK_EN</A> and  <A class="xref" href="#I2SCLKGDS_CLK_EN">I2SCLKGDS.CLK_EN</A> when enabled.<BR>
<A class="mmap_legend_link" href="../legend.html#SYSBUS">SYSBUS</A> clock will always run when enabled<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKGR_RESERVED1">7:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKGR_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#I2SCLKGR_AM_CLK_EN">AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2SCLKGS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2SCLKGS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0088</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2088</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2088</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#I2S">I2S</A> Clock Gate For Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKGS_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKGS_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
Can be forced on by <A class="xref" href="#I2SCLKGR_AM_CLK_EN">I2SCLKGR.AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2SCLKGDS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2SCLKGDS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 008C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 208C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 208C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#I2S">I2S</A> Clock Gate For Deep Sleep Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKGDS_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKGDS_CLK_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">CLK_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Disable clock<BR>
1: Enable clock<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#SYSBUS">SYSBUS</A> clock will always run when enabled<BR>
<BR>
Can be forced on by <A class="xref" href="#I2SCLKGR_AM_CLK_EN">I2SCLKGR.AM_CLK_EN</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SYSBUSCLKDIV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:SYSBUSCLKDIV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00B4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20B4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20B4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SYSBUSCLKDIV_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SYSBUSCLKDIV_RATIO">2:0</a>
</TD>
<TD class="cellBitfieldCol2">RATIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIV1</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIV2</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CPUCLKDIV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:CPUCLKDIV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00B8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20B8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20B8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUCLKDIV_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CPUCLKDIV_RATIO">0</a>
</TD>
<TD class="cellBitfieldCol2">RATIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIV1</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIV2</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PERBUSCPUCLKDIV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PERBUSCPUCLKDIV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00BC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20BC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20BC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PERBUSCPUCLKDIV_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PERBUSCPUCLKDIV_RATIO">3:0</a>
</TD>
<TD class="cellBitfieldCol2">RATIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIV1</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIV2</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">DIV4</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">DIV8</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">DIV16</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">DIV32</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">DIV64</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">DIV128</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">DIV256</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PERDMACLKDIV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PERDMACLKDIV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00C4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20C4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20C4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PERDMACLKDIV_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PERDMACLKDIV_RATIO">3:0</a>
</TD>
<TD class="cellBitfieldCol2">RATIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIV1</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIV2</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">DIV4</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">DIV8</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">DIV16</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">DIV32</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">DIV64</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">DIV128</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">DIV256</TD>
<TD class="cellEnumTableCol3">Internal. Only to be used through TI provided API.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2SBCLKSEL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2SBCLKSEL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00C8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20C8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20C8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#I2S">I2S</A> Clock Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SBCLKSEL_SPARE1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">SPARE1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SBCLKSEL_SRC">0</a>
</TD>
<TD class="cellBitfieldCol2">SRC</TD>
<TD class="cellBitfieldCol3" colspan="3"><A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> source selector<BR>
<BR>
0: Use external <A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A><BR>
1: Use internally generated clock<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="GPTCLKDIV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:GPTCLKDIV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00CC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20CC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20CC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#GPT">GPT</A> Scalar</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPTCLKDIV_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GPTCLKDIV_RATIO">3:0</a>
</TD>
<TD class="cellBitfieldCol2">RATIO</TD>
<TD class="cellBitfieldCol3" colspan="3">Scalar used for GPTs. The division rate will be constant and ungated for Run / Sleep / DeepSleep mode.   For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written Other values are not supported.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIV1</TD>
<TD class="cellEnumTableCol3">Divide by 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DIV2</TD>
<TD class="cellEnumTableCol3">Divide by 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">DIV4</TD>
<TD class="cellEnumTableCol3">Divide by 4</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">DIV8</TD>
<TD class="cellEnumTableCol3">Divide by 8</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">DIV16</TD>
<TD class="cellEnumTableCol3">Divide by 16</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">DIV32</TD>
<TD class="cellEnumTableCol3">Divide by 32</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">DIV64</TD>
<TD class="cellEnumTableCol3">Divide by 64</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">DIV128</TD>
<TD class="cellEnumTableCol3">Divide by 128</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">DIV256</TD>
<TD class="cellEnumTableCol3">Divide by 256</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2SCLKCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2SCLKCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00D0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20D0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20D0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#I2S">I2S</A> Clock Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKCTL_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKCTL_SMPL_ON_POSEDGE">3</a>
</TD>
<TD class="cellBitfieldCol2">SMPL_ON_POSEDGE</TD>
<TD class="cellBitfieldCol3" colspan="3">On the <A class="mmap_legend_link" href="../legend.html#I2S">I2S</A> serial interface, data and <A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> is sampled and clocked out on opposite edges of <A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A>. <BR>
<BR>
0 - data and <A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> are sampled on the negative edge and clocked out on the positive edge. <BR>
1 - data and <A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> are sampled on the positive edge and clocked out on the negative edge.<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKCTL_WCLK_PHASE">2:1</a>
</TD>
<TD class="cellBitfieldCol2">WCLK_PHASE</TD>
<TD class="cellBitfieldCol3" colspan="3">Decides how the <A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> division ratio is calculated and used to generate different duty cycles (See <A class="xref" href="#I2SWCLKDIV_WDIV">I2SWCLKDIV.WDIV</A>). <BR>
<BR>
0: Single phase<BR>
1: Dual phase<BR>
2: User Defined<BR>
3: Reserved/Undefined<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SCLKCTL_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: <A class="mmap_legend_link" href="../legend.html#MCLK">MCLK</A>, <A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> and <A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> will be static low<BR>
1: Enables the generation of  <A class="mmap_legend_link" href="../legend.html#MCLK">MCLK</A>, <A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> and <A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A><BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2SMCLKDIV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2SMCLKDIV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00D4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20D4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20D4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#MCLK">MCLK</A> Division Ratio</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SMCLKDIV_RESERVED10">31:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SMCLKDIV_MDIV">9:0</a>
</TD>
<TD class="cellBitfieldCol2">MDIV</TD>
<TD class="cellBitfieldCol3" colspan="3">An unsigned factor of the division ratio used to generate <A class="mmap_legend_link" href="../legend.html#MCLK">MCLK</A> [2-1024]:<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#MCLK">MCLK</A> = MCUCLK/MDIV[Hz]<BR>
<A class="mmap_legend_link" href="../legend.html#MCUCLK">MCUCLK</A> is 48MHz.<BR>
<BR>
A value of 0 is interpreted as 1024.<BR>
A value of 1 is invalid.<BR>
If MDIV is odd the low phase of the clock is one <A class="mmap_legend_link" href="../legend.html#MCUCLK">MCUCLK</A> period longer than the high phase.<BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2SBCLKDIV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2SBCLKDIV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00D8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20D8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20D8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> Division Ratio</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SBCLKDIV_RESERVED10">31:10</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED10</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SBCLKDIV_BDIV">9:0</a>
</TD>
<TD class="cellBitfieldCol2">BDIV</TD>
<TD class="cellBitfieldCol3" colspan="3">An unsigned factor of the division ratio used to generate <A class="mmap_legend_link" href="../legend.html#I2S">I2S</A> <A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> [2-1024]:<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> = MCUCLK/BDIV[Hz]<BR>
<A class="mmap_legend_link" href="../legend.html#MCUCLK">MCUCLK</A> is 48MHz.<BR>
<BR>
A value of 0 is interpreted as 1024.<BR>
A value of 1 is invalid.<BR>
If BDIV is odd and <A class="xref" href="#I2SCLKCTL_SMPL_ON_POSEDGE">I2SCLKCTL.SMPL_ON_POSEDGE</A> = 0, the low phase of the clock is one <A class="mmap_legend_link" href="../legend.html#MCUCLK">MCUCLK</A> period longer than the high phase. <BR>
If BDIV is odd and <A class="xref" href="#I2SCLKCTL_SMPL_ON_POSEDGE">I2SCLKCTL.SMPL_ON_POSEDGE</A> = 1 , the high phase of the clock is one <A class="mmap_legend_link" href="../legend.html#MCUCLK">MCUCLK</A> period longer than the low phase. <BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="I2SWCLKDIV"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:I2SWCLKDIV</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00DC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20DC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20DC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> Division Ratio</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SWCLKDIV_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="I2SWCLKDIV_WDIV">15:0</a>
</TD>
<TD class="cellBitfieldCol2">WDIV</TD>
<TD class="cellBitfieldCol3" colspan="3">If <A class="xref" href="#I2SCLKCTL_WCLK_PHASE">I2SCLKCTL.WCLK_PHASE</A> = 0, Single phase.<BR>
<A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> is high one <A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> period and low WDIV[9:0] (unsigned, [1-1023]) <A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> periods.<BR>
 <BR>
<A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> = <A class="mmap_legend_link" href="../legend.html#MCUCLK">MCUCLK</A> / BDIV*(WDIV[9:0] + 1) [Hz]<BR>
<A class="mmap_legend_link" href="../legend.html#MCUCLK">MCUCLK</A> is 48MHz.<BR>
<BR>
If <A class="xref" href="#I2SCLKCTL_WCLK_PHASE">I2SCLKCTL.WCLK_PHASE</A> = 1, Dual phase.<BR>
Each phase on <A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> (50% duty cycle) is WDIV[9:0] (unsigned, [1-1023]) <A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> periods.<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> = <A class="mmap_legend_link" href="../legend.html#MCUCLK">MCUCLK</A> / BDIV*(2*WDIV[9:0]) [Hz] <BR>
<BR>
If <A class="xref" href="#I2SCLKCTL_WCLK_PHASE">I2SCLKCTL.WCLK_PHASE</A> = 2, User defined.<BR>
<A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> is high WDIV[7:0] (unsigned, [1-255]) <A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> periods and low WDIV[15:8] (unsigned, [1-255]) <A class="mmap_legend_link" href="../legend.html#BCLK">BCLK</A> periods.<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#WCLK">WCLK</A> = <A class="mmap_legend_link" href="../legend.html#MCUCLK">MCUCLK</A> / (BDIV*(WDIV[7:0] + WDIV[15:8]) [Hz] <BR>
<BR>
For changes to take effect, <A class="xref" href="#CLKLOADCTL_LOAD">CLKLOADCTL.LOAD</A> needs to be written</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RESETSECDMA"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RESETSECDMA</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00F0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20F0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20F0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RESET For SEC (<A class="mmap_legend_link" href="../legend.html#PKA">PKA</A> And <A class="mmap_legend_link" href="../legend.html#TRNG">TRNG</A> And <A class="mmap_legend_link" href="../legend.html#CRYPTO">CRYPTO</A>) And <A class="mmap_legend_link" href="../legend.html#UDMA">UDMA</A></TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETSECDMA_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETSECDMA_DMA">8</a>
</TD>
<TD class="cellBitfieldCol2">DMA</TD>
<TD class="cellBitfieldCol3" colspan="3">Write 1 to reset. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is on, <A class="xref" href="#PDSTAT0_PERIPH_ON">PDSTAT0.PERIPH_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETSECDMA_RESERVED3">7:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETSECDMA_PKA">2</a>
</TD>
<TD class="cellBitfieldCol2">PKA</TD>
<TD class="cellBitfieldCol3" colspan="3">Write 1 to reset. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is on, <A class="xref" href="#PDSTAT0_PERIPH_ON">PDSTAT0.PERIPH_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETSECDMA_TRNG">1</a>
</TD>
<TD class="cellBitfieldCol2">TRNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Write 1 to reset. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is on, <A class="xref" href="#PDSTAT0_PERIPH_ON">PDSTAT0.PERIPH_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETSECDMA_CRYPTO">0</a>
</TD>
<TD class="cellBitfieldCol2">CRYPTO</TD>
<TD class="cellBitfieldCol3" colspan="3">Write 1 to reset. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is on, <A class="xref" href="#PDSTAT0_PERIPH_ON">PDSTAT0.PERIPH_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RESETGPIO"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RESETGPIO</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00F4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20F4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20F4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RESET For <A class="mmap_legend_link" href="../legend.html#GPIO">GPIO</A> IPs</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETGPIO_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETGPIO_GPIO">0</a>
</TD>
<TD class="cellBitfieldCol2">GPIO</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No action <BR>
1: Reset <A class="mmap_legend_link" href="../legend.html#GPIO">GPIO</A>. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is on, <A class="xref" href="#PDSTAT0_PERIPH_ON">PDSTAT0.PERIPH_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RESETGPT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RESETGPT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00F8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20F8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20F8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RESET For <A class="mmap_legend_link" href="../legend.html#GPT">GPT</A> Ips</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETGPT_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETGPT_GPT">0</a>
</TD>
<TD class="cellBitfieldCol2">GPT</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No action <BR>
1: Reset all GPTs. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is on, <A class="xref" href="#PDSTAT0_PERIPH_ON">PDSTAT0.PERIPH_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RESETI2C"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RESETI2C</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00FC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 20FC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 20FC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RESET For <A class="mmap_legend_link" href="../legend.html#I2C">I2C</A> IPs</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETI2C_SPARE1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">SPARE1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETI2C_I2C">0</a>
</TD>
<TD class="cellBitfieldCol2">I2C</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No action <BR>
1: Reset I2C. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#SERIAL">SERIAL</A> power domain is on, <A class="xref" href="#PDSTAT0_SERIAL_ON">PDSTAT0.SERIAL_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RESETUART"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RESETUART</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2100</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RESET For <A class="mmap_legend_link" href="../legend.html#UART">UART</A> IPs</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETUART_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETUART_UART1">1</a>
</TD>
<TD class="cellBitfieldCol2">UART1</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No action <BR>
1: Reset UART1. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is on, <A class="xref" href="#PDSTAT0_PERIPH_ON">PDSTAT0.PERIPH_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETUART_UART0">0</a>
</TD>
<TD class="cellBitfieldCol2">UART0</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No action <BR>
1: Reset UART0. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#SERIAL">SERIAL</A> power domain is on, <A class="xref" href="#PDSTAT0_SERIAL_ON">PDSTAT0.SERIAL_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RESETSSI"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RESETSSI</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2104</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RESET For <A class="mmap_legend_link" href="../legend.html#SSI">SSI</A> IPs</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETSSI_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETSSI_SSI">1:0</a>
</TD>
<TD class="cellBitfieldCol2">SSI</TD>
<TD class="cellBitfieldCol3" colspan="3"><A class="mmap_legend_link" href="../legend.html#SSI">SSI</A> 0: <BR>
<BR>
0: No action <BR>
1: Reset SSI. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#SERIAL">SERIAL</A> power domain is on, <A class="xref" href="#PDSTAT0_SERIAL_ON">PDSTAT0.SERIAL_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.<BR>
<BR>
<A class="mmap_legend_link" href="../legend.html#SSI">SSI</A> 1: <BR>
<BR>
0: No action <BR>
1: Reset SSI. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is on, <A class="xref" href="#PDSTAT0_PERIPH_ON">PDSTAT0.PERIPH_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RESETI2S"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RESETI2S</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2108</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RESET For <A class="mmap_legend_link" href="../legend.html#I2S">I2S</A> IP</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETI2S_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETI2S_I2S">0</a>
</TD>
<TD class="cellBitfieldCol2">I2S</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: No action <BR>
1: Reset module. <A class="mmap_legend_link" href="../legend.html#HW">HW</A> cleared.<BR>
<BR>
Acess will only have effect when <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is on, <A class="xref" href="#PDSTAT0_PERIPH_ON">PDSTAT0.PERIPH_ON</A> = 1<BR>
Before writing set <A class="xref" href="FLASH.html#CFG_DIS_READACCESS">FLASH:CFG.DIS_READACCESS</A> = 1 to ensure the reset is not activated while executing from flash. This means one cannot execute from flash when using the <A class="mmap_legend_link" href="../legend.html#SW">SW</A> reset.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDCTL0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDCTL0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 012C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 212C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 212C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Domain Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL0_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL0_PERIPH_ON">2</a>
</TD>
<TD class="cellBitfieldCol2">PERIPH_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"><A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> Power domain.<BR>
<BR>
0: <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is powered down<BR>
1: <A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> power domain is powered up</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL0_SERIAL_ON">1</a>
</TD>
<TD class="cellBitfieldCol2">SERIAL_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"><A class="mmap_legend_link" href="../legend.html#SERIAL">SERIAL</A> Power domain.<BR>
<BR>
0: <A class="mmap_legend_link" href="../legend.html#SERIAL">SERIAL</A> power domain is powered down<BR>
1: <A class="mmap_legend_link" href="../legend.html#SERIAL">SERIAL</A> power domain is powered up</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL0_RFC_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">RFC_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> power domain powered off if also <A class="xref" href="#PDCTL1_RFC_ON">PDCTL1.RFC_ON</A> = 0<BR>
1: <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> power domain powered on</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDCTL0RFC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDCTL0RFC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0130</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2130</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2130</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RFC Power Domain Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL0RFC_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL0RFC_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">Alias for <A class="xref" href="#PDCTL0_RFC_ON">PDCTL0.RFC_ON</A></TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDCTL0SERIAL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDCTL0SERIAL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0134</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2134</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2134</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#SERIAL">SERIAL</A> Power Domain Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL0SERIAL_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL0SERIAL_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">Alias for <A class="xref" href="#PDCTL0_SERIAL_ON">PDCTL0.SERIAL_ON</A></TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDCTL0PERIPH"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDCTL0PERIPH</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0138</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2138</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2138</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> Power Domain Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL0PERIPH_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL0PERIPH_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">Alias for <A class="xref" href="#PDCTL0_PERIPH_ON">PDCTL0.PERIPH_ON</A></TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDSTAT0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDSTAT0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0140</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2140</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2140</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Domain Status</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT0_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT0_PERIPH_ON">2</a>
</TD>
<TD class="cellBitfieldCol2">PERIPH_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"><A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> Power domain.<BR>
<BR>
0: Domain may be powered down<BR>
1: Domain powered up (guaranteed)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT0_SERIAL_ON">1</a>
</TD>
<TD class="cellBitfieldCol2">SERIAL_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"><A class="mmap_legend_link" href="../legend.html#SERIAL">SERIAL</A> Power domain.<BR>
<BR>
0: Domain may be powered down<BR>
1: Domain powered up (guaranteed)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT0_RFC_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">RFC_ON</TD>
<TD class="cellBitfieldCol3" colspan="3">RFC Power domain<BR>
<BR>
0: Domain may be powered down<BR>
1: Domain powered up (guaranteed)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDSTAT0RFC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDSTAT0RFC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0144</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2144</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2144</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RFC Power Domain Status</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT0RFC_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT0RFC_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">Alias for <A class="xref" href="#PDSTAT0_RFC_ON">PDSTAT0.RFC_ON</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDSTAT0SERIAL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDSTAT0SERIAL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0148</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2148</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2148</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#SERIAL">SERIAL</A> Power Domain Status</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT0SERIAL_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT0SERIAL_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">Alias for <A class="xref" href="#PDSTAT0_SERIAL_ON">PDSTAT0.SERIAL_ON</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDSTAT0PERIPH"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDSTAT0PERIPH</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 014C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 214C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 214C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#PERIPH">PERIPH</A> Power Domain Status</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT0PERIPH_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT0PERIPH_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">Alias for <A class="xref" href="#PDSTAT0_PERIPH_ON">PDSTAT0.PERIPH_ON</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDCTL1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDCTL1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 017C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 217C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 217C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Domain Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1_RESERVED5">31:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1_VIMS_MODE">4:3</a>
</TD>
<TD class="cellBitfieldCol2">VIMS_MODE</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
00: <A class="mmap_legend_link" href="../legend.html#VIMS">VIMS</A> power domain is only powered when <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> power domain is powered.<BR>
01: <A class="mmap_legend_link" href="../legend.html#VIMS">VIMS</A> power domain is powered whenever the <A class="mmap_legend_link" href="../legend.html#BUS">BUS</A> power domain is powered. <BR>
1X: Block power up of <A class="mmap_legend_link" href="../legend.html#VIMS">VIMS</A> power domain at next wake up. This mode only has effect when <A class="mmap_legend_link" href="../legend.html#VIMS">VIMS</A> power domain is not powered. Used for Autonomous RF Core.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b01</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1_RFC_ON">2</a>
</TD>
<TD class="cellBitfieldCol2">RFC_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"> 0: <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> power domain powered off if also <A class="xref" href="#PDCTL0_RFC_ON">PDCTL0.RFC_ON</A> = 0 1: <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> power domain powered on  Bit shall be used by <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> in autonomous mode but there is no <A class="mmap_legend_link" href="../legend.html#HW">HW</A> restrictions fom system <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> to access the bit.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1_CPU_ON">1</a>
</TD>
<TD class="cellBitfieldCol2">CPU_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Causes a power down of the <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> power domain when system <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> indicates it is idle. <BR>
1: Initiates power-on of the <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> power domain.<BR>
<BR>
This bit is automatically set by a <A class="mmap_legend_link" href="../legend.html#WIC">WIC</A> power-on event.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1_RESERVED0">0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDCTL1CPU"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDCTL1CPU</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0184</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2184</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2184</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> Power Domain Direct Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1CPU_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1CPU_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">This is an alias for <A class="xref" href="#PDCTL1_CPU_ON">PDCTL1.CPU_ON</A></TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDCTL1RFC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDCTL1RFC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0188</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2188</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2188</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RFC Power Domain Direct Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1RFC_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1RFC_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">This is an alias for <A class="xref" href="#PDCTL1_RFC_ON">PDCTL1.RFC_ON</A></TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDCTL1VIMS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDCTL1VIMS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 018C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 218C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 218C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#VIMS">VIMS</A> Mode Direct Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1VIMS_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDCTL1VIMS_MODE">1:0</a>
</TD>
<TD class="cellBitfieldCol2">MODE</TD>
<TD class="cellBitfieldCol3" colspan="3">This is an alias for <A class="xref" href="#PDCTL1_VIMS_MODE">PDCTL1.VIMS_MODE</A></TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b01</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDSTAT1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDSTAT1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0194</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2194</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2194</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Manager Status</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1_RESERVED5">31:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED5</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1_BUS_ON">4</a>
</TD>
<TD class="cellBitfieldCol2">BUS_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: <A class="mmap_legend_link" href="../legend.html#BUS">BUS</A> domain not accessible<BR>
1: <A class="mmap_legend_link" href="../legend.html#BUS">BUS</A> domain is currently accessible</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1_VIMS_ON">3</a>
</TD>
<TD class="cellBitfieldCol2">VIMS_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: <A class="mmap_legend_link" href="../legend.html#VIMS">VIMS</A> domain not accessible<BR>
1: <A class="mmap_legend_link" href="../legend.html#VIMS">VIMS</A> domain is currently accessible</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1_RFC_ON">2</a>
</TD>
<TD class="cellBitfieldCol2">RFC_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> domain not accessible<BR>
1: <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> domain is currently accessible</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1_CPU_ON">1</a>
</TD>
<TD class="cellBitfieldCol2">CPU_ON</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> and <A class="mmap_legend_link" href="../legend.html#BUS">BUS</A> domain not accessible<BR>
1: <A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> and <A class="mmap_legend_link" href="../legend.html#BUS">BUS</A> domains are both currently accessible</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1_RESERVED0">0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDSTAT1BUS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDSTAT1BUS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0198</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2198</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2198</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">BUS Power Domain Direct Read Status</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1BUS_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1BUS_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">This is an alias for <A class="xref" href="#PDSTAT1_BUS_ON">PDSTAT1.BUS_ON</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDSTAT1RFC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDSTAT1RFC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 019C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 219C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 219C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RFC Power Domain Direct Read Status</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1RFC_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1RFC_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">This is an alias for <A class="xref" href="#PDSTAT1_RFC_ON">PDSTAT1.RFC_ON</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDSTAT1CPU"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDSTAT1CPU</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01A0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 21A0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 21A0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#CPU">CPU</A> Power Domain Direct Read Status</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1CPU_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1CPU_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">This is an alias for <A class="xref" href="#PDSTAT1_CPU_ON">PDSTAT1.CPU_ON</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PDSTAT1VIMS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PDSTAT1VIMS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01A4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 21A4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 21A4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#VIMS">VIMS</A> Mode Direct Read Status</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1VIMS_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PDSTAT1VIMS_ON">0</a>
</TD>
<TD class="cellBitfieldCol2">ON</TD>
<TD class="cellBitfieldCol3" colspan="3">This is an alias for <A class="xref" href="#PDSTAT1_VIMS_ON">PDSTAT1.VIMS_ON</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RFCBITS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RFCBITS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01CC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 21CC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 21CC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Control To RFC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RFCBITS_READ">31:0</a>
</TD>
<TD class="cellBitfieldCol2">READ</TD>
<TD class="cellBitfieldCol3" colspan="3">Control bits for <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A>. The RF core <A class="mmap_legend_link" href="../legend.html#CPE">CPE</A> processor will automatically check this register when it boots, and it can be used to immediately instruct CPE to perform some tasks at its start-up. The supported functionality is ROM-defined and may vary. See the technical reference manual for more details.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RFCMODESEL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RFCMODESEL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01D0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 21D0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 21D0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Selected <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> Mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RFCMODESEL_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RFCMODESEL_CURR">2:0</a>
</TD>
<TD class="cellBitfieldCol2">CURR</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects the set of commands that the <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> will accept. Only modes permitted by <A class="xref" href="#RFCMODEHWOPT_AVAIL">RFCMODEHWOPT.AVAIL</A> are writeable. See the technical reference manual for details.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MODE0</TD>
<TD class="cellEnumTableCol3">Select Mode 0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">MODE1</TD>
<TD class="cellEnumTableCol3">Select Mode 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">MODE2</TD>
<TD class="cellEnumTableCol3">Select Mode 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">MODE3</TD>
<TD class="cellEnumTableCol3">Select Mode 3</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">MODE4</TD>
<TD class="cellEnumTableCol3">Select Mode 4</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">MODE5</TD>
<TD class="cellEnumTableCol3">Select Mode 5</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">MODE6</TD>
<TD class="cellEnumTableCol3">Select Mode 6</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">MODE7</TD>
<TD class="cellEnumTableCol3">Select Mode 7</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RFCMODEHWOPT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RFCMODEHWOPT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01D4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 21D4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 21D4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Allowed <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> Modes</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RFCMODEHWOPT_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RFCMODEHWOPT_AVAIL">7:0</a>
</TD>
<TD class="cellBitfieldCol2">AVAIL</TD>
<TD class="cellBitfieldCol3" colspan="3">Permitted <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> modes. More than one mode can be permitted.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">MODE0</TD>
<TD class="cellEnumTableCol3">Mode 0 permitted</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">MODE1</TD>
<TD class="cellEnumTableCol3">Mode 1 permitted</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">MODE2</TD>
<TD class="cellEnumTableCol3">Mode 2 permitted</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">MODE3</TD>
<TD class="cellEnumTableCol3">Mode 3 permitted</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x10</TD>
<TD class="cellEnumTableCol2">MODE4</TD>
<TD class="cellEnumTableCol3">Mode 4 permitted</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x20</TD>
<TD class="cellEnumTableCol2">MODE5</TD>
<TD class="cellEnumTableCol3">Mode 5 permitted</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x40</TD>
<TD class="cellEnumTableCol2">MODE6</TD>
<TD class="cellEnumTableCol3">Mode 6 permitted</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x80</TD>
<TD class="cellEnumTableCol2">MODE7</TD>
<TD class="cellEnumTableCol3">Mode 7 permitted</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWRPROFSTAT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:PWRPROFSTAT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01E0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 21E0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 21E0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Profiler Register</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWRPROFSTAT_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWRPROFSTAT_VALUE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">VALUE</TD>
<TD class="cellBitfieldCol3" colspan="3"><A class="mmap_legend_link" href="../legend.html#SW">SW</A> can use these bits to timestamp the application. These bits are also available through the testtap and can thus be used by the emulator to profile in real time.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x01</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MCUSRAMCFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:MCUSRAMCFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 021C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 221C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 221C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">MCU SRAM configuration</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MCUSRAMCFG_RESERVED6">31:6</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED6</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MCUSRAMCFG_BM_OFF">5</a>
</TD>
<TD class="cellBitfieldCol2">BM_OFF</TD>
<TD class="cellBitfieldCol3" colspan="3">Burst Mode disable<BR>
<BR>
0: Burst Mode enabled.<BR>
1: Burst Mode off.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MCUSRAMCFG_PAGE">4</a>
</TD>
<TD class="cellBitfieldCol2">PAGE</TD>
<TD class="cellBitfieldCol3" colspan="3">Page Mode select<BR>
<BR>
0: Page Mode disabled. Memory works in standard mode<BR>
1: Page Mode enabled. Only one  half of butterfly array selected. Page Mode will select either LSB half or MSB half of the word based on <A class="xref" href="#MCUSRAMCFG_PGS">PGS</A> setting. <BR>
<BR>
This mode can be used for additional power saving</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MCUSRAMCFG_PGS">3</a>
</TD>
<TD class="cellBitfieldCol2">PGS</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Select LSB half of word during Page Mode, <A class="xref" href="#MCUSRAMCFG_PAGE">PAGE</A> = 1<BR>
1: Select MSB half of word during Page Mode, <A class="xref" href="#MCUSRAMCFG_PAGE">PAGE</A> = 1</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MCUSRAMCFG_BM">2</a>
</TD>
<TD class="cellBitfieldCol2">BM</TD>
<TD class="cellBitfieldCol3" colspan="3">Burst Mode Enable<BR>
<BR>
0: Burst Mode Disable. Memory works in standard mode.<BR>
1: Burst Mode Enable<BR>
<BR>
When in Burst Mode bitline precharge and wordline firing depends on <A class="xref" href="#MCUSRAMCFG_PCH_F">PCH_F</A> and <A class="xref" href="#MCUSRAMCFG_PCH_L">PCH_L</A>.<BR>
Burst Mode results in reduction in active power.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MCUSRAMCFG_PCH_F">1</a>
</TD>
<TD class="cellBitfieldCol2">PCH_F</TD>
<TD class="cellBitfieldCol3" colspan="3">0: No bitline precharge in second half of cycle<BR>
1: Bitline precharge in second half of cycle when in Burst Mode, <A class="xref" href="#MCUSRAMCFG_BM">BM</A> = 1</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MCUSRAMCFG_PCH_L">0</a>
</TD>
<TD class="cellBitfieldCol2">PCH_L</TD>
<TD class="cellBitfieldCol3" colspan="3">0: No bitline precharge in first half of cycle<BR>
1: Bitline precharge in first half of cycle when in Burst Mode, <A class="xref" href="#MCUSRAMCFG_BM">BM</A> = 1</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RAMRETEN"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:RAMRETEN</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0224</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2224</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2224</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Memory Retention Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RAMRETEN_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RAMRETEN_RFCULL">3</a>
</TD>
<TD class="cellBitfieldCol2">RFCULL</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Retention for <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> ULL SRAM disabled <BR>
1: Retention for <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> ULL SRAM enabled <BR>
<BR>
Memories controlled:<BR>
CPEULLRAM</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RAMRETEN_RFC">2</a>
</TD>
<TD class="cellBitfieldCol2">RFC</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Retention for <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> SRAM disabled  <BR>
1: Retention for <A class="mmap_legend_link" href="../legend.html#RFC">RFC</A> SRAM enabled  <BR>
<BR>
Memories controlled: CPERAM  MCERAM  RFERAM  DSBRAM</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RAMRETEN_VIMS">1:0</a>
</TD>
<TD class="cellBitfieldCol2">VIMS</TD>
<TD class="cellBitfieldCol3" colspan="3"><BR>
0: Memory retention disabled<BR>
1: Memory retention enabled  <BR>
<BR>
Bit 0: VIMS_TRAM <BR>
Bit 1: VIMS_CRAM  <BR>
<BR>
Legal modes depend on settings in <A class="xref" href="VIMS.html#CTL_MODE">VIMS:CTL.MODE</A>  <BR>
<BR>
00: <A class="xref" href="VIMS.html#CTL_MODE">VIMS:CTL.MODE</A> must be OFF before <A class="mmap_legend_link" href="../legend.html#DEEPSLEEP">DEEPSLEEP</A> is asserted - must be set to CACHE or SPLIT mode after waking up again <BR>
01: <A class="xref" href="VIMS.html#CTL_MODE">VIMS:CTL.MODE</A> must be <A class="mmap_legend_link" href="../legend.html#GPRAM">GPRAM</A> before DEEPSLEEP is asserted. Must remain in <A class="mmap_legend_link" href="../legend.html#GPRAM">GPRAM</A> mode after wake up, alternatively select OFF mode first and then CACHE or SPILT mode. <BR>
10: Illegal mode <BR>
11: No restrictions</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b11</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="OSCIMSC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:OSCIMSC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0290</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2290</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2290</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Oscillator Interrupt Mask</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCIMSC_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCIMSC_HFSRCPENDIM">7</a>
</TD>
<TD class="cellBitfieldCol2">HFSRCPENDIM</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Disable interrupt generation when HFSRCPEND is qualified<BR>
1: Enable interrupt generation when HFSRCPEND is qualified</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCIMSC_LFSRCDONEIM">6</a>
</TD>
<TD class="cellBitfieldCol2">LFSRCDONEIM</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Disable interrupt generation when LFSRCDONE is qualified<BR>
1: Enable interrupt generation when LFSRCDONE is qualified</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCIMSC_XOSCDLFIM">5</a>
</TD>
<TD class="cellBitfieldCol2">XOSCDLFIM</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Disable interrupt generation when XOSCDLF is qualified<BR>
1: Enable interrupt generation when XOSCDLF is qualified</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCIMSC_XOSCLFIM">4</a>
</TD>
<TD class="cellBitfieldCol2">XOSCLFIM</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Disable interrupt generation when XOSCLF is qualified<BR>
1: Enable interrupt generation when XOSCLF is qualified</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCIMSC_RCOSCDLFIM">3</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCDLFIM</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Disable interrupt generation when RCOSCDLF is qualified<BR>
1: Enable interrupt generation when RCOSCDLF is qualified</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCIMSC_RCOSCLFIM">2</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCLFIM</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Disable interrupt generation when RCOSCLF is qualified<BR>
1: Enable interrupt generation when RCOSCLF is qualified</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCIMSC_XOSCHFIM">1</a>
</TD>
<TD class="cellBitfieldCol2">XOSCHFIM</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Disable interrupt generation when XOSCHF is qualified<BR>
1: Enable interrupt generation when XOSCHF is qualified</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCIMSC_RCOSCHFIM">0</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCHFIM</TD>
<TD class="cellBitfieldCol3" colspan="3">0: Disable interrupt generation when RCOSCHF is qualified<BR>
1: Enable interrupt generation when RCOSCHF is qualified</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="OSCRIS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:OSCRIS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0294</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2294</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2294</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Oscillator Raw Interrupt Status</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCRIS_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCRIS_HFSRCPENDRIS">7</a>
</TD>
<TD class="cellBitfieldCol2">HFSRCPENDRIS</TD>
<TD class="cellBitfieldCol3" colspan="3">0: HFSRCPEND has not been qualified<BR>
1: HFSRCPEND has been qualified since last clear <BR>
<BR>
Interrupt is qualified regardless of <A class="xref" href="#OSCIMSC_HFSRCPENDIM">OSCIMSC.HFSRCPENDIM</A> setting. The order of qualifying raw interrupt and enable of interrupt mask is indifferent for generating an OSC Interrupt. <BR>
<BR>
Set by HW. Cleared by writing to <A class="xref" href="#OSCICR_HFSRCPENDC">OSCICR.HFSRCPENDC</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCRIS_LFSRCDONERIS">6</a>
</TD>
<TD class="cellBitfieldCol2">LFSRCDONERIS</TD>
<TD class="cellBitfieldCol3" colspan="3">0: LFSRCDONE has not been qualified<BR>
1: LFSRCDONE has been qualified since last clear <BR>
<BR>
Interrupt is qualified regardless of <A class="xref" href="#OSCIMSC_LFSRCDONEIM">OSCIMSC.LFSRCDONEIM</A> setting. The order of qualifying raw interrupt and enable of interrupt mask is indifferent for generating an OSC Interrupt. <BR>
<BR>
Set by HW. Cleared by writing to <A class="xref" href="#OSCICR_LFSRCDONEC">OSCICR.LFSRCDONEC</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCRIS_XOSCDLFRIS">5</a>
</TD>
<TD class="cellBitfieldCol2">XOSCDLFRIS</TD>
<TD class="cellBitfieldCol3" colspan="3">0: XOSCDLF has not been qualified<BR>
1: XOSCDLF has been qualified since last clear. <BR>
<BR>
Interrupt is qualified regardless of <A class="xref" href="#OSCIMSC_XOSCDLFIM">OSCIMSC.XOSCDLFIM</A> setting. The order of qualifying raw interrupt and enable of interrupt mask is indifferent for generating an OSC Interrupt. <BR>
<BR>
Set by HW. Cleared by writing to <A class="xref" href="#OSCICR_XOSCDLFC">OSCICR.XOSCDLFC</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCRIS_XOSCLFRIS">4</a>
</TD>
<TD class="cellBitfieldCol2">XOSCLFRIS</TD>
<TD class="cellBitfieldCol3" colspan="3">0: XOSCLF has not been qualified<BR>
1: XOSCLF has been qualified since last clear. <BR>
<BR>
Interrupt is qualified regardless of <A class="xref" href="#OSCIMSC_XOSCLFIM">OSCIMSC.XOSCLFIM</A> setting. The order of qualifying raw interrupt and enable of interrupt mask is indifferent for generating an OSC Interrupt. <BR>
<BR>
Set by HW. Cleared by writing to <A class="xref" href="#OSCICR_XOSCLFC">OSCICR.XOSCLFC</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCRIS_RCOSCDLFRIS">3</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCDLFRIS</TD>
<TD class="cellBitfieldCol3" colspan="3">0: RCOSCDLF has not been qualified<BR>
1: RCOSCDLF has been qualified since last clear.<BR>
<BR>
Interrupt is qualified regardless of <A class="xref" href="#OSCIMSC_RCOSCDLFIM">OSCIMSC.RCOSCDLFIM</A> setting. The order of qualifying raw interrupt and enable of interrupt mask is indifferent for generating an OSC Interrupt. <BR>
<BR>
Set by HW. Cleared by writing to <A class="xref" href="#OSCICR_RCOSCDLFC">OSCICR.RCOSCDLFC</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCRIS_RCOSCLFRIS">2</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCLFRIS</TD>
<TD class="cellBitfieldCol3" colspan="3">0: RCOSCLF has not been qualified<BR>
1: RCOSCLF has been qualified since last clear. <BR>
<BR>
Interrupt is qualified regardless of <A class="xref" href="#OSCIMSC_RCOSCLFIM">OSCIMSC.RCOSCLFIM</A> setting. The order of qualifying raw interrupt and enable of interrupt mask is indifferent for generating an OSC Interrupt. <BR>
<BR>
Set by HW. Cleared by writing to <A class="xref" href="#OSCICR_RCOSCLFC">OSCICR.RCOSCLFC</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCRIS_XOSCHFRIS">1</a>
</TD>
<TD class="cellBitfieldCol2">XOSCHFRIS</TD>
<TD class="cellBitfieldCol3" colspan="3">0: XOSCHF has not been qualified<BR>
1: XOSCHF has been qualified since last clear. <BR>
<BR>
Interrupt is qualified regardless of <A class="xref" href="#OSCIMSC_XOSCHFIM">OSCIMSC.XOSCHFIM</A> setting. The order of qualifying raw interrupt and enable of interrupt mask is indifferent for generating an OSC Interrupt. <BR>
<BR>
Set by HW. Cleared by writing to <A class="xref" href="#OSCICR_XOSCHFC">OSCICR.XOSCHFC</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCRIS_RCOSCHFRIS">0</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCHFRIS</TD>
<TD class="cellBitfieldCol3" colspan="3">0: RCOSCHF has not been qualified<BR>
1: RCOSCHF has been qualified since last clear. <BR>
<BR>
Interrupt is qualified regardless of <A class="xref" href="#OSCIMSC_RCOSCHFIM">OSCIMSC.RCOSCHFIM</A> setting. The order of qualifying raw interrupt and enable of interrupt mask is indifferent for generating an OSC Interrupt.<BR>
<BR>
Set by HW. Cleared by writing to <A class="xref" href="#OSCICR_RCOSCHFC">OSCICR.RCOSCHFC</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="OSCICR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">PRCM</A>:OSCICR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0298</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4008 2298</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4008 2298</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Oscillator Raw Interrupt Clear</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCICR_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCICR_HFSRCPENDC">7</a>
</TD>
<TD class="cellBitfieldCol2">HFSRCPENDC</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 1 to this field clears the HFSRCPEND raw interrupt status. Writing 0 has no effect.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCICR_LFSRCDONEC">6</a>
</TD>
<TD class="cellBitfieldCol2">LFSRCDONEC</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 1 to this field clears the LFSRCDONE raw interrupt status. Writing 0 has no effect.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCICR_XOSCDLFC">5</a>
</TD>
<TD class="cellBitfieldCol2">XOSCDLFC</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 1 to this field clears the XOSCDLF raw interrupt status. Writing 0 has no effect.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCICR_XOSCLFC">4</a>
</TD>
<TD class="cellBitfieldCol2">XOSCLFC</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 1 to this field clears the XOSCLF raw interrupt status. Writing 0 has no effect.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCICR_RCOSCDLFC">3</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCDLFC</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 1 to this field clears the RCOSCDLF raw interrupt status. Writing 0 has no effect.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCICR_RCOSCLFC">2</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCLFC</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 1 to this field clears the RCOSCLF raw interrupt status. Writing 0 has no effect.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCICR_XOSCHFC">1</a>
</TD>
<TD class="cellBitfieldCol2">XOSCHFC</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 1 to this field clears the XOSCHF raw interrupt status. Writing 0 has no effect.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCICR_RCOSCHFC">0</a>
</TD>
<TD class="cellBitfieldCol2">RCOSCHFC</TD>
<TD class="cellBitfieldCol3" colspan="3">Writing 1 to this field clears the RCOSCHF raw interrupt status. Writing 0 has no effect.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
