Classic Timing Analyzer report for test_bench
Thu Apr 19 22:09:56 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.958 ns   ; d7   ; f[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 14.958 ns       ; d7   ; f[2] ;
; N/A   ; None              ; 14.502 ns       ; d7   ; f[4] ;
; N/A   ; None              ; 14.211 ns       ; d5   ; f[2] ;
; N/A   ; None              ; 13.808 ns       ; d5   ; f[4] ;
; N/A   ; None              ; 13.795 ns       ; d8   ; f[2] ;
; N/A   ; None              ; 13.785 ns       ; d6   ; f[2] ;
; N/A   ; None              ; 13.491 ns       ; d4   ; f[4] ;
; N/A   ; None              ; 13.370 ns       ; d2   ; f[2] ;
; N/A   ; None              ; 13.330 ns       ; d8   ; f[4] ;
; N/A   ; None              ; 13.319 ns       ; d3   ; f[2] ;
; N/A   ; None              ; 13.180 ns       ; d9   ; f[4] ;
; N/A   ; None              ; 13.153 ns       ; d2   ; f[4] ;
; N/A   ; None              ; 12.862 ns       ; d6   ; f[4] ;
; N/A   ; None              ; 12.732 ns       ; d4   ; f[2] ;
; N/A   ; None              ; 12.411 ns       ; d3   ; f[4] ;
; N/A   ; None              ; 12.138 ns       ; d5   ; f[1] ;
; N/A   ; None              ; 12.105 ns       ; d7   ; f[1] ;
; N/A   ; None              ; 12.057 ns       ; d2   ; f[1] ;
; N/A   ; None              ; 12.024 ns       ; d7   ; f[6] ;
; N/A   ; None              ; 11.941 ns       ; d5   ; f[0] ;
; N/A   ; None              ; 11.908 ns       ; d7   ; f[0] ;
; N/A   ; None              ; 11.889 ns       ; d5   ; f[3] ;
; N/A   ; None              ; 11.860 ns       ; d2   ; f[0] ;
; N/A   ; None              ; 11.856 ns       ; d7   ; f[3] ;
; N/A   ; None              ; 11.808 ns       ; d2   ; f[3] ;
; N/A   ; None              ; 11.718 ns       ; d5   ; f[6] ;
; N/A   ; None              ; 11.334 ns       ; d7   ; f[5] ;
; N/A   ; None              ; 11.192 ns       ; d6   ; f[1] ;
; N/A   ; None              ; 11.182 ns       ; d2   ; f[5] ;
; N/A   ; None              ; 11.026 ns       ; d5   ; f[5] ;
; N/A   ; None              ; 10.995 ns       ; d6   ; f[0] ;
; N/A   ; None              ; 10.968 ns       ; d8   ; f[1] ;
; N/A   ; None              ; 10.943 ns       ; d6   ; f[3] ;
; N/A   ; None              ; 10.911 ns       ; d3   ; f[1] ;
; N/A   ; None              ; 10.848 ns       ; d8   ; f[6] ;
; N/A   ; None              ; 10.772 ns       ; d6   ; f[6] ;
; N/A   ; None              ; 10.771 ns       ; d8   ; f[0] ;
; N/A   ; None              ; 10.719 ns       ; d8   ; f[3] ;
; N/A   ; None              ; 10.714 ns       ; d3   ; f[0] ;
; N/A   ; None              ; 10.697 ns       ; d9   ; f[6] ;
; N/A   ; None              ; 10.662 ns       ; d3   ; f[3] ;
; N/A   ; None              ; 10.632 ns       ; d2   ; f[6] ;
; N/A   ; None              ; 10.403 ns       ; d9   ; f[1] ;
; N/A   ; None              ; 10.311 ns       ; d4   ; f[1] ;
; N/A   ; None              ; 10.206 ns       ; d9   ; f[0] ;
; N/A   ; None              ; 10.184 ns       ; d3   ; f[6] ;
; N/A   ; None              ; 10.158 ns       ; d8   ; f[5] ;
; N/A   ; None              ; 10.154 ns       ; d9   ; f[3] ;
; N/A   ; None              ; 10.114 ns       ; d4   ; f[0] ;
; N/A   ; None              ; 10.080 ns       ; d6   ; f[5] ;
; N/A   ; None              ; 10.062 ns       ; d4   ; f[3] ;
; N/A   ; None              ; 10.041 ns       ; d4   ; f[6] ;
; N/A   ; None              ; 10.036 ns       ; d3   ; f[5] ;
; N/A   ; None              ; 10.007 ns       ; d9   ; f[5] ;
; N/A   ; None              ; 9.442 ns        ; d4   ; f[5] ;
; N/A   ; None              ; 8.956 ns        ; d1   ; f[2] ;
; N/A   ; None              ; 8.698 ns        ; d1   ; f[4] ;
; N/A   ; None              ; 8.616 ns        ; d0   ; f[2] ;
; N/A   ; None              ; 8.409 ns        ; d0   ; f[4] ;
; N/A   ; None              ; 7.540 ns        ; d0   ; f[1] ;
; N/A   ; None              ; 7.343 ns        ; d0   ; f[0] ;
; N/A   ; None              ; 7.337 ns        ; d1   ; f[1] ;
; N/A   ; None              ; 7.291 ns        ; d0   ; f[3] ;
; N/A   ; None              ; 7.140 ns        ; d1   ; f[0] ;
; N/A   ; None              ; 7.088 ns        ; d1   ; f[3] ;
; N/A   ; None              ; 6.665 ns        ; d0   ; f[5] ;
; N/A   ; None              ; 6.462 ns        ; d1   ; f[5] ;
; N/A   ; None              ; 6.111 ns        ; d0   ; f[6] ;
; N/A   ; None              ; 5.913 ns        ; d1   ; f[6] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 19 22:09:55 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_bench -c test_bench --timing_analysis_only
Info: Longest tpd from source pin "d7" to destination pin "f[2]" is 14.958 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 4; PIN Node = 'd7'
    Info: 2: + IC(6.374 ns) + CELL(0.271 ns) = 7.485 ns; Loc. = LCCOMB_X22_Y35_N4; Fanout = 1; COMB Node = 'f~28'
    Info: 3: + IC(0.264 ns) + CELL(0.420 ns) = 8.169 ns; Loc. = LCCOMB_X22_Y35_N14; Fanout = 1; COMB Node = 'f~29'
    Info: 4: + IC(0.266 ns) + CELL(0.420 ns) = 8.855 ns; Loc. = LCCOMB_X22_Y35_N16; Fanout = 1; COMB Node = 'f~30'
    Info: 5: + IC(3.315 ns) + CELL(2.788 ns) = 14.958 ns; Loc. = PIN_AC9; Fanout = 0; PIN Node = 'f[2]'
    Info: Total cell delay = 4.739 ns ( 31.68 % )
    Info: Total interconnect delay = 10.219 ns ( 68.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Thu Apr 19 22:09:56 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


