

================================================================
== Vitis HLS Report for 'v_hcresampler_core'
================================================================
* Date:           Mon Aug 29 12:25:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.907 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        3|  1073971195|  16.875 ns|  6.041 sec|    3|  1073971195|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1634_1  |        0|  1073971192|  2 ~ 32776|          -|          -|  0 ~ 32767|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191009_lcssa1031 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0_0_05191009_lcssa1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01011_lcssa1034 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_1_0_0_01011_lcssa1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_2_0_0_01013_lcssa1037 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_2_0_0_01013_lcssa1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191015_lcssa1040 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0_0_05191015_lcssa1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01017_lcssa1043 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_01017_lcssa1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01021_lcssa1046 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_1_0_0_01021_lcssa1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_lcssa1066 = alloca i32 1"   --->   Operation 15 'alloca' 'p_lcssa1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lcssa10541072 = alloca i32 1"   --->   Operation 16 'alloca' 'p_lcssa10541072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lcssa10561078 = alloca i32 1"   --->   Operation 17 'alloca' 'p_lcssa10561078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_lcssa10571081 = alloca i32 1"   --->   Operation 18 'alloca' 'p_lcssa10571081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21058_lcssa1084 = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_0_0_0_0511_21058_lcssa1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21061_lcssa1087 = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_0_0_0_0_21061_lcssa1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V = alloca i32 1"   --->   Operation 21 'alloca' 'pixbuf_y_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_15 = alloca i32 1"   --->   Operation 22 'alloca' 'pixbuf_y_val_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_16 = alloca i32 1"   --->   Operation 23 'alloca' 'pixbuf_y_val_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_17 = alloca i32 1"   --->   Operation 24 'alloca' 'pixbuf_y_val_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_18 = alloca i32 1"   --->   Operation 25 'alloca' 'pixbuf_y_val_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.05ns)   --->   "%p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 26 'read' 'p_read_4' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_20_loc = alloca i64 1"   --->   Operation 27 'alloca' 'pixbuf_y_val_V_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln1634 = store i15 0, i15 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 28 'store' 'store_ln1634' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%WidthIn_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %WidthIn" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 29 'read' 'WidthIn_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%select_ln1632_2 = select i1 %p_read_4, i16 0, i16 5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 30 'select' 'select_ln1632_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.07ns) (out node of the LUT)   --->   "%loopWidth = add i16 %WidthIn_read, i16 %select_ln1632_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 31 'add' 'loopWidth' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln1597 = trunc i16 %loopWidth" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1597]   --->   Operation 32 'trunc' 'trunc_ln1597' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %WidthIn, void "   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %Height, void "   --->   Operation 34 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_upsampled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %Height" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1596]   --->   Operation 37 'read' 'loopHeight' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.98ns)   --->   "%select_ln1632 = select i1 %p_read_4, i3 0, i3 5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 38 'select' 'select_ln1632' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.42ns)   --->   "%cmp361000 = icmp_sgt  i16 %loopWidth, i16 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 39 'icmp' 'cmp361000' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1634 = br void %VITIS_LOOP_1636_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 40 'br' 'br_ln1634' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.42>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%y_3 = load i15 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 41 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1634 = zext i15 %y_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 42 'zext' 'zext_ln1634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.42ns)   --->   "%icmp_ln1634 = icmp_slt  i16 %zext_ln1634, i16 %loopHeight" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 43 'icmp' 'icmp_ln1634' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 0"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.94ns)   --->   "%y_4 = add i15 %y_3, i15 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 45 'add' 'y_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln1634 = br i1 %icmp_ln1634, void %for.end455.loopexit, void %VITIS_LOOP_1636_2.split" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 46 'br' 'br_ln1634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln1610 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1610]   --->   Operation 47 'specloopname' 'specloopname_ln1610' <Predicate = (icmp_ln1634)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1636 = br i1 %cmp361000, void %for.inc453, void %for.body37.preheader" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 48 'br' 'br_ln1636' <Predicate = (icmp_ln1634)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_16_load = load i8 %pixbuf_y_val_V_16"   --->   Operation 49 'load' 'pixbuf_y_val_V_16_load' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_17_load = load i8 %pixbuf_y_val_V_17"   --->   Operation 50 'load' 'pixbuf_y_val_V_17_load' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_18_load = load i8 %pixbuf_y_val_V_18"   --->   Operation 51 'load' 'pixbuf_y_val_V_18_load' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 52 'wait' 'empty' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln1792 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1792]   --->   Operation 53 'ret' 'ret_ln1792' <Predicate = (!icmp_ln1634)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191015_lcssa1040_load = load i8 %p_0_0_0_0_05191015_lcssa1040"   --->   Operation 54 'load' 'p_0_0_0_0_05191015_lcssa1040_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_load = load i8 %pixbuf_y_val_V"   --->   Operation 55 'load' 'pixbuf_y_val_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (3.90ns)   --->   "%call_ln1597 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2, i8 %pixbuf_y_val_V_18_load, i8 %pixbuf_y_val_V_17_load, i8 %pixbuf_y_val_V_16_load, i8 %pixbuf_y_val_V_load, i8 %p_0_0_0_0_05191015_lcssa1040_load, i15 %trunc_ln1597, i3 %select_ln1632, i16 %WidthIn_read, i24 %stream_in, i24 %stream_upsampled, i1 %p_read_4, i8 %pixbuf_y_val_V_18, i8 %pixbuf_y_val_V_17, i8 %pixbuf_y_val_V_16, i8 %pixbuf_y_val_V_15, i8 %pixbuf_y_val_V_20_loc, i8 %p_0_0_0_0_0_21061_lcssa1087, i8 %p_0_0_0_0_0511_21058_lcssa1084, i8 %p_lcssa10571081, i8 %p_lcssa10561078, i8 %p_lcssa10541072, i8 %p_lcssa1066, i8 %p_0_1_0_0_01021_lcssa1046, i8 %p_0_1_0_0_01017_lcssa1043, i8 %p_0_2_0_0_01013_lcssa1037, i8 %p_0_1_0_0_01011_lcssa1034, i8 %p_0_0_0_0_05191009_lcssa1031" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1597]   --->   Operation 56 'call' 'call_ln1597' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln1597 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2, i8 %pixbuf_y_val_V_18_load, i8 %pixbuf_y_val_V_17_load, i8 %pixbuf_y_val_V_16_load, i8 %pixbuf_y_val_V_load, i8 %p_0_0_0_0_05191015_lcssa1040_load, i15 %trunc_ln1597, i3 %select_ln1632, i16 %WidthIn_read, i24 %stream_in, i24 %stream_upsampled, i1 %p_read_4, i8 %pixbuf_y_val_V_18, i8 %pixbuf_y_val_V_17, i8 %pixbuf_y_val_V_16, i8 %pixbuf_y_val_V_15, i8 %pixbuf_y_val_V_20_loc, i8 %p_0_0_0_0_0_21061_lcssa1087, i8 %p_0_0_0_0_0511_21058_lcssa1084, i8 %p_lcssa10571081, i8 %p_lcssa10561078, i8 %p_lcssa10541072, i8 %p_lcssa1066, i8 %p_0_1_0_0_01021_lcssa1046, i8 %p_0_1_0_0_01017_lcssa1043, i8 %p_0_2_0_0_01013_lcssa1037, i8 %p_0_1_0_0_01011_lcssa1034, i8 %p_0_0_0_0_05191009_lcssa1031" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1597]   --->   Operation 57 'call' 'call_ln1597' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_20_loc_load = load i8 %pixbuf_y_val_V_20_loc"   --->   Operation 58 'load' 'pixbuf_y_val_V_20_loc_load' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_20_loc_load, i8 %pixbuf_y_val_V"   --->   Operation 59 'store' 'store_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_20_loc_load, i8 %p_0_0_0_0_05191015_lcssa1040"   --->   Operation 60 'store' 'store_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc453"   --->   Operation 61 'br' 'br_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln1634 = store i15 %y_4, i15 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 62 'store' 'store_ln1634' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1634 = br void %VITIS_LOOP_1636_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 63 'br' 'br_ln1634' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.62ns, clock uncertainty: 1.52ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	wire read operation ('p_read_4') on port 'p_read' [24]  (2.05 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	wire read operation ('WidthIn_read', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632) on port 'WidthIn' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632) [31]  (0 ns)
	'add' operation ('loopWidth', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632) [34]  (2.08 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('cmp361000', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632) [36]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	'load' operation ('y', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634) on local variable 'y' [40]  (0 ns)
	'icmp' operation ('icmp_ln1634', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634) [42]  (2.43 ns)

 <State 5>: 3.91ns
The critical path consists of the following:
	'load' operation ('p_0_0_0_0_05191015_lcssa1040_load') on local variable 'p_0_0_0_0_05191015_lcssa1040' [50]  (0 ns)
	'call' operation ('call_ln1597', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1597) to 'v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2' [56]  (3.91 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln1634', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634) of variable 'y', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634 on local variable 'y' [62]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
