// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module colStreamToColSumSca_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        colStream0_V_V_dout,
        colStream0_V_V_empty_n,
        colStream0_V_V_read,
        colStream1_V_V_dout,
        colStream1_V_V_empty_n,
        colStream1_V_V_read,
        refZeroCntStream_V_V_din,
        refZeroCntStream_V_V_full_n,
        refZeroCntStream_V_V_write,
        outStream_V_V_din,
        outStream_V_V_full_n,
        outStream_V_V_write,
        tagColValidCntStream_V_V_din,
        tagColValidCntStream_V_V_full_n,
        tagColValidCntStream_V_V_write,
        refTagValidCntStream_V_V_din,
        refTagValidCntStream_V_V_full_n,
        refTagValidCntStream_V_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [371:0] colStream0_V_V_dout;
input   colStream0_V_V_empty_n;
output   colStream0_V_V_read;
input  [371:0] colStream1_V_V_dout;
input   colStream1_V_V_empty_n;
output   colStream1_V_V_read;
output  [17:0] refZeroCntStream_V_V_din;
input   refZeroCntStream_V_V_full_n;
output   refZeroCntStream_V_V_write;
output  [335:0] outStream_V_V_din;
input   outStream_V_V_full_n;
output   outStream_V_V_write;
output  [125:0] tagColValidCntStream_V_V_din;
input   tagColValidCntStream_V_V_full_n;
output   tagColValidCntStream_V_V_write;
output  [125:0] refTagValidCntStream_V_V_din;
input   refTagValidCntStream_V_V_full_n;
output   refTagValidCntStream_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg colStream0_V_V_read;
reg colStream1_V_V_read;
reg refZeroCntStream_V_V_write;
reg outStream_V_V_write;
reg tagColValidCntStream_V_V_write;
reg refTagValidCntStream_V_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] exitcond_flatten_fu_2724_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
reg    ap_block_state3_pp0_stage0_iter6;
reg    ap_enable_reg_pp0_iter6;
reg    ap_block_pp0_stage0_11001;
reg    colStream0_V_V_blk_n;
wire    ap_block_pp0_stage0;
reg    colStream1_V_V_blk_n;
reg    outStream_V_V_blk_n;
reg    refZeroCntStream_V_V_blk_n;
reg    tagColValidCntStream_V_V_blk_n;
reg    refTagValidCntStream_V_V_blk_n;
reg   [5:0] indvar_flatten2_reg_502;
wire   [3:0] in2_0_V_fu_876_p1;
reg   [3:0] in2_0_V_reg_3103;
reg   [3:0] in2_1_V_reg_3109;
reg   [3:0] in2_2_V_reg_3115;
reg   [3:0] in1_3_V_reg_3121;
reg   [3:0] in2_3_V_reg_3127;
reg   [3:0] in1_4_V_reg_3133;
reg   [3:0] in2_4_V_reg_3139;
reg   [3:0] in1_5_V_reg_3145;
reg   [3:0] in2_5_V_reg_3151;
reg   [3:0] in1_6_V_reg_3157;
reg   [3:0] in2_6_V_reg_3163;
reg   [3:0] in1_7_V_reg_3169;
reg   [3:0] in2_7_V_reg_3175;
reg   [3:0] in1_8_V_reg_3181;
reg   [3:0] in2_8_V_reg_3187;
reg   [3:0] in1_9_V_reg_3193;
reg   [3:0] in2_9_V_reg_3199;
reg   [3:0] in1_10_V_reg_3205;
reg   [3:0] in2_10_V_reg_3211;
reg   [3:0] in1_11_V_reg_3217;
reg   [3:0] in2_11_V_reg_3223;
reg   [3:0] in1_12_V_reg_3229;
reg   [3:0] in2_12_V_reg_3235;
reg   [3:0] in1_13_V_reg_3241;
reg   [3:0] in2_13_V_reg_3247;
reg   [3:0] in1_14_V_reg_3253;
reg   [3:0] in2_14_V_reg_3259;
reg   [3:0] in1_15_V_reg_3265;
reg   [3:0] in2_15_V_reg_3271;
reg   [3:0] in1_16_V_reg_3277;
reg   [3:0] in2_16_V_reg_3283;
reg   [3:0] in1_17_V_reg_3289;
reg   [3:0] in2_17_V_reg_3295;
reg   [3:0] in1_18_V_reg_3301;
reg   [3:0] in2_18_V_reg_3307;
reg   [3:0] in1_19_V_reg_3313;
reg   [3:0] in2_19_V_reg_3319;
reg   [3:0] in1_20_V_reg_3325;
reg   [3:0] in2_20_V_reg_3331;
reg   [3:0] in1_21_V_reg_3337;
reg   [3:0] in2_21_V_reg_3343;
reg   [3:0] in1_22_V_reg_3349;
reg   [3:0] in2_22_V_reg_3355;
reg   [3:0] in1_23_V_reg_3361;
reg   [3:0] in2_23_V_reg_3367;
reg   [3:0] in1_24_V_reg_3373;
reg   [3:0] in2_24_V_reg_3379;
reg   [3:0] in1_25_V_reg_3385;
reg   [3:0] in2_25_V_reg_3391;
reg   [3:0] in1_26_V_reg_3397;
reg   [3:0] in2_26_V_reg_3403;
reg   [3:0] in1_27_V_reg_3409;
reg   [3:0] in2_27_V_reg_3415;
reg   [3:0] in2_28_V_reg_3421;
reg   [3:0] in2_29_V_reg_3427;
reg   [3:0] in2_30_V_reg_3433;
reg   [3:0] in2_0_V_1_reg_3439;
reg   [3:0] in2_1_V_1_reg_3445;
reg   [3:0] in2_2_V_1_reg_3451;
reg   [3:0] in1_3_V_1_reg_3457;
reg   [3:0] in2_3_V_1_reg_3463;
reg   [3:0] in1_4_V_1_reg_3469;
reg   [3:0] in2_4_V_1_reg_3475;
reg   [3:0] in1_5_V_1_reg_3481;
reg   [3:0] in2_5_V_1_reg_3487;
reg   [3:0] in1_6_V_1_reg_3493;
reg   [3:0] in2_6_V_1_reg_3499;
reg   [3:0] in1_7_V_1_reg_3505;
reg   [3:0] in2_7_V_1_reg_3511;
reg   [3:0] in1_8_V_1_reg_3517;
reg   [3:0] in2_8_V_1_reg_3523;
reg   [3:0] in1_9_V_1_reg_3529;
reg   [3:0] in2_9_V_1_reg_3535;
reg   [3:0] in1_10_V_1_reg_3541;
reg   [3:0] in2_10_V_1_reg_3547;
reg   [3:0] in1_11_V_1_reg_3553;
reg   [3:0] in2_11_V_1_reg_3559;
reg   [3:0] in1_12_V_1_reg_3565;
reg   [3:0] in2_12_V_1_reg_3571;
reg   [3:0] in1_13_V_1_reg_3577;
reg   [3:0] in2_13_V_1_reg_3583;
reg   [3:0] in1_14_V_1_reg_3589;
reg   [3:0] in2_14_V_1_reg_3595;
reg   [3:0] in1_15_V_1_reg_3601;
reg   [3:0] in2_15_V_1_reg_3607;
reg   [3:0] in1_16_V_1_reg_3613;
reg   [3:0] in2_16_V_1_reg_3619;
reg   [3:0] in1_17_V_1_reg_3625;
reg   [3:0] in2_17_V_1_reg_3631;
reg   [3:0] in1_18_V_1_reg_3637;
reg   [3:0] in2_18_V_1_reg_3643;
reg   [3:0] in1_19_V_1_reg_3649;
reg   [3:0] in2_19_V_1_reg_3655;
reg   [3:0] in1_20_V_1_reg_3661;
reg   [3:0] in2_20_V_1_reg_3667;
reg   [3:0] in1_21_V_1_reg_3673;
reg   [3:0] in2_21_V_1_reg_3679;
reg   [3:0] in1_22_V_1_reg_3685;
reg   [3:0] in2_22_V_1_reg_3691;
reg   [3:0] in1_23_V_1_reg_3697;
reg   [3:0] in2_23_V_1_reg_3703;
reg   [3:0] in1_24_V_1_reg_3709;
reg   [3:0] in2_24_V_1_reg_3715;
reg   [3:0] in1_25_V_1_reg_3721;
reg   [3:0] in2_25_V_1_reg_3727;
reg   [3:0] in1_26_V_1_reg_3733;
reg   [3:0] in2_26_V_1_reg_3739;
reg   [3:0] in1_27_V_1_reg_3745;
reg   [3:0] in2_27_V_1_reg_3751;
reg   [3:0] in2_28_V_1_reg_3757;
reg   [3:0] in2_29_V_1_reg_3763;
reg   [3:0] in2_30_V_1_reg_3769;
reg   [3:0] in2_0_V_2_reg_3775;
reg   [3:0] in2_1_V_2_reg_3781;
reg   [3:0] in2_2_V_2_reg_3787;
reg   [3:0] in1_3_V_2_reg_3793;
reg   [3:0] in2_3_V_2_reg_3799;
reg   [3:0] in1_4_V_2_reg_3805;
reg   [3:0] in2_4_V_2_reg_3811;
reg   [3:0] in1_5_V_2_reg_3817;
reg   [3:0] in2_5_V_2_reg_3823;
reg   [3:0] in1_6_V_2_reg_3829;
reg   [3:0] in2_6_V_2_reg_3835;
reg   [3:0] in1_7_V_2_reg_3841;
reg   [3:0] in2_7_V_2_reg_3847;
reg   [3:0] in1_8_V_2_reg_3853;
reg   [3:0] in2_8_V_2_reg_3859;
reg   [3:0] in1_9_V_2_reg_3865;
reg   [3:0] in2_9_V_2_reg_3871;
reg   [3:0] in1_10_V_2_reg_3877;
reg   [3:0] in2_10_V_2_reg_3883;
reg   [3:0] in1_11_V_2_reg_3889;
reg   [3:0] in2_11_V_2_reg_3895;
reg   [3:0] in1_12_V_2_reg_3901;
reg   [3:0] in2_12_V_2_reg_3907;
reg   [3:0] in1_13_V_2_reg_3913;
reg   [3:0] in2_13_V_2_reg_3919;
reg   [3:0] in1_14_V_2_reg_3925;
reg   [3:0] in2_14_V_2_reg_3931;
reg   [3:0] in1_15_V_2_reg_3937;
reg   [3:0] in2_15_V_2_reg_3943;
reg   [3:0] in1_16_V_2_reg_3949;
reg   [3:0] in2_16_V_2_reg_3955;
reg   [3:0] in1_17_V_2_reg_3961;
reg   [3:0] in2_17_V_2_reg_3967;
reg   [3:0] in1_18_V_2_reg_3973;
reg   [3:0] in2_18_V_2_reg_3979;
reg   [3:0] in1_19_V_2_reg_3985;
reg   [3:0] in2_19_V_2_reg_3991;
reg   [3:0] in1_20_V_2_reg_3997;
reg   [3:0] in2_20_V_2_reg_4003;
reg   [3:0] in1_21_V_2_reg_4009;
reg   [3:0] in2_21_V_2_reg_4015;
reg   [3:0] in1_22_V_2_reg_4021;
reg   [3:0] in2_22_V_2_reg_4027;
reg   [3:0] in1_23_V_2_reg_4033;
reg   [3:0] in2_23_V_2_reg_4039;
reg   [3:0] in1_24_V_2_reg_4045;
reg   [3:0] in2_24_V_2_reg_4051;
reg   [3:0] in1_25_V_2_reg_4057;
reg   [3:0] in2_25_V_2_reg_4063;
reg   [3:0] in1_26_V_2_reg_4069;
reg   [3:0] in2_26_V_2_reg_4075;
reg   [3:0] in1_27_V_2_reg_4081;
reg   [3:0] in2_27_V_2_reg_4087;
reg   [3:0] in2_28_V_2_reg_4093;
reg   [3:0] in2_29_V_2_reg_4099;
reg   [3:0] in2_30_V_2_reg_4105;
wire   [5:0] indvar_flatten_next_fu_2718_p2;
reg   [5:0] indvar_flatten_next_reg_4111;
reg   [0:0] exitcond_flatten_reg_4116;
reg   [0:0] exitcond_flatten_reg_4116_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_4116_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_4116_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_4116_pp0_iter4_reg;
reg   [0:0] exitcond_flatten_reg_4116_pp0_iter5_reg;
reg   [5:0] refColZeroCnt_V_0_s_reg_4120;
reg   [5:0] tagColValidCnt_0_ass_reg_4125;
reg   [5:0] tagColValidCnt_1_ass_reg_4130;
reg   [5:0] tagColValidCnt_2_ass_reg_4135;
reg   [5:0] tagColValidCnt_3_ass_reg_4140;
reg   [5:0] tagColValidCnt_4_ass_reg_4145;
reg   [5:0] tagColValidCnt_5_ass_reg_4150;
reg   [5:0] tagColValidCnt_6_ass_reg_4155;
reg   [5:0] refTagValidPixCnt_0_s_reg_4160;
reg   [5:0] refTagValidPixCnt_1_s_reg_4165;
reg   [5:0] refTagValidPixCnt_2_s_reg_4170;
reg   [5:0] refTagValidPixCnt_3_s_reg_4175;
reg   [5:0] refTagValidPixCnt_4_s_reg_4180;
reg   [5:0] refTagValidPixCnt_5_s_reg_4185;
reg   [5:0] refTagValidPixCnt_6_s_reg_4190;
reg   [5:0] refColZeroCnt_V_0_1_reg_4195;
reg   [5:0] tagColValidCnt_0_ass_1_reg_4200;
reg   [5:0] tagColValidCnt_1_ass_1_reg_4205;
reg   [5:0] tagColValidCnt_2_ass_1_reg_4210;
reg   [5:0] tagColValidCnt_3_ass_1_reg_4215;
reg   [5:0] tagColValidCnt_4_ass_1_reg_4220;
reg   [5:0] tagColValidCnt_5_ass_1_reg_4225;
reg   [5:0] tagColValidCnt_6_ass_1_reg_4230;
reg   [5:0] refTagValidPixCnt_0_1_reg_4235;
reg   [5:0] refTagValidPixCnt_1_1_reg_4240;
reg   [5:0] refTagValidPixCnt_2_1_reg_4245;
reg   [5:0] refTagValidPixCnt_3_1_reg_4250;
reg   [5:0] refTagValidPixCnt_4_1_reg_4255;
reg   [5:0] refTagValidPixCnt_5_1_reg_4260;
reg   [5:0] refTagValidPixCnt_6_1_reg_4265;
reg   [5:0] refColZeroCnt_V_0_2_reg_4270;
reg   [5:0] tagColValidCnt_0_ass_2_reg_4275;
reg   [5:0] tagColValidCnt_1_ass_2_reg_4280;
reg   [5:0] tagColValidCnt_2_ass_2_reg_4285;
reg   [5:0] tagColValidCnt_3_ass_2_reg_4290;
reg   [5:0] tagColValidCnt_4_ass_2_reg_4295;
reg   [5:0] tagColValidCnt_5_ass_2_reg_4300;
reg   [5:0] tagColValidCnt_6_ass_2_reg_4305;
reg   [5:0] refTagValidPixCnt_0_2_reg_4310;
reg   [5:0] refTagValidPixCnt_1_2_reg_4315;
reg   [5:0] refTagValidPixCnt_2_2_reg_4320;
reg   [5:0] refTagValidPixCnt_3_2_reg_4325;
reg   [5:0] refTagValidPixCnt_4_2_reg_4330;
reg   [5:0] refTagValidPixCnt_5_2_reg_4335;
reg   [5:0] refTagValidPixCnt_6_2_reg_4340;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_3_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_4_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_5_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_6_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_7_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_8_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_9_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_10_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_11_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_12_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_13_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_14_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_15_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_16_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_17_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_18_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_19_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_20_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_21_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_22_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_23_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_24_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_25_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_26_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t1Col_27_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_0_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_1_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_2_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_3_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_4_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_5_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_6_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_7_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_8_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_9_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_10_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_11_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_12_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_13_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_14_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_15_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_16_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_17_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_18_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_19_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_20_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_21_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_22_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_23_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_24_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_25_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_26_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_27_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_28_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_29_V_read;
wire   [3:0] grp_colSADSumScale0_fu_516_t2Col_30_V_read;
wire   [15:0] grp_colSADSumScale0_fu_516_ap_return_0;
wire   [15:0] grp_colSADSumScale0_fu_516_ap_return_1;
wire   [15:0] grp_colSADSumScale0_fu_516_ap_return_2;
wire   [15:0] grp_colSADSumScale0_fu_516_ap_return_3;
wire   [15:0] grp_colSADSumScale0_fu_516_ap_return_4;
wire   [15:0] grp_colSADSumScale0_fu_516_ap_return_5;
wire   [15:0] grp_colSADSumScale0_fu_516_ap_return_6;
reg    grp_colSADSumScale0_fu_516_ap_ce;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_3_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_4_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_5_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_6_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_7_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_8_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_9_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_10_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_11_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_12_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_13_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_14_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_15_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_16_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_17_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_18_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_19_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_20_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_21_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_22_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_23_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_24_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_25_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_26_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t1Col_27_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_0_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_1_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_2_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_3_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_4_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_5_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_6_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_7_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_8_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_9_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_10_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_11_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_12_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_13_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_14_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_15_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_16_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_17_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_18_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_19_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_20_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_21_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_22_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_23_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_24_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_25_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_26_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_27_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_28_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_29_V_read;
wire   [3:0] grp_colSADSumScale0_fu_576_t2Col_30_V_read;
wire   [15:0] grp_colSADSumScale0_fu_576_ap_return_0;
wire   [15:0] grp_colSADSumScale0_fu_576_ap_return_1;
wire   [15:0] grp_colSADSumScale0_fu_576_ap_return_2;
wire   [15:0] grp_colSADSumScale0_fu_576_ap_return_3;
wire   [15:0] grp_colSADSumScale0_fu_576_ap_return_4;
wire   [15:0] grp_colSADSumScale0_fu_576_ap_return_5;
wire   [15:0] grp_colSADSumScale0_fu_576_ap_return_6;
reg    grp_colSADSumScale0_fu_576_ap_ce;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_3_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_4_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_5_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_6_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_7_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_8_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_9_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_10_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_11_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_12_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_13_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_14_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_15_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_16_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_17_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_18_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_19_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_20_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_21_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_22_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_23_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_24_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_25_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_26_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t1Col_27_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_0_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_1_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_2_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_3_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_4_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_5_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_6_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_7_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_8_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_9_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_10_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_11_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_12_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_13_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_14_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_15_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_16_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_17_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_18_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_19_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_20_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_21_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_22_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_23_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_24_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_25_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_26_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_27_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_28_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_29_V_read;
wire   [3:0] grp_colSADSumScale0_fu_636_t2Col_30_V_read;
wire   [15:0] grp_colSADSumScale0_fu_636_ap_return_0;
wire   [15:0] grp_colSADSumScale0_fu_636_ap_return_1;
wire   [15:0] grp_colSADSumScale0_fu_636_ap_return_2;
wire   [15:0] grp_colSADSumScale0_fu_636_ap_return_3;
wire   [15:0] grp_colSADSumScale0_fu_636_ap_return_4;
wire   [15:0] grp_colSADSumScale0_fu_636_ap_return_5;
wire   [15:0] grp_colSADSumScale0_fu_636_ap_return_6;
reg    grp_colSADSumScale0_fu_636_ap_ce;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_0;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_1;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_2;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_3;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_4;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_5;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_6;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_7;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_8;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_9;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_10;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_11;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_12;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_13;
wire   [5:0] grp_colZeroCntScale0_fu_696_ap_return_14;
reg    grp_colZeroCntScale0_fu_696_ap_ce;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_0;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_1;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_2;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_3;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_4;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_5;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_6;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_7;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_8;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_9;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_10;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_11;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_12;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_13;
wire   [5:0] grp_colZeroCntScale0_fu_756_ap_return_14;
reg    grp_colZeroCntScale0_fu_756_ap_ce;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_0;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_1;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_2;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_3;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_4;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_5;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_6;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_7;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_8;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_9;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_10;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_11;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_12;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_13;
wire   [5:0] grp_colZeroCntScale0_fu_816_ap_return_14;
reg    grp_colZeroCntScale0_fu_816_ap_ce;
reg   [5:0] ap_phi_mux_indvar_flatten2_phi_fu_506_p6;
reg    ap_block_pp0_stage0_01001;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1983;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

colSADSumScale0 grp_colSADSumScale0_fu_516(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t1Col_3_V_read(grp_colSADSumScale0_fu_516_t1Col_3_V_read),
    .t1Col_4_V_read(grp_colSADSumScale0_fu_516_t1Col_4_V_read),
    .t1Col_5_V_read(grp_colSADSumScale0_fu_516_t1Col_5_V_read),
    .t1Col_6_V_read(grp_colSADSumScale0_fu_516_t1Col_6_V_read),
    .t1Col_7_V_read(grp_colSADSumScale0_fu_516_t1Col_7_V_read),
    .t1Col_8_V_read(grp_colSADSumScale0_fu_516_t1Col_8_V_read),
    .t1Col_9_V_read(grp_colSADSumScale0_fu_516_t1Col_9_V_read),
    .t1Col_10_V_read(grp_colSADSumScale0_fu_516_t1Col_10_V_read),
    .t1Col_11_V_read(grp_colSADSumScale0_fu_516_t1Col_11_V_read),
    .t1Col_12_V_read(grp_colSADSumScale0_fu_516_t1Col_12_V_read),
    .t1Col_13_V_read(grp_colSADSumScale0_fu_516_t1Col_13_V_read),
    .t1Col_14_V_read(grp_colSADSumScale0_fu_516_t1Col_14_V_read),
    .t1Col_15_V_read(grp_colSADSumScale0_fu_516_t1Col_15_V_read),
    .t1Col_16_V_read(grp_colSADSumScale0_fu_516_t1Col_16_V_read),
    .t1Col_17_V_read(grp_colSADSumScale0_fu_516_t1Col_17_V_read),
    .t1Col_18_V_read(grp_colSADSumScale0_fu_516_t1Col_18_V_read),
    .t1Col_19_V_read(grp_colSADSumScale0_fu_516_t1Col_19_V_read),
    .t1Col_20_V_read(grp_colSADSumScale0_fu_516_t1Col_20_V_read),
    .t1Col_21_V_read(grp_colSADSumScale0_fu_516_t1Col_21_V_read),
    .t1Col_22_V_read(grp_colSADSumScale0_fu_516_t1Col_22_V_read),
    .t1Col_23_V_read(grp_colSADSumScale0_fu_516_t1Col_23_V_read),
    .t1Col_24_V_read(grp_colSADSumScale0_fu_516_t1Col_24_V_read),
    .t1Col_25_V_read(grp_colSADSumScale0_fu_516_t1Col_25_V_read),
    .t1Col_26_V_read(grp_colSADSumScale0_fu_516_t1Col_26_V_read),
    .t1Col_27_V_read(grp_colSADSumScale0_fu_516_t1Col_27_V_read),
    .t2Col_0_V_read(grp_colSADSumScale0_fu_516_t2Col_0_V_read),
    .t2Col_1_V_read(grp_colSADSumScale0_fu_516_t2Col_1_V_read),
    .t2Col_2_V_read(grp_colSADSumScale0_fu_516_t2Col_2_V_read),
    .t2Col_3_V_read(grp_colSADSumScale0_fu_516_t2Col_3_V_read),
    .t2Col_4_V_read(grp_colSADSumScale0_fu_516_t2Col_4_V_read),
    .t2Col_5_V_read(grp_colSADSumScale0_fu_516_t2Col_5_V_read),
    .t2Col_6_V_read(grp_colSADSumScale0_fu_516_t2Col_6_V_read),
    .t2Col_7_V_read(grp_colSADSumScale0_fu_516_t2Col_7_V_read),
    .t2Col_8_V_read(grp_colSADSumScale0_fu_516_t2Col_8_V_read),
    .t2Col_9_V_read(grp_colSADSumScale0_fu_516_t2Col_9_V_read),
    .t2Col_10_V_read(grp_colSADSumScale0_fu_516_t2Col_10_V_read),
    .t2Col_11_V_read(grp_colSADSumScale0_fu_516_t2Col_11_V_read),
    .t2Col_12_V_read(grp_colSADSumScale0_fu_516_t2Col_12_V_read),
    .t2Col_13_V_read(grp_colSADSumScale0_fu_516_t2Col_13_V_read),
    .t2Col_14_V_read(grp_colSADSumScale0_fu_516_t2Col_14_V_read),
    .t2Col_15_V_read(grp_colSADSumScale0_fu_516_t2Col_15_V_read),
    .t2Col_16_V_read(grp_colSADSumScale0_fu_516_t2Col_16_V_read),
    .t2Col_17_V_read(grp_colSADSumScale0_fu_516_t2Col_17_V_read),
    .t2Col_18_V_read(grp_colSADSumScale0_fu_516_t2Col_18_V_read),
    .t2Col_19_V_read(grp_colSADSumScale0_fu_516_t2Col_19_V_read),
    .t2Col_20_V_read(grp_colSADSumScale0_fu_516_t2Col_20_V_read),
    .t2Col_21_V_read(grp_colSADSumScale0_fu_516_t2Col_21_V_read),
    .t2Col_22_V_read(grp_colSADSumScale0_fu_516_t2Col_22_V_read),
    .t2Col_23_V_read(grp_colSADSumScale0_fu_516_t2Col_23_V_read),
    .t2Col_24_V_read(grp_colSADSumScale0_fu_516_t2Col_24_V_read),
    .t2Col_25_V_read(grp_colSADSumScale0_fu_516_t2Col_25_V_read),
    .t2Col_26_V_read(grp_colSADSumScale0_fu_516_t2Col_26_V_read),
    .t2Col_27_V_read(grp_colSADSumScale0_fu_516_t2Col_27_V_read),
    .t2Col_28_V_read(grp_colSADSumScale0_fu_516_t2Col_28_V_read),
    .t2Col_29_V_read(grp_colSADSumScale0_fu_516_t2Col_29_V_read),
    .t2Col_30_V_read(grp_colSADSumScale0_fu_516_t2Col_30_V_read),
    .ap_return_0(grp_colSADSumScale0_fu_516_ap_return_0),
    .ap_return_1(grp_colSADSumScale0_fu_516_ap_return_1),
    .ap_return_2(grp_colSADSumScale0_fu_516_ap_return_2),
    .ap_return_3(grp_colSADSumScale0_fu_516_ap_return_3),
    .ap_return_4(grp_colSADSumScale0_fu_516_ap_return_4),
    .ap_return_5(grp_colSADSumScale0_fu_516_ap_return_5),
    .ap_return_6(grp_colSADSumScale0_fu_516_ap_return_6),
    .ap_ce(grp_colSADSumScale0_fu_516_ap_ce)
);

colSADSumScale0 grp_colSADSumScale0_fu_576(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t1Col_3_V_read(grp_colSADSumScale0_fu_576_t1Col_3_V_read),
    .t1Col_4_V_read(grp_colSADSumScale0_fu_576_t1Col_4_V_read),
    .t1Col_5_V_read(grp_colSADSumScale0_fu_576_t1Col_5_V_read),
    .t1Col_6_V_read(grp_colSADSumScale0_fu_576_t1Col_6_V_read),
    .t1Col_7_V_read(grp_colSADSumScale0_fu_576_t1Col_7_V_read),
    .t1Col_8_V_read(grp_colSADSumScale0_fu_576_t1Col_8_V_read),
    .t1Col_9_V_read(grp_colSADSumScale0_fu_576_t1Col_9_V_read),
    .t1Col_10_V_read(grp_colSADSumScale0_fu_576_t1Col_10_V_read),
    .t1Col_11_V_read(grp_colSADSumScale0_fu_576_t1Col_11_V_read),
    .t1Col_12_V_read(grp_colSADSumScale0_fu_576_t1Col_12_V_read),
    .t1Col_13_V_read(grp_colSADSumScale0_fu_576_t1Col_13_V_read),
    .t1Col_14_V_read(grp_colSADSumScale0_fu_576_t1Col_14_V_read),
    .t1Col_15_V_read(grp_colSADSumScale0_fu_576_t1Col_15_V_read),
    .t1Col_16_V_read(grp_colSADSumScale0_fu_576_t1Col_16_V_read),
    .t1Col_17_V_read(grp_colSADSumScale0_fu_576_t1Col_17_V_read),
    .t1Col_18_V_read(grp_colSADSumScale0_fu_576_t1Col_18_V_read),
    .t1Col_19_V_read(grp_colSADSumScale0_fu_576_t1Col_19_V_read),
    .t1Col_20_V_read(grp_colSADSumScale0_fu_576_t1Col_20_V_read),
    .t1Col_21_V_read(grp_colSADSumScale0_fu_576_t1Col_21_V_read),
    .t1Col_22_V_read(grp_colSADSumScale0_fu_576_t1Col_22_V_read),
    .t1Col_23_V_read(grp_colSADSumScale0_fu_576_t1Col_23_V_read),
    .t1Col_24_V_read(grp_colSADSumScale0_fu_576_t1Col_24_V_read),
    .t1Col_25_V_read(grp_colSADSumScale0_fu_576_t1Col_25_V_read),
    .t1Col_26_V_read(grp_colSADSumScale0_fu_576_t1Col_26_V_read),
    .t1Col_27_V_read(grp_colSADSumScale0_fu_576_t1Col_27_V_read),
    .t2Col_0_V_read(grp_colSADSumScale0_fu_576_t2Col_0_V_read),
    .t2Col_1_V_read(grp_colSADSumScale0_fu_576_t2Col_1_V_read),
    .t2Col_2_V_read(grp_colSADSumScale0_fu_576_t2Col_2_V_read),
    .t2Col_3_V_read(grp_colSADSumScale0_fu_576_t2Col_3_V_read),
    .t2Col_4_V_read(grp_colSADSumScale0_fu_576_t2Col_4_V_read),
    .t2Col_5_V_read(grp_colSADSumScale0_fu_576_t2Col_5_V_read),
    .t2Col_6_V_read(grp_colSADSumScale0_fu_576_t2Col_6_V_read),
    .t2Col_7_V_read(grp_colSADSumScale0_fu_576_t2Col_7_V_read),
    .t2Col_8_V_read(grp_colSADSumScale0_fu_576_t2Col_8_V_read),
    .t2Col_9_V_read(grp_colSADSumScale0_fu_576_t2Col_9_V_read),
    .t2Col_10_V_read(grp_colSADSumScale0_fu_576_t2Col_10_V_read),
    .t2Col_11_V_read(grp_colSADSumScale0_fu_576_t2Col_11_V_read),
    .t2Col_12_V_read(grp_colSADSumScale0_fu_576_t2Col_12_V_read),
    .t2Col_13_V_read(grp_colSADSumScale0_fu_576_t2Col_13_V_read),
    .t2Col_14_V_read(grp_colSADSumScale0_fu_576_t2Col_14_V_read),
    .t2Col_15_V_read(grp_colSADSumScale0_fu_576_t2Col_15_V_read),
    .t2Col_16_V_read(grp_colSADSumScale0_fu_576_t2Col_16_V_read),
    .t2Col_17_V_read(grp_colSADSumScale0_fu_576_t2Col_17_V_read),
    .t2Col_18_V_read(grp_colSADSumScale0_fu_576_t2Col_18_V_read),
    .t2Col_19_V_read(grp_colSADSumScale0_fu_576_t2Col_19_V_read),
    .t2Col_20_V_read(grp_colSADSumScale0_fu_576_t2Col_20_V_read),
    .t2Col_21_V_read(grp_colSADSumScale0_fu_576_t2Col_21_V_read),
    .t2Col_22_V_read(grp_colSADSumScale0_fu_576_t2Col_22_V_read),
    .t2Col_23_V_read(grp_colSADSumScale0_fu_576_t2Col_23_V_read),
    .t2Col_24_V_read(grp_colSADSumScale0_fu_576_t2Col_24_V_read),
    .t2Col_25_V_read(grp_colSADSumScale0_fu_576_t2Col_25_V_read),
    .t2Col_26_V_read(grp_colSADSumScale0_fu_576_t2Col_26_V_read),
    .t2Col_27_V_read(grp_colSADSumScale0_fu_576_t2Col_27_V_read),
    .t2Col_28_V_read(grp_colSADSumScale0_fu_576_t2Col_28_V_read),
    .t2Col_29_V_read(grp_colSADSumScale0_fu_576_t2Col_29_V_read),
    .t2Col_30_V_read(grp_colSADSumScale0_fu_576_t2Col_30_V_read),
    .ap_return_0(grp_colSADSumScale0_fu_576_ap_return_0),
    .ap_return_1(grp_colSADSumScale0_fu_576_ap_return_1),
    .ap_return_2(grp_colSADSumScale0_fu_576_ap_return_2),
    .ap_return_3(grp_colSADSumScale0_fu_576_ap_return_3),
    .ap_return_4(grp_colSADSumScale0_fu_576_ap_return_4),
    .ap_return_5(grp_colSADSumScale0_fu_576_ap_return_5),
    .ap_return_6(grp_colSADSumScale0_fu_576_ap_return_6),
    .ap_ce(grp_colSADSumScale0_fu_576_ap_ce)
);

colSADSumScale0 grp_colSADSumScale0_fu_636(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t1Col_3_V_read(grp_colSADSumScale0_fu_636_t1Col_3_V_read),
    .t1Col_4_V_read(grp_colSADSumScale0_fu_636_t1Col_4_V_read),
    .t1Col_5_V_read(grp_colSADSumScale0_fu_636_t1Col_5_V_read),
    .t1Col_6_V_read(grp_colSADSumScale0_fu_636_t1Col_6_V_read),
    .t1Col_7_V_read(grp_colSADSumScale0_fu_636_t1Col_7_V_read),
    .t1Col_8_V_read(grp_colSADSumScale0_fu_636_t1Col_8_V_read),
    .t1Col_9_V_read(grp_colSADSumScale0_fu_636_t1Col_9_V_read),
    .t1Col_10_V_read(grp_colSADSumScale0_fu_636_t1Col_10_V_read),
    .t1Col_11_V_read(grp_colSADSumScale0_fu_636_t1Col_11_V_read),
    .t1Col_12_V_read(grp_colSADSumScale0_fu_636_t1Col_12_V_read),
    .t1Col_13_V_read(grp_colSADSumScale0_fu_636_t1Col_13_V_read),
    .t1Col_14_V_read(grp_colSADSumScale0_fu_636_t1Col_14_V_read),
    .t1Col_15_V_read(grp_colSADSumScale0_fu_636_t1Col_15_V_read),
    .t1Col_16_V_read(grp_colSADSumScale0_fu_636_t1Col_16_V_read),
    .t1Col_17_V_read(grp_colSADSumScale0_fu_636_t1Col_17_V_read),
    .t1Col_18_V_read(grp_colSADSumScale0_fu_636_t1Col_18_V_read),
    .t1Col_19_V_read(grp_colSADSumScale0_fu_636_t1Col_19_V_read),
    .t1Col_20_V_read(grp_colSADSumScale0_fu_636_t1Col_20_V_read),
    .t1Col_21_V_read(grp_colSADSumScale0_fu_636_t1Col_21_V_read),
    .t1Col_22_V_read(grp_colSADSumScale0_fu_636_t1Col_22_V_read),
    .t1Col_23_V_read(grp_colSADSumScale0_fu_636_t1Col_23_V_read),
    .t1Col_24_V_read(grp_colSADSumScale0_fu_636_t1Col_24_V_read),
    .t1Col_25_V_read(grp_colSADSumScale0_fu_636_t1Col_25_V_read),
    .t1Col_26_V_read(grp_colSADSumScale0_fu_636_t1Col_26_V_read),
    .t1Col_27_V_read(grp_colSADSumScale0_fu_636_t1Col_27_V_read),
    .t2Col_0_V_read(grp_colSADSumScale0_fu_636_t2Col_0_V_read),
    .t2Col_1_V_read(grp_colSADSumScale0_fu_636_t2Col_1_V_read),
    .t2Col_2_V_read(grp_colSADSumScale0_fu_636_t2Col_2_V_read),
    .t2Col_3_V_read(grp_colSADSumScale0_fu_636_t2Col_3_V_read),
    .t2Col_4_V_read(grp_colSADSumScale0_fu_636_t2Col_4_V_read),
    .t2Col_5_V_read(grp_colSADSumScale0_fu_636_t2Col_5_V_read),
    .t2Col_6_V_read(grp_colSADSumScale0_fu_636_t2Col_6_V_read),
    .t2Col_7_V_read(grp_colSADSumScale0_fu_636_t2Col_7_V_read),
    .t2Col_8_V_read(grp_colSADSumScale0_fu_636_t2Col_8_V_read),
    .t2Col_9_V_read(grp_colSADSumScale0_fu_636_t2Col_9_V_read),
    .t2Col_10_V_read(grp_colSADSumScale0_fu_636_t2Col_10_V_read),
    .t2Col_11_V_read(grp_colSADSumScale0_fu_636_t2Col_11_V_read),
    .t2Col_12_V_read(grp_colSADSumScale0_fu_636_t2Col_12_V_read),
    .t2Col_13_V_read(grp_colSADSumScale0_fu_636_t2Col_13_V_read),
    .t2Col_14_V_read(grp_colSADSumScale0_fu_636_t2Col_14_V_read),
    .t2Col_15_V_read(grp_colSADSumScale0_fu_636_t2Col_15_V_read),
    .t2Col_16_V_read(grp_colSADSumScale0_fu_636_t2Col_16_V_read),
    .t2Col_17_V_read(grp_colSADSumScale0_fu_636_t2Col_17_V_read),
    .t2Col_18_V_read(grp_colSADSumScale0_fu_636_t2Col_18_V_read),
    .t2Col_19_V_read(grp_colSADSumScale0_fu_636_t2Col_19_V_read),
    .t2Col_20_V_read(grp_colSADSumScale0_fu_636_t2Col_20_V_read),
    .t2Col_21_V_read(grp_colSADSumScale0_fu_636_t2Col_21_V_read),
    .t2Col_22_V_read(grp_colSADSumScale0_fu_636_t2Col_22_V_read),
    .t2Col_23_V_read(grp_colSADSumScale0_fu_636_t2Col_23_V_read),
    .t2Col_24_V_read(grp_colSADSumScale0_fu_636_t2Col_24_V_read),
    .t2Col_25_V_read(grp_colSADSumScale0_fu_636_t2Col_25_V_read),
    .t2Col_26_V_read(grp_colSADSumScale0_fu_636_t2Col_26_V_read),
    .t2Col_27_V_read(grp_colSADSumScale0_fu_636_t2Col_27_V_read),
    .t2Col_28_V_read(grp_colSADSumScale0_fu_636_t2Col_28_V_read),
    .t2Col_29_V_read(grp_colSADSumScale0_fu_636_t2Col_29_V_read),
    .t2Col_30_V_read(grp_colSADSumScale0_fu_636_t2Col_30_V_read),
    .ap_return_0(grp_colSADSumScale0_fu_636_ap_return_0),
    .ap_return_1(grp_colSADSumScale0_fu_636_ap_return_1),
    .ap_return_2(grp_colSADSumScale0_fu_636_ap_return_2),
    .ap_return_3(grp_colSADSumScale0_fu_636_ap_return_3),
    .ap_return_4(grp_colSADSumScale0_fu_636_ap_return_4),
    .ap_return_5(grp_colSADSumScale0_fu_636_ap_return_5),
    .ap_return_6(grp_colSADSumScale0_fu_636_ap_return_6),
    .ap_ce(grp_colSADSumScale0_fu_636_ap_ce)
);

colZeroCntScale0 grp_colZeroCntScale0_fu_696(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t1Col_3_V_read(in1_3_V_reg_3121),
    .t1Col_4_V_read(in1_4_V_reg_3133),
    .t1Col_5_V_read(in1_5_V_reg_3145),
    .t1Col_6_V_read(in1_6_V_reg_3157),
    .t1Col_7_V_read(in1_7_V_reg_3169),
    .t1Col_8_V_read(in1_8_V_reg_3181),
    .t1Col_9_V_read(in1_9_V_reg_3193),
    .t1Col_10_V_read(in1_10_V_reg_3205),
    .t1Col_11_V_read(in1_11_V_reg_3217),
    .t1Col_12_V_read(in1_12_V_reg_3229),
    .t1Col_13_V_read(in1_13_V_reg_3241),
    .t1Col_14_V_read(in1_14_V_reg_3253),
    .t1Col_15_V_read(in1_15_V_reg_3265),
    .t1Col_16_V_read(in1_16_V_reg_3277),
    .t1Col_17_V_read(in1_17_V_reg_3289),
    .t1Col_18_V_read(in1_18_V_reg_3301),
    .t1Col_19_V_read(in1_19_V_reg_3313),
    .t1Col_20_V_read(in1_20_V_reg_3325),
    .t1Col_21_V_read(in1_21_V_reg_3337),
    .t1Col_22_V_read(in1_22_V_reg_3349),
    .t1Col_23_V_read(in1_23_V_reg_3361),
    .t1Col_24_V_read(in1_24_V_reg_3373),
    .t1Col_25_V_read(in1_25_V_reg_3385),
    .t1Col_26_V_read(in1_26_V_reg_3397),
    .t1Col_27_V_read(in1_27_V_reg_3409),
    .t2Col_0_V_read(in2_0_V_reg_3103),
    .t2Col_1_V_read(in2_1_V_reg_3109),
    .t2Col_2_V_read(in2_2_V_reg_3115),
    .t2Col_3_V_read(in2_3_V_reg_3127),
    .t2Col_4_V_read(in2_4_V_reg_3139),
    .t2Col_5_V_read(in2_5_V_reg_3151),
    .t2Col_6_V_read(in2_6_V_reg_3163),
    .t2Col_7_V_read(in2_7_V_reg_3175),
    .t2Col_8_V_read(in2_8_V_reg_3187),
    .t2Col_9_V_read(in2_9_V_reg_3199),
    .t2Col_10_V_read(in2_10_V_reg_3211),
    .t2Col_11_V_read(in2_11_V_reg_3223),
    .t2Col_12_V_read(in2_12_V_reg_3235),
    .t2Col_13_V_read(in2_13_V_reg_3247),
    .t2Col_14_V_read(in2_14_V_reg_3259),
    .t2Col_15_V_read(in2_15_V_reg_3271),
    .t2Col_16_V_read(in2_16_V_reg_3283),
    .t2Col_17_V_read(in2_17_V_reg_3295),
    .t2Col_18_V_read(in2_18_V_reg_3307),
    .t2Col_19_V_read(in2_19_V_reg_3319),
    .t2Col_20_V_read(in2_20_V_reg_3331),
    .t2Col_21_V_read(in2_21_V_reg_3343),
    .t2Col_22_V_read(in2_22_V_reg_3355),
    .t2Col_23_V_read(in2_23_V_reg_3367),
    .t2Col_24_V_read(in2_24_V_reg_3379),
    .t2Col_25_V_read(in2_25_V_reg_3391),
    .t2Col_26_V_read(in2_26_V_reg_3403),
    .t2Col_27_V_read(in2_27_V_reg_3415),
    .t2Col_28_V_read(in2_28_V_reg_3421),
    .t2Col_29_V_read(in2_29_V_reg_3427),
    .t2Col_30_V_read(in2_30_V_reg_3433),
    .ap_return_0(grp_colZeroCntScale0_fu_696_ap_return_0),
    .ap_return_1(grp_colZeroCntScale0_fu_696_ap_return_1),
    .ap_return_2(grp_colZeroCntScale0_fu_696_ap_return_2),
    .ap_return_3(grp_colZeroCntScale0_fu_696_ap_return_3),
    .ap_return_4(grp_colZeroCntScale0_fu_696_ap_return_4),
    .ap_return_5(grp_colZeroCntScale0_fu_696_ap_return_5),
    .ap_return_6(grp_colZeroCntScale0_fu_696_ap_return_6),
    .ap_return_7(grp_colZeroCntScale0_fu_696_ap_return_7),
    .ap_return_8(grp_colZeroCntScale0_fu_696_ap_return_8),
    .ap_return_9(grp_colZeroCntScale0_fu_696_ap_return_9),
    .ap_return_10(grp_colZeroCntScale0_fu_696_ap_return_10),
    .ap_return_11(grp_colZeroCntScale0_fu_696_ap_return_11),
    .ap_return_12(grp_colZeroCntScale0_fu_696_ap_return_12),
    .ap_return_13(grp_colZeroCntScale0_fu_696_ap_return_13),
    .ap_return_14(grp_colZeroCntScale0_fu_696_ap_return_14),
    .ap_ce(grp_colZeroCntScale0_fu_696_ap_ce)
);

colZeroCntScale0 grp_colZeroCntScale0_fu_756(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t1Col_3_V_read(in1_3_V_1_reg_3457),
    .t1Col_4_V_read(in1_4_V_1_reg_3469),
    .t1Col_5_V_read(in1_5_V_1_reg_3481),
    .t1Col_6_V_read(in1_6_V_1_reg_3493),
    .t1Col_7_V_read(in1_7_V_1_reg_3505),
    .t1Col_8_V_read(in1_8_V_1_reg_3517),
    .t1Col_9_V_read(in1_9_V_1_reg_3529),
    .t1Col_10_V_read(in1_10_V_1_reg_3541),
    .t1Col_11_V_read(in1_11_V_1_reg_3553),
    .t1Col_12_V_read(in1_12_V_1_reg_3565),
    .t1Col_13_V_read(in1_13_V_1_reg_3577),
    .t1Col_14_V_read(in1_14_V_1_reg_3589),
    .t1Col_15_V_read(in1_15_V_1_reg_3601),
    .t1Col_16_V_read(in1_16_V_1_reg_3613),
    .t1Col_17_V_read(in1_17_V_1_reg_3625),
    .t1Col_18_V_read(in1_18_V_1_reg_3637),
    .t1Col_19_V_read(in1_19_V_1_reg_3649),
    .t1Col_20_V_read(in1_20_V_1_reg_3661),
    .t1Col_21_V_read(in1_21_V_1_reg_3673),
    .t1Col_22_V_read(in1_22_V_1_reg_3685),
    .t1Col_23_V_read(in1_23_V_1_reg_3697),
    .t1Col_24_V_read(in1_24_V_1_reg_3709),
    .t1Col_25_V_read(in1_25_V_1_reg_3721),
    .t1Col_26_V_read(in1_26_V_1_reg_3733),
    .t1Col_27_V_read(in1_27_V_1_reg_3745),
    .t2Col_0_V_read(in2_0_V_1_reg_3439),
    .t2Col_1_V_read(in2_1_V_1_reg_3445),
    .t2Col_2_V_read(in2_2_V_1_reg_3451),
    .t2Col_3_V_read(in2_3_V_1_reg_3463),
    .t2Col_4_V_read(in2_4_V_1_reg_3475),
    .t2Col_5_V_read(in2_5_V_1_reg_3487),
    .t2Col_6_V_read(in2_6_V_1_reg_3499),
    .t2Col_7_V_read(in2_7_V_1_reg_3511),
    .t2Col_8_V_read(in2_8_V_1_reg_3523),
    .t2Col_9_V_read(in2_9_V_1_reg_3535),
    .t2Col_10_V_read(in2_10_V_1_reg_3547),
    .t2Col_11_V_read(in2_11_V_1_reg_3559),
    .t2Col_12_V_read(in2_12_V_1_reg_3571),
    .t2Col_13_V_read(in2_13_V_1_reg_3583),
    .t2Col_14_V_read(in2_14_V_1_reg_3595),
    .t2Col_15_V_read(in2_15_V_1_reg_3607),
    .t2Col_16_V_read(in2_16_V_1_reg_3619),
    .t2Col_17_V_read(in2_17_V_1_reg_3631),
    .t2Col_18_V_read(in2_18_V_1_reg_3643),
    .t2Col_19_V_read(in2_19_V_1_reg_3655),
    .t2Col_20_V_read(in2_20_V_1_reg_3667),
    .t2Col_21_V_read(in2_21_V_1_reg_3679),
    .t2Col_22_V_read(in2_22_V_1_reg_3691),
    .t2Col_23_V_read(in2_23_V_1_reg_3703),
    .t2Col_24_V_read(in2_24_V_1_reg_3715),
    .t2Col_25_V_read(in2_25_V_1_reg_3727),
    .t2Col_26_V_read(in2_26_V_1_reg_3739),
    .t2Col_27_V_read(in2_27_V_1_reg_3751),
    .t2Col_28_V_read(in2_28_V_1_reg_3757),
    .t2Col_29_V_read(in2_29_V_1_reg_3763),
    .t2Col_30_V_read(in2_30_V_1_reg_3769),
    .ap_return_0(grp_colZeroCntScale0_fu_756_ap_return_0),
    .ap_return_1(grp_colZeroCntScale0_fu_756_ap_return_1),
    .ap_return_2(grp_colZeroCntScale0_fu_756_ap_return_2),
    .ap_return_3(grp_colZeroCntScale0_fu_756_ap_return_3),
    .ap_return_4(grp_colZeroCntScale0_fu_756_ap_return_4),
    .ap_return_5(grp_colZeroCntScale0_fu_756_ap_return_5),
    .ap_return_6(grp_colZeroCntScale0_fu_756_ap_return_6),
    .ap_return_7(grp_colZeroCntScale0_fu_756_ap_return_7),
    .ap_return_8(grp_colZeroCntScale0_fu_756_ap_return_8),
    .ap_return_9(grp_colZeroCntScale0_fu_756_ap_return_9),
    .ap_return_10(grp_colZeroCntScale0_fu_756_ap_return_10),
    .ap_return_11(grp_colZeroCntScale0_fu_756_ap_return_11),
    .ap_return_12(grp_colZeroCntScale0_fu_756_ap_return_12),
    .ap_return_13(grp_colZeroCntScale0_fu_756_ap_return_13),
    .ap_return_14(grp_colZeroCntScale0_fu_756_ap_return_14),
    .ap_ce(grp_colZeroCntScale0_fu_756_ap_ce)
);

colZeroCntScale0 grp_colZeroCntScale0_fu_816(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t1Col_3_V_read(in1_3_V_2_reg_3793),
    .t1Col_4_V_read(in1_4_V_2_reg_3805),
    .t1Col_5_V_read(in1_5_V_2_reg_3817),
    .t1Col_6_V_read(in1_6_V_2_reg_3829),
    .t1Col_7_V_read(in1_7_V_2_reg_3841),
    .t1Col_8_V_read(in1_8_V_2_reg_3853),
    .t1Col_9_V_read(in1_9_V_2_reg_3865),
    .t1Col_10_V_read(in1_10_V_2_reg_3877),
    .t1Col_11_V_read(in1_11_V_2_reg_3889),
    .t1Col_12_V_read(in1_12_V_2_reg_3901),
    .t1Col_13_V_read(in1_13_V_2_reg_3913),
    .t1Col_14_V_read(in1_14_V_2_reg_3925),
    .t1Col_15_V_read(in1_15_V_2_reg_3937),
    .t1Col_16_V_read(in1_16_V_2_reg_3949),
    .t1Col_17_V_read(in1_17_V_2_reg_3961),
    .t1Col_18_V_read(in1_18_V_2_reg_3973),
    .t1Col_19_V_read(in1_19_V_2_reg_3985),
    .t1Col_20_V_read(in1_20_V_2_reg_3997),
    .t1Col_21_V_read(in1_21_V_2_reg_4009),
    .t1Col_22_V_read(in1_22_V_2_reg_4021),
    .t1Col_23_V_read(in1_23_V_2_reg_4033),
    .t1Col_24_V_read(in1_24_V_2_reg_4045),
    .t1Col_25_V_read(in1_25_V_2_reg_4057),
    .t1Col_26_V_read(in1_26_V_2_reg_4069),
    .t1Col_27_V_read(in1_27_V_2_reg_4081),
    .t2Col_0_V_read(in2_0_V_2_reg_3775),
    .t2Col_1_V_read(in2_1_V_2_reg_3781),
    .t2Col_2_V_read(in2_2_V_2_reg_3787),
    .t2Col_3_V_read(in2_3_V_2_reg_3799),
    .t2Col_4_V_read(in2_4_V_2_reg_3811),
    .t2Col_5_V_read(in2_5_V_2_reg_3823),
    .t2Col_6_V_read(in2_6_V_2_reg_3835),
    .t2Col_7_V_read(in2_7_V_2_reg_3847),
    .t2Col_8_V_read(in2_8_V_2_reg_3859),
    .t2Col_9_V_read(in2_9_V_2_reg_3871),
    .t2Col_10_V_read(in2_10_V_2_reg_3883),
    .t2Col_11_V_read(in2_11_V_2_reg_3895),
    .t2Col_12_V_read(in2_12_V_2_reg_3907),
    .t2Col_13_V_read(in2_13_V_2_reg_3919),
    .t2Col_14_V_read(in2_14_V_2_reg_3931),
    .t2Col_15_V_read(in2_15_V_2_reg_3943),
    .t2Col_16_V_read(in2_16_V_2_reg_3955),
    .t2Col_17_V_read(in2_17_V_2_reg_3967),
    .t2Col_18_V_read(in2_18_V_2_reg_3979),
    .t2Col_19_V_read(in2_19_V_2_reg_3991),
    .t2Col_20_V_read(in2_20_V_2_reg_4003),
    .t2Col_21_V_read(in2_21_V_2_reg_4015),
    .t2Col_22_V_read(in2_22_V_2_reg_4027),
    .t2Col_23_V_read(in2_23_V_2_reg_4039),
    .t2Col_24_V_read(in2_24_V_2_reg_4051),
    .t2Col_25_V_read(in2_25_V_2_reg_4063),
    .t2Col_26_V_read(in2_26_V_2_reg_4075),
    .t2Col_27_V_read(in2_27_V_2_reg_4087),
    .t2Col_28_V_read(in2_28_V_2_reg_4093),
    .t2Col_29_V_read(in2_29_V_2_reg_4099),
    .t2Col_30_V_read(in2_30_V_2_reg_4105),
    .ap_return_0(grp_colZeroCntScale0_fu_816_ap_return_0),
    .ap_return_1(grp_colZeroCntScale0_fu_816_ap_return_1),
    .ap_return_2(grp_colZeroCntScale0_fu_816_ap_return_2),
    .ap_return_3(grp_colZeroCntScale0_fu_816_ap_return_3),
    .ap_return_4(grp_colZeroCntScale0_fu_816_ap_return_4),
    .ap_return_5(grp_colZeroCntScale0_fu_816_ap_return_5),
    .ap_return_6(grp_colZeroCntScale0_fu_816_ap_return_6),
    .ap_return_7(grp_colZeroCntScale0_fu_816_ap_return_7),
    .ap_return_8(grp_colZeroCntScale0_fu_816_ap_return_8),
    .ap_return_9(grp_colZeroCntScale0_fu_816_ap_return_9),
    .ap_return_10(grp_colZeroCntScale0_fu_816_ap_return_10),
    .ap_return_11(grp_colZeroCntScale0_fu_816_ap_return_11),
    .ap_return_12(grp_colZeroCntScale0_fu_816_ap_return_12),
    .ap_return_13(grp_colZeroCntScale0_fu_816_ap_return_13),
    .ap_return_14(grp_colZeroCntScale0_fu_816_ap_return_14),
    .ap_ce(grp_colZeroCntScale0_fu_816_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond_flatten_reg_4116 == 1'd0))) begin
        indvar_flatten2_reg_502 <= indvar_flatten_next_reg_4111;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_4116 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        indvar_flatten2_reg_502 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_4116 <= exitcond_flatten_fu_2724_p2;
        exitcond_flatten_reg_4116_pp0_iter1_reg <= exitcond_flatten_reg_4116;
        in1_10_V_1_reg_3541 <= {{colStream0_V_V_dout[167:164]}};
        in1_10_V_2_reg_3877 <= {{colStream0_V_V_dout[291:288]}};
        in1_10_V_reg_3205 <= {{colStream0_V_V_dout[43:40]}};
        in1_11_V_1_reg_3553 <= {{colStream0_V_V_dout[171:168]}};
        in1_11_V_2_reg_3889 <= {{colStream0_V_V_dout[295:292]}};
        in1_11_V_reg_3217 <= {{colStream0_V_V_dout[47:44]}};
        in1_12_V_1_reg_3565 <= {{colStream0_V_V_dout[175:172]}};
        in1_12_V_2_reg_3901 <= {{colStream0_V_V_dout[299:296]}};
        in1_12_V_reg_3229 <= {{colStream0_V_V_dout[51:48]}};
        in1_13_V_1_reg_3577 <= {{colStream0_V_V_dout[179:176]}};
        in1_13_V_2_reg_3913 <= {{colStream0_V_V_dout[303:300]}};
        in1_13_V_reg_3241 <= {{colStream0_V_V_dout[55:52]}};
        in1_14_V_1_reg_3589 <= {{colStream0_V_V_dout[183:180]}};
        in1_14_V_2_reg_3925 <= {{colStream0_V_V_dout[307:304]}};
        in1_14_V_reg_3253 <= {{colStream0_V_V_dout[59:56]}};
        in1_15_V_1_reg_3601 <= {{colStream0_V_V_dout[187:184]}};
        in1_15_V_2_reg_3937 <= {{colStream0_V_V_dout[311:308]}};
        in1_15_V_reg_3265 <= {{colStream0_V_V_dout[63:60]}};
        in1_16_V_1_reg_3613 <= {{colStream0_V_V_dout[191:188]}};
        in1_16_V_2_reg_3949 <= {{colStream0_V_V_dout[315:312]}};
        in1_16_V_reg_3277 <= {{colStream0_V_V_dout[67:64]}};
        in1_17_V_1_reg_3625 <= {{colStream0_V_V_dout[195:192]}};
        in1_17_V_2_reg_3961 <= {{colStream0_V_V_dout[319:316]}};
        in1_17_V_reg_3289 <= {{colStream0_V_V_dout[71:68]}};
        in1_18_V_1_reg_3637 <= {{colStream0_V_V_dout[199:196]}};
        in1_18_V_2_reg_3973 <= {{colStream0_V_V_dout[323:320]}};
        in1_18_V_reg_3301 <= {{colStream0_V_V_dout[75:72]}};
        in1_19_V_1_reg_3649 <= {{colStream0_V_V_dout[203:200]}};
        in1_19_V_2_reg_3985 <= {{colStream0_V_V_dout[327:324]}};
        in1_19_V_reg_3313 <= {{colStream0_V_V_dout[79:76]}};
        in1_20_V_1_reg_3661 <= {{colStream0_V_V_dout[207:204]}};
        in1_20_V_2_reg_3997 <= {{colStream0_V_V_dout[331:328]}};
        in1_20_V_reg_3325 <= {{colStream0_V_V_dout[83:80]}};
        in1_21_V_1_reg_3673 <= {{colStream0_V_V_dout[211:208]}};
        in1_21_V_2_reg_4009 <= {{colStream0_V_V_dout[335:332]}};
        in1_21_V_reg_3337 <= {{colStream0_V_V_dout[87:84]}};
        in1_22_V_1_reg_3685 <= {{colStream0_V_V_dout[215:212]}};
        in1_22_V_2_reg_4021 <= {{colStream0_V_V_dout[339:336]}};
        in1_22_V_reg_3349 <= {{colStream0_V_V_dout[91:88]}};
        in1_23_V_1_reg_3697 <= {{colStream0_V_V_dout[219:216]}};
        in1_23_V_2_reg_4033 <= {{colStream0_V_V_dout[343:340]}};
        in1_23_V_reg_3361 <= {{colStream0_V_V_dout[95:92]}};
        in1_24_V_1_reg_3709 <= {{colStream0_V_V_dout[223:220]}};
        in1_24_V_2_reg_4045 <= {{colStream0_V_V_dout[347:344]}};
        in1_24_V_reg_3373 <= {{colStream0_V_V_dout[99:96]}};
        in1_25_V_1_reg_3721 <= {{colStream0_V_V_dout[227:224]}};
        in1_25_V_2_reg_4057 <= {{colStream0_V_V_dout[351:348]}};
        in1_25_V_reg_3385 <= {{colStream0_V_V_dout[103:100]}};
        in1_26_V_1_reg_3733 <= {{colStream0_V_V_dout[231:228]}};
        in1_26_V_2_reg_4069 <= {{colStream0_V_V_dout[355:352]}};
        in1_26_V_reg_3397 <= {{colStream0_V_V_dout[107:104]}};
        in1_27_V_1_reg_3745 <= {{colStream0_V_V_dout[235:232]}};
        in1_27_V_2_reg_4081 <= {{colStream0_V_V_dout[359:356]}};
        in1_27_V_reg_3409 <= {{colStream0_V_V_dout[111:108]}};
        in1_3_V_1_reg_3457 <= {{colStream0_V_V_dout[139:136]}};
        in1_3_V_2_reg_3793 <= {{colStream0_V_V_dout[263:260]}};
        in1_3_V_reg_3121 <= {{colStream0_V_V_dout[15:12]}};
        in1_4_V_1_reg_3469 <= {{colStream0_V_V_dout[143:140]}};
        in1_4_V_2_reg_3805 <= {{colStream0_V_V_dout[267:264]}};
        in1_4_V_reg_3133 <= {{colStream0_V_V_dout[19:16]}};
        in1_5_V_1_reg_3481 <= {{colStream0_V_V_dout[147:144]}};
        in1_5_V_2_reg_3817 <= {{colStream0_V_V_dout[271:268]}};
        in1_5_V_reg_3145 <= {{colStream0_V_V_dout[23:20]}};
        in1_6_V_1_reg_3493 <= {{colStream0_V_V_dout[151:148]}};
        in1_6_V_2_reg_3829 <= {{colStream0_V_V_dout[275:272]}};
        in1_6_V_reg_3157 <= {{colStream0_V_V_dout[27:24]}};
        in1_7_V_1_reg_3505 <= {{colStream0_V_V_dout[155:152]}};
        in1_7_V_2_reg_3841 <= {{colStream0_V_V_dout[279:276]}};
        in1_7_V_reg_3169 <= {{colStream0_V_V_dout[31:28]}};
        in1_8_V_1_reg_3517 <= {{colStream0_V_V_dout[159:156]}};
        in1_8_V_2_reg_3853 <= {{colStream0_V_V_dout[283:280]}};
        in1_8_V_reg_3181 <= {{colStream0_V_V_dout[35:32]}};
        in1_9_V_1_reg_3529 <= {{colStream0_V_V_dout[163:160]}};
        in1_9_V_2_reg_3865 <= {{colStream0_V_V_dout[287:284]}};
        in1_9_V_reg_3193 <= {{colStream0_V_V_dout[39:36]}};
        in2_0_V_1_reg_3439 <= {{colStream1_V_V_dout[127:124]}};
        in2_0_V_2_reg_3775 <= {{colStream1_V_V_dout[251:248]}};
        in2_0_V_reg_3103 <= in2_0_V_fu_876_p1;
        in2_10_V_1_reg_3547 <= {{colStream1_V_V_dout[167:164]}};
        in2_10_V_2_reg_3883 <= {{colStream1_V_V_dout[291:288]}};
        in2_10_V_reg_3211 <= {{colStream1_V_V_dout[43:40]}};
        in2_11_V_1_reg_3559 <= {{colStream1_V_V_dout[171:168]}};
        in2_11_V_2_reg_3895 <= {{colStream1_V_V_dout[295:292]}};
        in2_11_V_reg_3223 <= {{colStream1_V_V_dout[47:44]}};
        in2_12_V_1_reg_3571 <= {{colStream1_V_V_dout[175:172]}};
        in2_12_V_2_reg_3907 <= {{colStream1_V_V_dout[299:296]}};
        in2_12_V_reg_3235 <= {{colStream1_V_V_dout[51:48]}};
        in2_13_V_1_reg_3583 <= {{colStream1_V_V_dout[179:176]}};
        in2_13_V_2_reg_3919 <= {{colStream1_V_V_dout[303:300]}};
        in2_13_V_reg_3247 <= {{colStream1_V_V_dout[55:52]}};
        in2_14_V_1_reg_3595 <= {{colStream1_V_V_dout[183:180]}};
        in2_14_V_2_reg_3931 <= {{colStream1_V_V_dout[307:304]}};
        in2_14_V_reg_3259 <= {{colStream1_V_V_dout[59:56]}};
        in2_15_V_1_reg_3607 <= {{colStream1_V_V_dout[187:184]}};
        in2_15_V_2_reg_3943 <= {{colStream1_V_V_dout[311:308]}};
        in2_15_V_reg_3271 <= {{colStream1_V_V_dout[63:60]}};
        in2_16_V_1_reg_3619 <= {{colStream1_V_V_dout[191:188]}};
        in2_16_V_2_reg_3955 <= {{colStream1_V_V_dout[315:312]}};
        in2_16_V_reg_3283 <= {{colStream1_V_V_dout[67:64]}};
        in2_17_V_1_reg_3631 <= {{colStream1_V_V_dout[195:192]}};
        in2_17_V_2_reg_3967 <= {{colStream1_V_V_dout[319:316]}};
        in2_17_V_reg_3295 <= {{colStream1_V_V_dout[71:68]}};
        in2_18_V_1_reg_3643 <= {{colStream1_V_V_dout[199:196]}};
        in2_18_V_2_reg_3979 <= {{colStream1_V_V_dout[323:320]}};
        in2_18_V_reg_3307 <= {{colStream1_V_V_dout[75:72]}};
        in2_19_V_1_reg_3655 <= {{colStream1_V_V_dout[203:200]}};
        in2_19_V_2_reg_3991 <= {{colStream1_V_V_dout[327:324]}};
        in2_19_V_reg_3319 <= {{colStream1_V_V_dout[79:76]}};
        in2_1_V_1_reg_3445 <= {{colStream1_V_V_dout[131:128]}};
        in2_1_V_2_reg_3781 <= {{colStream1_V_V_dout[255:252]}};
        in2_1_V_reg_3109 <= {{colStream1_V_V_dout[7:4]}};
        in2_20_V_1_reg_3667 <= {{colStream1_V_V_dout[207:204]}};
        in2_20_V_2_reg_4003 <= {{colStream1_V_V_dout[331:328]}};
        in2_20_V_reg_3331 <= {{colStream1_V_V_dout[83:80]}};
        in2_21_V_1_reg_3679 <= {{colStream1_V_V_dout[211:208]}};
        in2_21_V_2_reg_4015 <= {{colStream1_V_V_dout[335:332]}};
        in2_21_V_reg_3343 <= {{colStream1_V_V_dout[87:84]}};
        in2_22_V_1_reg_3691 <= {{colStream1_V_V_dout[215:212]}};
        in2_22_V_2_reg_4027 <= {{colStream1_V_V_dout[339:336]}};
        in2_22_V_reg_3355 <= {{colStream1_V_V_dout[91:88]}};
        in2_23_V_1_reg_3703 <= {{colStream1_V_V_dout[219:216]}};
        in2_23_V_2_reg_4039 <= {{colStream1_V_V_dout[343:340]}};
        in2_23_V_reg_3367 <= {{colStream1_V_V_dout[95:92]}};
        in2_24_V_1_reg_3715 <= {{colStream1_V_V_dout[223:220]}};
        in2_24_V_2_reg_4051 <= {{colStream1_V_V_dout[347:344]}};
        in2_24_V_reg_3379 <= {{colStream1_V_V_dout[99:96]}};
        in2_25_V_1_reg_3727 <= {{colStream1_V_V_dout[227:224]}};
        in2_25_V_2_reg_4063 <= {{colStream1_V_V_dout[351:348]}};
        in2_25_V_reg_3391 <= {{colStream1_V_V_dout[103:100]}};
        in2_26_V_1_reg_3739 <= {{colStream1_V_V_dout[231:228]}};
        in2_26_V_2_reg_4075 <= {{colStream1_V_V_dout[355:352]}};
        in2_26_V_reg_3403 <= {{colStream1_V_V_dout[107:104]}};
        in2_27_V_1_reg_3751 <= {{colStream1_V_V_dout[235:232]}};
        in2_27_V_2_reg_4087 <= {{colStream1_V_V_dout[359:356]}};
        in2_27_V_reg_3415 <= {{colStream1_V_V_dout[111:108]}};
        in2_28_V_1_reg_3757 <= {{colStream1_V_V_dout[239:236]}};
        in2_28_V_2_reg_4093 <= {{colStream1_V_V_dout[363:360]}};
        in2_28_V_reg_3421 <= {{colStream1_V_V_dout[115:112]}};
        in2_29_V_1_reg_3763 <= {{colStream1_V_V_dout[243:240]}};
        in2_29_V_2_reg_4099 <= {{colStream1_V_V_dout[367:364]}};
        in2_29_V_reg_3427 <= {{colStream1_V_V_dout[119:116]}};
        in2_2_V_1_reg_3451 <= {{colStream1_V_V_dout[135:132]}};
        in2_2_V_2_reg_3787 <= {{colStream1_V_V_dout[259:256]}};
        in2_2_V_reg_3115 <= {{colStream1_V_V_dout[11:8]}};
        in2_30_V_1_reg_3769 <= {{colStream1_V_V_dout[247:244]}};
        in2_30_V_2_reg_4105 <= {{colStream1_V_V_dout[371:368]}};
        in2_30_V_reg_3433 <= {{colStream1_V_V_dout[123:120]}};
        in2_3_V_1_reg_3463 <= {{colStream1_V_V_dout[139:136]}};
        in2_3_V_2_reg_3799 <= {{colStream1_V_V_dout[263:260]}};
        in2_3_V_reg_3127 <= {{colStream1_V_V_dout[15:12]}};
        in2_4_V_1_reg_3475 <= {{colStream1_V_V_dout[143:140]}};
        in2_4_V_2_reg_3811 <= {{colStream1_V_V_dout[267:264]}};
        in2_4_V_reg_3139 <= {{colStream1_V_V_dout[19:16]}};
        in2_5_V_1_reg_3487 <= {{colStream1_V_V_dout[147:144]}};
        in2_5_V_2_reg_3823 <= {{colStream1_V_V_dout[271:268]}};
        in2_5_V_reg_3151 <= {{colStream1_V_V_dout[23:20]}};
        in2_6_V_1_reg_3499 <= {{colStream1_V_V_dout[151:148]}};
        in2_6_V_2_reg_3835 <= {{colStream1_V_V_dout[275:272]}};
        in2_6_V_reg_3163 <= {{colStream1_V_V_dout[27:24]}};
        in2_7_V_1_reg_3511 <= {{colStream1_V_V_dout[155:152]}};
        in2_7_V_2_reg_3847 <= {{colStream1_V_V_dout[279:276]}};
        in2_7_V_reg_3175 <= {{colStream1_V_V_dout[31:28]}};
        in2_8_V_1_reg_3523 <= {{colStream1_V_V_dout[159:156]}};
        in2_8_V_2_reg_3859 <= {{colStream1_V_V_dout[283:280]}};
        in2_8_V_reg_3187 <= {{colStream1_V_V_dout[35:32]}};
        in2_9_V_1_reg_3535 <= {{colStream1_V_V_dout[163:160]}};
        in2_9_V_2_reg_3871 <= {{colStream1_V_V_dout[287:284]}};
        in2_9_V_reg_3199 <= {{colStream1_V_V_dout[39:36]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_flatten_reg_4116_pp0_iter2_reg <= exitcond_flatten_reg_4116_pp0_iter1_reg;
        exitcond_flatten_reg_4116_pp0_iter3_reg <= exitcond_flatten_reg_4116_pp0_iter2_reg;
        exitcond_flatten_reg_4116_pp0_iter4_reg <= exitcond_flatten_reg_4116_pp0_iter3_reg;
        exitcond_flatten_reg_4116_pp0_iter5_reg <= exitcond_flatten_reg_4116_pp0_iter4_reg;
        refColZeroCnt_V_0_1_reg_4195 <= grp_colZeroCntScale0_fu_756_ap_return_0;
        refColZeroCnt_V_0_2_reg_4270 <= grp_colZeroCntScale0_fu_816_ap_return_0;
        refColZeroCnt_V_0_s_reg_4120 <= grp_colZeroCntScale0_fu_696_ap_return_0;
        refTagValidPixCnt_0_1_reg_4235 <= grp_colZeroCntScale0_fu_756_ap_return_8;
        refTagValidPixCnt_0_2_reg_4310 <= grp_colZeroCntScale0_fu_816_ap_return_8;
        refTagValidPixCnt_0_s_reg_4160 <= grp_colZeroCntScale0_fu_696_ap_return_8;
        refTagValidPixCnt_1_1_reg_4240 <= grp_colZeroCntScale0_fu_756_ap_return_9;
        refTagValidPixCnt_1_2_reg_4315 <= grp_colZeroCntScale0_fu_816_ap_return_9;
        refTagValidPixCnt_1_s_reg_4165 <= grp_colZeroCntScale0_fu_696_ap_return_9;
        refTagValidPixCnt_2_1_reg_4245 <= grp_colZeroCntScale0_fu_756_ap_return_10;
        refTagValidPixCnt_2_2_reg_4320 <= grp_colZeroCntScale0_fu_816_ap_return_10;
        refTagValidPixCnt_2_s_reg_4170 <= grp_colZeroCntScale0_fu_696_ap_return_10;
        refTagValidPixCnt_3_1_reg_4250 <= grp_colZeroCntScale0_fu_756_ap_return_11;
        refTagValidPixCnt_3_2_reg_4325 <= grp_colZeroCntScale0_fu_816_ap_return_11;
        refTagValidPixCnt_3_s_reg_4175 <= grp_colZeroCntScale0_fu_696_ap_return_11;
        refTagValidPixCnt_4_1_reg_4255 <= grp_colZeroCntScale0_fu_756_ap_return_12;
        refTagValidPixCnt_4_2_reg_4330 <= grp_colZeroCntScale0_fu_816_ap_return_12;
        refTagValidPixCnt_4_s_reg_4180 <= grp_colZeroCntScale0_fu_696_ap_return_12;
        refTagValidPixCnt_5_1_reg_4260 <= grp_colZeroCntScale0_fu_756_ap_return_13;
        refTagValidPixCnt_5_2_reg_4335 <= grp_colZeroCntScale0_fu_816_ap_return_13;
        refTagValidPixCnt_5_s_reg_4185 <= grp_colZeroCntScale0_fu_696_ap_return_13;
        refTagValidPixCnt_6_1_reg_4265 <= grp_colZeroCntScale0_fu_756_ap_return_14;
        refTagValidPixCnt_6_2_reg_4340 <= grp_colZeroCntScale0_fu_816_ap_return_14;
        refTagValidPixCnt_6_s_reg_4190 <= grp_colZeroCntScale0_fu_696_ap_return_14;
        tagColValidCnt_0_ass_1_reg_4200 <= grp_colZeroCntScale0_fu_756_ap_return_1;
        tagColValidCnt_0_ass_2_reg_4275 <= grp_colZeroCntScale0_fu_816_ap_return_1;
        tagColValidCnt_0_ass_reg_4125 <= grp_colZeroCntScale0_fu_696_ap_return_1;
        tagColValidCnt_1_ass_1_reg_4205 <= grp_colZeroCntScale0_fu_756_ap_return_2;
        tagColValidCnt_1_ass_2_reg_4280 <= grp_colZeroCntScale0_fu_816_ap_return_2;
        tagColValidCnt_1_ass_reg_4130 <= grp_colZeroCntScale0_fu_696_ap_return_2;
        tagColValidCnt_2_ass_1_reg_4210 <= grp_colZeroCntScale0_fu_756_ap_return_3;
        tagColValidCnt_2_ass_2_reg_4285 <= grp_colZeroCntScale0_fu_816_ap_return_3;
        tagColValidCnt_2_ass_reg_4135 <= grp_colZeroCntScale0_fu_696_ap_return_3;
        tagColValidCnt_3_ass_1_reg_4215 <= grp_colZeroCntScale0_fu_756_ap_return_4;
        tagColValidCnt_3_ass_2_reg_4290 <= grp_colZeroCntScale0_fu_816_ap_return_4;
        tagColValidCnt_3_ass_reg_4140 <= grp_colZeroCntScale0_fu_696_ap_return_4;
        tagColValidCnt_4_ass_1_reg_4220 <= grp_colZeroCntScale0_fu_756_ap_return_5;
        tagColValidCnt_4_ass_2_reg_4295 <= grp_colZeroCntScale0_fu_816_ap_return_5;
        tagColValidCnt_4_ass_reg_4145 <= grp_colZeroCntScale0_fu_696_ap_return_5;
        tagColValidCnt_5_ass_1_reg_4225 <= grp_colZeroCntScale0_fu_756_ap_return_6;
        tagColValidCnt_5_ass_2_reg_4300 <= grp_colZeroCntScale0_fu_816_ap_return_6;
        tagColValidCnt_5_ass_reg_4150 <= grp_colZeroCntScale0_fu_696_ap_return_6;
        tagColValidCnt_6_ass_1_reg_4230 <= grp_colZeroCntScale0_fu_756_ap_return_7;
        tagColValidCnt_6_ass_2_reg_4305 <= grp_colZeroCntScale0_fu_816_ap_return_7;
        tagColValidCnt_6_ass_reg_4155 <= grp_colZeroCntScale0_fu_696_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_4111 <= indvar_flatten_next_fu_2718_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_4116_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1983)) begin
        if ((exitcond_flatten_reg_4116 == 1'd1)) begin
            ap_phi_mux_indvar_flatten2_phi_fu_506_p6 = 6'd0;
        end else if ((exitcond_flatten_reg_4116 == 1'd0)) begin
            ap_phi_mux_indvar_flatten2_phi_fu_506_p6 = indvar_flatten_next_reg_4111;
        end else begin
            ap_phi_mux_indvar_flatten2_phi_fu_506_p6 = indvar_flatten2_reg_502;
        end
    end else begin
        ap_phi_mux_indvar_flatten2_phi_fu_506_p6 = indvar_flatten2_reg_502;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_2724_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        colStream0_V_V_blk_n = colStream0_V_V_empty_n;
    end else begin
        colStream0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        colStream0_V_V_read = 1'b1;
    end else begin
        colStream0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        colStream1_V_V_blk_n = colStream1_V_V_empty_n;
    end else begin
        colStream1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        colStream1_V_V_read = 1'b1;
    end else begin
        colStream1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_colSADSumScale0_fu_516_ap_ce = 1'b1;
    end else begin
        grp_colSADSumScale0_fu_516_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_colSADSumScale0_fu_576_ap_ce = 1'b1;
    end else begin
        grp_colSADSumScale0_fu_576_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_colSADSumScale0_fu_636_ap_ce = 1'b1;
    end else begin
        grp_colSADSumScale0_fu_636_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_colZeroCntScale0_fu_696_ap_ce = 1'b1;
    end else begin
        grp_colZeroCntScale0_fu_696_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_colZeroCntScale0_fu_756_ap_ce = 1'b1;
    end else begin
        grp_colZeroCntScale0_fu_756_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_colZeroCntScale0_fu_816_ap_ce = 1'b1;
    end else begin
        grp_colZeroCntScale0_fu_816_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        outStream_V_V_blk_n = outStream_V_V_full_n;
    end else begin
        outStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        outStream_V_V_write = 1'b1;
    end else begin
        outStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        refTagValidCntStream_V_V_blk_n = refTagValidCntStream_V_V_full_n;
    end else begin
        refTagValidCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        refTagValidCntStream_V_V_write = 1'b1;
    end else begin
        refTagValidCntStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        refZeroCntStream_V_V_blk_n = refZeroCntStream_V_V_full_n;
    end else begin
        refZeroCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        refZeroCntStream_V_V_write = 1'b1;
    end else begin
        refZeroCntStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tagColValidCntStream_V_V_blk_n = tagColValidCntStream_V_V_full_n;
    end else begin
        tagColValidCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tagColValidCntStream_V_V_write = 1'b1;
    end else begin
        tagColValidCntStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & ((refTagValidCntStream_V_V_full_n == 1'b0) | (tagColValidCntStream_V_V_full_n == 1'b0) | (outStream_V_V_full_n == 1'b0) | (refZeroCntStream_V_V_full_n == 1'b0))) | ((ap_start == 1'b1) & ((colStream1_V_V_empty_n == 1'b0) | (colStream0_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & ((refTagValidCntStream_V_V_full_n == 1'b0) | (tagColValidCntStream_V_V_full_n == 1'b0) | (outStream_V_V_full_n == 1'b0) | (refZeroCntStream_V_V_full_n == 1'b0))) | ((ap_start == 1'b1) & ((colStream1_V_V_empty_n == 1'b0) | (colStream0_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter6 == 1'b1) & ((refTagValidCntStream_V_V_full_n == 1'b0) | (tagColValidCntStream_V_V_full_n == 1'b0) | (outStream_V_V_full_n == 1'b0) | (refZeroCntStream_V_V_full_n == 1'b0))) | ((ap_start == 1'b1) & ((colStream1_V_V_empty_n == 1'b0) | (colStream0_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((colStream1_V_V_empty_n == 1'b0) | (colStream0_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter6 = ((refTagValidCntStream_V_V_full_n == 1'b0) | (tagColValidCntStream_V_V_full_n == 1'b0) | (outStream_V_V_full_n == 1'b0) | (refZeroCntStream_V_V_full_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1983 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign exitcond_flatten_fu_2724_p2 = ((ap_phi_mux_indvar_flatten2_phi_fu_506_p6 == 6'd62) ? 1'b1 : 1'b0);

assign grp_colSADSumScale0_fu_516_t1Col_10_V_read = {{colStream0_V_V_dout[43:40]}};

assign grp_colSADSumScale0_fu_516_t1Col_11_V_read = {{colStream0_V_V_dout[47:44]}};

assign grp_colSADSumScale0_fu_516_t1Col_12_V_read = {{colStream0_V_V_dout[51:48]}};

assign grp_colSADSumScale0_fu_516_t1Col_13_V_read = {{colStream0_V_V_dout[55:52]}};

assign grp_colSADSumScale0_fu_516_t1Col_14_V_read = {{colStream0_V_V_dout[59:56]}};

assign grp_colSADSumScale0_fu_516_t1Col_15_V_read = {{colStream0_V_V_dout[63:60]}};

assign grp_colSADSumScale0_fu_516_t1Col_16_V_read = {{colStream0_V_V_dout[67:64]}};

assign grp_colSADSumScale0_fu_516_t1Col_17_V_read = {{colStream0_V_V_dout[71:68]}};

assign grp_colSADSumScale0_fu_516_t1Col_18_V_read = {{colStream0_V_V_dout[75:72]}};

assign grp_colSADSumScale0_fu_516_t1Col_19_V_read = {{colStream0_V_V_dout[79:76]}};

assign grp_colSADSumScale0_fu_516_t1Col_20_V_read = {{colStream0_V_V_dout[83:80]}};

assign grp_colSADSumScale0_fu_516_t1Col_21_V_read = {{colStream0_V_V_dout[87:84]}};

assign grp_colSADSumScale0_fu_516_t1Col_22_V_read = {{colStream0_V_V_dout[91:88]}};

assign grp_colSADSumScale0_fu_516_t1Col_23_V_read = {{colStream0_V_V_dout[95:92]}};

assign grp_colSADSumScale0_fu_516_t1Col_24_V_read = {{colStream0_V_V_dout[99:96]}};

assign grp_colSADSumScale0_fu_516_t1Col_25_V_read = {{colStream0_V_V_dout[103:100]}};

assign grp_colSADSumScale0_fu_516_t1Col_26_V_read = {{colStream0_V_V_dout[107:104]}};

assign grp_colSADSumScale0_fu_516_t1Col_27_V_read = {{colStream0_V_V_dout[111:108]}};

assign grp_colSADSumScale0_fu_516_t1Col_3_V_read = {{colStream0_V_V_dout[15:12]}};

assign grp_colSADSumScale0_fu_516_t1Col_4_V_read = {{colStream0_V_V_dout[19:16]}};

assign grp_colSADSumScale0_fu_516_t1Col_5_V_read = {{colStream0_V_V_dout[23:20]}};

assign grp_colSADSumScale0_fu_516_t1Col_6_V_read = {{colStream0_V_V_dout[27:24]}};

assign grp_colSADSumScale0_fu_516_t1Col_7_V_read = {{colStream0_V_V_dout[31:28]}};

assign grp_colSADSumScale0_fu_516_t1Col_8_V_read = {{colStream0_V_V_dout[35:32]}};

assign grp_colSADSumScale0_fu_516_t1Col_9_V_read = {{colStream0_V_V_dout[39:36]}};

assign grp_colSADSumScale0_fu_516_t2Col_0_V_read = colStream1_V_V_dout[3:0];

assign grp_colSADSumScale0_fu_516_t2Col_10_V_read = {{colStream1_V_V_dout[43:40]}};

assign grp_colSADSumScale0_fu_516_t2Col_11_V_read = {{colStream1_V_V_dout[47:44]}};

assign grp_colSADSumScale0_fu_516_t2Col_12_V_read = {{colStream1_V_V_dout[51:48]}};

assign grp_colSADSumScale0_fu_516_t2Col_13_V_read = {{colStream1_V_V_dout[55:52]}};

assign grp_colSADSumScale0_fu_516_t2Col_14_V_read = {{colStream1_V_V_dout[59:56]}};

assign grp_colSADSumScale0_fu_516_t2Col_15_V_read = {{colStream1_V_V_dout[63:60]}};

assign grp_colSADSumScale0_fu_516_t2Col_16_V_read = {{colStream1_V_V_dout[67:64]}};

assign grp_colSADSumScale0_fu_516_t2Col_17_V_read = {{colStream1_V_V_dout[71:68]}};

assign grp_colSADSumScale0_fu_516_t2Col_18_V_read = {{colStream1_V_V_dout[75:72]}};

assign grp_colSADSumScale0_fu_516_t2Col_19_V_read = {{colStream1_V_V_dout[79:76]}};

assign grp_colSADSumScale0_fu_516_t2Col_1_V_read = {{colStream1_V_V_dout[7:4]}};

assign grp_colSADSumScale0_fu_516_t2Col_20_V_read = {{colStream1_V_V_dout[83:80]}};

assign grp_colSADSumScale0_fu_516_t2Col_21_V_read = {{colStream1_V_V_dout[87:84]}};

assign grp_colSADSumScale0_fu_516_t2Col_22_V_read = {{colStream1_V_V_dout[91:88]}};

assign grp_colSADSumScale0_fu_516_t2Col_23_V_read = {{colStream1_V_V_dout[95:92]}};

assign grp_colSADSumScale0_fu_516_t2Col_24_V_read = {{colStream1_V_V_dout[99:96]}};

assign grp_colSADSumScale0_fu_516_t2Col_25_V_read = {{colStream1_V_V_dout[103:100]}};

assign grp_colSADSumScale0_fu_516_t2Col_26_V_read = {{colStream1_V_V_dout[107:104]}};

assign grp_colSADSumScale0_fu_516_t2Col_27_V_read = {{colStream1_V_V_dout[111:108]}};

assign grp_colSADSumScale0_fu_516_t2Col_28_V_read = {{colStream1_V_V_dout[115:112]}};

assign grp_colSADSumScale0_fu_516_t2Col_29_V_read = {{colStream1_V_V_dout[119:116]}};

assign grp_colSADSumScale0_fu_516_t2Col_2_V_read = {{colStream1_V_V_dout[11:8]}};

assign grp_colSADSumScale0_fu_516_t2Col_30_V_read = {{colStream1_V_V_dout[123:120]}};

assign grp_colSADSumScale0_fu_516_t2Col_3_V_read = {{colStream1_V_V_dout[15:12]}};

assign grp_colSADSumScale0_fu_516_t2Col_4_V_read = {{colStream1_V_V_dout[19:16]}};

assign grp_colSADSumScale0_fu_516_t2Col_5_V_read = {{colStream1_V_V_dout[23:20]}};

assign grp_colSADSumScale0_fu_516_t2Col_6_V_read = {{colStream1_V_V_dout[27:24]}};

assign grp_colSADSumScale0_fu_516_t2Col_7_V_read = {{colStream1_V_V_dout[31:28]}};

assign grp_colSADSumScale0_fu_516_t2Col_8_V_read = {{colStream1_V_V_dout[35:32]}};

assign grp_colSADSumScale0_fu_516_t2Col_9_V_read = {{colStream1_V_V_dout[39:36]}};

assign grp_colSADSumScale0_fu_576_t1Col_10_V_read = {{colStream0_V_V_dout[167:164]}};

assign grp_colSADSumScale0_fu_576_t1Col_11_V_read = {{colStream0_V_V_dout[171:168]}};

assign grp_colSADSumScale0_fu_576_t1Col_12_V_read = {{colStream0_V_V_dout[175:172]}};

assign grp_colSADSumScale0_fu_576_t1Col_13_V_read = {{colStream0_V_V_dout[179:176]}};

assign grp_colSADSumScale0_fu_576_t1Col_14_V_read = {{colStream0_V_V_dout[183:180]}};

assign grp_colSADSumScale0_fu_576_t1Col_15_V_read = {{colStream0_V_V_dout[187:184]}};

assign grp_colSADSumScale0_fu_576_t1Col_16_V_read = {{colStream0_V_V_dout[191:188]}};

assign grp_colSADSumScale0_fu_576_t1Col_17_V_read = {{colStream0_V_V_dout[195:192]}};

assign grp_colSADSumScale0_fu_576_t1Col_18_V_read = {{colStream0_V_V_dout[199:196]}};

assign grp_colSADSumScale0_fu_576_t1Col_19_V_read = {{colStream0_V_V_dout[203:200]}};

assign grp_colSADSumScale0_fu_576_t1Col_20_V_read = {{colStream0_V_V_dout[207:204]}};

assign grp_colSADSumScale0_fu_576_t1Col_21_V_read = {{colStream0_V_V_dout[211:208]}};

assign grp_colSADSumScale0_fu_576_t1Col_22_V_read = {{colStream0_V_V_dout[215:212]}};

assign grp_colSADSumScale0_fu_576_t1Col_23_V_read = {{colStream0_V_V_dout[219:216]}};

assign grp_colSADSumScale0_fu_576_t1Col_24_V_read = {{colStream0_V_V_dout[223:220]}};

assign grp_colSADSumScale0_fu_576_t1Col_25_V_read = {{colStream0_V_V_dout[227:224]}};

assign grp_colSADSumScale0_fu_576_t1Col_26_V_read = {{colStream0_V_V_dout[231:228]}};

assign grp_colSADSumScale0_fu_576_t1Col_27_V_read = {{colStream0_V_V_dout[235:232]}};

assign grp_colSADSumScale0_fu_576_t1Col_3_V_read = {{colStream0_V_V_dout[139:136]}};

assign grp_colSADSumScale0_fu_576_t1Col_4_V_read = {{colStream0_V_V_dout[143:140]}};

assign grp_colSADSumScale0_fu_576_t1Col_5_V_read = {{colStream0_V_V_dout[147:144]}};

assign grp_colSADSumScale0_fu_576_t1Col_6_V_read = {{colStream0_V_V_dout[151:148]}};

assign grp_colSADSumScale0_fu_576_t1Col_7_V_read = {{colStream0_V_V_dout[155:152]}};

assign grp_colSADSumScale0_fu_576_t1Col_8_V_read = {{colStream0_V_V_dout[159:156]}};

assign grp_colSADSumScale0_fu_576_t1Col_9_V_read = {{colStream0_V_V_dout[163:160]}};

assign grp_colSADSumScale0_fu_576_t2Col_0_V_read = {{colStream1_V_V_dout[127:124]}};

assign grp_colSADSumScale0_fu_576_t2Col_10_V_read = {{colStream1_V_V_dout[167:164]}};

assign grp_colSADSumScale0_fu_576_t2Col_11_V_read = {{colStream1_V_V_dout[171:168]}};

assign grp_colSADSumScale0_fu_576_t2Col_12_V_read = {{colStream1_V_V_dout[175:172]}};

assign grp_colSADSumScale0_fu_576_t2Col_13_V_read = {{colStream1_V_V_dout[179:176]}};

assign grp_colSADSumScale0_fu_576_t2Col_14_V_read = {{colStream1_V_V_dout[183:180]}};

assign grp_colSADSumScale0_fu_576_t2Col_15_V_read = {{colStream1_V_V_dout[187:184]}};

assign grp_colSADSumScale0_fu_576_t2Col_16_V_read = {{colStream1_V_V_dout[191:188]}};

assign grp_colSADSumScale0_fu_576_t2Col_17_V_read = {{colStream1_V_V_dout[195:192]}};

assign grp_colSADSumScale0_fu_576_t2Col_18_V_read = {{colStream1_V_V_dout[199:196]}};

assign grp_colSADSumScale0_fu_576_t2Col_19_V_read = {{colStream1_V_V_dout[203:200]}};

assign grp_colSADSumScale0_fu_576_t2Col_1_V_read = {{colStream1_V_V_dout[131:128]}};

assign grp_colSADSumScale0_fu_576_t2Col_20_V_read = {{colStream1_V_V_dout[207:204]}};

assign grp_colSADSumScale0_fu_576_t2Col_21_V_read = {{colStream1_V_V_dout[211:208]}};

assign grp_colSADSumScale0_fu_576_t2Col_22_V_read = {{colStream1_V_V_dout[215:212]}};

assign grp_colSADSumScale0_fu_576_t2Col_23_V_read = {{colStream1_V_V_dout[219:216]}};

assign grp_colSADSumScale0_fu_576_t2Col_24_V_read = {{colStream1_V_V_dout[223:220]}};

assign grp_colSADSumScale0_fu_576_t2Col_25_V_read = {{colStream1_V_V_dout[227:224]}};

assign grp_colSADSumScale0_fu_576_t2Col_26_V_read = {{colStream1_V_V_dout[231:228]}};

assign grp_colSADSumScale0_fu_576_t2Col_27_V_read = {{colStream1_V_V_dout[235:232]}};

assign grp_colSADSumScale0_fu_576_t2Col_28_V_read = {{colStream1_V_V_dout[239:236]}};

assign grp_colSADSumScale0_fu_576_t2Col_29_V_read = {{colStream1_V_V_dout[243:240]}};

assign grp_colSADSumScale0_fu_576_t2Col_2_V_read = {{colStream1_V_V_dout[135:132]}};

assign grp_colSADSumScale0_fu_576_t2Col_30_V_read = {{colStream1_V_V_dout[247:244]}};

assign grp_colSADSumScale0_fu_576_t2Col_3_V_read = {{colStream1_V_V_dout[139:136]}};

assign grp_colSADSumScale0_fu_576_t2Col_4_V_read = {{colStream1_V_V_dout[143:140]}};

assign grp_colSADSumScale0_fu_576_t2Col_5_V_read = {{colStream1_V_V_dout[147:144]}};

assign grp_colSADSumScale0_fu_576_t2Col_6_V_read = {{colStream1_V_V_dout[151:148]}};

assign grp_colSADSumScale0_fu_576_t2Col_7_V_read = {{colStream1_V_V_dout[155:152]}};

assign grp_colSADSumScale0_fu_576_t2Col_8_V_read = {{colStream1_V_V_dout[159:156]}};

assign grp_colSADSumScale0_fu_576_t2Col_9_V_read = {{colStream1_V_V_dout[163:160]}};

assign grp_colSADSumScale0_fu_636_t1Col_10_V_read = {{colStream0_V_V_dout[291:288]}};

assign grp_colSADSumScale0_fu_636_t1Col_11_V_read = {{colStream0_V_V_dout[295:292]}};

assign grp_colSADSumScale0_fu_636_t1Col_12_V_read = {{colStream0_V_V_dout[299:296]}};

assign grp_colSADSumScale0_fu_636_t1Col_13_V_read = {{colStream0_V_V_dout[303:300]}};

assign grp_colSADSumScale0_fu_636_t1Col_14_V_read = {{colStream0_V_V_dout[307:304]}};

assign grp_colSADSumScale0_fu_636_t1Col_15_V_read = {{colStream0_V_V_dout[311:308]}};

assign grp_colSADSumScale0_fu_636_t1Col_16_V_read = {{colStream0_V_V_dout[315:312]}};

assign grp_colSADSumScale0_fu_636_t1Col_17_V_read = {{colStream0_V_V_dout[319:316]}};

assign grp_colSADSumScale0_fu_636_t1Col_18_V_read = {{colStream0_V_V_dout[323:320]}};

assign grp_colSADSumScale0_fu_636_t1Col_19_V_read = {{colStream0_V_V_dout[327:324]}};

assign grp_colSADSumScale0_fu_636_t1Col_20_V_read = {{colStream0_V_V_dout[331:328]}};

assign grp_colSADSumScale0_fu_636_t1Col_21_V_read = {{colStream0_V_V_dout[335:332]}};

assign grp_colSADSumScale0_fu_636_t1Col_22_V_read = {{colStream0_V_V_dout[339:336]}};

assign grp_colSADSumScale0_fu_636_t1Col_23_V_read = {{colStream0_V_V_dout[343:340]}};

assign grp_colSADSumScale0_fu_636_t1Col_24_V_read = {{colStream0_V_V_dout[347:344]}};

assign grp_colSADSumScale0_fu_636_t1Col_25_V_read = {{colStream0_V_V_dout[351:348]}};

assign grp_colSADSumScale0_fu_636_t1Col_26_V_read = {{colStream0_V_V_dout[355:352]}};

assign grp_colSADSumScale0_fu_636_t1Col_27_V_read = {{colStream0_V_V_dout[359:356]}};

assign grp_colSADSumScale0_fu_636_t1Col_3_V_read = {{colStream0_V_V_dout[263:260]}};

assign grp_colSADSumScale0_fu_636_t1Col_4_V_read = {{colStream0_V_V_dout[267:264]}};

assign grp_colSADSumScale0_fu_636_t1Col_5_V_read = {{colStream0_V_V_dout[271:268]}};

assign grp_colSADSumScale0_fu_636_t1Col_6_V_read = {{colStream0_V_V_dout[275:272]}};

assign grp_colSADSumScale0_fu_636_t1Col_7_V_read = {{colStream0_V_V_dout[279:276]}};

assign grp_colSADSumScale0_fu_636_t1Col_8_V_read = {{colStream0_V_V_dout[283:280]}};

assign grp_colSADSumScale0_fu_636_t1Col_9_V_read = {{colStream0_V_V_dout[287:284]}};

assign grp_colSADSumScale0_fu_636_t2Col_0_V_read = {{colStream1_V_V_dout[251:248]}};

assign grp_colSADSumScale0_fu_636_t2Col_10_V_read = {{colStream1_V_V_dout[291:288]}};

assign grp_colSADSumScale0_fu_636_t2Col_11_V_read = {{colStream1_V_V_dout[295:292]}};

assign grp_colSADSumScale0_fu_636_t2Col_12_V_read = {{colStream1_V_V_dout[299:296]}};

assign grp_colSADSumScale0_fu_636_t2Col_13_V_read = {{colStream1_V_V_dout[303:300]}};

assign grp_colSADSumScale0_fu_636_t2Col_14_V_read = {{colStream1_V_V_dout[307:304]}};

assign grp_colSADSumScale0_fu_636_t2Col_15_V_read = {{colStream1_V_V_dout[311:308]}};

assign grp_colSADSumScale0_fu_636_t2Col_16_V_read = {{colStream1_V_V_dout[315:312]}};

assign grp_colSADSumScale0_fu_636_t2Col_17_V_read = {{colStream1_V_V_dout[319:316]}};

assign grp_colSADSumScale0_fu_636_t2Col_18_V_read = {{colStream1_V_V_dout[323:320]}};

assign grp_colSADSumScale0_fu_636_t2Col_19_V_read = {{colStream1_V_V_dout[327:324]}};

assign grp_colSADSumScale0_fu_636_t2Col_1_V_read = {{colStream1_V_V_dout[255:252]}};

assign grp_colSADSumScale0_fu_636_t2Col_20_V_read = {{colStream1_V_V_dout[331:328]}};

assign grp_colSADSumScale0_fu_636_t2Col_21_V_read = {{colStream1_V_V_dout[335:332]}};

assign grp_colSADSumScale0_fu_636_t2Col_22_V_read = {{colStream1_V_V_dout[339:336]}};

assign grp_colSADSumScale0_fu_636_t2Col_23_V_read = {{colStream1_V_V_dout[343:340]}};

assign grp_colSADSumScale0_fu_636_t2Col_24_V_read = {{colStream1_V_V_dout[347:344]}};

assign grp_colSADSumScale0_fu_636_t2Col_25_V_read = {{colStream1_V_V_dout[351:348]}};

assign grp_colSADSumScale0_fu_636_t2Col_26_V_read = {{colStream1_V_V_dout[355:352]}};

assign grp_colSADSumScale0_fu_636_t2Col_27_V_read = {{colStream1_V_V_dout[359:356]}};

assign grp_colSADSumScale0_fu_636_t2Col_28_V_read = {{colStream1_V_V_dout[363:360]}};

assign grp_colSADSumScale0_fu_636_t2Col_29_V_read = {{colStream1_V_V_dout[367:364]}};

assign grp_colSADSumScale0_fu_636_t2Col_2_V_read = {{colStream1_V_V_dout[259:256]}};

assign grp_colSADSumScale0_fu_636_t2Col_30_V_read = {{colStream1_V_V_dout[371:368]}};

assign grp_colSADSumScale0_fu_636_t2Col_3_V_read = {{colStream1_V_V_dout[263:260]}};

assign grp_colSADSumScale0_fu_636_t2Col_4_V_read = {{colStream1_V_V_dout[267:264]}};

assign grp_colSADSumScale0_fu_636_t2Col_5_V_read = {{colStream1_V_V_dout[271:268]}};

assign grp_colSADSumScale0_fu_636_t2Col_6_V_read = {{colStream1_V_V_dout[275:272]}};

assign grp_colSADSumScale0_fu_636_t2Col_7_V_read = {{colStream1_V_V_dout[279:276]}};

assign grp_colSADSumScale0_fu_636_t2Col_8_V_read = {{colStream1_V_V_dout[283:280]}};

assign grp_colSADSumScale0_fu_636_t2Col_9_V_read = {{colStream1_V_V_dout[287:284]}};

assign in2_0_V_fu_876_p1 = colStream1_V_V_dout[3:0];

assign indvar_flatten_next_fu_2718_p2 = (6'd1 + ap_phi_mux_indvar_flatten2_phi_fu_506_p6);

assign outStream_V_V_din = {{{{{{{{{{{{{{{{{{{{{grp_colSADSumScale0_fu_516_ap_return_6}, {grp_colSADSumScale0_fu_516_ap_return_5}}, {grp_colSADSumScale0_fu_516_ap_return_4}}, {grp_colSADSumScale0_fu_516_ap_return_3}}, {grp_colSADSumScale0_fu_516_ap_return_2}}, {grp_colSADSumScale0_fu_516_ap_return_1}}, {grp_colSADSumScale0_fu_516_ap_return_0}}, {grp_colSADSumScale0_fu_576_ap_return_6}}, {grp_colSADSumScale0_fu_576_ap_return_5}}, {grp_colSADSumScale0_fu_576_ap_return_4}}, {grp_colSADSumScale0_fu_576_ap_return_3}}, {grp_colSADSumScale0_fu_576_ap_return_2}}, {grp_colSADSumScale0_fu_576_ap_return_1}}, {grp_colSADSumScale0_fu_576_ap_return_0}}, {grp_colSADSumScale0_fu_636_ap_return_6}}, {grp_colSADSumScale0_fu_636_ap_return_5}}, {grp_colSADSumScale0_fu_636_ap_return_4}}, {grp_colSADSumScale0_fu_636_ap_return_3}}, {grp_colSADSumScale0_fu_636_ap_return_2}}, {grp_colSADSumScale0_fu_636_ap_return_1}}, {grp_colSADSumScale0_fu_636_ap_return_0}};

assign refTagValidCntStream_V_V_din = {{{{{{{{{{{{{{{{{{{{{refTagValidPixCnt_6_s_reg_4190}, {refTagValidPixCnt_5_s_reg_4185}}, {refTagValidPixCnt_4_s_reg_4180}}, {refTagValidPixCnt_3_s_reg_4175}}, {refTagValidPixCnt_2_s_reg_4170}}, {refTagValidPixCnt_1_s_reg_4165}}, {refTagValidPixCnt_0_s_reg_4160}}, {refTagValidPixCnt_6_1_reg_4265}}, {refTagValidPixCnt_5_1_reg_4260}}, {refTagValidPixCnt_4_1_reg_4255}}, {refTagValidPixCnt_3_1_reg_4250}}, {refTagValidPixCnt_2_1_reg_4245}}, {refTagValidPixCnt_1_1_reg_4240}}, {refTagValidPixCnt_0_1_reg_4235}}, {refTagValidPixCnt_6_2_reg_4340}}, {refTagValidPixCnt_5_2_reg_4335}}, {refTagValidPixCnt_4_2_reg_4330}}, {refTagValidPixCnt_3_2_reg_4325}}, {refTagValidPixCnt_2_2_reg_4320}}, {refTagValidPixCnt_1_2_reg_4315}}, {refTagValidPixCnt_0_2_reg_4310}};

assign refZeroCntStream_V_V_din = {{{refColZeroCnt_V_0_s_reg_4120}, {refColZeroCnt_V_0_1_reg_4195}}, {refColZeroCnt_V_0_2_reg_4270}};

assign tagColValidCntStream_V_V_din = {{{{{{{{{{{{{{{{{{{{{tagColValidCnt_6_ass_reg_4155}, {tagColValidCnt_5_ass_reg_4150}}, {tagColValidCnt_4_ass_reg_4145}}, {tagColValidCnt_3_ass_reg_4140}}, {tagColValidCnt_2_ass_reg_4135}}, {tagColValidCnt_1_ass_reg_4130}}, {tagColValidCnt_0_ass_reg_4125}}, {tagColValidCnt_6_ass_1_reg_4230}}, {tagColValidCnt_5_ass_1_reg_4225}}, {tagColValidCnt_4_ass_1_reg_4220}}, {tagColValidCnt_3_ass_1_reg_4215}}, {tagColValidCnt_2_ass_1_reg_4210}}, {tagColValidCnt_1_ass_1_reg_4205}}, {tagColValidCnt_0_ass_1_reg_4200}}, {tagColValidCnt_6_ass_2_reg_4305}}, {tagColValidCnt_5_ass_2_reg_4300}}, {tagColValidCnt_4_ass_2_reg_4295}}, {tagColValidCnt_3_ass_2_reg_4290}}, {tagColValidCnt_2_ass_2_reg_4285}}, {tagColValidCnt_1_ass_2_reg_4280}}, {tagColValidCnt_0_ass_2_reg_4275}};

endmodule //colStreamToColSumSca_5
