// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer9_out_dout,
        layer9_out_num_data_valid,
        layer9_out_fifo_cap,
        layer9_out_empty_n,
        layer9_out_read,
        layer10_out_din,
        layer10_out_num_data_valid,
        layer10_out_fifo_cap,
        layer10_out_full_n,
        layer10_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] layer9_out_dout;
input  [1:0] layer9_out_num_data_valid;
input  [1:0] layer9_out_fifo_cap;
input   layer9_out_empty_n;
output   layer9_out_read;
output  [47:0] layer10_out_din;
input  [1:0] layer10_out_num_data_valid;
input  [1:0] layer10_out_fifo_cap;
input   layer10_out_full_n;
output   layer10_out_write;
output   start_out;
output   start_write;

reg ap_done;
reg ap_idle;
reg layer9_out_read;
reg layer10_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [0:0] icmp_ln124_fu_699_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg   [0:0] ap_phi_mux_do_init_phi_fu_189_p6;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln124_reg_1104;
reg   [0:0] icmp_ln124_reg_1104_pp0_iter1_reg;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] outidx_address0;
reg    outidx_ce0;
wire   [1:0] outidx_q0;
wire   [5:0] w10_address0;
reg    w10_ce0;
wire  signed [9:0] w10_q0;
reg    layer9_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer10_out_blk_n;
reg   [0:0] do_init_reg_185;
reg   [5:0] ir15_reg_201;
reg   [3:0] in_index16_reg_439;
reg   [15:0] data_40_phi_reg_453;
reg   [15:0] data_39_phi_reg_465;
reg   [15:0] data_38_phi_reg_477;
reg   [15:0] data_37_phi_reg_489;
reg   [15:0] data_36_phi_reg_501;
reg   [15:0] data_35_phi_reg_513;
reg   [15:0] data_34_phi_reg_525;
reg   [15:0] data_33_phi_reg_537;
reg   [15:0] data_32_phi_reg_549;
reg   [15:0] data_31_phi_reg_561;
reg   [15:0] data_30_phi_reg_573;
reg   [15:0] data_29_phi_reg_585;
reg   [15:0] data_41_phi_reg_597;
reg   [15:0] data_42_phi_reg_609;
reg   [15:0] data_43_phi_reg_621;
reg   [15:0] p_phi_reg_633;
reg   [14:0] acc14_reg_645;
reg   [14:0] acc_4912_reg_659;
reg   [14:0] acc_5010_reg_673;
wire   [5:0] ir_fu_693_p2;
reg   [5:0] ir_reg_1099;
reg   [1:0] out_index_reg_1108;
reg  signed [14:0] trunc_ln_reg_1115;
wire   [3:0] in_index_fu_961_p3;
reg   [3:0] in_index_reg_1121;
wire   [14:0] acc_53_fu_1040_p3;
wire  signed [14:0] acc_52_fu_1048_p3;
wire  signed [14:0] acc_fu_1056_p3;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg   [5:0] ap_phi_mux_ir15_phi_fu_205_p6;
reg   [3:0] ap_phi_mux_in_index16_phi_fu_443_p6;
reg   [15:0] ap_phi_mux_data_40_phi_phi_fu_457_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_40_phi_reg_453;
reg   [15:0] ap_phi_mux_data_39_phi_phi_fu_469_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_39_phi_reg_465;
reg   [15:0] ap_phi_mux_data_38_phi_phi_fu_481_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_38_phi_reg_477;
reg   [15:0] ap_phi_mux_data_37_phi_phi_fu_493_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_37_phi_reg_489;
reg   [15:0] ap_phi_mux_data_36_phi_phi_fu_505_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_36_phi_reg_501;
reg   [15:0] ap_phi_mux_data_35_phi_phi_fu_517_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_35_phi_reg_513;
reg   [15:0] ap_phi_mux_data_34_phi_phi_fu_529_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_34_phi_reg_525;
reg   [15:0] ap_phi_mux_data_33_phi_phi_fu_541_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_33_phi_reg_537;
reg   [15:0] ap_phi_mux_data_32_phi_phi_fu_553_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_32_phi_reg_549;
reg   [15:0] ap_phi_mux_data_31_phi_phi_fu_565_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_31_phi_reg_561;
reg   [15:0] ap_phi_mux_data_30_phi_phi_fu_577_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_30_phi_reg_573;
reg   [15:0] ap_phi_mux_data_29_phi_phi_fu_589_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_29_phi_reg_585;
reg   [15:0] ap_phi_mux_data_41_phi_phi_fu_601_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_41_phi_reg_597;
reg   [15:0] ap_phi_mux_data_42_phi_phi_fu_613_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_42_phi_reg_609;
reg   [15:0] ap_phi_mux_data_43_phi_phi_fu_625_p4;
wire   [15:0] ap_phi_reg_pp0_iter1_data_43_phi_reg_621;
reg   [15:0] ap_phi_mux_p_phi_phi_fu_637_p4;
wire   [15:0] data_fu_705_p1;
wire   [15:0] ap_phi_reg_pp0_iter1_p_phi_reg_633;
wire   [63:0] zext_ln124_fu_687_p1;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] a_fu_879_p18;
wire   [23:0] mul_ln133_fu_925_p2;
wire   [4:0] zext_ln124_2_fu_875_p1;
wire   [4:0] in_index_2_fu_941_p2;
wire   [0:0] tmp_13_fu_953_p3;
wire   [3:0] add_ln109_fu_947_p2;
wire  signed [14:0] tmp_s_fu_969_p5;
wire  signed [15:0] sext_ln133_fu_980_p1;
wire  signed [15:0] sext_ln133_2_fu_984_p1;
wire   [15:0] sub_ln133_fu_987_p2;
wire   [0:0] icmp_ln133_1_fu_998_p2;
wire   [0:0] icmp_ln133_2_fu_1003_p2;
wire   [0:0] or_ln133_fu_1009_p2;
wire   [0:0] icmp_ln133_fu_993_p2;
wire   [0:0] or_ln133_1_fu_1015_p2;
wire   [0:0] or_ln133_2_fu_1034_p2;
wire   [14:0] acc_50_fu_1021_p3;
wire   [14:0] acc_51_fu_1029_p2;
wire  signed [15:0] sext_ln77_fu_1068_p1;
wire  signed [15:0] sext_ln111_fu_1064_p1;
wire   [46:0] tmp_fu_1072_p4;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_107;
reg    ap_condition_201;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s_outidx_ROM_AeOg #(
    .DataWidth( 2 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s_w10_ROM_AUTOfYi #(
    .DataWidth( 10 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
w10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w10_address0),
    .ce0(w10_ce0),
    .q0(w10_q0)
);

myproject_mux_16_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_16_4_16_1_1_U41(
    .din0(ap_phi_mux_p_phi_phi_fu_637_p4),
    .din1(ap_phi_mux_data_41_phi_phi_fu_601_p4),
    .din2(ap_phi_mux_data_29_phi_phi_fu_589_p4),
    .din3(ap_phi_mux_data_30_phi_phi_fu_577_p4),
    .din4(ap_phi_mux_data_31_phi_phi_fu_565_p4),
    .din5(ap_phi_mux_data_32_phi_phi_fu_553_p4),
    .din6(ap_phi_mux_data_33_phi_phi_fu_541_p4),
    .din7(ap_phi_mux_data_34_phi_phi_fu_529_p4),
    .din8(ap_phi_mux_data_35_phi_phi_fu_517_p4),
    .din9(ap_phi_mux_data_36_phi_phi_fu_505_p4),
    .din10(ap_phi_mux_data_37_phi_phi_fu_493_p4),
    .din11(ap_phi_mux_data_38_phi_phi_fu_481_p4),
    .din12(ap_phi_mux_data_39_phi_phi_fu_469_p4),
    .din13(ap_phi_mux_data_40_phi_phi_fu_457_p4),
    .din14(ap_phi_mux_data_43_phi_phi_fu_625_p4),
    .din15(ap_phi_mux_data_42_phi_phi_fu_613_p4),
    .din16(ap_phi_mux_in_index16_phi_fu_443_p6),
    .dout(a_fu_879_p18)
);

myproject_mul_16s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_16s_10s_24_1_1_U42(
    .din0(a_fu_879_p18),
    .din1(w10_q0),
    .dout(mul_ln133_fu_925_p2)
);

myproject_mux_3_2_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 15 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 15 ))
mux_3_2_15_1_1_U43(
    .din0(acc14_reg_645),
    .din1(acc_4912_reg_659),
    .din2(acc_5010_reg_673),
    .din3(out_index_reg_1108),
    .dout(tmp_s_fu_969_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= real_start;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd0))) begin
        acc14_reg_645 <= acc_fu_1056_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc14_reg_645 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd0))) begin
        acc_4912_reg_659 <= acc_52_fu_1048_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_4912_reg_659 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd0))) begin
        acc_5010_reg_673 <= acc_53_fu_1040_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_5010_reg_673 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_29_phi_reg_585 <= data_29_phi_reg_585;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_29_phi_reg_585 <= {{layer9_out_dout[47:32]}};
        end else if ((1'b1 == 1'b1)) begin
            data_29_phi_reg_585 <= ap_phi_reg_pp0_iter1_data_29_phi_reg_585;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_30_phi_reg_573 <= data_30_phi_reg_573;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_30_phi_reg_573 <= {{layer9_out_dout[63:48]}};
        end else if ((1'b1 == 1'b1)) begin
            data_30_phi_reg_573 <= ap_phi_reg_pp0_iter1_data_30_phi_reg_573;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_31_phi_reg_561 <= data_31_phi_reg_561;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_31_phi_reg_561 <= {{layer9_out_dout[79:64]}};
        end else if ((1'b1 == 1'b1)) begin
            data_31_phi_reg_561 <= ap_phi_reg_pp0_iter1_data_31_phi_reg_561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_32_phi_reg_549 <= data_32_phi_reg_549;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_32_phi_reg_549 <= {{layer9_out_dout[95:80]}};
        end else if ((1'b1 == 1'b1)) begin
            data_32_phi_reg_549 <= ap_phi_reg_pp0_iter1_data_32_phi_reg_549;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_33_phi_reg_537 <= data_33_phi_reg_537;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_33_phi_reg_537 <= {{layer9_out_dout[111:96]}};
        end else if ((1'b1 == 1'b1)) begin
            data_33_phi_reg_537 <= ap_phi_reg_pp0_iter1_data_33_phi_reg_537;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_34_phi_reg_525 <= data_34_phi_reg_525;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_34_phi_reg_525 <= {{layer9_out_dout[127:112]}};
        end else if ((1'b1 == 1'b1)) begin
            data_34_phi_reg_525 <= ap_phi_reg_pp0_iter1_data_34_phi_reg_525;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_35_phi_reg_513 <= data_35_phi_reg_513;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_35_phi_reg_513 <= {{layer9_out_dout[143:128]}};
        end else if ((1'b1 == 1'b1)) begin
            data_35_phi_reg_513 <= ap_phi_reg_pp0_iter1_data_35_phi_reg_513;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_36_phi_reg_501 <= data_36_phi_reg_501;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_36_phi_reg_501 <= {{layer9_out_dout[159:144]}};
        end else if ((1'b1 == 1'b1)) begin
            data_36_phi_reg_501 <= ap_phi_reg_pp0_iter1_data_36_phi_reg_501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_37_phi_reg_489 <= data_37_phi_reg_489;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_37_phi_reg_489 <= {{layer9_out_dout[175:160]}};
        end else if ((1'b1 == 1'b1)) begin
            data_37_phi_reg_489 <= ap_phi_reg_pp0_iter1_data_37_phi_reg_489;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_38_phi_reg_477 <= data_38_phi_reg_477;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_38_phi_reg_477 <= {{layer9_out_dout[191:176]}};
        end else if ((1'b1 == 1'b1)) begin
            data_38_phi_reg_477 <= ap_phi_reg_pp0_iter1_data_38_phi_reg_477;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_39_phi_reg_465 <= data_39_phi_reg_465;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_39_phi_reg_465 <= {{layer9_out_dout[207:192]}};
        end else if ((1'b1 == 1'b1)) begin
            data_39_phi_reg_465 <= ap_phi_reg_pp0_iter1_data_39_phi_reg_465;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_40_phi_reg_453 <= data_40_phi_reg_453;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_40_phi_reg_453 <= {{layer9_out_dout[223:208]}};
        end else if ((1'b1 == 1'b1)) begin
            data_40_phi_reg_453 <= ap_phi_reg_pp0_iter1_data_40_phi_reg_453;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_41_phi_reg_597 <= data_41_phi_reg_597;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_41_phi_reg_597 <= {{layer9_out_dout[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            data_41_phi_reg_597 <= ap_phi_reg_pp0_iter1_data_41_phi_reg_597;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_42_phi_reg_609 <= data_42_phi_reg_609;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_42_phi_reg_609 <= {{layer9_out_dout[255:240]}};
        end else if ((1'b1 == 1'b1)) begin
            data_42_phi_reg_609 <= ap_phi_reg_pp0_iter1_data_42_phi_reg_609;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            data_43_phi_reg_621 <= data_43_phi_reg_621;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            data_43_phi_reg_621 <= {{layer9_out_dout[239:224]}};
        end else if ((1'b1 == 1'b1)) begin
            data_43_phi_reg_621 <= ap_phi_reg_pp0_iter1_data_43_phi_reg_621;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd0))) begin
        do_init_reg_185 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_185 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd0))) begin
        in_index16_reg_439 <= in_index_reg_1121;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index16_reg_439 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1104 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir15_reg_201 <= ir_reg_1099;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1104 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ir15_reg_201 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_201)) begin
        if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
            p_phi_reg_633 <= p_phi_reg_633;
        end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
            p_phi_reg_633 <= data_fu_705_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_633 <= ap_phi_reg_pp0_iter1_p_phi_reg_633;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln124_reg_1104 <= icmp_ln124_fu_699_p2;
        icmp_ln124_reg_1104_pp0_iter1_reg <= icmp_ln124_reg_1104;
        out_index_reg_1108 <= outidx_q0;
        trunc_ln_reg_1115 <= {{mul_ln133_fu_925_p2[23:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_1121 <= in_index_fu_961_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_1099 <= ir_fu_693_p2;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_29_phi_phi_fu_589_p4 = data_29_phi_reg_585;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_29_phi_phi_fu_589_p4 = {{layer9_out_dout[47:32]}};
    end else begin
        ap_phi_mux_data_29_phi_phi_fu_589_p4 = ap_phi_reg_pp0_iter1_data_29_phi_reg_585;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_30_phi_phi_fu_577_p4 = data_30_phi_reg_573;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_30_phi_phi_fu_577_p4 = {{layer9_out_dout[63:48]}};
    end else begin
        ap_phi_mux_data_30_phi_phi_fu_577_p4 = ap_phi_reg_pp0_iter1_data_30_phi_reg_573;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_31_phi_phi_fu_565_p4 = data_31_phi_reg_561;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_31_phi_phi_fu_565_p4 = {{layer9_out_dout[79:64]}};
    end else begin
        ap_phi_mux_data_31_phi_phi_fu_565_p4 = ap_phi_reg_pp0_iter1_data_31_phi_reg_561;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_32_phi_phi_fu_553_p4 = data_32_phi_reg_549;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_32_phi_phi_fu_553_p4 = {{layer9_out_dout[95:80]}};
    end else begin
        ap_phi_mux_data_32_phi_phi_fu_553_p4 = ap_phi_reg_pp0_iter1_data_32_phi_reg_549;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_33_phi_phi_fu_541_p4 = data_33_phi_reg_537;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_33_phi_phi_fu_541_p4 = {{layer9_out_dout[111:96]}};
    end else begin
        ap_phi_mux_data_33_phi_phi_fu_541_p4 = ap_phi_reg_pp0_iter1_data_33_phi_reg_537;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_34_phi_phi_fu_529_p4 = data_34_phi_reg_525;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_34_phi_phi_fu_529_p4 = {{layer9_out_dout[127:112]}};
    end else begin
        ap_phi_mux_data_34_phi_phi_fu_529_p4 = ap_phi_reg_pp0_iter1_data_34_phi_reg_525;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_35_phi_phi_fu_517_p4 = data_35_phi_reg_513;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_35_phi_phi_fu_517_p4 = {{layer9_out_dout[143:128]}};
    end else begin
        ap_phi_mux_data_35_phi_phi_fu_517_p4 = ap_phi_reg_pp0_iter1_data_35_phi_reg_513;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_36_phi_phi_fu_505_p4 = data_36_phi_reg_501;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_36_phi_phi_fu_505_p4 = {{layer9_out_dout[159:144]}};
    end else begin
        ap_phi_mux_data_36_phi_phi_fu_505_p4 = ap_phi_reg_pp0_iter1_data_36_phi_reg_501;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_37_phi_phi_fu_493_p4 = data_37_phi_reg_489;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_37_phi_phi_fu_493_p4 = {{layer9_out_dout[175:160]}};
    end else begin
        ap_phi_mux_data_37_phi_phi_fu_493_p4 = ap_phi_reg_pp0_iter1_data_37_phi_reg_489;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_38_phi_phi_fu_481_p4 = data_38_phi_reg_477;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_38_phi_phi_fu_481_p4 = {{layer9_out_dout[191:176]}};
    end else begin
        ap_phi_mux_data_38_phi_phi_fu_481_p4 = ap_phi_reg_pp0_iter1_data_38_phi_reg_477;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_39_phi_phi_fu_469_p4 = data_39_phi_reg_465;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_39_phi_phi_fu_469_p4 = {{layer9_out_dout[207:192]}};
    end else begin
        ap_phi_mux_data_39_phi_phi_fu_469_p4 = ap_phi_reg_pp0_iter1_data_39_phi_reg_465;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_40_phi_phi_fu_457_p4 = data_40_phi_reg_453;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_40_phi_phi_fu_457_p4 = {{layer9_out_dout[223:208]}};
    end else begin
        ap_phi_mux_data_40_phi_phi_fu_457_p4 = ap_phi_reg_pp0_iter1_data_40_phi_reg_453;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_41_phi_phi_fu_601_p4 = data_41_phi_reg_597;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_41_phi_phi_fu_601_p4 = {{layer9_out_dout[31:16]}};
    end else begin
        ap_phi_mux_data_41_phi_phi_fu_601_p4 = ap_phi_reg_pp0_iter1_data_41_phi_reg_597;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_42_phi_phi_fu_613_p4 = data_42_phi_reg_609;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_42_phi_phi_fu_613_p4 = {{layer9_out_dout[255:240]}};
    end else begin
        ap_phi_mux_data_42_phi_phi_fu_613_p4 = ap_phi_reg_pp0_iter1_data_42_phi_reg_609;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_data_43_phi_phi_fu_625_p4 = data_43_phi_reg_621;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_data_43_phi_phi_fu_625_p4 = {{layer9_out_dout[239:224]}};
    end else begin
        ap_phi_mux_data_43_phi_phi_fu_625_p4 = ap_phi_reg_pp0_iter1_data_43_phi_reg_621;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_189_p6 = 1'd1;
        end else if ((icmp_ln124_reg_1104_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_189_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_189_p6 = do_init_reg_185;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_189_p6 = do_init_reg_185;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_in_index16_phi_fu_443_p6 = 4'd0;
        end else if ((icmp_ln124_reg_1104_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_in_index16_phi_fu_443_p6 = in_index_reg_1121;
        end else begin
            ap_phi_mux_in_index16_phi_fu_443_p6 = in_index16_reg_439;
        end
    end else begin
        ap_phi_mux_in_index16_phi_fu_443_p6 = in_index16_reg_439;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_107)) begin
        if ((icmp_ln124_reg_1104 == 1'd1)) begin
            ap_phi_mux_ir15_phi_fu_205_p6 = 6'd0;
        end else if ((icmp_ln124_reg_1104 == 1'd0)) begin
            ap_phi_mux_ir15_phi_fu_205_p6 = ir_reg_1099;
        end else begin
            ap_phi_mux_ir15_phi_fu_205_p6 = ir15_reg_201;
        end
    end else begin
        ap_phi_mux_ir15_phi_fu_205_p6 = ir15_reg_201;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_637_p4 = p_phi_reg_633;
    end else if ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_637_p4 = data_fu_705_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_637_p4 = ap_phi_reg_pp0_iter1_p_phi_reg_633;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln124_fu_699_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1))) begin
        layer10_out_blk_n = layer10_out_full_n;
    end else begin
        layer10_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1))) begin
        layer10_out_write = 1'b1;
    end else begin
        layer10_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer9_out_blk_n = layer9_out_empty_n;
    end else begin
        layer9_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer9_out_read = 1'b1;
    end else begin
        layer9_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w10_ce0 = 1'b1;
    end else begin
        w10_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_50_fu_1021_p3 = ((or_ln133_1_fu_1015_p2[0:0] == 1'b1) ? acc_5010_reg_673 : 15'd0);

assign acc_51_fu_1029_p2 = ($signed(trunc_ln_reg_1115) + $signed(tmp_s_fu_969_p5));

assign acc_52_fu_1048_p3 = ((icmp_ln133_1_fu_998_p2[0:0] == 1'b1) ? acc_51_fu_1029_p2 : acc_4912_reg_659);

assign acc_53_fu_1040_p3 = ((or_ln133_2_fu_1034_p2[0:0] == 1'b1) ? acc_50_fu_1021_p3 : acc_51_fu_1029_p2);

assign acc_fu_1056_p3 = ((icmp_ln133_fu_993_p2[0:0] == 1'b1) ? acc_51_fu_1029_p2 : acc14_reg_645);

assign add_ln109_fu_947_p2 = (ap_phi_mux_in_index16_phi_fu_443_p6 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1) & (layer10_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1) & (layer9_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1) & (layer10_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1) & (layer9_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1) & (layer10_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1) & (layer9_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((ap_phi_mux_do_init_phi_fu_189_p6 == 1'd1) & (layer9_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((icmp_ln124_reg_1104_pp0_iter1_reg == 1'd1) & (layer10_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_107 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_201 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = real_start;

assign ap_phi_reg_pp0_iter1_data_29_phi_reg_585 = 'bx;

assign ap_phi_reg_pp0_iter1_data_30_phi_reg_573 = 'bx;

assign ap_phi_reg_pp0_iter1_data_31_phi_reg_561 = 'bx;

assign ap_phi_reg_pp0_iter1_data_32_phi_reg_549 = 'bx;

assign ap_phi_reg_pp0_iter1_data_33_phi_reg_537 = 'bx;

assign ap_phi_reg_pp0_iter1_data_34_phi_reg_525 = 'bx;

assign ap_phi_reg_pp0_iter1_data_35_phi_reg_513 = 'bx;

assign ap_phi_reg_pp0_iter1_data_36_phi_reg_501 = 'bx;

assign ap_phi_reg_pp0_iter1_data_37_phi_reg_489 = 'bx;

assign ap_phi_reg_pp0_iter1_data_38_phi_reg_477 = 'bx;

assign ap_phi_reg_pp0_iter1_data_39_phi_reg_465 = 'bx;

assign ap_phi_reg_pp0_iter1_data_40_phi_reg_453 = 'bx;

assign ap_phi_reg_pp0_iter1_data_41_phi_reg_597 = 'bx;

assign ap_phi_reg_pp0_iter1_data_42_phi_reg_609 = 'bx;

assign ap_phi_reg_pp0_iter1_data_43_phi_reg_621 = 'bx;

assign ap_phi_reg_pp0_iter1_p_phi_reg_633 = 'bx;

assign ap_ready = internal_ap_ready;

assign data_fu_705_p1 = layer9_out_dout[15:0];

assign icmp_ln124_fu_699_p2 = ((ap_phi_mux_ir15_phi_fu_205_p6 == 6'd47) ? 1'b1 : 1'b0);

assign icmp_ln133_1_fu_998_p2 = ((out_index_reg_1108 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln133_2_fu_1003_p2 = ((sext_ln133_2_fu_984_p1 != sub_ln133_fu_987_p2) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_993_p2 = ((out_index_reg_1108 == 2'd0) ? 1'b1 : 1'b0);

assign in_index_2_fu_941_p2 = (zext_ln124_2_fu_875_p1 + 5'd1);

assign in_index_fu_961_p3 = ((tmp_13_fu_953_p3[0:0] == 1'b1) ? 4'd0 : add_ln109_fu_947_p2);

assign ir_fu_693_p2 = (ap_phi_mux_ir15_phi_fu_205_p6 + 6'd1);

assign layer10_out_din = $signed(tmp_fu_1072_p4);

assign or_ln133_1_fu_1015_p2 = (or_ln133_fu_1009_p2 | icmp_ln133_fu_993_p2);

assign or_ln133_2_fu_1034_p2 = (icmp_ln133_fu_993_p2 | icmp_ln133_1_fu_998_p2);

assign or_ln133_fu_1009_p2 = (icmp_ln133_2_fu_1003_p2 | icmp_ln133_1_fu_998_p2);

assign outidx_address0 = zext_ln124_fu_687_p1;

assign sext_ln111_fu_1064_p1 = acc_fu_1056_p3;

assign sext_ln133_2_fu_984_p1 = trunc_ln_reg_1115;

assign sext_ln133_fu_980_p1 = tmp_s_fu_969_p5;

assign sext_ln77_fu_1068_p1 = acc_52_fu_1048_p3;

assign start_out = real_start;

assign sub_ln133_fu_987_p2 = ($signed(16'd0) - $signed(sext_ln133_fu_980_p1));

assign tmp_13_fu_953_p3 = in_index_2_fu_941_p2[32'd4];

assign tmp_fu_1072_p4 = {{{acc_53_fu_1040_p3}, {sext_ln77_fu_1068_p1}}, {sext_ln111_fu_1064_p1}};

assign w10_address0 = zext_ln124_fu_687_p1;

assign zext_ln124_2_fu_875_p1 = ap_phi_mux_in_index16_phi_fu_443_p6;

assign zext_ln124_fu_687_p1 = ap_phi_mux_ir15_phi_fu_205_p6;

endmodule //myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s
