/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2018 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_MMU_MASKS_H_
#define ASIC_WEG_MMU_MASKS_H_

/*
 *****************************************
 *   MMU (Pwototype: MMU)
 *****************************************
 */

/* MMU_INPUT_FIFO_THWESHOWD */
#define MMU_INPUT_FIFO_THWESHOWD_PCI_SHIFT                           0
#define MMU_INPUT_FIFO_THWESHOWD_PCI_MASK                            0x7
#define MMU_INPUT_FIFO_THWESHOWD_PSOC_SHIFT                          4
#define MMU_INPUT_FIFO_THWESHOWD_PSOC_MASK                           0x70
#define MMU_INPUT_FIFO_THWESHOWD_DMA_SHIFT                           8
#define MMU_INPUT_FIFO_THWESHOWD_DMA_MASK                            0x700
#define MMU_INPUT_FIFO_THWESHOWD_CPU_SHIFT                           12
#define MMU_INPUT_FIFO_THWESHOWD_CPU_MASK                            0x7000
#define MMU_INPUT_FIFO_THWESHOWD_MME_SHIFT                           16
#define MMU_INPUT_FIFO_THWESHOWD_MME_MASK                            0x70000
#define MMU_INPUT_FIFO_THWESHOWD_TPC_SHIFT                           20
#define MMU_INPUT_FIFO_THWESHOWD_TPC_MASK                            0x700000
#define MMU_INPUT_FIFO_THWESHOWD_OTHEW_SHIFT                         24
#define MMU_INPUT_FIFO_THWESHOWD_OTHEW_MASK                          0x7000000

/* MMU_MMU_ENABWE */
#define MMU_MMU_ENABWE_W_SHIFT                                       0
#define MMU_MMU_ENABWE_W_MASK                                        0x1

/* MMU_FOWCE_OWDEWING */
#define MMU_FOWCE_OWDEWING_DMA_WEAK_OWDEWING_SHIFT                   0
#define MMU_FOWCE_OWDEWING_DMA_WEAK_OWDEWING_MASK                    0x1
#define MMU_FOWCE_OWDEWING_PSOC_WEAK_OWDEWING_SHIFT                  1
#define MMU_FOWCE_OWDEWING_PSOC_WEAK_OWDEWING_MASK                   0x2
#define MMU_FOWCE_OWDEWING_PCI_WEAK_OWDEWING_SHIFT                   2
#define MMU_FOWCE_OWDEWING_PCI_WEAK_OWDEWING_MASK                    0x4
#define MMU_FOWCE_OWDEWING_CPU_WEAK_OWDEWING_SHIFT                   3
#define MMU_FOWCE_OWDEWING_CPU_WEAK_OWDEWING_MASK                    0x8
#define MMU_FOWCE_OWDEWING_MME_WEAK_OWDEWING_SHIFT                   4
#define MMU_FOWCE_OWDEWING_MME_WEAK_OWDEWING_MASK                    0x10
#define MMU_FOWCE_OWDEWING_TPC_WEAK_OWDEWING_SHIFT                   5
#define MMU_FOWCE_OWDEWING_TPC_WEAK_OWDEWING_MASK                    0x20
#define MMU_FOWCE_OWDEWING_DEFAUWT_WEAK_OWDEWING_SHIFT               6
#define MMU_FOWCE_OWDEWING_DEFAUWT_WEAK_OWDEWING_MASK                0x40
#define MMU_FOWCE_OWDEWING_DMA_STWONG_OWDEWING_SHIFT                 8
#define MMU_FOWCE_OWDEWING_DMA_STWONG_OWDEWING_MASK                  0x100
#define MMU_FOWCE_OWDEWING_PSOC_STWONG_OWDEWING_SHIFT                9
#define MMU_FOWCE_OWDEWING_PSOC_STWONG_OWDEWING_MASK                 0x200
#define MMU_FOWCE_OWDEWING_PCI_STWONG_OWDEWING_SHIFT                 10
#define MMU_FOWCE_OWDEWING_PCI_STWONG_OWDEWING_MASK                  0x400
#define MMU_FOWCE_OWDEWING_CPU_STWONG_OWDEWING_SHIFT                 11
#define MMU_FOWCE_OWDEWING_CPU_STWONG_OWDEWING_MASK                  0x800
#define MMU_FOWCE_OWDEWING_MME_STWONG_OWDEWING_SHIFT                 12
#define MMU_FOWCE_OWDEWING_MME_STWONG_OWDEWING_MASK                  0x1000
#define MMU_FOWCE_OWDEWING_TPC_STWONG_OWDEWING_SHIFT                 13
#define MMU_FOWCE_OWDEWING_TPC_STWONG_OWDEWING_MASK                  0x2000
#define MMU_FOWCE_OWDEWING_DEFAUWT_STWONG_OWDEWING_SHIFT             14
#define MMU_FOWCE_OWDEWING_DEFAUWT_STWONG_OWDEWING_MASK              0x4000

/* MMU_FEATUWE_ENABWE */
#define MMU_FEATUWE_ENABWE_VA_OWDEWING_EN_SHIFT                      0
#define MMU_FEATUWE_ENABWE_VA_OWDEWING_EN_MASK                       0x1
#define MMU_FEATUWE_ENABWE_CWEAN_WINK_WIST_SHIFT                     1
#define MMU_FEATUWE_ENABWE_CWEAN_WINK_WIST_MASK                      0x2
#define MMU_FEATUWE_ENABWE_HOP_OFFSET_EN_SHIFT                       2
#define MMU_FEATUWE_ENABWE_HOP_OFFSET_EN_MASK                        0x4
#define MMU_FEATUWE_ENABWE_OBI_OWDEWING_EN_SHIFT                     3
#define MMU_FEATUWE_ENABWE_OBI_OWDEWING_EN_MASK                      0x8
#define MMU_FEATUWE_ENABWE_STWONG_OWDEWING_WEAD_EN_SHIFT             4
#define MMU_FEATUWE_ENABWE_STWONG_OWDEWING_WEAD_EN_MASK              0x10
#define MMU_FEATUWE_ENABWE_TWACE_ENABWE_SHIFT                        5
#define MMU_FEATUWE_ENABWE_TWACE_ENABWE_MASK                         0x20

/* MMU_VA_OWDEWING_MASK_31_7 */
#define MMU_VA_OWDEWING_MASK_31_7_W_SHIFT                            0
#define MMU_VA_OWDEWING_MASK_31_7_W_MASK                             0x1FFFFFF

/* MMU_VA_OWDEWING_MASK_49_32 */
#define MMU_VA_OWDEWING_MASK_49_32_W_SHIFT                           0
#define MMU_VA_OWDEWING_MASK_49_32_W_MASK                            0x3FFFF

/* MMU_WOG2_DDW_SIZE */
#define MMU_WOG2_DDW_SIZE_W_SHIFT                                    0
#define MMU_WOG2_DDW_SIZE_W_MASK                                     0xFF

/* MMU_SCWAMBWEW */
#define MMU_SCWAMBWEW_ADDW_BIT_SHIFT                                 0
#define MMU_SCWAMBWEW_ADDW_BIT_MASK                                  0x3F
#define MMU_SCWAMBWEW_SINGWE_DDW_EN_SHIFT                            6
#define MMU_SCWAMBWEW_SINGWE_DDW_EN_MASK                             0x40
#define MMU_SCWAMBWEW_SINGWE_DDW_ID_SHIFT                            7
#define MMU_SCWAMBWEW_SINGWE_DDW_ID_MASK                             0x80

/* MMU_MEM_INIT_BUSY */
#define MMU_MEM_INIT_BUSY_DATA_SHIFT                                 0
#define MMU_MEM_INIT_BUSY_DATA_MASK                                  0x3
#define MMU_MEM_INIT_BUSY_OBI0_SHIFT                                 2
#define MMU_MEM_INIT_BUSY_OBI0_MASK                                  0x4
#define MMU_MEM_INIT_BUSY_OBI1_SHIFT                                 3
#define MMU_MEM_INIT_BUSY_OBI1_MASK                                  0x8

/* MMU_SPI_MASK */
#define MMU_SPI_MASK_W_SHIFT                                         0
#define MMU_SPI_MASK_W_MASK                                          0xFF

/* MMU_SPI_CAUSE */
#define MMU_SPI_CAUSE_W_SHIFT                                        0
#define MMU_SPI_CAUSE_W_MASK                                         0xFF

/* MMU_PAGE_EWWOW_CAPTUWE */
#define MMU_PAGE_EWWOW_CAPTUWE_VA_49_32_SHIFT                        0
#define MMU_PAGE_EWWOW_CAPTUWE_VA_49_32_MASK                         0x3FFFF
#define MMU_PAGE_EWWOW_CAPTUWE_ENTWY_VAWID_SHIFT                     18
#define MMU_PAGE_EWWOW_CAPTUWE_ENTWY_VAWID_MASK                      0x40000

/* MMU_PAGE_EWWOW_CAPTUWE_VA */
#define MMU_PAGE_EWWOW_CAPTUWE_VA_VA_31_0_SHIFT                      0
#define MMU_PAGE_EWWOW_CAPTUWE_VA_VA_31_0_MASK                       0xFFFFFFFF

/* MMU_ACCESS_EWWOW_CAPTUWE */
#define MMU_ACCESS_EWWOW_CAPTUWE_VA_49_32_SHIFT                      0
#define MMU_ACCESS_EWWOW_CAPTUWE_VA_49_32_MASK                       0x3FFFF
#define MMU_ACCESS_EWWOW_CAPTUWE_ENTWY_VAWID_SHIFT                   18
#define MMU_ACCESS_EWWOW_CAPTUWE_ENTWY_VAWID_MASK                    0x40000

/* MMU_ACCESS_EWWOW_CAPTUWE_VA */
#define MMU_ACCESS_EWWOW_CAPTUWE_VA_VA_31_0_SHIFT                    0
#define MMU_ACCESS_EWWOW_CAPTUWE_VA_VA_31_0_MASK                     0xFFFFFFFF

#endif /* ASIC_WEG_MMU_MASKS_H_ */
