#include "hw/arm/pmb887x/regs_dump.h"

static const pmb887x_module_field_t adc_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t adc_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t adc_con0_fields[] = {
	{"EN_VREF",	ADC_CON0_EN_VREF,	ADC_CON0_EN_VREF_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t adc_adc_con1_ch_values[] = {
	{"OFF",		ADC_CON1_CH_OFF},
	{"M0",		ADC_CON1_CH_M0},
	{"M1",		ADC_CON1_CH_M1},
	{"M2",		ADC_CON1_CH_M2},
	{"M7",		ADC_CON1_CH_M7},
	{"M8",		ADC_CON1_CH_M8},
	{"M9",		ADC_CON1_CH_M9},
	{"M10",		ADC_CON1_CH_M10},
	{"M0_M9_A",	ADC_CON1_CH_M0_M9_A},
	{"M0_M9_B",	ADC_CON1_CH_M0_M9_B},
};

static const pmb887x_module_value_t adc_adc_con1_mode_values[] = {
	{"V",		ADC_CON1_MODE_V},
	{"I_30",	ADC_CON1_MODE_I_30},
	{"I_60",	ADC_CON1_MODE_I_60},
	{"I_90",	ADC_CON1_MODE_I_90},
	{"I_120",	ADC_CON1_MODE_I_120},
	{"I_150",	ADC_CON1_MODE_I_150},
	{"I_180",	ADC_CON1_MODE_I_180},
	{"I_210",	ADC_CON1_MODE_I_210},
};

static const pmb887x_module_value_t adc_adc_con1_ref_ch_values[] = {
	{"OFF",		ADC_CON1_REF_CH_OFF},
	{"M0",		ADC_CON1_REF_CH_M0},
	{"M1",		ADC_CON1_REF_CH_M1},
	{"M2",		ADC_CON1_REF_CH_M2},
	{"M7",		ADC_CON1_REF_CH_M7},
	{"M8",		ADC_CON1_REF_CH_M8},
	{"M9",		ADC_CON1_REF_CH_M9},
	{"M10",		ADC_CON1_REF_CH_M10},
	{"M0_M9_A",	ADC_CON1_REF_CH_M0_M9_A},
	{"M0_M9_B",	ADC_CON1_REF_CH_M0_M9_B},
};

static const pmb887x_module_field_t adc_con1_fields[] = {
	{"CH",			ADC_CON1_CH,			ADC_CON1_CH_SHIFT,			adc_adc_con1_ch_values,		ARRAY_SIZE(adc_adc_con1_ch_values)},
	{"PREAMP_INV",	ADC_CON1_PREAMP_INV,	ADC_CON1_PREAMP_INV_SHIFT,	NULL,						0},
	{"PREAMP_FAST",	ADC_CON1_PREAMP_FAST,	ADC_CON1_PREAMP_FAST_SHIFT,	NULL,						0},
	{"MODE",		ADC_CON1_MODE,			ADC_CON1_MODE_SHIFT,		adc_adc_con1_mode_values,	ARRAY_SIZE(adc_adc_con1_mode_values)},
	{"FREQ",		ADC_CON1_FREQ,			ADC_CON1_FREQ_SHIFT,		NULL,						0},
	{"COUNT",		ADC_CON1_COUNT,			ADC_CON1_COUNT_SHIFT,		NULL,						0},
	{"REF_CH",		ADC_CON1_REF_CH,		ADC_CON1_REF_CH_SHIFT,		adc_adc_con1_ref_ch_values,	ARRAY_SIZE(adc_adc_con1_ref_ch_values)},
	{"SINGLE",		ADC_CON1_SINGLE,		ADC_CON1_SINGLE_SHIFT,		NULL,						0},
	{"TRIG",		ADC_CON1_TRIG,			ADC_CON1_TRIG_SHIFT,		NULL,						0},
	{"ON",			ADC_CON1_ON,			ADC_CON1_ON_SHIFT,			NULL,						0},
	{"START",		ADC_CON1_START,			ADC_CON1_START_SHIFT,		NULL,						0},
};

static const pmb887x_module_field_t adc_stat_fields[] = {
	{"INDEX",	ADC_STAT_INDEX,	ADC_STAT_INDEX_SHIFT,	NULL,	0},
	{"BUSY",	ADC_STAT_BUSY,	ADC_STAT_BUSY_SHIFT,	NULL,	0},
	{"READY",	ADC_STAT_READY,	ADC_STAT_READY_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t adc_pllcon_fields[] = {
	{"K",	ADC_PLLCON_K,	ADC_PLLCON_K_SHIFT,	NULL,	0},
	{"L",	ADC_PLLCON_L,	ADC_PLLCON_L_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t adc_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t adc_regs[] = {
	{"CLC",		ADC_CLC,	adc_clc_fields,		ARRAY_SIZE(adc_clc_fields),		0},
	{"ID",		ADC_ID,		adc_id_fields,		ARRAY_SIZE(adc_id_fields),		0},
	{"CON0",	ADC_CON0,	adc_con0_fields,	ARRAY_SIZE(adc_con0_fields),	0},
	{"CON1",	ADC_CON1,	adc_con1_fields,	ARRAY_SIZE(adc_con1_fields),	0},
	{"STAT",	ADC_STAT,	adc_stat_fields,	ARRAY_SIZE(adc_stat_fields),	0},
	{"FIFO0",	ADC_FIFO0,	NULL,				0,								0},
	{"FIFO1",	ADC_FIFO1,	NULL,				0,								0},
	{"FIFO2",	ADC_FIFO2,	NULL,				0,								0},
	{"FIFO3",	ADC_FIFO3,	NULL,				0,								0},
	{"FIFO4",	ADC_FIFO4,	NULL,				0,								0},
	{"FIFO5",	ADC_FIFO5,	NULL,				0,								0},
	{"FIFO6",	ADC_FIFO6,	NULL,				0,								0},
	{"FIFO7",	ADC_FIFO7,	NULL,				0,								0},
	{"PLLCON",	ADC_PLLCON,	adc_pllcon_fields,	ARRAY_SIZE(adc_pllcon_fields),	0},
	{"SRC0",	ADC_SRC0,	adc_src_fields,		ARRAY_SIZE(adc_src_fields),		0},
	{"SRC1",	ADC_SRC1,	adc_src_fields,		ARRAY_SIZE(adc_src_fields),		0},
};

static const pmb887x_module_field_t dmac_int_status_fields[] = {
	{"CH0",	DMAC_INT_STATUS_CH0,	DMAC_INT_STATUS_CH0_SHIFT,	NULL,	0},
	{"CH1",	DMAC_INT_STATUS_CH1,	DMAC_INT_STATUS_CH1_SHIFT,	NULL,	0},
	{"CH2",	DMAC_INT_STATUS_CH2,	DMAC_INT_STATUS_CH2_SHIFT,	NULL,	0},
	{"CH3",	DMAC_INT_STATUS_CH3,	DMAC_INT_STATUS_CH3_SHIFT,	NULL,	0},
	{"CH4",	DMAC_INT_STATUS_CH4,	DMAC_INT_STATUS_CH4_SHIFT,	NULL,	0},
	{"CH5",	DMAC_INT_STATUS_CH5,	DMAC_INT_STATUS_CH5_SHIFT,	NULL,	0},
	{"CH6",	DMAC_INT_STATUS_CH6,	DMAC_INT_STATUS_CH6_SHIFT,	NULL,	0},
	{"CH7",	DMAC_INT_STATUS_CH7,	DMAC_INT_STATUS_CH7_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_tc_status_fields[] = {
	{"CH0",	DMAC_TC_STATUS_CH0,	DMAC_TC_STATUS_CH0_SHIFT,	NULL,	0},
	{"CH1",	DMAC_TC_STATUS_CH1,	DMAC_TC_STATUS_CH1_SHIFT,	NULL,	0},
	{"CH2",	DMAC_TC_STATUS_CH2,	DMAC_TC_STATUS_CH2_SHIFT,	NULL,	0},
	{"CH3",	DMAC_TC_STATUS_CH3,	DMAC_TC_STATUS_CH3_SHIFT,	NULL,	0},
	{"CH4",	DMAC_TC_STATUS_CH4,	DMAC_TC_STATUS_CH4_SHIFT,	NULL,	0},
	{"CH5",	DMAC_TC_STATUS_CH5,	DMAC_TC_STATUS_CH5_SHIFT,	NULL,	0},
	{"CH6",	DMAC_TC_STATUS_CH6,	DMAC_TC_STATUS_CH6_SHIFT,	NULL,	0},
	{"CH7",	DMAC_TC_STATUS_CH7,	DMAC_TC_STATUS_CH7_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_tc_clear_fields[] = {
	{"CH0",	DMAC_TC_CLEAR_CH0,	DMAC_TC_CLEAR_CH0_SHIFT,	NULL,	0},
	{"CH1",	DMAC_TC_CLEAR_CH1,	DMAC_TC_CLEAR_CH1_SHIFT,	NULL,	0},
	{"CH2",	DMAC_TC_CLEAR_CH2,	DMAC_TC_CLEAR_CH2_SHIFT,	NULL,	0},
	{"CH3",	DMAC_TC_CLEAR_CH3,	DMAC_TC_CLEAR_CH3_SHIFT,	NULL,	0},
	{"CH4",	DMAC_TC_CLEAR_CH4,	DMAC_TC_CLEAR_CH4_SHIFT,	NULL,	0},
	{"CH5",	DMAC_TC_CLEAR_CH5,	DMAC_TC_CLEAR_CH5_SHIFT,	NULL,	0},
	{"CH6",	DMAC_TC_CLEAR_CH6,	DMAC_TC_CLEAR_CH6_SHIFT,	NULL,	0},
	{"CH7",	DMAC_TC_CLEAR_CH7,	DMAC_TC_CLEAR_CH7_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_err_status_fields[] = {
	{"CH0",	DMAC_ERR_STATUS_CH0,	DMAC_ERR_STATUS_CH0_SHIFT,	NULL,	0},
	{"CH1",	DMAC_ERR_STATUS_CH1,	DMAC_ERR_STATUS_CH1_SHIFT,	NULL,	0},
	{"CH2",	DMAC_ERR_STATUS_CH2,	DMAC_ERR_STATUS_CH2_SHIFT,	NULL,	0},
	{"CH3",	DMAC_ERR_STATUS_CH3,	DMAC_ERR_STATUS_CH3_SHIFT,	NULL,	0},
	{"CH4",	DMAC_ERR_STATUS_CH4,	DMAC_ERR_STATUS_CH4_SHIFT,	NULL,	0},
	{"CH5",	DMAC_ERR_STATUS_CH5,	DMAC_ERR_STATUS_CH5_SHIFT,	NULL,	0},
	{"CH6",	DMAC_ERR_STATUS_CH6,	DMAC_ERR_STATUS_CH6_SHIFT,	NULL,	0},
	{"CH7",	DMAC_ERR_STATUS_CH7,	DMAC_ERR_STATUS_CH7_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_err_clear_fields[] = {
	{"CH0",	DMAC_ERR_CLEAR_CH0,	DMAC_ERR_CLEAR_CH0_SHIFT,	NULL,	0},
	{"CH1",	DMAC_ERR_CLEAR_CH1,	DMAC_ERR_CLEAR_CH1_SHIFT,	NULL,	0},
	{"CH2",	DMAC_ERR_CLEAR_CH2,	DMAC_ERR_CLEAR_CH2_SHIFT,	NULL,	0},
	{"CH3",	DMAC_ERR_CLEAR_CH3,	DMAC_ERR_CLEAR_CH3_SHIFT,	NULL,	0},
	{"CH4",	DMAC_ERR_CLEAR_CH4,	DMAC_ERR_CLEAR_CH4_SHIFT,	NULL,	0},
	{"CH5",	DMAC_ERR_CLEAR_CH5,	DMAC_ERR_CLEAR_CH5_SHIFT,	NULL,	0},
	{"CH6",	DMAC_ERR_CLEAR_CH6,	DMAC_ERR_CLEAR_CH6_SHIFT,	NULL,	0},
	{"CH7",	DMAC_ERR_CLEAR_CH7,	DMAC_ERR_CLEAR_CH7_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_raw_tc_status_fields[] = {
	{"CH0",	DMAC_RAW_TC_STATUS_CH0,	DMAC_RAW_TC_STATUS_CH0_SHIFT,	NULL,	0},
	{"CH1",	DMAC_RAW_TC_STATUS_CH1,	DMAC_RAW_TC_STATUS_CH1_SHIFT,	NULL,	0},
	{"CH2",	DMAC_RAW_TC_STATUS_CH2,	DMAC_RAW_TC_STATUS_CH2_SHIFT,	NULL,	0},
	{"CH3",	DMAC_RAW_TC_STATUS_CH3,	DMAC_RAW_TC_STATUS_CH3_SHIFT,	NULL,	0},
	{"CH4",	DMAC_RAW_TC_STATUS_CH4,	DMAC_RAW_TC_STATUS_CH4_SHIFT,	NULL,	0},
	{"CH5",	DMAC_RAW_TC_STATUS_CH5,	DMAC_RAW_TC_STATUS_CH5_SHIFT,	NULL,	0},
	{"CH6",	DMAC_RAW_TC_STATUS_CH6,	DMAC_RAW_TC_STATUS_CH6_SHIFT,	NULL,	0},
	{"CH7",	DMAC_RAW_TC_STATUS_CH7,	DMAC_RAW_TC_STATUS_CH7_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_raw_err_status_fields[] = {
	{"CH0",	DMAC_RAW_ERR_STATUS_CH0,	DMAC_RAW_ERR_STATUS_CH0_SHIFT,	NULL,	0},
	{"CH1",	DMAC_RAW_ERR_STATUS_CH1,	DMAC_RAW_ERR_STATUS_CH1_SHIFT,	NULL,	0},
	{"CH2",	DMAC_RAW_ERR_STATUS_CH2,	DMAC_RAW_ERR_STATUS_CH2_SHIFT,	NULL,	0},
	{"CH3",	DMAC_RAW_ERR_STATUS_CH3,	DMAC_RAW_ERR_STATUS_CH3_SHIFT,	NULL,	0},
	{"CH4",	DMAC_RAW_ERR_STATUS_CH4,	DMAC_RAW_ERR_STATUS_CH4_SHIFT,	NULL,	0},
	{"CH5",	DMAC_RAW_ERR_STATUS_CH5,	DMAC_RAW_ERR_STATUS_CH5_SHIFT,	NULL,	0},
	{"CH6",	DMAC_RAW_ERR_STATUS_CH6,	DMAC_RAW_ERR_STATUS_CH6_SHIFT,	NULL,	0},
	{"CH7",	DMAC_RAW_ERR_STATUS_CH7,	DMAC_RAW_ERR_STATUS_CH7_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_en_chan_fields[] = {
	{"CH0",	DMAC_EN_CHAN_CH0,	DMAC_EN_CHAN_CH0_SHIFT,	NULL,	0},
	{"CH1",	DMAC_EN_CHAN_CH1,	DMAC_EN_CHAN_CH1_SHIFT,	NULL,	0},
	{"CH2",	DMAC_EN_CHAN_CH2,	DMAC_EN_CHAN_CH2_SHIFT,	NULL,	0},
	{"CH3",	DMAC_EN_CHAN_CH3,	DMAC_EN_CHAN_CH3_SHIFT,	NULL,	0},
	{"CH4",	DMAC_EN_CHAN_CH4,	DMAC_EN_CHAN_CH4_SHIFT,	NULL,	0},
	{"CH5",	DMAC_EN_CHAN_CH5,	DMAC_EN_CHAN_CH5_SHIFT,	NULL,	0},
	{"CH6",	DMAC_EN_CHAN_CH6,	DMAC_EN_CHAN_CH6_SHIFT,	NULL,	0},
	{"CH7",	DMAC_EN_CHAN_CH7,	DMAC_EN_CHAN_CH7_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_soft_breq_fields[] = {
	{"CH0_0",	DMAC_SOFT_BREQ_CH0_0,	DMAC_SOFT_BREQ_CH0_0_SHIFT,	NULL,	0},
	{"CH0_1",	DMAC_SOFT_BREQ_CH0_1,	DMAC_SOFT_BREQ_CH0_1_SHIFT,	NULL,	0},
	{"CH1_0",	DMAC_SOFT_BREQ_CH1_0,	DMAC_SOFT_BREQ_CH1_0_SHIFT,	NULL,	0},
	{"CH1_1",	DMAC_SOFT_BREQ_CH1_1,	DMAC_SOFT_BREQ_CH1_1_SHIFT,	NULL,	0},
	{"CH2_0",	DMAC_SOFT_BREQ_CH2_0,	DMAC_SOFT_BREQ_CH2_0_SHIFT,	NULL,	0},
	{"CH2_1",	DMAC_SOFT_BREQ_CH2_1,	DMAC_SOFT_BREQ_CH2_1_SHIFT,	NULL,	0},
	{"CH3_0",	DMAC_SOFT_BREQ_CH3_0,	DMAC_SOFT_BREQ_CH3_0_SHIFT,	NULL,	0},
	{"CH3_1",	DMAC_SOFT_BREQ_CH3_1,	DMAC_SOFT_BREQ_CH3_1_SHIFT,	NULL,	0},
	{"CH4_0",	DMAC_SOFT_BREQ_CH4_0,	DMAC_SOFT_BREQ_CH4_0_SHIFT,	NULL,	0},
	{"CH4_1",	DMAC_SOFT_BREQ_CH4_1,	DMAC_SOFT_BREQ_CH4_1_SHIFT,	NULL,	0},
	{"CH5_0",	DMAC_SOFT_BREQ_CH5_0,	DMAC_SOFT_BREQ_CH5_0_SHIFT,	NULL,	0},
	{"CH5_1",	DMAC_SOFT_BREQ_CH5_1,	DMAC_SOFT_BREQ_CH5_1_SHIFT,	NULL,	0},
	{"CH6_0",	DMAC_SOFT_BREQ_CH6_0,	DMAC_SOFT_BREQ_CH6_0_SHIFT,	NULL,	0},
	{"CH6_1",	DMAC_SOFT_BREQ_CH6_1,	DMAC_SOFT_BREQ_CH6_1_SHIFT,	NULL,	0},
	{"CH7_0",	DMAC_SOFT_BREQ_CH7_0,	DMAC_SOFT_BREQ_CH7_0_SHIFT,	NULL,	0},
	{"CH7_1",	DMAC_SOFT_BREQ_CH7_1,	DMAC_SOFT_BREQ_CH7_1_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_soft_sreq_fields[] = {
	{"CH0_0",	DMAC_SOFT_SREQ_CH0_0,	DMAC_SOFT_SREQ_CH0_0_SHIFT,	NULL,	0},
	{"CH0_1",	DMAC_SOFT_SREQ_CH0_1,	DMAC_SOFT_SREQ_CH0_1_SHIFT,	NULL,	0},
	{"CH1_0",	DMAC_SOFT_SREQ_CH1_0,	DMAC_SOFT_SREQ_CH1_0_SHIFT,	NULL,	0},
	{"CH1_1",	DMAC_SOFT_SREQ_CH1_1,	DMAC_SOFT_SREQ_CH1_1_SHIFT,	NULL,	0},
	{"CH2_0",	DMAC_SOFT_SREQ_CH2_0,	DMAC_SOFT_SREQ_CH2_0_SHIFT,	NULL,	0},
	{"CH2_1",	DMAC_SOFT_SREQ_CH2_1,	DMAC_SOFT_SREQ_CH2_1_SHIFT,	NULL,	0},
	{"CH3_0",	DMAC_SOFT_SREQ_CH3_0,	DMAC_SOFT_SREQ_CH3_0_SHIFT,	NULL,	0},
	{"CH3_1",	DMAC_SOFT_SREQ_CH3_1,	DMAC_SOFT_SREQ_CH3_1_SHIFT,	NULL,	0},
	{"CH4_0",	DMAC_SOFT_SREQ_CH4_0,	DMAC_SOFT_SREQ_CH4_0_SHIFT,	NULL,	0},
	{"CH4_1",	DMAC_SOFT_SREQ_CH4_1,	DMAC_SOFT_SREQ_CH4_1_SHIFT,	NULL,	0},
	{"CH5_0",	DMAC_SOFT_SREQ_CH5_0,	DMAC_SOFT_SREQ_CH5_0_SHIFT,	NULL,	0},
	{"CH5_1",	DMAC_SOFT_SREQ_CH5_1,	DMAC_SOFT_SREQ_CH5_1_SHIFT,	NULL,	0},
	{"CH6_0",	DMAC_SOFT_SREQ_CH6_0,	DMAC_SOFT_SREQ_CH6_0_SHIFT,	NULL,	0},
	{"CH6_1",	DMAC_SOFT_SREQ_CH6_1,	DMAC_SOFT_SREQ_CH6_1_SHIFT,	NULL,	0},
	{"CH7_0",	DMAC_SOFT_SREQ_CH7_0,	DMAC_SOFT_SREQ_CH7_0_SHIFT,	NULL,	0},
	{"CH7_1",	DMAC_SOFT_SREQ_CH7_1,	DMAC_SOFT_SREQ_CH7_1_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_soft_lbreq_fields[] = {
	{"CH0_0",	DMAC_SOFT_LBREQ_CH0_0,	DMAC_SOFT_LBREQ_CH0_0_SHIFT,	NULL,	0},
	{"CH0_1",	DMAC_SOFT_LBREQ_CH0_1,	DMAC_SOFT_LBREQ_CH0_1_SHIFT,	NULL,	0},
	{"CH1_0",	DMAC_SOFT_LBREQ_CH1_0,	DMAC_SOFT_LBREQ_CH1_0_SHIFT,	NULL,	0},
	{"CH1_1",	DMAC_SOFT_LBREQ_CH1_1,	DMAC_SOFT_LBREQ_CH1_1_SHIFT,	NULL,	0},
	{"CH2_0",	DMAC_SOFT_LBREQ_CH2_0,	DMAC_SOFT_LBREQ_CH2_0_SHIFT,	NULL,	0},
	{"CH2_1",	DMAC_SOFT_LBREQ_CH2_1,	DMAC_SOFT_LBREQ_CH2_1_SHIFT,	NULL,	0},
	{"CH3_0",	DMAC_SOFT_LBREQ_CH3_0,	DMAC_SOFT_LBREQ_CH3_0_SHIFT,	NULL,	0},
	{"CH3_1",	DMAC_SOFT_LBREQ_CH3_1,	DMAC_SOFT_LBREQ_CH3_1_SHIFT,	NULL,	0},
	{"CH4_0",	DMAC_SOFT_LBREQ_CH4_0,	DMAC_SOFT_LBREQ_CH4_0_SHIFT,	NULL,	0},
	{"CH4_1",	DMAC_SOFT_LBREQ_CH4_1,	DMAC_SOFT_LBREQ_CH4_1_SHIFT,	NULL,	0},
	{"CH5_0",	DMAC_SOFT_LBREQ_CH5_0,	DMAC_SOFT_LBREQ_CH5_0_SHIFT,	NULL,	0},
	{"CH5_1",	DMAC_SOFT_LBREQ_CH5_1,	DMAC_SOFT_LBREQ_CH5_1_SHIFT,	NULL,	0},
	{"CH6_0",	DMAC_SOFT_LBREQ_CH6_0,	DMAC_SOFT_LBREQ_CH6_0_SHIFT,	NULL,	0},
	{"CH6_1",	DMAC_SOFT_LBREQ_CH6_1,	DMAC_SOFT_LBREQ_CH6_1_SHIFT,	NULL,	0},
	{"CH7_0",	DMAC_SOFT_LBREQ_CH7_0,	DMAC_SOFT_LBREQ_CH7_0_SHIFT,	NULL,	0},
	{"CH7_1",	DMAC_SOFT_LBREQ_CH7_1,	DMAC_SOFT_LBREQ_CH7_1_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_soft_lsreq_fields[] = {
	{"CH0_0",	DMAC_SOFT_LSREQ_CH0_0,	DMAC_SOFT_LSREQ_CH0_0_SHIFT,	NULL,	0},
	{"CH0_1",	DMAC_SOFT_LSREQ_CH0_1,	DMAC_SOFT_LSREQ_CH0_1_SHIFT,	NULL,	0},
	{"CH1_0",	DMAC_SOFT_LSREQ_CH1_0,	DMAC_SOFT_LSREQ_CH1_0_SHIFT,	NULL,	0},
	{"CH1_1",	DMAC_SOFT_LSREQ_CH1_1,	DMAC_SOFT_LSREQ_CH1_1_SHIFT,	NULL,	0},
	{"CH2_0",	DMAC_SOFT_LSREQ_CH2_0,	DMAC_SOFT_LSREQ_CH2_0_SHIFT,	NULL,	0},
	{"CH2_1",	DMAC_SOFT_LSREQ_CH2_1,	DMAC_SOFT_LSREQ_CH2_1_SHIFT,	NULL,	0},
	{"CH3_0",	DMAC_SOFT_LSREQ_CH3_0,	DMAC_SOFT_LSREQ_CH3_0_SHIFT,	NULL,	0},
	{"CH3_1",	DMAC_SOFT_LSREQ_CH3_1,	DMAC_SOFT_LSREQ_CH3_1_SHIFT,	NULL,	0},
	{"CH4_0",	DMAC_SOFT_LSREQ_CH4_0,	DMAC_SOFT_LSREQ_CH4_0_SHIFT,	NULL,	0},
	{"CH4_1",	DMAC_SOFT_LSREQ_CH4_1,	DMAC_SOFT_LSREQ_CH4_1_SHIFT,	NULL,	0},
	{"CH5_0",	DMAC_SOFT_LSREQ_CH5_0,	DMAC_SOFT_LSREQ_CH5_0_SHIFT,	NULL,	0},
	{"CH5_1",	DMAC_SOFT_LSREQ_CH5_1,	DMAC_SOFT_LSREQ_CH5_1_SHIFT,	NULL,	0},
	{"CH6_0",	DMAC_SOFT_LSREQ_CH6_0,	DMAC_SOFT_LSREQ_CH6_0_SHIFT,	NULL,	0},
	{"CH6_1",	DMAC_SOFT_LSREQ_CH6_1,	DMAC_SOFT_LSREQ_CH6_1_SHIFT,	NULL,	0},
	{"CH7_0",	DMAC_SOFT_LSREQ_CH7_0,	DMAC_SOFT_LSREQ_CH7_0_SHIFT,	NULL,	0},
	{"CH7_1",	DMAC_SOFT_LSREQ_CH7_1,	DMAC_SOFT_LSREQ_CH7_1_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t dmac_dmac_config_m1_values[] = {
	{"LE",	DMAC_CONFIG_M1_LE},
	{"BE",	DMAC_CONFIG_M1_BE},
};

static const pmb887x_module_value_t dmac_dmac_config_m2_values[] = {
	{"LE",	DMAC_CONFIG_M2_LE},
	{"BE",	DMAC_CONFIG_M2_BE},
};

static const pmb887x_module_field_t dmac_config_fields[] = {
	{"ENABLE",	DMAC_CONFIG_ENABLE,	DMAC_CONFIG_ENABLE_SHIFT,	NULL,						0},
	{"M1",		DMAC_CONFIG_M1,		DMAC_CONFIG_M1_SHIFT,		dmac_dmac_config_m1_values,	ARRAY_SIZE(dmac_dmac_config_m1_values)},
	{"M2",		DMAC_CONFIG_M2,		DMAC_CONFIG_M2_SHIFT,		dmac_dmac_config_m2_values,	ARRAY_SIZE(dmac_dmac_config_m2_values)},
};

static const pmb887x_module_field_t dmac_sync_fields[] = {
	{"CH0_0",	DMAC_SYNC_CH0_0,	DMAC_SYNC_CH0_0_SHIFT,	NULL,	0},
	{"CH0_1",	DMAC_SYNC_CH0_1,	DMAC_SYNC_CH0_1_SHIFT,	NULL,	0},
	{"CH1_0",	DMAC_SYNC_CH1_0,	DMAC_SYNC_CH1_0_SHIFT,	NULL,	0},
	{"CH1_1",	DMAC_SYNC_CH1_1,	DMAC_SYNC_CH1_1_SHIFT,	NULL,	0},
	{"CH2_0",	DMAC_SYNC_CH2_0,	DMAC_SYNC_CH2_0_SHIFT,	NULL,	0},
	{"CH2_1",	DMAC_SYNC_CH2_1,	DMAC_SYNC_CH2_1_SHIFT,	NULL,	0},
	{"CH3_0",	DMAC_SYNC_CH3_0,	DMAC_SYNC_CH3_0_SHIFT,	NULL,	0},
	{"CH3_1",	DMAC_SYNC_CH3_1,	DMAC_SYNC_CH3_1_SHIFT,	NULL,	0},
	{"CH4_0",	DMAC_SYNC_CH4_0,	DMAC_SYNC_CH4_0_SHIFT,	NULL,	0},
	{"CH4_1",	DMAC_SYNC_CH4_1,	DMAC_SYNC_CH4_1_SHIFT,	NULL,	0},
	{"CH5_0",	DMAC_SYNC_CH5_0,	DMAC_SYNC_CH5_0_SHIFT,	NULL,	0},
	{"CH5_1",	DMAC_SYNC_CH5_1,	DMAC_SYNC_CH5_1_SHIFT,	NULL,	0},
	{"CH6_0",	DMAC_SYNC_CH6_0,	DMAC_SYNC_CH6_0_SHIFT,	NULL,	0},
	{"CH6_1",	DMAC_SYNC_CH6_1,	DMAC_SYNC_CH6_1_SHIFT,	NULL,	0},
	{"CH7_0",	DMAC_SYNC_CH7_0,	DMAC_SYNC_CH7_0_SHIFT,	NULL,	0},
	{"CH7_1",	DMAC_SYNC_CH7_1,	DMAC_SYNC_CH7_1_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t dmac_dmac_ch_lli_lm_values[] = {
	{"AHB1",	DMAC_CH_LLI_LM_AHB1},
	{"AHB2",	DMAC_CH_LLI_LM_AHB2},
};

static const pmb887x_module_field_t dmac_ch_lli_fields[] = {
	{"LM",		DMAC_CH_LLI_LM,		DMAC_CH_LLI_LM_SHIFT,	dmac_dmac_ch_lli_lm_values,	ARRAY_SIZE(dmac_dmac_ch_lli_lm_values)},
	{"ITEM",	DMAC_CH_LLI_ITEM,	DMAC_CH_LLI_ITEM_SHIFT,	NULL,						0},
};

static const pmb887x_module_value_t dmac_dmac_ch_control_sb_size_values[] = {
	{"SZ_1",	DMAC_CH_CONTROL_SB_SIZE_SZ_1},
	{"SZ_4",	DMAC_CH_CONTROL_SB_SIZE_SZ_4},
	{"SZ_8",	DMAC_CH_CONTROL_SB_SIZE_SZ_8},
	{"SZ_16",	DMAC_CH_CONTROL_SB_SIZE_SZ_16},
	{"SZ_32",	DMAC_CH_CONTROL_SB_SIZE_SZ_32},
	{"SZ_64",	DMAC_CH_CONTROL_SB_SIZE_SZ_64},
	{"SZ_128",	DMAC_CH_CONTROL_SB_SIZE_SZ_128},
	{"SZ_256",	DMAC_CH_CONTROL_SB_SIZE_SZ_256},
};

static const pmb887x_module_value_t dmac_dmac_ch_control_db_size_values[] = {
	{"SZ_1",	DMAC_CH_CONTROL_DB_SIZE_SZ_1},
	{"SZ_4",	DMAC_CH_CONTROL_DB_SIZE_SZ_4},
	{"SZ_8",	DMAC_CH_CONTROL_DB_SIZE_SZ_8},
	{"SZ_16",	DMAC_CH_CONTROL_DB_SIZE_SZ_16},
	{"SZ_32",	DMAC_CH_CONTROL_DB_SIZE_SZ_32},
	{"SZ_64",	DMAC_CH_CONTROL_DB_SIZE_SZ_64},
	{"SZ_128",	DMAC_CH_CONTROL_DB_SIZE_SZ_128},
	{"SZ_256",	DMAC_CH_CONTROL_DB_SIZE_SZ_256},
};

static const pmb887x_module_value_t dmac_dmac_ch_control_s_width_values[] = {
	{"BYTE",	DMAC_CH_CONTROL_S_WIDTH_BYTE},
	{"WORD",	DMAC_CH_CONTROL_S_WIDTH_WORD},
	{"DWORD",	DMAC_CH_CONTROL_S_WIDTH_DWORD},
};

static const pmb887x_module_value_t dmac_dmac_ch_control_d_width_values[] = {
	{"BYTE",	DMAC_CH_CONTROL_D_WIDTH_BYTE},
	{"WORD",	DMAC_CH_CONTROL_D_WIDTH_WORD},
	{"DWORD",	DMAC_CH_CONTROL_D_WIDTH_DWORD},
};

static const pmb887x_module_value_t dmac_dmac_ch_control_s_values[] = {
	{"AHB1",	DMAC_CH_CONTROL_S_AHB1},
	{"AHB2",	DMAC_CH_CONTROL_S_AHB2},
};

static const pmb887x_module_value_t dmac_dmac_ch_control_d_values[] = {
	{"AHB1",	DMAC_CH_CONTROL_D_AHB1},
	{"AHB2",	DMAC_CH_CONTROL_D_AHB2},
};

static const pmb887x_module_field_t dmac_ch_control_fields[] = {
	{"TRANSFER_SIZE",	DMAC_CH_CONTROL_TRANSFER_SIZE,	DMAC_CH_CONTROL_TRANSFER_SIZE_SHIFT,	NULL,									0},
	{"SB_SIZE",			DMAC_CH_CONTROL_SB_SIZE,		DMAC_CH_CONTROL_SB_SIZE_SHIFT,			dmac_dmac_ch_control_sb_size_values,	ARRAY_SIZE(dmac_dmac_ch_control_sb_size_values)},
	{"DB_SIZE",			DMAC_CH_CONTROL_DB_SIZE,		DMAC_CH_CONTROL_DB_SIZE_SHIFT,			dmac_dmac_ch_control_db_size_values,	ARRAY_SIZE(dmac_dmac_ch_control_db_size_values)},
	{"S_WIDTH",			DMAC_CH_CONTROL_S_WIDTH,		DMAC_CH_CONTROL_S_WIDTH_SHIFT,			dmac_dmac_ch_control_s_width_values,	ARRAY_SIZE(dmac_dmac_ch_control_s_width_values)},
	{"D_WIDTH",			DMAC_CH_CONTROL_D_WIDTH,		DMAC_CH_CONTROL_D_WIDTH_SHIFT,			dmac_dmac_ch_control_d_width_values,	ARRAY_SIZE(dmac_dmac_ch_control_d_width_values)},
	{"S",				DMAC_CH_CONTROL_S,				DMAC_CH_CONTROL_S_SHIFT,				dmac_dmac_ch_control_s_values,			ARRAY_SIZE(dmac_dmac_ch_control_s_values)},
	{"D",				DMAC_CH_CONTROL_D,				DMAC_CH_CONTROL_D_SHIFT,				dmac_dmac_ch_control_d_values,			ARRAY_SIZE(dmac_dmac_ch_control_d_values)},
	{"SI",				DMAC_CH_CONTROL_SI,				DMAC_CH_CONTROL_SI_SHIFT,				NULL,									0},
	{"DI",				DMAC_CH_CONTROL_DI,				DMAC_CH_CONTROL_DI_SHIFT,				NULL,									0},
	{"PROTECTION",		DMAC_CH_CONTROL_PROTECTION,		DMAC_CH_CONTROL_PROTECTION_SHIFT,		NULL,									0},
	{"I",				DMAC_CH_CONTROL_I,				DMAC_CH_CONTROL_I_SHIFT,				NULL,									0},
};

static const pmb887x_module_value_t dmac_dmac_ch_config_flow_ctrl_values[] = {
	{"MEM2MEM",		DMAC_CH_CONFIG_FLOW_CTRL_MEM2MEM},
	{"MEM2PER",		DMAC_CH_CONFIG_FLOW_CTRL_MEM2PER},
	{"PER2MEM",		DMAC_CH_CONFIG_FLOW_CTRL_PER2MEM},
	{"PER2PER",		DMAC_CH_CONFIG_FLOW_CTRL_PER2PER},
	{"PER2PER_DST",	DMAC_CH_CONFIG_FLOW_CTRL_PER2PER_DST},
	{"MEM2PER_PER",	DMAC_CH_CONFIG_FLOW_CTRL_MEM2PER_PER},
	{"PER2MEM_PER",	DMAC_CH_CONFIG_FLOW_CTRL_PER2MEM_PER},
	{"PER2PER_SRC",	DMAC_CH_CONFIG_FLOW_CTRL_PER2PER_SRC},
};

static const pmb887x_module_field_t dmac_ch_config_fields[] = {
	{"ENABLE",			DMAC_CH_CONFIG_ENABLE,			DMAC_CH_CONFIG_ENABLE_SHIFT,		NULL,									0},
	{"SRC_PERIPH",		DMAC_CH_CONFIG_SRC_PERIPH,		DMAC_CH_CONFIG_SRC_PERIPH_SHIFT,	NULL,									0},
	{"DST_PERIPH",		DMAC_CH_CONFIG_DST_PERIPH,		DMAC_CH_CONFIG_DST_PERIPH_SHIFT,	NULL,									0},
	{"FLOW_CTRL",		DMAC_CH_CONFIG_FLOW_CTRL,		DMAC_CH_CONFIG_FLOW_CTRL_SHIFT,		dmac_dmac_ch_config_flow_ctrl_values,	ARRAY_SIZE(dmac_dmac_ch_config_flow_ctrl_values)},
	{"INT_MASK_ERR",	DMAC_CH_CONFIG_INT_MASK_ERR,	DMAC_CH_CONFIG_INT_MASK_ERR_SHIFT,	NULL,									0},
	{"INT_MASK_TC",		DMAC_CH_CONFIG_INT_MASK_TC,		DMAC_CH_CONFIG_INT_MASK_TC_SHIFT,	NULL,									0},
	{"LOCK",			DMAC_CH_CONFIG_LOCK,			DMAC_CH_CONFIG_LOCK_SHIFT,			NULL,									0},
	{"ACTIVE",			DMAC_CH_CONFIG_ACTIVE,			DMAC_CH_CONFIG_ACTIVE_SHIFT,		NULL,									0},
	{"HALT",			DMAC_CH_CONFIG_HALT,			DMAC_CH_CONFIG_HALT_SHIFT,			NULL,									0},
};

static const pmb887x_module_field_t dmac_periph_id0_fields[] = {
	{"PARTNUMBER0",	AMBA_PERIPH_ID0_PARTNUMBER0,	AMBA_PERIPH_ID0_PARTNUMBER0_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_periph_id1_fields[] = {
	{"PARTNUMBER1",	AMBA_PERIPH_ID1_PARTNUMBER1,	AMBA_PERIPH_ID1_PARTNUMBER1_SHIFT,	NULL,	0},
	{"DESIGNER0",	AMBA_PERIPH_ID1_DESIGNER0,		AMBA_PERIPH_ID1_DESIGNER0_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dmac_periph_id2_fields[] = {
	{"DESIGNER1",	AMBA_PERIPH_ID2_DESIGNER1,	AMBA_PERIPH_ID2_DESIGNER1_SHIFT,	NULL,	0},
	{"REVISION",	AMBA_PERIPH_ID2_REVISION,	AMBA_PERIPH_ID2_REVISION_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t dmac_periph_id3_fields[] = {
	{"DESIGNER1",	AMBA_PERIPH_ID2_DESIGNER1,	AMBA_PERIPH_ID2_DESIGNER1_SHIFT,	NULL,	0},
	{"REVISION",	AMBA_PERIPH_ID2_REVISION,	AMBA_PERIPH_ID2_REVISION_SHIFT,		NULL,	0},
};

static const pmb887x_module_reg_t dmac_regs[] = {
	{"INT_STATUS",		DMAC_INT_STATUS,		dmac_int_status_fields,		ARRAY_SIZE(dmac_int_status_fields),		0},
	{"TC_STATUS",		DMAC_TC_STATUS,			dmac_tc_status_fields,		ARRAY_SIZE(dmac_tc_status_fields),		0},
	{"TC_CLEAR",		DMAC_TC_CLEAR,			dmac_tc_clear_fields,		ARRAY_SIZE(dmac_tc_clear_fields),		0},
	{"ERR_STATUS",		DMAC_ERR_STATUS,		dmac_err_status_fields,		ARRAY_SIZE(dmac_err_status_fields),		0},
	{"ERR_CLEAR",		DMAC_ERR_CLEAR,			dmac_err_clear_fields,		ARRAY_SIZE(dmac_err_clear_fields),		0},
	{"RAW_TC_STATUS",	DMAC_RAW_TC_STATUS,		dmac_raw_tc_status_fields,	ARRAY_SIZE(dmac_raw_tc_status_fields),	0},
	{"RAW_ERR_STATUS",	DMAC_RAW_ERR_STATUS,	dmac_raw_err_status_fields,	ARRAY_SIZE(dmac_raw_err_status_fields),	0},
	{"EN_CHAN",			DMAC_EN_CHAN,			dmac_en_chan_fields,		ARRAY_SIZE(dmac_en_chan_fields),		0},
	{"SOFT_BREQ",		DMAC_SOFT_BREQ,			dmac_soft_breq_fields,		ARRAY_SIZE(dmac_soft_breq_fields),		0},
	{"SOFT_SREQ",		DMAC_SOFT_SREQ,			dmac_soft_sreq_fields,		ARRAY_SIZE(dmac_soft_sreq_fields),		0},
	{"SOFT_LBREQ",		DMAC_SOFT_LBREQ,		dmac_soft_lbreq_fields,		ARRAY_SIZE(dmac_soft_lbreq_fields),		0},
	{"SOFT_LSREQ",		DMAC_SOFT_LSREQ,		dmac_soft_lsreq_fields,		ARRAY_SIZE(dmac_soft_lsreq_fields),		0},
	{"CONFIG",			DMAC_CONFIG,			dmac_config_fields,			ARRAY_SIZE(dmac_config_fields),			0},
	{"SYNC",			DMAC_SYNC,				dmac_sync_fields,			ARRAY_SIZE(dmac_sync_fields),			0},
	{"CH_SRC_ADDR0",	DMAC_CH_SRC_ADDR0,		NULL,						0,										0},
	{"CH_SRC_ADDR1",	DMAC_CH_SRC_ADDR1,		NULL,						0,										0},
	{"CH_SRC_ADDR2",	DMAC_CH_SRC_ADDR2,		NULL,						0,										0},
	{"CH_SRC_ADDR3",	DMAC_CH_SRC_ADDR3,		NULL,						0,										0},
	{"CH_SRC_ADDR4",	DMAC_CH_SRC_ADDR4,		NULL,						0,										0},
	{"CH_SRC_ADDR5",	DMAC_CH_SRC_ADDR5,		NULL,						0,										0},
	{"CH_SRC_ADDR6",	DMAC_CH_SRC_ADDR6,		NULL,						0,										0},
	{"CH_SRC_ADDR7",	DMAC_CH_SRC_ADDR7,		NULL,						0,										0},
	{"CH_DST_ADDR0",	DMAC_CH_DST_ADDR0,		NULL,						0,										0},
	{"CH_DST_ADDR1",	DMAC_CH_DST_ADDR1,		NULL,						0,										0},
	{"CH_DST_ADDR2",	DMAC_CH_DST_ADDR2,		NULL,						0,										0},
	{"CH_DST_ADDR3",	DMAC_CH_DST_ADDR3,		NULL,						0,										0},
	{"CH_DST_ADDR4",	DMAC_CH_DST_ADDR4,		NULL,						0,										0},
	{"CH_DST_ADDR5",	DMAC_CH_DST_ADDR5,		NULL,						0,										0},
	{"CH_DST_ADDR6",	DMAC_CH_DST_ADDR6,		NULL,						0,										0},
	{"CH_DST_ADDR7",	DMAC_CH_DST_ADDR7,		NULL,						0,										0},
	{"CH_LLI0",			DMAC_CH_LLI0,			dmac_ch_lli_fields,			ARRAY_SIZE(dmac_ch_lli_fields),			0},
	{"CH_LLI1",			DMAC_CH_LLI1,			dmac_ch_lli_fields,			ARRAY_SIZE(dmac_ch_lli_fields),			0},
	{"CH_LLI2",			DMAC_CH_LLI2,			dmac_ch_lli_fields,			ARRAY_SIZE(dmac_ch_lli_fields),			0},
	{"CH_LLI3",			DMAC_CH_LLI3,			dmac_ch_lli_fields,			ARRAY_SIZE(dmac_ch_lli_fields),			0},
	{"CH_LLI4",			DMAC_CH_LLI4,			dmac_ch_lli_fields,			ARRAY_SIZE(dmac_ch_lli_fields),			0},
	{"CH_LLI5",			DMAC_CH_LLI5,			dmac_ch_lli_fields,			ARRAY_SIZE(dmac_ch_lli_fields),			0},
	{"CH_LLI6",			DMAC_CH_LLI6,			dmac_ch_lli_fields,			ARRAY_SIZE(dmac_ch_lli_fields),			0},
	{"CH_LLI7",			DMAC_CH_LLI7,			dmac_ch_lli_fields,			ARRAY_SIZE(dmac_ch_lli_fields),			0},
	{"CH_CONTROL0",		DMAC_CH_CONTROL0,		dmac_ch_control_fields,		ARRAY_SIZE(dmac_ch_control_fields),		0},
	{"CH_CONTROL1",		DMAC_CH_CONTROL1,		dmac_ch_control_fields,		ARRAY_SIZE(dmac_ch_control_fields),		0},
	{"CH_CONTROL2",		DMAC_CH_CONTROL2,		dmac_ch_control_fields,		ARRAY_SIZE(dmac_ch_control_fields),		0},
	{"CH_CONTROL3",		DMAC_CH_CONTROL3,		dmac_ch_control_fields,		ARRAY_SIZE(dmac_ch_control_fields),		0},
	{"CH_CONTROL4",		DMAC_CH_CONTROL4,		dmac_ch_control_fields,		ARRAY_SIZE(dmac_ch_control_fields),		0},
	{"CH_CONTROL5",		DMAC_CH_CONTROL5,		dmac_ch_control_fields,		ARRAY_SIZE(dmac_ch_control_fields),		0},
	{"CH_CONTROL6",		DMAC_CH_CONTROL6,		dmac_ch_control_fields,		ARRAY_SIZE(dmac_ch_control_fields),		0},
	{"CH_CONTROL7",		DMAC_CH_CONTROL7,		dmac_ch_control_fields,		ARRAY_SIZE(dmac_ch_control_fields),		0},
	{"CH_CONFIG0",		DMAC_CH_CONFIG0,		dmac_ch_config_fields,		ARRAY_SIZE(dmac_ch_config_fields),		0},
	{"CH_CONFIG1",		DMAC_CH_CONFIG1,		dmac_ch_config_fields,		ARRAY_SIZE(dmac_ch_config_fields),		0},
	{"CH_CONFIG2",		DMAC_CH_CONFIG2,		dmac_ch_config_fields,		ARRAY_SIZE(dmac_ch_config_fields),		0},
	{"CH_CONFIG3",		DMAC_CH_CONFIG3,		dmac_ch_config_fields,		ARRAY_SIZE(dmac_ch_config_fields),		0},
	{"CH_CONFIG4",		DMAC_CH_CONFIG4,		dmac_ch_config_fields,		ARRAY_SIZE(dmac_ch_config_fields),		0},
	{"CH_CONFIG5",		DMAC_CH_CONFIG5,		dmac_ch_config_fields,		ARRAY_SIZE(dmac_ch_config_fields),		0},
	{"CH_CONFIG6",		DMAC_CH_CONFIG6,		dmac_ch_config_fields,		ARRAY_SIZE(dmac_ch_config_fields),		0},
	{"CH_CONFIG7",		DMAC_CH_CONFIG7,		dmac_ch_config_fields,		ARRAY_SIZE(dmac_ch_config_fields),		0},
	{"PERIPH_ID0",		DMAC_PERIPH_ID0,		dmac_periph_id0_fields,		ARRAY_SIZE(dmac_periph_id0_fields),		0},
	{"PERIPH_ID1",		DMAC_PERIPH_ID1,		dmac_periph_id1_fields,		ARRAY_SIZE(dmac_periph_id1_fields),		0},
	{"PERIPH_ID2",		DMAC_PERIPH_ID2,		dmac_periph_id2_fields,		ARRAY_SIZE(dmac_periph_id2_fields),		0},
	{"PERIPH_ID3",		DMAC_PERIPH_ID3,		dmac_periph_id3_fields,		ARRAY_SIZE(dmac_periph_id3_fields),		0},
	{"PCELL_ID0",		DMAC_PCELL_ID0,			NULL,						0,										0},
	{"PCELL_ID1",		DMAC_PCELL_ID1,			NULL,						0,										0},
	{"PCELL_ID2",		DMAC_PCELL_ID2,			NULL,						0,										0},
	{"PCELL_ID3",		DMAC_PCELL_ID3,			NULL,						0,										0},
};

static const pmb887x_module_value_t mci_mci_power_ctrl_values[] = {
	{"POWER_OFF",	MCI_POWER_CTRL_POWER_OFF},
	{"RESERVED",	MCI_POWER_CTRL_RESERVED},
	{"POWER_UP",	MCI_POWER_CTRL_POWER_UP},
	{"POWER_ON",	MCI_POWER_CTRL_POWER_ON},
};

static const pmb887x_module_field_t mci_power_fields[] = {
	{"CTRL",		MCI_POWER_CTRL,			MCI_POWER_CTRL_SHIFT,		mci_mci_power_ctrl_values,	ARRAY_SIZE(mci_mci_power_ctrl_values)},
	{"VOLTAGE",		MCI_POWER_VOLTAGE,		MCI_POWER_VOLTAGE_SHIFT,	NULL,						0},
	{"OPENDRAIN",	MCI_POWER_OPENDRAIN,	MCI_POWER_OPENDRAIN_SHIFT,	NULL,						0},
	{"ROD",			MCI_POWER_ROD,			MCI_POWER_ROD_SHIFT,		NULL,						0},
};

static const pmb887x_module_field_t mci_clock_fields[] = {
	{"CLKDIV",	MCI_CLOCK_CLKDIV,	MCI_CLOCK_CLKDIV_SHIFT,		NULL,	0},
	{"ENABLE",	MCI_CLOCK_ENABLE,	MCI_CLOCK_ENABLE_SHIFT,		NULL,	0},
	{"PWRSAVE",	MCI_CLOCK_PWRSAVE,	MCI_CLOCK_PWRSAVE_SHIFT,	NULL,	0},
	{"BYPASS",	MCI_CLOCK_BYPASS,	MCI_CLOCK_BYPASS_SHIFT,		NULL,	0},
	{"WIDEBUS",	MCI_CLOCK_WIDEBUS,	MCI_CLOCK_WIDEBUS_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mci_argument_fields[] = {
	{"CMDARG",	MCI_ARGUMENT_CMDARG,	MCI_ARGUMENT_CMDARG_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mci_command_fields[] = {
	{"CMDINDEX",	MCI_COMMAND_CMDINDEX,	MCI_COMMAND_CMDINDEX_SHIFT,		NULL,	0},
	{"RESPONSE",	MCI_COMMAND_RESPONSE,	MCI_COMMAND_RESPONSE_SHIFT,		NULL,	0},
	{"LONGRSP",		MCI_COMMAND_LONGRSP,	MCI_COMMAND_LONGRSP_SHIFT,		NULL,	0},
	{"INTERRUPT",	MCI_COMMAND_INTERRUPT,	MCI_COMMAND_INTERRUPT_SHIFT,	NULL,	0},
	{"PENDING",		MCI_COMMAND_PENDING,	MCI_COMMAND_PENDING_SHIFT,		NULL,	0},
	{"ENABLE",		MCI_COMMAND_ENABLE,		MCI_COMMAND_ENABLE_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t mci_respcmd_fields[] = {
	{"CMDINDEX",	MCI_RESPCMD_CMDINDEX,	MCI_RESPCMD_CMDINDEX_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mci_datatimer_fields[] = {
	{"TIMER",	MCI_DATATIMER_TIMER,	MCI_DATATIMER_TIMER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mci_datalength_fields[] = {
	{"LENGTH",	MCI_DATALENGTH_LENGTH,	MCI_DATALENGTH_LENGTH_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t mci_mci_datactrl_direction_values[] = {
	{"WRITE",	MCI_DATACTRL_DIRECTION_WRITE},
	{"READ",	MCI_DATACTRL_DIRECTION_READ},
};

static const pmb887x_module_value_t mci_mci_datactrl_mode_values[] = {
	{"BLCOK",	MCI_DATACTRL_MODE_BLCOK},
	{"STREAM",	MCI_DATACTRL_MODE_STREAM},
};

static const pmb887x_module_field_t mci_datactrl_fields[] = {
	{"EMABLE",		MCI_DATACTRL_EMABLE,	MCI_DATACTRL_EMABLE_SHIFT,		NULL,								0},
	{"DIRECTION",	MCI_DATACTRL_DIRECTION,	MCI_DATACTRL_DIRECTION_SHIFT,	mci_mci_datactrl_direction_values,	ARRAY_SIZE(mci_mci_datactrl_direction_values)},
	{"MODE",		MCI_DATACTRL_MODE,		MCI_DATACTRL_MODE_SHIFT,		mci_mci_datactrl_mode_values,		ARRAY_SIZE(mci_mci_datactrl_mode_values)},
	{"DMAENABLE",	MCI_DATACTRL_DMAENABLE,	MCI_DATACTRL_DMAENABLE_SHIFT,	NULL,								0},
	{"BLOCKSIZE",	MCI_DATACTRL_BLOCKSIZE,	MCI_DATACTRL_BLOCKSIZE_SHIFT,	NULL,								0},
};

static const pmb887x_module_field_t mci_datacnt_fields[] = {
	{"COUNT",	MCI_DATACNT_COUNT,	MCI_DATACNT_COUNT_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mci_status_fields[] = {
	{"CMDCRCFAIL",		MCI_STATUS_CMDCRCFAIL,		MCI_STATUS_CMDCRCFAIL_SHIFT,		NULL,	0},
	{"DATACRCFAIL",		MCI_STATUS_DATACRCFAIL,		MCI_STATUS_DATACRCFAIL_SHIFT,		NULL,	0},
	{"CMDTIMEOUT",		MCI_STATUS_CMDTIMEOUT,		MCI_STATUS_CMDTIMEOUT_SHIFT,		NULL,	0},
	{"DATATIMEOUT",		MCI_STATUS_DATATIMEOUT,		MCI_STATUS_DATATIMEOUT_SHIFT,		NULL,	0},
	{"TXUNDERRUN",		MCI_STATUS_TXUNDERRUN,		MCI_STATUS_TXUNDERRUN_SHIFT,		NULL,	0},
	{"RXOVERRUN",		MCI_STATUS_RXOVERRUN,		MCI_STATUS_RXOVERRUN_SHIFT,			NULL,	0},
	{"CMDRESPEND",		MCI_STATUS_CMDRESPEND,		MCI_STATUS_CMDRESPEND_SHIFT,		NULL,	0},
	{"CMDSENT",			MCI_STATUS_CMDSENT,			MCI_STATUS_CMDSENT_SHIFT,			NULL,	0},
	{"DATAEND",			MCI_STATUS_DATAEND,			MCI_STATUS_DATAEND_SHIFT,			NULL,	0},
	{"STARTBITERR",		MCI_STATUS_STARTBITERR,		MCI_STATUS_STARTBITERR_SHIFT,		NULL,	0},
	{"DATABLOCKEND",	MCI_STATUS_DATABLOCKEND,	MCI_STATUS_DATABLOCKEND_SHIFT,		NULL,	0},
	{"CMDACTIVE",		MCI_STATUS_CMDACTIVE,		MCI_STATUS_CMDACTIVE_SHIFT,			NULL,	0},
	{"TXACTIVE",		MCI_STATUS_TXACTIVE,		MCI_STATUS_TXACTIVE_SHIFT,			NULL,	0},
	{"RXACTIVE",		MCI_STATUS_RXACTIVE,		MCI_STATUS_RXACTIVE_SHIFT,			NULL,	0},
	{"TXFIFOHALFEMPTY",	MCI_STATUS_TXFIFOHALFEMPTY,	MCI_STATUS_TXFIFOHALFEMPTY_SHIFT,	NULL,	0},
	{"RXFIFOHALFFULL",	MCI_STATUS_RXFIFOHALFFULL,	MCI_STATUS_RXFIFOHALFFULL_SHIFT,	NULL,	0},
	{"TXFIFOFULL",		MCI_STATUS_TXFIFOFULL,		MCI_STATUS_TXFIFOFULL_SHIFT,		NULL,	0},
	{"RXFIFOFULL",		MCI_STATUS_RXFIFOFULL,		MCI_STATUS_RXFIFOFULL_SHIFT,		NULL,	0},
	{"TXFIFOEMPTY",		MCI_STATUS_TXFIFOEMPTY,		MCI_STATUS_TXFIFOEMPTY_SHIFT,		NULL,	0},
	{"RXFIFOEMPTY",		MCI_STATUS_RXFIFOEMPTY,		MCI_STATUS_RXFIFOEMPTY_SHIFT,		NULL,	0},
	{"TXDATAAVLBL",		MCI_STATUS_TXDATAAVLBL,		MCI_STATUS_TXDATAAVLBL_SHIFT,		NULL,	0},
	{"RXDATAAVLBL",		MCI_STATUS_RXDATAAVLBL,		MCI_STATUS_RXDATAAVLBL_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t mci_clear_fields[] = {
	{"CMDCRCFAILCLR",	MCI_CLEAR_CMDCRCFAILCLR,	MCI_CLEAR_CMDCRCFAILCLR_SHIFT,		NULL,	0},
	{"DATACRCFAILCLR",	MCI_CLEAR_DATACRCFAILCLR,	MCI_CLEAR_DATACRCFAILCLR_SHIFT,		NULL,	0},
	{"CMDTIMEOUTCLR",	MCI_CLEAR_CMDTIMEOUTCLR,	MCI_CLEAR_CMDTIMEOUTCLR_SHIFT,		NULL,	0},
	{"DATATIMEOUTCLR",	MCI_CLEAR_DATATIMEOUTCLR,	MCI_CLEAR_DATATIMEOUTCLR_SHIFT,		NULL,	0},
	{"TXUNDERRUNCLR",	MCI_CLEAR_TXUNDERRUNCLR,	MCI_CLEAR_TXUNDERRUNCLR_SHIFT,		NULL,	0},
	{"RXOVERRUNCLR",	MCI_CLEAR_RXOVERRUNCLR,		MCI_CLEAR_RXOVERRUNCLR_SHIFT,		NULL,	0},
	{"CMDRESPENDCLR",	MCI_CLEAR_CMDRESPENDCLR,	MCI_CLEAR_CMDRESPENDCLR_SHIFT,		NULL,	0},
	{"CMDSENTCLR",		MCI_CLEAR_CMDSENTCLR,		MCI_CLEAR_CMDSENTCLR_SHIFT,			NULL,	0},
	{"DATAENDCLR",		MCI_CLEAR_DATAENDCLR,		MCI_CLEAR_DATAENDCLR_SHIFT,			NULL,	0},
	{"STARTBITERRCLR",	MCI_CLEAR_STARTBITERRCLR,	MCI_CLEAR_STARTBITERRCLR_SHIFT,		NULL,	0},
	{"DATABLOCKENDCLR",	MCI_CLEAR_DATABLOCKENDCLR,	MCI_CLEAR_DATABLOCKENDCLR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mci_mask0_fields[] = {
	{"CMDCRCFAILMASK",		MCI_MASK0_CMDCRCFAILMASK,		MCI_MASK0_CMDCRCFAILMASK_SHIFT,			NULL,	0},
	{"DATACRCFAILMASK",		MCI_MASK0_DATACRCFAILMASK,		MCI_MASK0_DATACRCFAILMASK_SHIFT,		NULL,	0},
	{"CMDTIMEOUTMASK",		MCI_MASK0_CMDTIMEOUTMASK,		MCI_MASK0_CMDTIMEOUTMASK_SHIFT,			NULL,	0},
	{"DATATIMEOUTMASK",		MCI_MASK0_DATATIMEOUTMASK,		MCI_MASK0_DATATIMEOUTMASK_SHIFT,		NULL,	0},
	{"TXUNDERRUNMASK",		MCI_MASK0_TXUNDERRUNMASK,		MCI_MASK0_TXUNDERRUNMASK_SHIFT,			NULL,	0},
	{"RXOVERRUNMASK",		MCI_MASK0_RXOVERRUNMASK,		MCI_MASK0_RXOVERRUNMASK_SHIFT,			NULL,	0},
	{"CMDRESPENDMASK",		MCI_MASK0_CMDRESPENDMASK,		MCI_MASK0_CMDRESPENDMASK_SHIFT,			NULL,	0},
	{"CMDSENTMASK",			MCI_MASK0_CMDSENTMASK,			MCI_MASK0_CMDSENTMASK_SHIFT,			NULL,	0},
	{"DATAENDMASK",			MCI_MASK0_DATAENDMASK,			MCI_MASK0_DATAENDMASK_SHIFT,			NULL,	0},
	{"STARTBITERRMASK",		MCI_MASK0_STARTBITERRMASK,		MCI_MASK0_STARTBITERRMASK_SHIFT,		NULL,	0},
	{"DATABLOCKENDMASK",	MCI_MASK0_DATABLOCKENDMASK,		MCI_MASK0_DATABLOCKENDMASK_SHIFT,		NULL,	0},
	{"CMDACTIVEMASK",		MCI_MASK0_CMDACTIVEMASK,		MCI_MASK0_CMDACTIVEMASK_SHIFT,			NULL,	0},
	{"TXACTIVEMASK",		MCI_MASK0_TXACTIVEMASK,			MCI_MASK0_TXACTIVEMASK_SHIFT,			NULL,	0},
	{"RXACTIVEMASK",		MCI_MASK0_RXACTIVEMASK,			MCI_MASK0_RXACTIVEMASK_SHIFT,			NULL,	0},
	{"TXFIFOHALFEMPTYMASK",	MCI_MASK0_TXFIFOHALFEMPTYMASK,	MCI_MASK0_TXFIFOHALFEMPTYMASK_SHIFT,	NULL,	0},
	{"RXFIFOHALFFULLMASK",	MCI_MASK0_RXFIFOHALFFULLMASK,	MCI_MASK0_RXFIFOHALFFULLMASK_SHIFT,		NULL,	0},
	{"TXFIFOFULLMASK",		MCI_MASK0_TXFIFOFULLMASK,		MCI_MASK0_TXFIFOFULLMASK_SHIFT,			NULL,	0},
	{"RXFIFOFULLMASK",		MCI_MASK0_RXFIFOFULLMASK,		MCI_MASK0_RXFIFOFULLMASK_SHIFT,			NULL,	0},
	{"TXFIFOEMPTYMASK",		MCI_MASK0_TXFIFOEMPTYMASK,		MCI_MASK0_TXFIFOEMPTYMASK_SHIFT,		NULL,	0},
	{"RXFIFOEMPTYMASK",		MCI_MASK0_RXFIFOEMPTYMASK,		MCI_MASK0_RXFIFOEMPTYMASK_SHIFT,		NULL,	0},
	{"TXDATAAVLBLMASK",		MCI_MASK0_TXDATAAVLBLMASK,		MCI_MASK0_TXDATAAVLBLMASK_SHIFT,		NULL,	0},
	{"RXDATAAVLBLMASK",		MCI_MASK0_RXDATAAVLBLMASK,		MCI_MASK0_RXDATAAVLBLMASK_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t mci_mask1_fields[] = {
	{"CMDCRCFAILMASK",		MCI_MASK1_CMDCRCFAILMASK,		MCI_MASK1_CMDCRCFAILMASK_SHIFT,			NULL,	0},
	{"DATACRCFAILMASK",		MCI_MASK1_DATACRCFAILMASK,		MCI_MASK1_DATACRCFAILMASK_SHIFT,		NULL,	0},
	{"CMDTIMEOUTMASK",		MCI_MASK1_CMDTIMEOUTMASK,		MCI_MASK1_CMDTIMEOUTMASK_SHIFT,			NULL,	0},
	{"DATATIMEOUTMASK",		MCI_MASK1_DATATIMEOUTMASK,		MCI_MASK1_DATATIMEOUTMASK_SHIFT,		NULL,	0},
	{"TXUNDERRUNMASK",		MCI_MASK1_TXUNDERRUNMASK,		MCI_MASK1_TXUNDERRUNMASK_SHIFT,			NULL,	0},
	{"RXOVERRUNMASK",		MCI_MASK1_RXOVERRUNMASK,		MCI_MASK1_RXOVERRUNMASK_SHIFT,			NULL,	0},
	{"CMDRESPENDMASK",		MCI_MASK1_CMDRESPENDMASK,		MCI_MASK1_CMDRESPENDMASK_SHIFT,			NULL,	0},
	{"CMDSENTMASK",			MCI_MASK1_CMDSENTMASK,			MCI_MASK1_CMDSENTMASK_SHIFT,			NULL,	0},
	{"DATAENDMASK",			MCI_MASK1_DATAENDMASK,			MCI_MASK1_DATAENDMASK_SHIFT,			NULL,	0},
	{"STARTBITERRMASK",		MCI_MASK1_STARTBITERRMASK,		MCI_MASK1_STARTBITERRMASK_SHIFT,		NULL,	0},
	{"DATABLOCKENDMASK",	MCI_MASK1_DATABLOCKENDMASK,		MCI_MASK1_DATABLOCKENDMASK_SHIFT,		NULL,	0},
	{"CMDACTIVEMASK",		MCI_MASK1_CMDACTIVEMASK,		MCI_MASK1_CMDACTIVEMASK_SHIFT,			NULL,	0},
	{"TXACTIVEMASK",		MCI_MASK1_TXACTIVEMASK,			MCI_MASK1_TXACTIVEMASK_SHIFT,			NULL,	0},
	{"RXACTIVEMASK",		MCI_MASK1_RXACTIVEMASK,			MCI_MASK1_RXACTIVEMASK_SHIFT,			NULL,	0},
	{"TXFIFOHALFEMPTYMASK",	MCI_MASK1_TXFIFOHALFEMPTYMASK,	MCI_MASK1_TXFIFOHALFEMPTYMASK_SHIFT,	NULL,	0},
	{"RXFIFOHALFFULLMASK",	MCI_MASK1_RXFIFOHALFFULLMASK,	MCI_MASK1_RXFIFOHALFFULLMASK_SHIFT,		NULL,	0},
	{"TXFIFOFULLMASK",		MCI_MASK1_TXFIFOFULLMASK,		MCI_MASK1_TXFIFOFULLMASK_SHIFT,			NULL,	0},
	{"RXFIFOFULLMASK",		MCI_MASK1_RXFIFOFULLMASK,		MCI_MASK1_RXFIFOFULLMASK_SHIFT,			NULL,	0},
	{"TXFIFOEMPTYMASK",		MCI_MASK1_TXFIFOEMPTYMASK,		MCI_MASK1_TXFIFOEMPTYMASK_SHIFT,		NULL,	0},
	{"RXFIFOEMPTYMASK",		MCI_MASK1_RXFIFOEMPTYMASK,		MCI_MASK1_RXFIFOEMPTYMASK_SHIFT,		NULL,	0},
	{"TXDATAAVLBLMASK",		MCI_MASK1_TXDATAAVLBLMASK,		MCI_MASK1_TXDATAAVLBLMASK_SHIFT,		NULL,	0},
	{"RXDATAAVLBLMASK",		MCI_MASK1_RXDATAAVLBLMASK,		MCI_MASK1_RXDATAAVLBLMASK_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t mci_select_fields[] = {
	{"SDCARD",	MCI_SELECT_SDCARD,	MCI_SELECT_SDCARD_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mci_fifocnt_fields[] = {
	{"COUNT",	MCI_FIFOCNT_COUNT,	MCI_FIFOCNT_COUNT_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mci_periph_id0_fields[] = {
	{"PARTNUMBER0",	AMBA_PERIPH_ID0_PARTNUMBER0,	AMBA_PERIPH_ID0_PARTNUMBER0_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mci_periph_id1_fields[] = {
	{"PARTNUMBER1",	AMBA_PERIPH_ID1_PARTNUMBER1,	AMBA_PERIPH_ID1_PARTNUMBER1_SHIFT,	NULL,	0},
	{"DESIGNER0",	AMBA_PERIPH_ID1_DESIGNER0,		AMBA_PERIPH_ID1_DESIGNER0_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mci_periph_id2_fields[] = {
	{"DESIGNER1",	AMBA_PERIPH_ID2_DESIGNER1,	AMBA_PERIPH_ID2_DESIGNER1_SHIFT,	NULL,	0},
	{"REVISION",	AMBA_PERIPH_ID2_REVISION,	AMBA_PERIPH_ID2_REVISION_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t mci_periph_id3_fields[] = {
	{"DESIGNER1",	AMBA_PERIPH_ID2_DESIGNER1,	AMBA_PERIPH_ID2_DESIGNER1_SHIFT,	NULL,	0},
	{"REVISION",	AMBA_PERIPH_ID2_REVISION,	AMBA_PERIPH_ID2_REVISION_SHIFT,		NULL,	0},
};

static const pmb887x_module_reg_t mci_regs[] = {
	{"POWER",		MCI_POWER,		mci_power_fields,		ARRAY_SIZE(mci_power_fields),		0},
	{"CLOCK",		MCI_CLOCK,		mci_clock_fields,		ARRAY_SIZE(mci_clock_fields),		0},
	{"ARGUMENT",	MCI_ARGUMENT,	mci_argument_fields,	ARRAY_SIZE(mci_argument_fields),	0},
	{"COMMAND",		MCI_COMMAND,	mci_command_fields,		ARRAY_SIZE(mci_command_fields),		0},
	{"RESPCMD",		MCI_RESPCMD,	mci_respcmd_fields,		ARRAY_SIZE(mci_respcmd_fields),		0},
	{"RESPONSE0",	MCI_RESPONSE0,	NULL,					0,									0},
	{"RESPONSE1",	MCI_RESPONSE1,	NULL,					0,									0},
	{"RESPONSE2",	MCI_RESPONSE2,	NULL,					0,									0},
	{"RESPONSE3",	MCI_RESPONSE3,	NULL,					0,									0},
	{"DATATIMER",	MCI_DATATIMER,	mci_datatimer_fields,	ARRAY_SIZE(mci_datatimer_fields),	0},
	{"DATALENGTH",	MCI_DATALENGTH,	mci_datalength_fields,	ARRAY_SIZE(mci_datalength_fields),	0},
	{"DATACTRL",	MCI_DATACTRL,	mci_datactrl_fields,	ARRAY_SIZE(mci_datactrl_fields),	0},
	{"DATACNT",		MCI_DATACNT,	mci_datacnt_fields,		ARRAY_SIZE(mci_datacnt_fields),		0},
	{"STATUS",		MCI_STATUS,		mci_status_fields,		ARRAY_SIZE(mci_status_fields),		0},
	{"CLEAR",		MCI_CLEAR,		mci_clear_fields,		ARRAY_SIZE(mci_clear_fields),		0},
	{"MASK0",		MCI_MASK0,		mci_mask0_fields,		ARRAY_SIZE(mci_mask0_fields),		0},
	{"MASK1",		MCI_MASK1,		mci_mask1_fields,		ARRAY_SIZE(mci_mask1_fields),		0},
	{"SELECT",		MCI_SELECT,		mci_select_fields,		ARRAY_SIZE(mci_select_fields),		0},
	{"FIFOCNT",		MCI_FIFOCNT,	mci_fifocnt_fields,		ARRAY_SIZE(mci_fifocnt_fields),		0},
	{"FIFO0",		MCI_FIFO0,		NULL,					0,									0},
	{"FIFO1",		MCI_FIFO1,		NULL,					0,									0},
	{"FIFO2",		MCI_FIFO2,		NULL,					0,									0},
	{"FIFO3",		MCI_FIFO3,		NULL,					0,									0},
	{"FIFO4",		MCI_FIFO4,		NULL,					0,									0},
	{"FIFO5",		MCI_FIFO5,		NULL,					0,									0},
	{"FIFO6",		MCI_FIFO6,		NULL,					0,									0},
	{"FIFO7",		MCI_FIFO7,		NULL,					0,									0},
	{"FIFO8",		MCI_FIFO8,		NULL,					0,									0},
	{"FIFO9",		MCI_FIFO9,		NULL,					0,									0},
	{"FIFO10",		MCI_FIFO10,		NULL,					0,									0},
	{"FIFO11",		MCI_FIFO11,		NULL,					0,									0},
	{"FIFO12",		MCI_FIFO12,		NULL,					0,									0},
	{"FIFO13",		MCI_FIFO13,		NULL,					0,									0},
	{"FIFO14",		MCI_FIFO14,		NULL,					0,									0},
	{"FIFO15",		MCI_FIFO15,		NULL,					0,									0},
	{"PERIPH_ID0",	MCI_PERIPH_ID0,	mci_periph_id0_fields,	ARRAY_SIZE(mci_periph_id0_fields),	0},
	{"PERIPH_ID1",	MCI_PERIPH_ID1,	mci_periph_id1_fields,	ARRAY_SIZE(mci_periph_id1_fields),	0},
	{"PERIPH_ID2",	MCI_PERIPH_ID2,	mci_periph_id2_fields,	ARRAY_SIZE(mci_periph_id2_fields),	0},
	{"PERIPH_ID3",	MCI_PERIPH_ID3,	mci_periph_id3_fields,	ARRAY_SIZE(mci_periph_id3_fields),	0},
	{"PCELL_ID0",	MCI_PCELL_ID0,	NULL,					0,									0},
	{"PCELL_ID1",	MCI_PCELL_ID1,	NULL,					0,									0},
	{"PCELL_ID2",	MCI_PCELL_ID2,	NULL,					0,									0},
	{"PCELL_ID3",	MCI_PCELL_ID3,	NULL,					0,									0},
};

static const pmb887x_module_field_t capcom_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_pisel_fields[] = {
	{"C1C0IS",	CAPCOM_PISEL_C1C0IS,	CAPCOM_PISEL_C1C0IS_SHIFT,	NULL,	0},
	{"C3C2IS",	CAPCOM_PISEL_C3C2IS,	CAPCOM_PISEL_C3C2IS_SHIFT,	NULL,	0},
	{"C5C4IS",	CAPCOM_PISEL_C5C4IS,	CAPCOM_PISEL_C5C4IS_SHIFT,	NULL,	0},
	{"C7C6IS",	CAPCOM_PISEL_C7C6IS,	CAPCOM_PISEL_C7C6IS_SHIFT,	NULL,	0},
	{"T0INIS",	CAPCOM_PISEL_T0INIS,	CAPCOM_PISEL_T0INIS_SHIFT,	NULL,	0},
	{"T1INIS",	CAPCOM_PISEL_T1INIS,	CAPCOM_PISEL_T1INIS_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_t01con_fields[] = {
	{"T0I",	CAPCOM_T01CON_T0I,	CAPCOM_T01CON_T0I_SHIFT,	NULL,	0},
	{"T0M",	CAPCOM_T01CON_T0M,	CAPCOM_T01CON_T0M_SHIFT,	NULL,	0},
	{"T0R",	CAPCOM_T01CON_T0R,	CAPCOM_T01CON_T0R_SHIFT,	NULL,	0},
	{"T1I",	CAPCOM_T01CON_T1I,	CAPCOM_T01CON_T1I_SHIFT,	NULL,	0},
	{"T1M",	CAPCOM_T01CON_T1M,	CAPCOM_T01CON_T1M_SHIFT,	NULL,	0},
	{"T1R",	CAPCOM_T01CON_T1R,	CAPCOM_T01CON_T1R_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t capcom_capcom_ccm0_acc0_values[] = {
	{"TIM0",	CAPCOM_CCM0_ACC0_TIM0},
	{"TIM1",	CAPCOM_CCM0_ACC0_TIM1},
};

static const pmb887x_module_value_t capcom_capcom_ccm0_acc1_values[] = {
	{"TIM0",	CAPCOM_CCM0_ACC1_TIM0},
	{"TIM1",	CAPCOM_CCM0_ACC1_TIM1},
};

static const pmb887x_module_value_t capcom_capcom_ccm0_acc2_values[] = {
	{"TIM0",	CAPCOM_CCM0_ACC2_TIM0},
	{"TIM1",	CAPCOM_CCM0_ACC2_TIM1},
};

static const pmb887x_module_value_t capcom_capcom_ccm0_acc3_values[] = {
	{"TIM0",	CAPCOM_CCM0_ACC3_TIM0},
	{"TIM1",	CAPCOM_CCM0_ACC3_TIM1},
};

static const pmb887x_module_field_t capcom_ccm0_fields[] = {
	{"MOD0",	CAPCOM_CCM0_MOD0,	CAPCOM_CCM0_MOD0_SHIFT,	NULL,							0},
	{"ACC0",	CAPCOM_CCM0_ACC0,	CAPCOM_CCM0_ACC0_SHIFT,	capcom_capcom_ccm0_acc0_values,	ARRAY_SIZE(capcom_capcom_ccm0_acc0_values)},
	{"MOD1",	CAPCOM_CCM0_MOD1,	CAPCOM_CCM0_MOD1_SHIFT,	NULL,							0},
	{"ACC1",	CAPCOM_CCM0_ACC1,	CAPCOM_CCM0_ACC1_SHIFT,	capcom_capcom_ccm0_acc1_values,	ARRAY_SIZE(capcom_capcom_ccm0_acc1_values)},
	{"MOD2",	CAPCOM_CCM0_MOD2,	CAPCOM_CCM0_MOD2_SHIFT,	NULL,							0},
	{"ACC2",	CAPCOM_CCM0_ACC2,	CAPCOM_CCM0_ACC2_SHIFT,	capcom_capcom_ccm0_acc2_values,	ARRAY_SIZE(capcom_capcom_ccm0_acc2_values)},
	{"MOD3",	CAPCOM_CCM0_MOD3,	CAPCOM_CCM0_MOD3_SHIFT,	NULL,							0},
	{"ACC3",	CAPCOM_CCM0_ACC3,	CAPCOM_CCM0_ACC3_SHIFT,	capcom_capcom_ccm0_acc3_values,	ARRAY_SIZE(capcom_capcom_ccm0_acc3_values)},
};

static const pmb887x_module_value_t capcom_capcom_ccm1_acc4_values[] = {
	{"TIM0",	CAPCOM_CCM1_ACC4_TIM0},
	{"TIM1",	CAPCOM_CCM1_ACC4_TIM1},
};

static const pmb887x_module_value_t capcom_capcom_ccm1_acc5_values[] = {
	{"TIM0",	CAPCOM_CCM1_ACC5_TIM0},
	{"TIM1",	CAPCOM_CCM1_ACC5_TIM1},
};

static const pmb887x_module_value_t capcom_capcom_ccm1_acc6_values[] = {
	{"TIM0",	CAPCOM_CCM1_ACC6_TIM0},
	{"TIM1",	CAPCOM_CCM1_ACC6_TIM1},
};

static const pmb887x_module_value_t capcom_capcom_ccm1_acc7_values[] = {
	{"TIM0",	CAPCOM_CCM1_ACC7_TIM0},
	{"TIM1",	CAPCOM_CCM1_ACC7_TIM1},
};

static const pmb887x_module_field_t capcom_ccm1_fields[] = {
	{"MOD4",	CAPCOM_CCM1_MOD4,	CAPCOM_CCM1_MOD4_SHIFT,	NULL,							0},
	{"ACC4",	CAPCOM_CCM1_ACC4,	CAPCOM_CCM1_ACC4_SHIFT,	capcom_capcom_ccm1_acc4_values,	ARRAY_SIZE(capcom_capcom_ccm1_acc4_values)},
	{"MOD5",	CAPCOM_CCM1_MOD5,	CAPCOM_CCM1_MOD5_SHIFT,	NULL,							0},
	{"ACC5",	CAPCOM_CCM1_ACC5,	CAPCOM_CCM1_ACC5_SHIFT,	capcom_capcom_ccm1_acc5_values,	ARRAY_SIZE(capcom_capcom_ccm1_acc5_values)},
	{"MOD6",	CAPCOM_CCM1_MOD6,	CAPCOM_CCM1_MOD6_SHIFT,	NULL,							0},
	{"ACC6",	CAPCOM_CCM1_ACC6,	CAPCOM_CCM1_ACC6_SHIFT,	capcom_capcom_ccm1_acc6_values,	ARRAY_SIZE(capcom_capcom_ccm1_acc6_values)},
	{"MOD7",	CAPCOM_CCM1_MOD7,	CAPCOM_CCM1_MOD7_SHIFT,	NULL,							0},
	{"ACC7",	CAPCOM_CCM1_ACC7,	CAPCOM_CCM1_ACC7_SHIFT,	capcom_capcom_ccm1_acc7_values,	ARRAY_SIZE(capcom_capcom_ccm1_acc7_values)},
};

static const pmb887x_module_field_t capcom_out_fields[] = {
	{"O0",	CAPCOM_OUT_O0,	CAPCOM_OUT_O0_SHIFT,	NULL,	0},
	{"O1",	CAPCOM_OUT_O1,	CAPCOM_OUT_O1_SHIFT,	NULL,	0},
	{"O2",	CAPCOM_OUT_O2,	CAPCOM_OUT_O2_SHIFT,	NULL,	0},
	{"O3",	CAPCOM_OUT_O3,	CAPCOM_OUT_O3_SHIFT,	NULL,	0},
	{"O4",	CAPCOM_OUT_O4,	CAPCOM_OUT_O4_SHIFT,	NULL,	0},
	{"O5",	CAPCOM_OUT_O5,	CAPCOM_OUT_O5_SHIFT,	NULL,	0},
	{"O6",	CAPCOM_OUT_O6,	CAPCOM_OUT_O6_SHIFT,	NULL,	0},
	{"O7",	CAPCOM_OUT_O7,	CAPCOM_OUT_O7_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t capcom_capcom_ioc_pds_values[] = {
	{"OUT",	CAPCOM_IOC_PDS_OUT},
	{"IN",	CAPCOM_IOC_PDS_IN},
};

static const pmb887x_module_field_t capcom_ioc_fields[] = {
	{"PDS",	CAPCOM_IOC_PDS,	CAPCOM_IOC_PDS_SHIFT,	capcom_capcom_ioc_pds_values,	ARRAY_SIZE(capcom_capcom_ioc_pds_values)},
};

static const pmb887x_module_field_t capcom_sem_fields[] = {
	{"SEM0",	CAPCOM_SEM_SEM0,	CAPCOM_SEM_SEM0_SHIFT,	NULL,	0},
	{"SEM1",	CAPCOM_SEM_SEM1,	CAPCOM_SEM_SEM1_SHIFT,	NULL,	0},
	{"SEM2",	CAPCOM_SEM_SEM2,	CAPCOM_SEM_SEM2_SHIFT,	NULL,	0},
	{"SEM3",	CAPCOM_SEM_SEM3,	CAPCOM_SEM_SEM3_SHIFT,	NULL,	0},
	{"SEM4",	CAPCOM_SEM_SEM4,	CAPCOM_SEM_SEM4_SHIFT,	NULL,	0},
	{"SEM5",	CAPCOM_SEM_SEM5,	CAPCOM_SEM_SEM5_SHIFT,	NULL,	0},
	{"SEM6",	CAPCOM_SEM_SEM6,	CAPCOM_SEM_SEM6_SHIFT,	NULL,	0},
	{"SEM7",	CAPCOM_SEM_SEM7,	CAPCOM_SEM_SEM7_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_see_fields[] = {
	{"SEE0",	CAPCOM_SEE_SEE0,	CAPCOM_SEE_SEE0_SHIFT,	NULL,	0},
	{"SEE1",	CAPCOM_SEE_SEE1,	CAPCOM_SEE_SEE1_SHIFT,	NULL,	0},
	{"SEE2",	CAPCOM_SEE_SEE2,	CAPCOM_SEE_SEE2_SHIFT,	NULL,	0},
	{"SEE3",	CAPCOM_SEE_SEE3,	CAPCOM_SEE_SEE3_SHIFT,	NULL,	0},
	{"SEE4",	CAPCOM_SEE_SEE4,	CAPCOM_SEE_SEE4_SHIFT,	NULL,	0},
	{"SEE5",	CAPCOM_SEE_SEE5,	CAPCOM_SEE_SEE5_SHIFT,	NULL,	0},
	{"SEE6",	CAPCOM_SEE_SEE6,	CAPCOM_SEE_SEE6_SHIFT,	NULL,	0},
	{"SEE7",	CAPCOM_SEE_SEE7,	CAPCOM_SEE_SEE7_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t capcom_capcom_drm_dr0m_values[] = {
	{"CON",	CAPCOM_DRM_DR0M_CON},
	{"DIS",	CAPCOM_DRM_DR0M_DIS},
	{"EN",	CAPCOM_DRM_DR0M_EN},
	{"RES",	CAPCOM_DRM_DR0M_RES},
};

static const pmb887x_module_value_t capcom_capcom_drm_dr1m_values[] = {
	{"CON",	CAPCOM_DRM_DR1M_CON},
	{"DIS",	CAPCOM_DRM_DR1M_DIS},
	{"EN",	CAPCOM_DRM_DR1M_EN},
	{"RES",	CAPCOM_DRM_DR1M_RES},
};

static const pmb887x_module_value_t capcom_capcom_drm_dr2m_values[] = {
	{"CON",	CAPCOM_DRM_DR2M_CON},
	{"DIS",	CAPCOM_DRM_DR2M_DIS},
	{"EN",	CAPCOM_DRM_DR2M_EN},
	{"RES",	CAPCOM_DRM_DR2M_RES},
};

static const pmb887x_module_value_t capcom_capcom_drm_dr3m_values[] = {
	{"CON",	CAPCOM_DRM_DR3M_CON},
	{"DIS",	CAPCOM_DRM_DR3M_DIS},
	{"EN",	CAPCOM_DRM_DR3M_EN},
	{"RES",	CAPCOM_DRM_DR3M_RES},
};

static const pmb887x_module_field_t capcom_drm_fields[] = {
	{"DR0M",	CAPCOM_DRM_DR0M,	CAPCOM_DRM_DR0M_SHIFT,	capcom_capcom_drm_dr0m_values,	ARRAY_SIZE(capcom_capcom_drm_dr0m_values)},
	{"DR1M",	CAPCOM_DRM_DR1M,	CAPCOM_DRM_DR1M_SHIFT,	capcom_capcom_drm_dr1m_values,	ARRAY_SIZE(capcom_capcom_drm_dr1m_values)},
	{"DR2M",	CAPCOM_DRM_DR2M,	CAPCOM_DRM_DR2M_SHIFT,	capcom_capcom_drm_dr2m_values,	ARRAY_SIZE(capcom_capcom_drm_dr2m_values)},
	{"DR3M",	CAPCOM_DRM_DR3M,	CAPCOM_DRM_DR3M_SHIFT,	capcom_capcom_drm_dr3m_values,	ARRAY_SIZE(capcom_capcom_drm_dr3m_values)},
};

static const pmb887x_module_value_t capcom_capcom_whbssee_setsee0_values[] = {
	{"NOE",	CAPCOM_WHBSSEE_SETSEE0_NOE},
	{"SET",	CAPCOM_WHBSSEE_SETSEE0_SET},
};

static const pmb887x_module_value_t capcom_capcom_whbssee_setsee1_values[] = {
	{"NOE",	CAPCOM_WHBSSEE_SETSEE1_NOE},
	{"SET",	CAPCOM_WHBSSEE_SETSEE1_SET},
};

static const pmb887x_module_value_t capcom_capcom_whbssee_setsee2_values[] = {
	{"NOE",	CAPCOM_WHBSSEE_SETSEE2_NOE},
	{"SET",	CAPCOM_WHBSSEE_SETSEE2_SET},
};

static const pmb887x_module_value_t capcom_capcom_whbssee_setsee3_values[] = {
	{"NOE",	CAPCOM_WHBSSEE_SETSEE3_NOE},
	{"SET",	CAPCOM_WHBSSEE_SETSEE3_SET},
};

static const pmb887x_module_value_t capcom_capcom_whbssee_setsee4_values[] = {
	{"NOE",	CAPCOM_WHBSSEE_SETSEE4_NOE},
	{"SET",	CAPCOM_WHBSSEE_SETSEE4_SET},
};

static const pmb887x_module_value_t capcom_capcom_whbssee_setsee5_values[] = {
	{"NOE",	CAPCOM_WHBSSEE_SETSEE5_NOE},
	{"SET",	CAPCOM_WHBSSEE_SETSEE5_SET},
};

static const pmb887x_module_value_t capcom_capcom_whbssee_setsee6_values[] = {
	{"NOE",	CAPCOM_WHBSSEE_SETSEE6_NOE},
	{"SET",	CAPCOM_WHBSSEE_SETSEE6_SET},
};

static const pmb887x_module_value_t capcom_capcom_whbssee_setsee7_values[] = {
	{"NOE",	CAPCOM_WHBSSEE_SETSEE7_NOE},
	{"SET",	CAPCOM_WHBSSEE_SETSEE7_SET},
};

static const pmb887x_module_field_t capcom_whbssee_fields[] = {
	{"SETSEE0",	CAPCOM_WHBSSEE_SETSEE0,	CAPCOM_WHBSSEE_SETSEE0_SHIFT,	capcom_capcom_whbssee_setsee0_values,	ARRAY_SIZE(capcom_capcom_whbssee_setsee0_values)},
	{"SETSEE1",	CAPCOM_WHBSSEE_SETSEE1,	CAPCOM_WHBSSEE_SETSEE1_SHIFT,	capcom_capcom_whbssee_setsee1_values,	ARRAY_SIZE(capcom_capcom_whbssee_setsee1_values)},
	{"SETSEE2",	CAPCOM_WHBSSEE_SETSEE2,	CAPCOM_WHBSSEE_SETSEE2_SHIFT,	capcom_capcom_whbssee_setsee2_values,	ARRAY_SIZE(capcom_capcom_whbssee_setsee2_values)},
	{"SETSEE3",	CAPCOM_WHBSSEE_SETSEE3,	CAPCOM_WHBSSEE_SETSEE3_SHIFT,	capcom_capcom_whbssee_setsee3_values,	ARRAY_SIZE(capcom_capcom_whbssee_setsee3_values)},
	{"SETSEE4",	CAPCOM_WHBSSEE_SETSEE4,	CAPCOM_WHBSSEE_SETSEE4_SHIFT,	capcom_capcom_whbssee_setsee4_values,	ARRAY_SIZE(capcom_capcom_whbssee_setsee4_values)},
	{"SETSEE5",	CAPCOM_WHBSSEE_SETSEE5,	CAPCOM_WHBSSEE_SETSEE5_SHIFT,	capcom_capcom_whbssee_setsee5_values,	ARRAY_SIZE(capcom_capcom_whbssee_setsee5_values)},
	{"SETSEE6",	CAPCOM_WHBSSEE_SETSEE6,	CAPCOM_WHBSSEE_SETSEE6_SHIFT,	capcom_capcom_whbssee_setsee6_values,	ARRAY_SIZE(capcom_capcom_whbssee_setsee6_values)},
	{"SETSEE7",	CAPCOM_WHBSSEE_SETSEE7,	CAPCOM_WHBSSEE_SETSEE7_SHIFT,	capcom_capcom_whbssee_setsee7_values,	ARRAY_SIZE(capcom_capcom_whbssee_setsee7_values)},
};

static const pmb887x_module_value_t capcom_capcom_whbcsee_clrsee0_values[] = {
	{"NOE",	CAPCOM_WHBCSEE_CLRSEE0_NOE},
	{"CLR",	CAPCOM_WHBCSEE_CLRSEE0_CLR},
};

static const pmb887x_module_value_t capcom_capcom_whbcsee_clrsee1_values[] = {
	{"NOE",	CAPCOM_WHBCSEE_CLRSEE1_NOE},
	{"CLR",	CAPCOM_WHBCSEE_CLRSEE1_CLR},
};

static const pmb887x_module_value_t capcom_capcom_whbcsee_clrsee2_values[] = {
	{"NOE",	CAPCOM_WHBCSEE_CLRSEE2_NOE},
	{"CLR",	CAPCOM_WHBCSEE_CLRSEE2_CLR},
};

static const pmb887x_module_value_t capcom_capcom_whbcsee_clrsee3_values[] = {
	{"NOE",	CAPCOM_WHBCSEE_CLRSEE3_NOE},
	{"CLR",	CAPCOM_WHBCSEE_CLRSEE3_CLR},
};

static const pmb887x_module_value_t capcom_capcom_whbcsee_clrsee4_values[] = {
	{"NOE",	CAPCOM_WHBCSEE_CLRSEE4_NOE},
	{"CLR",	CAPCOM_WHBCSEE_CLRSEE4_CLR},
};

static const pmb887x_module_value_t capcom_capcom_whbcsee_clrsee5_values[] = {
	{"NOE",	CAPCOM_WHBCSEE_CLRSEE5_NOE},
	{"CLR",	CAPCOM_WHBCSEE_CLRSEE5_CLR},
};

static const pmb887x_module_value_t capcom_capcom_whbcsee_clrsee6_values[] = {
	{"NOE",	CAPCOM_WHBCSEE_CLRSEE6_NOE},
	{"CLR",	CAPCOM_WHBCSEE_CLRSEE6_CLR},
};

static const pmb887x_module_value_t capcom_capcom_whbcsee_clrsee7_values[] = {
	{"NOE",	CAPCOM_WHBCSEE_CLRSEE7_NOE},
	{"CLR",	CAPCOM_WHBCSEE_CLRSEE7_CLR},
};

static const pmb887x_module_field_t capcom_whbcsee_fields[] = {
	{"CLRSEE0",	CAPCOM_WHBCSEE_CLRSEE0,	CAPCOM_WHBCSEE_CLRSEE0_SHIFT,	capcom_capcom_whbcsee_clrsee0_values,	ARRAY_SIZE(capcom_capcom_whbcsee_clrsee0_values)},
	{"CLRSEE1",	CAPCOM_WHBCSEE_CLRSEE1,	CAPCOM_WHBCSEE_CLRSEE1_SHIFT,	capcom_capcom_whbcsee_clrsee1_values,	ARRAY_SIZE(capcom_capcom_whbcsee_clrsee1_values)},
	{"CLRSEE2",	CAPCOM_WHBCSEE_CLRSEE2,	CAPCOM_WHBCSEE_CLRSEE2_SHIFT,	capcom_capcom_whbcsee_clrsee2_values,	ARRAY_SIZE(capcom_capcom_whbcsee_clrsee2_values)},
	{"CLRSEE3",	CAPCOM_WHBCSEE_CLRSEE3,	CAPCOM_WHBCSEE_CLRSEE3_SHIFT,	capcom_capcom_whbcsee_clrsee3_values,	ARRAY_SIZE(capcom_capcom_whbcsee_clrsee3_values)},
	{"CLRSEE4",	CAPCOM_WHBCSEE_CLRSEE4,	CAPCOM_WHBCSEE_CLRSEE4_SHIFT,	capcom_capcom_whbcsee_clrsee4_values,	ARRAY_SIZE(capcom_capcom_whbcsee_clrsee4_values)},
	{"CLRSEE5",	CAPCOM_WHBCSEE_CLRSEE5,	CAPCOM_WHBCSEE_CLRSEE5_SHIFT,	capcom_capcom_whbcsee_clrsee5_values,	ARRAY_SIZE(capcom_capcom_whbcsee_clrsee5_values)},
	{"CLRSEE6",	CAPCOM_WHBCSEE_CLRSEE6,	CAPCOM_WHBCSEE_CLRSEE6_SHIFT,	capcom_capcom_whbcsee_clrsee6_values,	ARRAY_SIZE(capcom_capcom_whbcsee_clrsee6_values)},
	{"CLRSEE7",	CAPCOM_WHBCSEE_CLRSEE7,	CAPCOM_WHBCSEE_CLRSEE7_SHIFT,	capcom_capcom_whbcsee_clrsee7_values,	ARRAY_SIZE(capcom_capcom_whbcsee_clrsee7_values)},
};

static const pmb887x_module_value_t capcom_capcom_t0_ovf0_values[] = {
	{"CLEARED",	CAPCOM_T0_OVF0_CLEARED},
	{"SET",		CAPCOM_T0_OVF0_SET},
};

static const pmb887x_module_field_t capcom_t0_fields[] = {
	{"T0",		CAPCOM_T0_T0,	CAPCOM_T0_T0_SHIFT,		NULL,							0},
	{"OVF0",	CAPCOM_T0_OVF0,	CAPCOM_T0_OVF0_SHIFT,	capcom_capcom_t0_ovf0_values,	ARRAY_SIZE(capcom_capcom_t0_ovf0_values)},
};

static const pmb887x_module_field_t capcom_t0rel_fields[] = {
	{"T0REL",	CAPCOM_T0REL_T0REL,	CAPCOM_T0REL_T0REL_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t capcom_capcom_t1_ovf1_values[] = {
	{"CLEARED",	CAPCOM_T1_OVF1_CLEARED},
	{"SET",		CAPCOM_T1_OVF1_SET},
};

static const pmb887x_module_field_t capcom_t1_fields[] = {
	{"T1",		CAPCOM_T1_T1,	CAPCOM_T1_T1_SHIFT,		NULL,							0},
	{"OVF1",	CAPCOM_T1_OVF1,	CAPCOM_T1_OVF1_SHIFT,	capcom_capcom_t1_ovf1_values,	ARRAY_SIZE(capcom_capcom_t1_ovf1_values)},
};

static const pmb887x_module_field_t capcom_t1rel_fields[] = {
	{"T1REL",	CAPCOM_T1REL_T1REL,	CAPCOM_T1REL_T1REL_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t capcom_capcom_t01ocr_ct0_values[] = {
	{"NOC",	CAPCOM_T01OCR_CT0_NOC},
	{"CSR",	CAPCOM_T01OCR_CT0_CSR},
};

static const pmb887x_module_value_t capcom_capcom_t01ocr_ct1_values[] = {
	{"NOC",	CAPCOM_T01OCR_CT1_NOC},
	{"CSR",	CAPCOM_T01OCR_CT1_CSR},
};

static const pmb887x_module_field_t capcom_t01ocr_fields[] = {
	{"CT0",	CAPCOM_T01OCR_CT0,	CAPCOM_T01OCR_CT0_SHIFT,	capcom_capcom_t01ocr_ct0_values,	ARRAY_SIZE(capcom_capcom_t01ocr_ct0_values)},
	{"CT1",	CAPCOM_T01OCR_CT1,	CAPCOM_T01OCR_CT1_SHIFT,	capcom_capcom_t01ocr_ct1_values,	ARRAY_SIZE(capcom_capcom_t01ocr_ct1_values)},
};

static const pmb887x_module_field_t capcom_whbsout_fields[] = {
	{"SET0O",	CAPCOM_WHBSOUT_SET0O,	CAPCOM_WHBSOUT_SET0O_SHIFT,	NULL,	0},
	{"SET1O",	CAPCOM_WHBSOUT_SET1O,	CAPCOM_WHBSOUT_SET1O_SHIFT,	NULL,	0},
	{"SET2O",	CAPCOM_WHBSOUT_SET2O,	CAPCOM_WHBSOUT_SET2O_SHIFT,	NULL,	0},
	{"SET3O",	CAPCOM_WHBSOUT_SET3O,	CAPCOM_WHBSOUT_SET3O_SHIFT,	NULL,	0},
	{"SET4O",	CAPCOM_WHBSOUT_SET4O,	CAPCOM_WHBSOUT_SET4O_SHIFT,	NULL,	0},
	{"SET5O",	CAPCOM_WHBSOUT_SET5O,	CAPCOM_WHBSOUT_SET5O_SHIFT,	NULL,	0},
	{"SET6O",	CAPCOM_WHBSOUT_SET6O,	CAPCOM_WHBSOUT_SET6O_SHIFT,	NULL,	0},
	{"SET7O",	CAPCOM_WHBSOUT_SET7O,	CAPCOM_WHBSOUT_SET7O_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_whbcout_fields[] = {
	{"CLR0O",	CAPCOM_WHBCOUT_CLR0O,	CAPCOM_WHBCOUT_CLR0O_SHIFT,	NULL,	0},
	{"CLR1O",	CAPCOM_WHBCOUT_CLR1O,	CAPCOM_WHBCOUT_CLR1O_SHIFT,	NULL,	0},
	{"CLR2O",	CAPCOM_WHBCOUT_CLR2O,	CAPCOM_WHBCOUT_CLR2O_SHIFT,	NULL,	0},
	{"CLR3O",	CAPCOM_WHBCOUT_CLR3O,	CAPCOM_WHBCOUT_CLR3O_SHIFT,	NULL,	0},
	{"CLR4O",	CAPCOM_WHBCOUT_CLR4O,	CAPCOM_WHBCOUT_CLR4O_SHIFT,	NULL,	0},
	{"CLR5O",	CAPCOM_WHBCOUT_CLR5O,	CAPCOM_WHBCOUT_CLR5O_SHIFT,	NULL,	0},
	{"CLR6O",	CAPCOM_WHBCOUT_CLR6O,	CAPCOM_WHBCOUT_CLR6O_SHIFT,	NULL,	0},
	{"CLR7O",	CAPCOM_WHBCOUT_CLR7O,	CAPCOM_WHBCOUT_CLR7O_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_cc7_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_cc6_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_cc5_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_cc4_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_cc3_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_cc2_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_cc1_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_cc0_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_t1_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t capcom_t0_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t capcom_regs[] = {
	{"CLC",		CAPCOM_CLC,		capcom_clc_fields,		ARRAY_SIZE(capcom_clc_fields),		0},
	{"PISEL",	CAPCOM_PISEL,	capcom_pisel_fields,	ARRAY_SIZE(capcom_pisel_fields),	0},
	{"ID",		CAPCOM_ID,		capcom_id_fields,		ARRAY_SIZE(capcom_id_fields),		0},
	{"T01CON",	CAPCOM_T01CON,	capcom_t01con_fields,	ARRAY_SIZE(capcom_t01con_fields),	0},
	{"CCM0",	CAPCOM_CCM0,	capcom_ccm0_fields,		ARRAY_SIZE(capcom_ccm0_fields),		0},
	{"CCM1",	CAPCOM_CCM1,	capcom_ccm1_fields,		ARRAY_SIZE(capcom_ccm1_fields),		0},
	{"OUT",		CAPCOM_OUT,		capcom_out_fields,		ARRAY_SIZE(capcom_out_fields),		0},
	{"IOC",		CAPCOM_IOC,		capcom_ioc_fields,		ARRAY_SIZE(capcom_ioc_fields),		0},
	{"SEM",		CAPCOM_SEM,		capcom_sem_fields,		ARRAY_SIZE(capcom_sem_fields),		0},
	{"SEE",		CAPCOM_SEE,		capcom_see_fields,		ARRAY_SIZE(capcom_see_fields),		0},
	{"DRM",		CAPCOM_DRM,		capcom_drm_fields,		ARRAY_SIZE(capcom_drm_fields),		0},
	{"WHBSSEE",	CAPCOM_WHBSSEE,	capcom_whbssee_fields,	ARRAY_SIZE(capcom_whbssee_fields),	0},
	{"WHBCSEE",	CAPCOM_WHBCSEE,	capcom_whbcsee_fields,	ARRAY_SIZE(capcom_whbcsee_fields),	0},
	{"T0",		CAPCOM_T0,		capcom_t0_fields,		ARRAY_SIZE(capcom_t0_fields),		0},
	{"T0REL",	CAPCOM_T0REL,	capcom_t0rel_fields,	ARRAY_SIZE(capcom_t0rel_fields),	0},
	{"T1",		CAPCOM_T1,		capcom_t1_fields,		ARRAY_SIZE(capcom_t1_fields),		0},
	{"T1REL",	CAPCOM_T1REL,	capcom_t1rel_fields,	ARRAY_SIZE(capcom_t1rel_fields),	0},
	{"CC0",		CAPCOM_CC0,		NULL,					0,									0},
	{"CC1",		CAPCOM_CC1,		NULL,					0,									0},
	{"CC2",		CAPCOM_CC2,		NULL,					0,									0},
	{"CC3",		CAPCOM_CC3,		NULL,					0,									0},
	{"CC4",		CAPCOM_CC4,		NULL,					0,									0},
	{"CC5",		CAPCOM_CC5,		NULL,					0,									0},
	{"CC6",		CAPCOM_CC6,		NULL,					0,									0},
	{"CC7",		CAPCOM_CC7,		NULL,					0,									0},
	{"T01OCR",	CAPCOM_T01OCR,	capcom_t01ocr_fields,	ARRAY_SIZE(capcom_t01ocr_fields),	0},
	{"WHBSOUT",	CAPCOM_WHBSOUT,	capcom_whbsout_fields,	ARRAY_SIZE(capcom_whbsout_fields),	0},
	{"WHBCOUT",	CAPCOM_WHBCOUT,	capcom_whbcout_fields,	ARRAY_SIZE(capcom_whbcout_fields),	0},
	{"CC7_SRC",	CAPCOM_CC7_SRC,	capcom_cc7_src_fields,	ARRAY_SIZE(capcom_cc7_src_fields),	0},
	{"CC6_SRC",	CAPCOM_CC6_SRC,	capcom_cc6_src_fields,	ARRAY_SIZE(capcom_cc6_src_fields),	0},
	{"CC5_SRC",	CAPCOM_CC5_SRC,	capcom_cc5_src_fields,	ARRAY_SIZE(capcom_cc5_src_fields),	0},
	{"CC4_SRC",	CAPCOM_CC4_SRC,	capcom_cc4_src_fields,	ARRAY_SIZE(capcom_cc4_src_fields),	0},
	{"CC3_SRC",	CAPCOM_CC3_SRC,	capcom_cc3_src_fields,	ARRAY_SIZE(capcom_cc3_src_fields),	0},
	{"CC2_SRC",	CAPCOM_CC2_SRC,	capcom_cc2_src_fields,	ARRAY_SIZE(capcom_cc2_src_fields),	0},
	{"CC1_SRC",	CAPCOM_CC1_SRC,	capcom_cc1_src_fields,	ARRAY_SIZE(capcom_cc1_src_fields),	0},
	{"CC0_SRC",	CAPCOM_CC0_SRC,	capcom_cc0_src_fields,	ARRAY_SIZE(capcom_cc0_src_fields),	0},
	{"T1_SRC",	CAPCOM_T1_SRC,	capcom_t1_src_fields,	ARRAY_SIZE(capcom_t1_src_fields),	0},
	{"T0_SRC",	CAPCOM_T0_SRC,	capcom_t0_src_fields,	ARRAY_SIZE(capcom_t0_src_fields),	0},
};

static const pmb887x_module_field_t cif_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t cif_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t cif_regs[] = {
	{"UNK0",	CIF_UNK0,	NULL,			0,							0},
	{"CLC",		CIF_CLC,	cif_clc_fields,	ARRAY_SIZE(cif_clc_fields),	0},
	{"ID",		CIF_ID,		cif_id_fields,	ARRAY_SIZE(cif_id_fields),	0},
	{"UNK1",	CIF_UNK1,	NULL,			0,							0},
	{"UNK2",	CIF_UNK2,	NULL,			0,							0},
	{"UNK3",	CIF_UNK3,	NULL,			0,							0},
	{"UNK4",	CIF_UNK4,	NULL,			0,							0},
	{"UNK5",	CIF_UNK5,	NULL,			0,							0},
	{"UNK6",	CIF_UNK6,	NULL,			0,							0},
	{"UNK7",	CIF_UNK7,	NULL,			0,							0},
};

static const pmb887x_module_field_t dif_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dif_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dif_runctrl_fields[] = {
	{"RUN",	DIF_RUNCTRL_RUN,	DIF_RUNCTRL_RUN_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t dif_dif_con1_cs_values[] = {
	{"CS1",	DIF_CON1_CS_CS1},
	{"CS2",	DIF_CON1_CS_CS2},
};

static const pmb887x_module_field_t dif_con1_fields[] = {
	{"UNK0",	DIF_CON1_UNK0,	DIF_CON1_UNK0_SHIFT,	NULL,					0},
	{"UNK1",	DIF_CON1_UNK1,	DIF_CON1_UNK1_SHIFT,	NULL,					0},
	{"CS",		DIF_CON1_CS,	DIF_CON1_CS_SHIFT,		dif_dif_con1_cs_values,	ARRAY_SIZE(dif_dif_con1_cs_values)},
};

static const pmb887x_module_value_t dif_dif_fifocfg_mode_values[] = {
	{"DATA",	DIF_FIFOCFG_MODE_DATA},
	{"CMD",		DIF_FIFOCFG_MODE_CMD},
};

static const pmb887x_module_value_t dif_dif_fifocfg_bs_values[] = {
	{"8",	DIF_FIFOCFG_BS_8},
	{"16",	DIF_FIFOCFG_BS_16},
	{"24",	DIF_FIFOCFG_BS_24},
	{"32",	DIF_FIFOCFG_BS_32},
};

static const pmb887x_module_field_t dif_fifocfg_fields[] = {
	{"MODE",	DIF_FIFOCFG_MODE,	DIF_FIFOCFG_MODE_SHIFT,	dif_dif_fifocfg_mode_values,	ARRAY_SIZE(dif_dif_fifocfg_mode_values)},
	{"UNK0",	DIF_FIFOCFG_UNK0,	DIF_FIFOCFG_UNK0_SHIFT,	NULL,							0},
	{"UNK1",	DIF_FIFOCFG_UNK1,	DIF_FIFOCFG_UNK1_SHIFT,	NULL,							0},
	{"BS",		DIF_FIFOCFG_BS,		DIF_FIFOCFG_BS_SHIFT,	dif_dif_fifocfg_bs_values,		ARRAY_SIZE(dif_dif_fifocfg_bs_values)},
};

static const pmb887x_module_field_t dif_stat_fields[] = {
	{"BUSY",	DIF_STAT_BUSY,	DIF_STAT_BUSY_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dif_ris_fields[] = {
	{"EVENT0",	DIF_RIS_EVENT0,	DIF_RIS_EVENT0_SHIFT,	NULL,	0},
	{"EVENT1",	DIF_RIS_EVENT1,	DIF_RIS_EVENT1_SHIFT,	NULL,	0},
	{"EVENT2",	DIF_RIS_EVENT2,	DIF_RIS_EVENT2_SHIFT,	NULL,	0},
	{"EVENT3",	DIF_RIS_EVENT3,	DIF_RIS_EVENT3_SHIFT,	NULL,	0},
	{"EVENT4",	DIF_RIS_EVENT4,	DIF_RIS_EVENT4_SHIFT,	NULL,	0},
	{"EVENT5",	DIF_RIS_EVENT5,	DIF_RIS_EVENT5_SHIFT,	NULL,	0},
	{"EVENT6",	DIF_RIS_EVENT6,	DIF_RIS_EVENT6_SHIFT,	NULL,	0},
	{"EVENT7",	DIF_RIS_EVENT7,	DIF_RIS_EVENT7_SHIFT,	NULL,	0},
	{"EVENT8",	DIF_RIS_EVENT8,	DIF_RIS_EVENT8_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dif_imsc_fields[] = {
	{"EVENT0",	DIF_IMSC_EVENT0,	DIF_IMSC_EVENT0_SHIFT,	NULL,	0},
	{"EVENT1",	DIF_IMSC_EVENT1,	DIF_IMSC_EVENT1_SHIFT,	NULL,	0},
	{"EVENT2",	DIF_IMSC_EVENT2,	DIF_IMSC_EVENT2_SHIFT,	NULL,	0},
	{"EVENT3",	DIF_IMSC_EVENT3,	DIF_IMSC_EVENT3_SHIFT,	NULL,	0},
	{"EVENT4",	DIF_IMSC_EVENT4,	DIF_IMSC_EVENT4_SHIFT,	NULL,	0},
	{"EVENT5",	DIF_IMSC_EVENT5,	DIF_IMSC_EVENT5_SHIFT,	NULL,	0},
	{"EVENT6",	DIF_IMSC_EVENT6,	DIF_IMSC_EVENT6_SHIFT,	NULL,	0},
	{"EVENT7",	DIF_IMSC_EVENT7,	DIF_IMSC_EVENT7_SHIFT,	NULL,	0},
	{"EVENT8",	DIF_IMSC_EVENT8,	DIF_IMSC_EVENT8_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dif_mis_fields[] = {
	{"EVENT0",	DIF_MIS_EVENT0,	DIF_MIS_EVENT0_SHIFT,	NULL,	0},
	{"EVENT1",	DIF_MIS_EVENT1,	DIF_MIS_EVENT1_SHIFT,	NULL,	0},
	{"EVENT2",	DIF_MIS_EVENT2,	DIF_MIS_EVENT2_SHIFT,	NULL,	0},
	{"EVENT3",	DIF_MIS_EVENT3,	DIF_MIS_EVENT3_SHIFT,	NULL,	0},
	{"EVENT4",	DIF_MIS_EVENT4,	DIF_MIS_EVENT4_SHIFT,	NULL,	0},
	{"EVENT5",	DIF_MIS_EVENT5,	DIF_MIS_EVENT5_SHIFT,	NULL,	0},
	{"EVENT6",	DIF_MIS_EVENT6,	DIF_MIS_EVENT6_SHIFT,	NULL,	0},
	{"EVENT7",	DIF_MIS_EVENT7,	DIF_MIS_EVENT7_SHIFT,	NULL,	0},
	{"EVENT8",	DIF_MIS_EVENT8,	DIF_MIS_EVENT8_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dif_icr_fields[] = {
	{"EVENT0",	DIF_ICR_EVENT0,	DIF_ICR_EVENT0_SHIFT,	NULL,	0},
	{"EVENT1",	DIF_ICR_EVENT1,	DIF_ICR_EVENT1_SHIFT,	NULL,	0},
	{"EVENT2",	DIF_ICR_EVENT2,	DIF_ICR_EVENT2_SHIFT,	NULL,	0},
	{"EVENT3",	DIF_ICR_EVENT3,	DIF_ICR_EVENT3_SHIFT,	NULL,	0},
	{"EVENT4",	DIF_ICR_EVENT4,	DIF_ICR_EVENT4_SHIFT,	NULL,	0},
	{"EVENT5",	DIF_ICR_EVENT5,	DIF_ICR_EVENT5_SHIFT,	NULL,	0},
	{"EVENT6",	DIF_ICR_EVENT6,	DIF_ICR_EVENT6_SHIFT,	NULL,	0},
	{"EVENT7",	DIF_ICR_EVENT7,	DIF_ICR_EVENT7_SHIFT,	NULL,	0},
	{"EVENT8",	DIF_ICR_EVENT8,	DIF_ICR_EVENT8_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dif_isr_fields[] = {
	{"EVENT0",	DIF_ISR_EVENT0,	DIF_ISR_EVENT0_SHIFT,	NULL,	0},
	{"EVENT1",	DIF_ISR_EVENT1,	DIF_ISR_EVENT1_SHIFT,	NULL,	0},
	{"EVENT2",	DIF_ISR_EVENT2,	DIF_ISR_EVENT2_SHIFT,	NULL,	0},
	{"EVENT3",	DIF_ISR_EVENT3,	DIF_ISR_EVENT3_SHIFT,	NULL,	0},
	{"EVENT4",	DIF_ISR_EVENT4,	DIF_ISR_EVENT4_SHIFT,	NULL,	0},
	{"EVENT5",	DIF_ISR_EVENT5,	DIF_ISR_EVENT5_SHIFT,	NULL,	0},
	{"EVENT6",	DIF_ISR_EVENT6,	DIF_ISR_EVENT6_SHIFT,	NULL,	0},
	{"EVENT7",	DIF_ISR_EVENT7,	DIF_ISR_EVENT7_SHIFT,	NULL,	0},
	{"EVENT8",	DIF_ISR_EVENT8,	DIF_ISR_EVENT8_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t dif_regs[] = {
	{"CLC",		DIF_CLC,		dif_clc_fields,		ARRAY_SIZE(dif_clc_fields),		0},
	{"ID",		DIF_ID,			dif_id_fields,		ARRAY_SIZE(dif_id_fields),		0},
	{"RUNCTRL",	DIF_RUNCTRL,	dif_runctrl_fields,	ARRAY_SIZE(dif_runctrl_fields),	0},
	{"CON0",	DIF_CON0,		NULL,				0,								0},
	{"CON1",	DIF_CON1,		dif_con1_fields,	ARRAY_SIZE(dif_con1_fields),	0},
	{"FIFOCFG",	DIF_FIFOCFG,	dif_fifocfg_fields,	ARRAY_SIZE(dif_fifocfg_fields),	0},
	{"CON3",	DIF_CON3,		NULL,				0,								0},
	{"CON4",	DIF_CON4,		NULL,				0,								0},
	{"STAT",	DIF_STAT,		dif_stat_fields,	ARRAY_SIZE(dif_stat_fields),	0},
	{"CON5",	DIF_CON5,		NULL,				0,								0},
	{"CON6",	DIF_CON6,		NULL,				0,								0},
	{"CON7",	DIF_CON7,		NULL,				0,								0},
	{"CON8",	DIF_CON8,		NULL,				0,								0},
	{"CON9",	DIF_CON9,		NULL,				0,								0},
	{"PROG0",	DIF_PROG0,		NULL,				0,								0},
	{"PROG1",	DIF_PROG1,		NULL,				0,								0},
	{"PROG2",	DIF_PROG2,		NULL,				0,								0},
	{"PROG3",	DIF_PROG3,		NULL,				0,								0},
	{"PROG4",	DIF_PROG4,		NULL,				0,								0},
	{"PROG5",	DIF_PROG5,		NULL,				0,								0},
	{"CON10",	DIF_CON10,		NULL,				0,								0},
	{"CON11",	DIF_CON11,		NULL,				0,								0},
	{"CON12",	DIF_CON12,		NULL,				0,								0},
	{"CON13",	DIF_CON13,		NULL,				0,								0},
	{"TX_SIZE",	DIF_TX_SIZE,	NULL,				0,								0},
	{"RIS",		DIF_RIS,		dif_ris_fields,		ARRAY_SIZE(dif_ris_fields),		0},
	{"IMSC",	DIF_IMSC,		dif_imsc_fields,	ARRAY_SIZE(dif_imsc_fields),	0},
	{"MIS",		DIF_MIS,		dif_mis_fields,		ARRAY_SIZE(dif_mis_fields),		0},
	{"ICR",		DIF_ICR,		dif_icr_fields,		ARRAY_SIZE(dif_icr_fields),		0},
	{"ISR",		DIF_ISR,		dif_isr_fields,		ARRAY_SIZE(dif_isr_fields),		0},
	{"CON14",	DIF_CON14,		NULL,				0,								0},
	{"FIFO",	DIF_FIFO,		NULL,				0,								0},
};

static const pmb887x_module_field_t ebu_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t ebu_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t ebu_con_fields[] = {
	{"EXTRECON",	EBU_CON_EXTRECON,	EBU_CON_EXTRECON_SHIFT,	NULL,	0},
	{"EXTSVM",		EBU_CON_EXTSVM,		EBU_CON_EXTSVM_SHIFT,	NULL,	0},
	{"EXTACC",		EBU_CON_EXTACC,		EBU_CON_EXTACC_SHIFT,	NULL,	0},
	{"EXTLOCK",		EBU_CON_EXTLOCK,	EBU_CON_EXTLOCK_SHIFT,	NULL,	0},
	{"ARBSYNC",		EBU_CON_ARBSYNC,	EBU_CON_ARBSYNC_SHIFT,	NULL,	0},
	{"ARBMODE",		EBU_CON_ARBMODE,	EBU_CON_ARBMODE_SHIFT,	NULL,	0},
	{"TOUTC",		EBU_CON_TOUTC,		EBU_CON_TOUTC_SHIFT,	NULL,	0},
	{"GLOBALCS",	EBU_CON_GLOBALCS,	EBU_CON_GLOBALCS_SHIFT,	NULL,	0},
	{"BUSCLK",		EBU_CON_BUSCLK,		EBU_CON_BUSCLK_SHIFT,	NULL,	0},
	{"SDCMSEL",		EBU_CON_SDCMSEL,	EBU_CON_SDCMSEL_SHIFT,	NULL,	0},
	{"CS0FAM",		EBU_CON_CS0FAM,		EBU_CON_CS0FAM_SHIFT,	NULL,	0},
	{"EMUFAM",		EBU_CON_EMUFAM,		EBU_CON_EMUFAM_SHIFT,	NULL,	0},
	{"BFSSS",		EBU_CON_BFSSS,		EBU_CON_BFSSS_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t ebu_bfcon_fields[] = {
	{"FETBLEN0",	EBU_BFCON_FETBLEN0,		EBU_BFCON_FETBLEN0_SHIFT,	NULL,	0},
	{"FBBMSEL0",	EBU_BFCON_FBBMSEL0,		EBU_BFCON_FBBMSEL0_SHIFT,	NULL,	0},
	{"WAITFUNC0",	EBU_BFCON_WAITFUNC0,	EBU_BFCON_WAITFUNC0_SHIFT,	NULL,	0},
	{"EXTCLOCK",	EBU_BFCON_EXTCLOCK,		EBU_BFCON_EXTCLOCK_SHIFT,	NULL,	0},
	{"BFCMSEL",		EBU_BFCON_BFCMSEL,		EBU_BFCON_BFCMSEL_SHIFT,	NULL,	0},
	{"EBSE0",		EBU_BFCON_EBSE0,		EBU_BFCON_EBSE0_SHIFT,		NULL,	0},
	{"DBA0",		EBU_BFCON_DBA0,			EBU_BFCON_DBA0_SHIFT,		NULL,	0},
	{"FDBKEN",		EBU_BFCON_FDBKEN,		EBU_BFCON_FDBKEN_SHIFT,		NULL,	0},
	{"DTALTNCY",	EBU_BFCON_DTALTNCY,		EBU_BFCON_DTALTNCY_SHIFT,	NULL,	0},
	{"FETBLEN1",	EBU_BFCON_FETBLEN1,		EBU_BFCON_FETBLEN1_SHIFT,	NULL,	0},
	{"FBBMSEL1",	EBU_BFCON_FBBMSEL1,		EBU_BFCON_FBBMSEL1_SHIFT,	NULL,	0},
	{"WAITFUNC1",	EBU_BFCON_WAITFUNC1,	EBU_BFCON_WAITFUNC1_SHIFT,	NULL,	0},
	{"DBA1",		EBU_BFCON_DBA1,			EBU_BFCON_DBA1_SHIFT,		NULL,	0},
	{"EBSE1",		EBU_BFCON_EBSE1,		EBU_BFCON_EBSE1_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t ebu_sdrmref_fields[] = {
	{"REFRESHC",	EBU_SDRMREF_REFRESHC,	EBU_SDRMREF_REFRESHC_SHIFT,		NULL,	0},
	{"REFRESHR",	EBU_SDRMREF_REFRESHR,	EBU_SDRMREF_REFRESHR_SHIFT,		NULL,	0},
	{"SELFREXST",	EBU_SDRMREF_SELFREXST,	EBU_SDRMREF_SELFREXST_SHIFT,	NULL,	0},
	{"SELFREX",		EBU_SDRMREF_SELFREX,	EBU_SDRMREF_SELFREX_SHIFT,		NULL,	0},
	{"SELFRENST",	EBU_SDRMREF_SELFRENST,	EBU_SDRMREF_SELFRENST_SHIFT,	NULL,	0},
	{"SELFREN",		EBU_SDRMREF_SELFREN,	EBU_SDRMREF_SELFREN_SHIFT,		NULL,	0},
	{"AUTOSELFR",	EBU_SDRMREF_AUTOSELFR,	EBU_SDRMREF_AUTOSELFR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t ebu_sdrmcon_fields[] = {
	{"CRAS",	EBU_SDRMCON_CRAS,	EBU_SDRMCON_CRAS_SHIFT,		NULL,	0},
	{"CRFSH",	EBU_SDRMCON_CRFSH,	EBU_SDRMCON_CRFSH_SHIFT,	NULL,	0},
	{"CRSC",	EBU_SDRMCON_CRSC,	EBU_SDRMCON_CRSC_SHIFT,		NULL,	0},
	{"CRP",		EBU_SDRMCON_CRP,	EBU_SDRMCON_CRP_SHIFT,		NULL,	0},
	{"AWIDTH",	EBU_SDRMCON_AWIDTH,	EBU_SDRMCON_AWIDTH_SHIFT,	NULL,	0},
	{"CRCD",	EBU_SDRMCON_CRCD,	EBU_SDRMCON_CRCD_SHIFT,		NULL,	0},
	{"CRC",		EBU_SDRMCON_CRC,	EBU_SDRMCON_CRC_SHIFT,		NULL,	0},
	{"PAGEM",	EBU_SDRMCON_PAGEM,	EBU_SDRMCON_PAGEM_SHIFT,	NULL,	0},
	{"BANKM",	EBU_SDRMCON_BANKM,	EBU_SDRMCON_BANKM_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t ebu_sdrmod_fields[] = {
	{"BURSTL",	EBU_SDRMOD_BURSTL,	EBU_SDRMOD_BURSTL_SHIFT,	NULL,	0},
	{"BTYP",	EBU_SDRMOD_BTYP,	EBU_SDRMOD_BTYP_SHIFT,		NULL,	0},
	{"CASLAT",	EBU_SDRMOD_CASLAT,	EBU_SDRMOD_CASLAT_SHIFT,	NULL,	0},
	{"OPMODE",	EBU_SDRMOD_OPMODE,	EBU_SDRMOD_OPMODE_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t ebu_sdrstat_fields[] = {
	{"REFERR",		EBU_SDRSTAT_REFERR,		EBU_SDRSTAT_REFERR_SHIFT,		NULL,	0},
	{"SDRM_BUSY",	EBU_SDRSTAT_SDRM_BUSY,	EBU_SDRSTAT_SDRM_BUSY_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t ebu_addrsel_fields[] = {
	{"REGENAB",	EBU_ADDRSEL_REGENAB,	EBU_ADDRSEL_REGENAB_SHIFT,	NULL,	0},
	{"ALTENAB",	EBU_ADDRSEL_ALTENAB,	EBU_ADDRSEL_ALTENAB_SHIFT,	NULL,	0},
	{"MASK",	EBU_ADDRSEL_MASK,		EBU_ADDRSEL_MASK_SHIFT,		NULL,	0},
	{"ALTSEG",	EBU_ADDRSEL_ALTSEG,		EBU_ADDRSEL_ALTSEG_SHIFT,	NULL,	0},
	{"BASE",	EBU_ADDRSEL_BASE,		EBU_ADDRSEL_BASE_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t ebu_buscon_fields[] = {
	{"MULTMAP",		EBU_BUSCON_MULTMAP,		EBU_BUSCON_MULTMAP_SHIFT,	NULL,	0},
	{"WPRE",		EBU_BUSCON_WPRE,		EBU_BUSCON_WPRE_SHIFT,		NULL,	0},
	{"AALIGN",		EBU_BUSCON_AALIGN,		EBU_BUSCON_AALIGN_SHIFT,	NULL,	0},
	{"CTYPE",		EBU_BUSCON_CTYPE,		EBU_BUSCON_CTYPE_SHIFT,		NULL,	0},
	{"CMULT",		EBU_BUSCON_CMULT,		EBU_BUSCON_CMULT_SHIFT,		NULL,	0},
	{"ENDIAN",		EBU_BUSCON_ENDIAN,		EBU_BUSCON_ENDIAN_SHIFT,	NULL,	0},
	{"DLOAD",		EBU_BUSCON_DLOAD,		EBU_BUSCON_DLOAD_SHIFT,		NULL,	0},
	{"PRE",			EBU_BUSCON_PRE,			EBU_BUSCON_PRE_SHIFT,		NULL,	0},
	{"WAITINV",		EBU_BUSCON_WAITINV,		EBU_BUSCON_WAITINV_SHIFT,	NULL,	0},
	{"BCGEN",		EBU_BUSCON_BCGEN,		EBU_BUSCON_BCGEN_SHIFT,		NULL,	0},
	{"PORTW",		EBU_BUSCON_PORTW,		EBU_BUSCON_PORTW_SHIFT,		NULL,	0},
	{"WAIT",		EBU_BUSCON_WAIT,		EBU_BUSCON_WAIT_SHIFT,		NULL,	0},
	{"XCMDDELAY",	EBU_BUSCON_XCMDDELAY,	EBU_BUSCON_XCMDDELAY_SHIFT,	NULL,	0},
	{"AGEN",		EBU_BUSCON_AGEN,		EBU_BUSCON_AGEN_SHIFT,		NULL,	0},
	{"WRITE",		EBU_BUSCON_WRITE,		EBU_BUSCON_WRITE_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t ebu_busap_fields[] = {
	{"DTACS",		EBU_BUSAP_DTACS,	EBU_BUSAP_DTACS_SHIFT,		NULL,	0},
	{"DTARDWR",		EBU_BUSAP_DTARDWR,	EBU_BUSAP_DTARDWR_SHIFT,	NULL,	0},
	{"WRRECOVC",	EBU_BUSAP_WRRECOVC,	EBU_BUSAP_WRRECOVC_SHIFT,	NULL,	0},
	{"RDRECOVC",	EBU_BUSAP_RDRECOVC,	EBU_BUSAP_RDRECOVC_SHIFT,	NULL,	0},
	{"DATAC",		EBU_BUSAP_DATAC,	EBU_BUSAP_DATAC_SHIFT,		NULL,	0},
	{"BURSTC",		EBU_BUSAP_BURSTC,	EBU_BUSAP_BURSTC_SHIFT,		NULL,	0},
	{"WAITWRC",		EBU_BUSAP_WAITWRC,	EBU_BUSAP_WAITWRC_SHIFT,	NULL,	0},
	{"WAITRDC",		EBU_BUSAP_WAITRDC,	EBU_BUSAP_WAITRDC_SHIFT,	NULL,	0},
	{"CMDDELAY",	EBU_BUSAP_CMDDELAY,	EBU_BUSAP_CMDDELAY_SHIFT,	NULL,	0},
	{"AHOLDC",		EBU_BUSAP_AHOLDC,	EBU_BUSAP_AHOLDC_SHIFT,		NULL,	0},
	{"ADDRC",		EBU_BUSAP_ADDRC,	EBU_BUSAP_ADDRC_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t ebu_emuas_fields[] = {
	{"REGENAB",	EBU_EMUAS_REGENAB,	EBU_EMUAS_REGENAB_SHIFT,	NULL,	0},
	{"ALTENAB",	EBU_EMUAS_ALTENAB,	EBU_EMUAS_ALTENAB_SHIFT,	NULL,	0},
	{"MASK",	EBU_EMUAS_MASK,		EBU_EMUAS_MASK_SHIFT,		NULL,	0},
	{"ALTSEG",	EBU_EMUAS_ALTSEG,	EBU_EMUAS_ALTSEG_SHIFT,		NULL,	0},
	{"BASE",	EBU_EMUAS_BASE,		EBU_EMUAS_BASE_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t ebu_emubc_fields[] = {
	{"MULTMAP",		EBU_EMUBC_MULTMAP,		EBU_EMUBC_MULTMAP_SHIFT,	NULL,	0},
	{"WPRE",		EBU_EMUBC_WPRE,			EBU_EMUBC_WPRE_SHIFT,		NULL,	0},
	{"AALIGN",		EBU_EMUBC_AALIGN,		EBU_EMUBC_AALIGN_SHIFT,		NULL,	0},
	{"CTYPE",		EBU_EMUBC_CTYPE,		EBU_EMUBC_CTYPE_SHIFT,		NULL,	0},
	{"CMULT",		EBU_EMUBC_CMULT,		EBU_EMUBC_CMULT_SHIFT,		NULL,	0},
	{"ENDIAN",		EBU_EMUBC_ENDIAN,		EBU_EMUBC_ENDIAN_SHIFT,		NULL,	0},
	{"DLOAD",		EBU_EMUBC_DLOAD,		EBU_EMUBC_DLOAD_SHIFT,		NULL,	0},
	{"PRE",			EBU_EMUBC_PRE,			EBU_EMUBC_PRE_SHIFT,		NULL,	0},
	{"WAITINV",		EBU_EMUBC_WAITINV,		EBU_EMUBC_WAITINV_SHIFT,	NULL,	0},
	{"BCGEN",		EBU_EMUBC_BCGEN,		EBU_EMUBC_BCGEN_SHIFT,		NULL,	0},
	{"PORTW",		EBU_EMUBC_PORTW,		EBU_EMUBC_PORTW_SHIFT,		NULL,	0},
	{"WAIT",		EBU_EMUBC_WAIT,			EBU_EMUBC_WAIT_SHIFT,		NULL,	0},
	{"XCMDDELAY",	EBU_EMUBC_XCMDDELAY,	EBU_EMUBC_XCMDDELAY_SHIFT,	NULL,	0},
	{"AGEN",		EBU_EMUBC_AGEN,			EBU_EMUBC_AGEN_SHIFT,		NULL,	0},
	{"WRITE",		EBU_EMUBC_WRITE,		EBU_EMUBC_WRITE_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t ebu_emubap_fields[] = {
	{"DTACS",		EBU_EMUBAP_DTACS,		EBU_EMUBAP_DTACS_SHIFT,		NULL,	0},
	{"DTARDWR",		EBU_EMUBAP_DTARDWR,		EBU_EMUBAP_DTARDWR_SHIFT,	NULL,	0},
	{"WRRECOVC",	EBU_EMUBAP_WRRECOVC,	EBU_EMUBAP_WRRECOVC_SHIFT,	NULL,	0},
	{"RDRECOVC",	EBU_EMUBAP_RDRECOVC,	EBU_EMUBAP_RDRECOVC_SHIFT,	NULL,	0},
	{"DATAC",		EBU_EMUBAP_DATAC,		EBU_EMUBAP_DATAC_SHIFT,		NULL,	0},
	{"BURSTC",		EBU_EMUBAP_BURSTC,		EBU_EMUBAP_BURSTC_SHIFT,	NULL,	0},
	{"WAITWRC",		EBU_EMUBAP_WAITWRC,		EBU_EMUBAP_WAITWRC_SHIFT,	NULL,	0},
	{"WAITRDC",		EBU_EMUBAP_WAITRDC,		EBU_EMUBAP_WAITRDC_SHIFT,	NULL,	0},
	{"CMDDELAY",	EBU_EMUBAP_CMDDELAY,	EBU_EMUBAP_CMDDELAY_SHIFT,	NULL,	0},
	{"AHOLDC",		EBU_EMUBAP_AHOLDC,		EBU_EMUBAP_AHOLDC_SHIFT,	NULL,	0},
	{"ADDRC",		EBU_EMUBAP_ADDRC,		EBU_EMUBAP_ADDRC_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t ebu_emuovl_fields[] = {
	{"OVERLAY",	EBU_EMUOVL_OVERLAY,	EBU_EMUOVL_OVERLAY_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t ebu_regs[] = {
	{"CLC",			EBU_CLC,		ebu_clc_fields,		ARRAY_SIZE(ebu_clc_fields),		0},
	{"ID",			EBU_ID,			ebu_id_fields,		ARRAY_SIZE(ebu_id_fields),		0},
	{"CON",			EBU_CON,		ebu_con_fields,		ARRAY_SIZE(ebu_con_fields),		0},
	{"BFCON",		EBU_BFCON,		ebu_bfcon_fields,	ARRAY_SIZE(ebu_bfcon_fields),	0},
	{"SDRMREF0",	EBU_SDRMREF0,	ebu_sdrmref_fields,	ARRAY_SIZE(ebu_sdrmref_fields),	0},
	{"SDRMREF1",	EBU_SDRMREF1,	ebu_sdrmref_fields,	ARRAY_SIZE(ebu_sdrmref_fields),	0},
	{"SDRMCON0",	EBU_SDRMCON0,	ebu_sdrmcon_fields,	ARRAY_SIZE(ebu_sdrmcon_fields),	0},
	{"SDRMCON1",	EBU_SDRMCON1,	ebu_sdrmcon_fields,	ARRAY_SIZE(ebu_sdrmcon_fields),	0},
	{"SDRMOD0",		EBU_SDRMOD0,	ebu_sdrmod_fields,	ARRAY_SIZE(ebu_sdrmod_fields),	0},
	{"SDRMOD1",		EBU_SDRMOD1,	ebu_sdrmod_fields,	ARRAY_SIZE(ebu_sdrmod_fields),	0},
	{"SDRSTAT0",	EBU_SDRSTAT0,	ebu_sdrstat_fields,	ARRAY_SIZE(ebu_sdrstat_fields),	0},
	{"SDRSTAT1",	EBU_SDRSTAT1,	ebu_sdrstat_fields,	ARRAY_SIZE(ebu_sdrstat_fields),	0},
	{"ADDRSEL0",	EBU_ADDRSEL0,	ebu_addrsel_fields,	ARRAY_SIZE(ebu_addrsel_fields),	0},
	{"ADDRSEL1",	EBU_ADDRSEL1,	ebu_addrsel_fields,	ARRAY_SIZE(ebu_addrsel_fields),	0},
	{"ADDRSEL2",	EBU_ADDRSEL2,	ebu_addrsel_fields,	ARRAY_SIZE(ebu_addrsel_fields),	0},
	{"ADDRSEL3",	EBU_ADDRSEL3,	ebu_addrsel_fields,	ARRAY_SIZE(ebu_addrsel_fields),	0},
	{"ADDRSEL4",	EBU_ADDRSEL4,	ebu_addrsel_fields,	ARRAY_SIZE(ebu_addrsel_fields),	0},
	{"ADDRSEL5",	EBU_ADDRSEL5,	ebu_addrsel_fields,	ARRAY_SIZE(ebu_addrsel_fields),	0},
	{"ADDRSEL6",	EBU_ADDRSEL6,	ebu_addrsel_fields,	ARRAY_SIZE(ebu_addrsel_fields),	0},
	{"BUSCON0",		EBU_BUSCON0,	ebu_buscon_fields,	ARRAY_SIZE(ebu_buscon_fields),	0},
	{"BUSCON1",		EBU_BUSCON1,	ebu_buscon_fields,	ARRAY_SIZE(ebu_buscon_fields),	0},
	{"BUSCON2",		EBU_BUSCON2,	ebu_buscon_fields,	ARRAY_SIZE(ebu_buscon_fields),	0},
	{"BUSCON3",		EBU_BUSCON3,	ebu_buscon_fields,	ARRAY_SIZE(ebu_buscon_fields),	0},
	{"BUSCON4",		EBU_BUSCON4,	ebu_buscon_fields,	ARRAY_SIZE(ebu_buscon_fields),	0},
	{"BUSCON5",		EBU_BUSCON5,	ebu_buscon_fields,	ARRAY_SIZE(ebu_buscon_fields),	0},
	{"BUSCON6",		EBU_BUSCON6,	ebu_buscon_fields,	ARRAY_SIZE(ebu_buscon_fields),	0},
	{"BUSAP0",		EBU_BUSAP0,		ebu_busap_fields,	ARRAY_SIZE(ebu_busap_fields),	0},
	{"BUSAP1",		EBU_BUSAP1,		ebu_busap_fields,	ARRAY_SIZE(ebu_busap_fields),	0},
	{"BUSAP2",		EBU_BUSAP2,		ebu_busap_fields,	ARRAY_SIZE(ebu_busap_fields),	0},
	{"BUSAP3",		EBU_BUSAP3,		ebu_busap_fields,	ARRAY_SIZE(ebu_busap_fields),	0},
	{"BUSAP4",		EBU_BUSAP4,		ebu_busap_fields,	ARRAY_SIZE(ebu_busap_fields),	0},
	{"BUSAP5",		EBU_BUSAP5,		ebu_busap_fields,	ARRAY_SIZE(ebu_busap_fields),	0},
	{"BUSAP6",		EBU_BUSAP6,		ebu_busap_fields,	ARRAY_SIZE(ebu_busap_fields),	0},
	{"EMUAS",		EBU_EMUAS,		ebu_emuas_fields,	ARRAY_SIZE(ebu_emuas_fields),	0},
	{"EMUBC",		EBU_EMUBC,		ebu_emubc_fields,	ARRAY_SIZE(ebu_emubc_fields),	0},
	{"EMUBAP",		EBU_EMUBAP,		ebu_emubap_fields,	ARRAY_SIZE(ebu_emubap_fields),	0},
	{"EMUOVL",		EBU_EMUOVL,		ebu_emuovl_fields,	ARRAY_SIZE(ebu_emuovl_fields),	0},
	{"USERCON",		EBU_USERCON,	NULL,				0,								0},
};

static const pmb887x_module_field_t gpio_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gpio_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t gpio_gpio_is_values[] = {
	{"NONE",	GPIO_IS_NONE},
	{"ALT0",	GPIO_IS_ALT0},
	{"ALT1",	GPIO_IS_ALT1},
	{"ALT2",	GPIO_IS_ALT2},
	{"ALT3",	GPIO_IS_ALT3},
	{"ALT4",	GPIO_IS_ALT4},
	{"ALT5",	GPIO_IS_ALT5},
	{"ALT6",	GPIO_IS_ALT6},
};

static const pmb887x_module_value_t gpio_gpio_os_values[] = {
	{"NONE",	GPIO_OS_NONE},
	{"ALT0",	GPIO_OS_ALT0},
	{"ALT1",	GPIO_OS_ALT1},
	{"ALT2",	GPIO_OS_ALT2},
	{"ALT3",	GPIO_OS_ALT3},
	{"ALT4",	GPIO_OS_ALT4},
	{"ALT5",	GPIO_OS_ALT5},
	{"ALT6",	GPIO_OS_ALT6},
};

static const pmb887x_module_value_t gpio_gpio_ps_values[] = {
	{"ALT",		GPIO_PS_ALT},
	{"MANUAL",	GPIO_PS_MANUAL},
};

static const pmb887x_module_value_t gpio_gpio_data_values[] = {
	{"LOW",		GPIO_DATA_LOW},
	{"HIGH",	GPIO_DATA_HIGH},
};

static const pmb887x_module_value_t gpio_gpio_dir_values[] = {
	{"IN",	GPIO_DIR_IN},
	{"OUT",	GPIO_DIR_OUT},
};

static const pmb887x_module_value_t gpio_gpio_ppen_values[] = {
	{"PUSHPULL",	GPIO_PPEN_PUSHPULL},
	{"OPENDRAIN",	GPIO_PPEN_OPENDRAIN},
};

static const pmb887x_module_value_t gpio_gpio_pdpu_values[] = {
	{"NONE",		GPIO_PDPU_NONE},
	{"PULLUP",		GPIO_PDPU_PULLUP},
	{"PULLDOWN",	GPIO_PDPU_PULLDOWN},
};

static const pmb887x_module_value_t gpio_gpio_enaq_values[] = {
	{"OFF",	GPIO_ENAQ_OFF},
	{"ON",	GPIO_ENAQ_ON},
};

static const pmb887x_module_field_t gpio_pin_fields[] = {
	{"IS",		GPIO_IS,	GPIO_IS_SHIFT,		gpio_gpio_is_values,	ARRAY_SIZE(gpio_gpio_is_values)},
	{"OS",		GPIO_OS,	GPIO_OS_SHIFT,		gpio_gpio_os_values,	ARRAY_SIZE(gpio_gpio_os_values)},
	{"PS",		GPIO_PS,	GPIO_PS_SHIFT,		gpio_gpio_ps_values,	ARRAY_SIZE(gpio_gpio_ps_values)},
	{"DATA",	GPIO_DATA,	GPIO_DATA_SHIFT,	gpio_gpio_data_values,	ARRAY_SIZE(gpio_gpio_data_values)},
	{"DIR",		GPIO_DIR,	GPIO_DIR_SHIFT,		gpio_gpio_dir_values,	ARRAY_SIZE(gpio_gpio_dir_values)},
	{"PPEN",	GPIO_PPEN,	GPIO_PPEN_SHIFT,	gpio_gpio_ppen_values,	ARRAY_SIZE(gpio_gpio_ppen_values)},
	{"PDPU",	GPIO_PDPU,	GPIO_PDPU_SHIFT,	gpio_gpio_pdpu_values,	ARRAY_SIZE(gpio_gpio_pdpu_values)},
	{"ENAQ",	GPIO_ENAQ,	GPIO_ENAQ_SHIFT,	gpio_gpio_enaq_values,	ARRAY_SIZE(gpio_gpio_enaq_values)},
};

static const pmb887x_module_reg_t gpio_regs[] = {
	{"CLC",		GPIO_CLC,		gpio_clc_fields,	ARRAY_SIZE(gpio_clc_fields),	0},
	{"ID",		GPIO_ID,		gpio_id_fields,		ARRAY_SIZE(gpio_id_fields),		0},
	{"MON_CR1",	GPIO_MON_CR1,	NULL,				0,								0},
	{"MON_CR2",	GPIO_MON_CR2,	NULL,				0,								0},
	{"MON_CR3",	GPIO_MON_CR3,	NULL,				0,								0},
	{"MON_CR4",	GPIO_MON_CR4,	NULL,				0,								0},
	{"PIN0",	GPIO_PIN0,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN1",	GPIO_PIN1,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN2",	GPIO_PIN2,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN3",	GPIO_PIN3,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN4",	GPIO_PIN4,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN5",	GPIO_PIN5,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN6",	GPIO_PIN6,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN7",	GPIO_PIN7,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN8",	GPIO_PIN8,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN9",	GPIO_PIN9,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN10",	GPIO_PIN10,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN11",	GPIO_PIN11,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN12",	GPIO_PIN12,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN13",	GPIO_PIN13,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN14",	GPIO_PIN14,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN15",	GPIO_PIN15,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN16",	GPIO_PIN16,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN17",	GPIO_PIN17,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN18",	GPIO_PIN18,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN19",	GPIO_PIN19,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN20",	GPIO_PIN20,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN21",	GPIO_PIN21,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN22",	GPIO_PIN22,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN23",	GPIO_PIN23,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN24",	GPIO_PIN24,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN25",	GPIO_PIN25,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN26",	GPIO_PIN26,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN27",	GPIO_PIN27,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN28",	GPIO_PIN28,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN29",	GPIO_PIN29,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN30",	GPIO_PIN30,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN31",	GPIO_PIN31,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN32",	GPIO_PIN32,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN33",	GPIO_PIN33,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN34",	GPIO_PIN34,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN35",	GPIO_PIN35,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN36",	GPIO_PIN36,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN37",	GPIO_PIN37,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN38",	GPIO_PIN38,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN39",	GPIO_PIN39,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN40",	GPIO_PIN40,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN41",	GPIO_PIN41,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN42",	GPIO_PIN42,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN43",	GPIO_PIN43,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN44",	GPIO_PIN44,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN45",	GPIO_PIN45,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN46",	GPIO_PIN46,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN47",	GPIO_PIN47,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN48",	GPIO_PIN48,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN49",	GPIO_PIN49,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN50",	GPIO_PIN50,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN51",	GPIO_PIN51,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN52",	GPIO_PIN52,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN53",	GPIO_PIN53,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN54",	GPIO_PIN54,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN55",	GPIO_PIN55,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN56",	GPIO_PIN56,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN57",	GPIO_PIN57,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN58",	GPIO_PIN58,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN59",	GPIO_PIN59,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN60",	GPIO_PIN60,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN61",	GPIO_PIN61,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN62",	GPIO_PIN62,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN63",	GPIO_PIN63,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN64",	GPIO_PIN64,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN65",	GPIO_PIN65,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN66",	GPIO_PIN66,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN67",	GPIO_PIN67,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN68",	GPIO_PIN68,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN69",	GPIO_PIN69,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN70",	GPIO_PIN70,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN71",	GPIO_PIN71,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN72",	GPIO_PIN72,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN73",	GPIO_PIN73,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN74",	GPIO_PIN74,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN75",	GPIO_PIN75,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN76",	GPIO_PIN76,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN77",	GPIO_PIN77,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN78",	GPIO_PIN78,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN79",	GPIO_PIN79,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN80",	GPIO_PIN80,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN81",	GPIO_PIN81,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN82",	GPIO_PIN82,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN83",	GPIO_PIN83,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN84",	GPIO_PIN84,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN85",	GPIO_PIN85,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN86",	GPIO_PIN86,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN87",	GPIO_PIN87,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN88",	GPIO_PIN88,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN89",	GPIO_PIN89,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN90",	GPIO_PIN90,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN91",	GPIO_PIN91,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN92",	GPIO_PIN92,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN93",	GPIO_PIN93,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN94",	GPIO_PIN94,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN95",	GPIO_PIN95,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN96",	GPIO_PIN96,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN97",	GPIO_PIN97,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN98",	GPIO_PIN98,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN99",	GPIO_PIN99,		gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN100",	GPIO_PIN100,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN101",	GPIO_PIN101,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN102",	GPIO_PIN102,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN103",	GPIO_PIN103,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN104",	GPIO_PIN104,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN105",	GPIO_PIN105,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN106",	GPIO_PIN106,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN107",	GPIO_PIN107,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN108",	GPIO_PIN108,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN109",	GPIO_PIN109,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN110",	GPIO_PIN110,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN111",	GPIO_PIN111,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN112",	GPIO_PIN112,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
	{"PIN113",	GPIO_PIN113,	gpio_pin_fields,	ARRAY_SIZE(gpio_pin_fields),	PMB887X_REG_IS_GPIO_PIN},
};

static const pmb887x_module_field_t gptu_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t gptu_gptu_t01irs_t0ains_values[] = {
	{"BYPASS",	GPTU_T01IRS_T0AINS_BYPASS},
	{"CNT0",	GPTU_T01IRS_T0AINS_CNT0},
	{"CNT1",	GPTU_T01IRS_T0AINS_CNT1},
	{"CONCAT",	GPTU_T01IRS_T0AINS_CONCAT},
};

static const pmb887x_module_value_t gptu_gptu_t01irs_t0bins_values[] = {
	{"BYPASS",	GPTU_T01IRS_T0BINS_BYPASS},
	{"CNT0",	GPTU_T01IRS_T0BINS_CNT0},
	{"CNT1",	GPTU_T01IRS_T0BINS_CNT1},
	{"CONCAT",	GPTU_T01IRS_T0BINS_CONCAT},
};

static const pmb887x_module_value_t gptu_gptu_t01irs_t0cins_values[] = {
	{"BYPASS",	GPTU_T01IRS_T0CINS_BYPASS},
	{"CNT0",	GPTU_T01IRS_T0CINS_CNT0},
	{"CNT1",	GPTU_T01IRS_T0CINS_CNT1},
	{"CONCAT",	GPTU_T01IRS_T0CINS_CONCAT},
};

static const pmb887x_module_value_t gptu_gptu_t01irs_t0dins_values[] = {
	{"BYPASS",	GPTU_T01IRS_T0DINS_BYPASS},
	{"CNT0",	GPTU_T01IRS_T0DINS_CNT0},
	{"CNT1",	GPTU_T01IRS_T0DINS_CNT1},
	{"CONCAT",	GPTU_T01IRS_T0DINS_CONCAT},
};

static const pmb887x_module_value_t gptu_gptu_t01irs_t1ains_values[] = {
	{"BYPASS",	GPTU_T01IRS_T1AINS_BYPASS},
	{"CNT0",	GPTU_T01IRS_T1AINS_CNT0},
	{"CNT1",	GPTU_T01IRS_T1AINS_CNT1},
	{"CONCAT",	GPTU_T01IRS_T1AINS_CONCAT},
};

static const pmb887x_module_value_t gptu_gptu_t01irs_t1bins_values[] = {
	{"BYPASS",	GPTU_T01IRS_T1BINS_BYPASS},
	{"CNT0",	GPTU_T01IRS_T1BINS_CNT0},
	{"CNT1",	GPTU_T01IRS_T1BINS_CNT1},
	{"CONCAT",	GPTU_T01IRS_T1BINS_CONCAT},
};

static const pmb887x_module_value_t gptu_gptu_t01irs_t1cins_values[] = {
	{"BYPASS",	GPTU_T01IRS_T1CINS_BYPASS},
	{"CNT0",	GPTU_T01IRS_T1CINS_CNT0},
	{"CNT1",	GPTU_T01IRS_T1CINS_CNT1},
	{"CONCAT",	GPTU_T01IRS_T1CINS_CONCAT},
};

static const pmb887x_module_value_t gptu_gptu_t01irs_t1dins_values[] = {
	{"BYPASS",	GPTU_T01IRS_T1DINS_BYPASS},
	{"CNT0",	GPTU_T01IRS_T1DINS_CNT0},
	{"CNT1",	GPTU_T01IRS_T1DINS_CNT1},
	{"CONCAT",	GPTU_T01IRS_T1DINS_CONCAT},
};

static const pmb887x_module_value_t gptu_gptu_t01irs_t01in0_values[] = {
	{"OUV_T2A",		GPTU_T01IRS_T01IN0_OUV_T2A},
	{"POS_IN0",		GPTU_T01IRS_T01IN0_POS_IN0},
	{"NEG_IN0",		GPTU_T01IRS_T01IN0_NEG_IN0},
	{"BOTH_IN0",	GPTU_T01IRS_T01IN0_BOTH_IN0},
};

static const pmb887x_module_value_t gptu_gptu_t01irs_t01in1_values[] = {
	{"OUV_T2B",		GPTU_T01IRS_T01IN1_OUV_T2B},
	{"POS_IN1",		GPTU_T01IRS_T01IN1_POS_IN1},
	{"NEG_IN1",		GPTU_T01IRS_T01IN1_NEG_IN1},
	{"BOTH_IN1",	GPTU_T01IRS_T01IN1_BOTH_IN1},
};

static const pmb887x_module_field_t gptu_t01irs_fields[] = {
	{"T0AINS",	GPTU_T01IRS_T0AINS,	GPTU_T01IRS_T0AINS_SHIFT,	gptu_gptu_t01irs_t0ains_values,	ARRAY_SIZE(gptu_gptu_t01irs_t0ains_values)},
	{"T0BINS",	GPTU_T01IRS_T0BINS,	GPTU_T01IRS_T0BINS_SHIFT,	gptu_gptu_t01irs_t0bins_values,	ARRAY_SIZE(gptu_gptu_t01irs_t0bins_values)},
	{"T0CINS",	GPTU_T01IRS_T0CINS,	GPTU_T01IRS_T0CINS_SHIFT,	gptu_gptu_t01irs_t0cins_values,	ARRAY_SIZE(gptu_gptu_t01irs_t0cins_values)},
	{"T0DINS",	GPTU_T01IRS_T0DINS,	GPTU_T01IRS_T0DINS_SHIFT,	gptu_gptu_t01irs_t0dins_values,	ARRAY_SIZE(gptu_gptu_t01irs_t0dins_values)},
	{"T1AINS",	GPTU_T01IRS_T1AINS,	GPTU_T01IRS_T1AINS_SHIFT,	gptu_gptu_t01irs_t1ains_values,	ARRAY_SIZE(gptu_gptu_t01irs_t1ains_values)},
	{"T1BINS",	GPTU_T01IRS_T1BINS,	GPTU_T01IRS_T1BINS_SHIFT,	gptu_gptu_t01irs_t1bins_values,	ARRAY_SIZE(gptu_gptu_t01irs_t1bins_values)},
	{"T1CINS",	GPTU_T01IRS_T1CINS,	GPTU_T01IRS_T1CINS_SHIFT,	gptu_gptu_t01irs_t1cins_values,	ARRAY_SIZE(gptu_gptu_t01irs_t1cins_values)},
	{"T1DINS",	GPTU_T01IRS_T1DINS,	GPTU_T01IRS_T1DINS_SHIFT,	gptu_gptu_t01irs_t1dins_values,	ARRAY_SIZE(gptu_gptu_t01irs_t1dins_values)},
	{"T0AREL",	GPTU_T01IRS_T0AREL,	GPTU_T01IRS_T0AREL_SHIFT,	NULL,							0},
	{"T0BREL",	GPTU_T01IRS_T0BREL,	GPTU_T01IRS_T0BREL_SHIFT,	NULL,							0},
	{"T0CREL",	GPTU_T01IRS_T0CREL,	GPTU_T01IRS_T0CREL_SHIFT,	NULL,							0},
	{"T0DREL",	GPTU_T01IRS_T0DREL,	GPTU_T01IRS_T0DREL_SHIFT,	NULL,							0},
	{"T1AREL",	GPTU_T01IRS_T1AREL,	GPTU_T01IRS_T1AREL_SHIFT,	NULL,							0},
	{"T1BREL",	GPTU_T01IRS_T1BREL,	GPTU_T01IRS_T1BREL_SHIFT,	NULL,							0},
	{"T1CREL",	GPTU_T01IRS_T1CREL,	GPTU_T01IRS_T1CREL_SHIFT,	NULL,							0},
	{"T1DREL",	GPTU_T01IRS_T1DREL,	GPTU_T01IRS_T1DREL_SHIFT,	NULL,							0},
	{"T0INC",	GPTU_T01IRS_T0INC,	GPTU_T01IRS_T0INC_SHIFT,	NULL,							0},
	{"T1INC",	GPTU_T01IRS_T1INC,	GPTU_T01IRS_T1INC_SHIFT,	NULL,							0},
	{"T01IN0",	GPTU_T01IRS_T01IN0,	GPTU_T01IRS_T01IN0_SHIFT,	gptu_gptu_t01irs_t01in0_values,	ARRAY_SIZE(gptu_gptu_t01irs_t01in0_values)},
	{"T01IN1",	GPTU_T01IRS_T01IN1,	GPTU_T01IRS_T01IN1_SHIFT,	gptu_gptu_t01irs_t01in1_values,	ARRAY_SIZE(gptu_gptu_t01irs_t01in1_values)},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_sout00_values[] = {
	{"A",	GPTU_T01OTS_SOUT00_A},
	{"B",	GPTU_T01OTS_SOUT00_B},
	{"C",	GPTU_T01OTS_SOUT00_C},
	{"D",	GPTU_T01OTS_SOUT00_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_sout01_values[] = {
	{"A",	GPTU_T01OTS_SOUT01_A},
	{"B",	GPTU_T01OTS_SOUT01_B},
	{"C",	GPTU_T01OTS_SOUT01_C},
	{"D",	GPTU_T01OTS_SOUT01_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_strg00_values[] = {
	{"A",	GPTU_T01OTS_STRG00_A},
	{"B",	GPTU_T01OTS_STRG00_B},
	{"C",	GPTU_T01OTS_STRG00_C},
	{"D",	GPTU_T01OTS_STRG00_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_strg01_values[] = {
	{"A",	GPTU_T01OTS_STRG01_A},
	{"B",	GPTU_T01OTS_STRG01_B},
	{"C",	GPTU_T01OTS_STRG01_C},
	{"D",	GPTU_T01OTS_STRG01_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_ssr00_values[] = {
	{"A",	GPTU_T01OTS_SSR00_A},
	{"B",	GPTU_T01OTS_SSR00_B},
	{"C",	GPTU_T01OTS_SSR00_C},
	{"D",	GPTU_T01OTS_SSR00_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_ssr01_values[] = {
	{"A",	GPTU_T01OTS_SSR01_A},
	{"B",	GPTU_T01OTS_SSR01_B},
	{"C",	GPTU_T01OTS_SSR01_C},
	{"D",	GPTU_T01OTS_SSR01_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_sout10_values[] = {
	{"A",	GPTU_T01OTS_SOUT10_A},
	{"B",	GPTU_T01OTS_SOUT10_B},
	{"C",	GPTU_T01OTS_SOUT10_C},
	{"D",	GPTU_T01OTS_SOUT10_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_sout11_values[] = {
	{"A",	GPTU_T01OTS_SOUT11_A},
	{"B",	GPTU_T01OTS_SOUT11_B},
	{"C",	GPTU_T01OTS_SOUT11_C},
	{"D",	GPTU_T01OTS_SOUT11_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_strg10_values[] = {
	{"A",	GPTU_T01OTS_STRG10_A},
	{"B",	GPTU_T01OTS_STRG10_B},
	{"C",	GPTU_T01OTS_STRG10_C},
	{"D",	GPTU_T01OTS_STRG10_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_strg11_values[] = {
	{"A",	GPTU_T01OTS_STRG11_A},
	{"B",	GPTU_T01OTS_STRG11_B},
	{"C",	GPTU_T01OTS_STRG11_C},
	{"D",	GPTU_T01OTS_STRG11_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_ssr10_values[] = {
	{"A",	GPTU_T01OTS_SSR10_A},
	{"B",	GPTU_T01OTS_SSR10_B},
	{"C",	GPTU_T01OTS_SSR10_C},
	{"D",	GPTU_T01OTS_SSR10_D},
};

static const pmb887x_module_value_t gptu_gptu_t01ots_ssr11_values[] = {
	{"A",	GPTU_T01OTS_SSR11_A},
	{"B",	GPTU_T01OTS_SSR11_B},
	{"C",	GPTU_T01OTS_SSR11_C},
	{"D",	GPTU_T01OTS_SSR11_D},
};

static const pmb887x_module_field_t gptu_t01ots_fields[] = {
	{"SOUT00",	GPTU_T01OTS_SOUT00,	GPTU_T01OTS_SOUT00_SHIFT,	gptu_gptu_t01ots_sout00_values,	ARRAY_SIZE(gptu_gptu_t01ots_sout00_values)},
	{"SOUT01",	GPTU_T01OTS_SOUT01,	GPTU_T01OTS_SOUT01_SHIFT,	gptu_gptu_t01ots_sout01_values,	ARRAY_SIZE(gptu_gptu_t01ots_sout01_values)},
	{"STRG00",	GPTU_T01OTS_STRG00,	GPTU_T01OTS_STRG00_SHIFT,	gptu_gptu_t01ots_strg00_values,	ARRAY_SIZE(gptu_gptu_t01ots_strg00_values)},
	{"STRG01",	GPTU_T01OTS_STRG01,	GPTU_T01OTS_STRG01_SHIFT,	gptu_gptu_t01ots_strg01_values,	ARRAY_SIZE(gptu_gptu_t01ots_strg01_values)},
	{"SSR00",	GPTU_T01OTS_SSR00,	GPTU_T01OTS_SSR00_SHIFT,	gptu_gptu_t01ots_ssr00_values,	ARRAY_SIZE(gptu_gptu_t01ots_ssr00_values)},
	{"SSR01",	GPTU_T01OTS_SSR01,	GPTU_T01OTS_SSR01_SHIFT,	gptu_gptu_t01ots_ssr01_values,	ARRAY_SIZE(gptu_gptu_t01ots_ssr01_values)},
	{"SOUT10",	GPTU_T01OTS_SOUT10,	GPTU_T01OTS_SOUT10_SHIFT,	gptu_gptu_t01ots_sout10_values,	ARRAY_SIZE(gptu_gptu_t01ots_sout10_values)},
	{"SOUT11",	GPTU_T01OTS_SOUT11,	GPTU_T01OTS_SOUT11_SHIFT,	gptu_gptu_t01ots_sout11_values,	ARRAY_SIZE(gptu_gptu_t01ots_sout11_values)},
	{"STRG10",	GPTU_T01OTS_STRG10,	GPTU_T01OTS_STRG10_SHIFT,	gptu_gptu_t01ots_strg10_values,	ARRAY_SIZE(gptu_gptu_t01ots_strg10_values)},
	{"STRG11",	GPTU_T01OTS_STRG11,	GPTU_T01OTS_STRG11_SHIFT,	gptu_gptu_t01ots_strg11_values,	ARRAY_SIZE(gptu_gptu_t01ots_strg11_values)},
	{"SSR10",	GPTU_T01OTS_SSR10,	GPTU_T01OTS_SSR10_SHIFT,	gptu_gptu_t01ots_ssr10_values,	ARRAY_SIZE(gptu_gptu_t01ots_ssr10_values)},
	{"SSR11",	GPTU_T01OTS_SSR11,	GPTU_T01OTS_SSR11_SHIFT,	gptu_gptu_t01ots_ssr11_values,	ARRAY_SIZE(gptu_gptu_t01ots_ssr11_values)},
};

static const pmb887x_module_value_t gptu_gptu_t2con_t2acsrc_values[] = {
	{"BYPASS",		GPTU_T2CON_T2ACSRC_BYPASS},
	{"EXT_COUNT",	GPTU_T2CON_T2ACSRC_EXT_COUNT},
	{"QUADRATURE",	GPTU_T2CON_T2ACSRC_QUADRATURE},
};

static const pmb887x_module_value_t gptu_gptu_t2con_t2acdir_values[] = {
	{"COUNT_UP",		GPTU_T2CON_T2ACDIR_COUNT_UP},
	{"COUNT_DOWN",		GPTU_T2CON_T2ACDIR_COUNT_DOWN},
	{"EXT_CONT_UP",		GPTU_T2CON_T2ACDIR_EXT_CONT_UP},
	{"EXT_COUNT_DOWN",	GPTU_T2CON_T2ACDIR_EXT_COUNT_DOWN},
};

static const pmb887x_module_value_t gptu_gptu_t2con_t2acclr_values[] = {
	{"EXT",		GPTU_T2CON_T2ACCLR_EXT},
	{"CP0_T2",	GPTU_T2CON_T2ACCLR_CP0_T2},
	{"CP1_T2",	GPTU_T2CON_T2ACCLR_CP1_T2},
};

static const pmb887x_module_value_t gptu_gptu_t2con_t2acov_values[] = {
	{"MODE0",	GPTU_T2CON_T2ACOV_MODE0},
	{"MODE1",	GPTU_T2CON_T2ACOV_MODE1},
	{"MODE2",	GPTU_T2CON_T2ACOV_MODE2},
	{"MODE3",	GPTU_T2CON_T2ACOV_MODE3},
};

static const pmb887x_module_value_t gptu_gptu_t2con_t2adir_values[] = {
	{"COUNT_UP",	GPTU_T2CON_T2ADIR_COUNT_UP},
	{"COUNT_DOWN",	GPTU_T2CON_T2ADIR_COUNT_DOWN},
};

static const pmb887x_module_value_t gptu_gptu_t2con_t2bcsrc_values[] = {
	{"BYPASS",		GPTU_T2CON_T2BCSRC_BYPASS},
	{"EXT_COUNT",	GPTU_T2CON_T2BCSRC_EXT_COUNT},
	{"QUADRATURE",	GPTU_T2CON_T2BCSRC_QUADRATURE},
};

static const pmb887x_module_value_t gptu_gptu_t2con_t2bcdir_values[] = {
	{"COUNT_UP",		GPTU_T2CON_T2BCDIR_COUNT_UP},
	{"COUNT_DOWN",		GPTU_T2CON_T2BCDIR_COUNT_DOWN},
	{"EXT_CONT_UP",		GPTU_T2CON_T2BCDIR_EXT_CONT_UP},
	{"EXT_COUNT_DOWN",	GPTU_T2CON_T2BCDIR_EXT_COUNT_DOWN},
};

static const pmb887x_module_value_t gptu_gptu_t2con_t2bcclr_values[] = {
	{"EXT",		GPTU_T2CON_T2BCCLR_EXT},
	{"CP0_T2",	GPTU_T2CON_T2BCCLR_CP0_T2},
	{"CP1_T2",	GPTU_T2CON_T2BCCLR_CP1_T2},
};

static const pmb887x_module_value_t gptu_gptu_t2con_t2bcov_values[] = {
	{"MODE0",	GPTU_T2CON_T2BCOV_MODE0},
	{"MODE1",	GPTU_T2CON_T2BCOV_MODE1},
	{"MODE2",	GPTU_T2CON_T2BCOV_MODE2},
	{"MODE3",	GPTU_T2CON_T2BCOV_MODE3},
};

static const pmb887x_module_value_t gptu_gptu_t2con_t2bdir_values[] = {
	{"COUNT_UP",	GPTU_T2CON_T2BDIR_COUNT_UP},
	{"COUNT_DOWN",	GPTU_T2CON_T2BDIR_COUNT_DOWN},
};

static const pmb887x_module_field_t gptu_t2con_fields[] = {
	{"T2ACSRC",	GPTU_T2CON_T2ACSRC,	GPTU_T2CON_T2ACSRC_SHIFT,	gptu_gptu_t2con_t2acsrc_values,	ARRAY_SIZE(gptu_gptu_t2con_t2acsrc_values)},
	{"T2ACDIR",	GPTU_T2CON_T2ACDIR,	GPTU_T2CON_T2ACDIR_SHIFT,	gptu_gptu_t2con_t2acdir_values,	ARRAY_SIZE(gptu_gptu_t2con_t2acdir_values)},
	{"T2ACCLR",	GPTU_T2CON_T2ACCLR,	GPTU_T2CON_T2ACCLR_SHIFT,	gptu_gptu_t2con_t2acclr_values,	ARRAY_SIZE(gptu_gptu_t2con_t2acclr_values)},
	{"T2ACOV",	GPTU_T2CON_T2ACOV,	GPTU_T2CON_T2ACOV_SHIFT,	gptu_gptu_t2con_t2acov_values,	ARRAY_SIZE(gptu_gptu_t2con_t2acov_values)},
	{"T2ACOS",	GPTU_T2CON_T2ACOS,	GPTU_T2CON_T2ACOS_SHIFT,	NULL,							0},
	{"T2ADIR",	GPTU_T2CON_T2ADIR,	GPTU_T2CON_T2ADIR_SHIFT,	gptu_gptu_t2con_t2adir_values,	ARRAY_SIZE(gptu_gptu_t2con_t2adir_values)},
	{"T2SPLIT",	GPTU_T2CON_T2SPLIT,	GPTU_T2CON_T2SPLIT_SHIFT,	NULL,							0},
	{"T2BCSRC",	GPTU_T2CON_T2BCSRC,	GPTU_T2CON_T2BCSRC_SHIFT,	gptu_gptu_t2con_t2bcsrc_values,	ARRAY_SIZE(gptu_gptu_t2con_t2bcsrc_values)},
	{"T2BCDIR",	GPTU_T2CON_T2BCDIR,	GPTU_T2CON_T2BCDIR_SHIFT,	gptu_gptu_t2con_t2bcdir_values,	ARRAY_SIZE(gptu_gptu_t2con_t2bcdir_values)},
	{"T2BCCLR",	GPTU_T2CON_T2BCCLR,	GPTU_T2CON_T2BCCLR_SHIFT,	gptu_gptu_t2con_t2bcclr_values,	ARRAY_SIZE(gptu_gptu_t2con_t2bcclr_values)},
	{"T2BCOV",	GPTU_T2CON_T2BCOV,	GPTU_T2CON_T2BCOV_SHIFT,	gptu_gptu_t2con_t2bcov_values,	ARRAY_SIZE(gptu_gptu_t2con_t2bcov_values)},
	{"T2BCOS",	GPTU_T2CON_T2BCOS,	GPTU_T2CON_T2BCOS_SHIFT,	NULL,							0},
	{"T2BDIR",	GPTU_T2CON_T2BDIR,	GPTU_T2CON_T2BDIR_SHIFT,	gptu_gptu_t2con_t2bdir_values,	ARRAY_SIZE(gptu_gptu_t2con_t2bdir_values)},
};

static const pmb887x_module_field_t gptu_t2rccon_fields[] = {
	{"T2AMRC0",	GPTU_T2RCCON_T2AMRC0,	GPTU_T2RCCON_T2AMRC0_SHIFT,	NULL,	0},
	{"T2AMRC1",	GPTU_T2RCCON_T2AMRC1,	GPTU_T2RCCON_T2AMRC1_SHIFT,	NULL,	0},
	{"T2BMRC0",	GPTU_T2RCCON_T2BMRC0,	GPTU_T2RCCON_T2BMRC0_SHIFT,	NULL,	0},
	{"T2BMRC1",	GPTU_T2RCCON_T2BMRC1,	GPTU_T2RCCON_T2BMRC1_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t2ais_fields[] = {
	{"T2AICNT",	GPTU_T2AIS_T2AICNT,	GPTU_T2AIS_T2AICNT_SHIFT,	NULL,	0},
	{"T2AISTR",	GPTU_T2AIS_T2AISTR,	GPTU_T2AIS_T2AISTR_SHIFT,	NULL,	0},
	{"T2AISTP",	GPTU_T2AIS_T2AISTP,	GPTU_T2AIS_T2AISTP_SHIFT,	NULL,	0},
	{"T2AIUD",	GPTU_T2AIS_T2AIUD,	GPTU_T2AIS_T2AIUD_SHIFT,	NULL,	0},
	{"T2AICLR",	GPTU_T2AIS_T2AICLR,	GPTU_T2AIS_T2AICLR_SHIFT,	NULL,	0},
	{"T2AIRC0",	GPTU_T2AIS_T2AIRC0,	GPTU_T2AIS_T2AIRC0_SHIFT,	NULL,	0},
	{"T2AIRC1",	GPTU_T2AIS_T2AIRC1,	GPTU_T2AIS_T2AIRC1_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t2bis_fields[] = {
	{"T2BICNT",	GPTU_T2BIS_T2BICNT,	GPTU_T2BIS_T2BICNT_SHIFT,	NULL,	0},
	{"T2BISTR",	GPTU_T2BIS_T2BISTR,	GPTU_T2BIS_T2BISTR_SHIFT,	NULL,	0},
	{"T2BISTP",	GPTU_T2BIS_T2BISTP,	GPTU_T2BIS_T2BISTP_SHIFT,	NULL,	0},
	{"T2BIUD",	GPTU_T2BIS_T2BIUD,	GPTU_T2BIS_T2BIUD_SHIFT,	NULL,	0},
	{"T2BICLR",	GPTU_T2BIS_T2BICLR,	GPTU_T2BIS_T2BICLR_SHIFT,	NULL,	0},
	{"T2BIRC0",	GPTU_T2BIS_T2BIRC0,	GPTU_T2BIS_T2BIRC0_SHIFT,	NULL,	0},
	{"T2BIRC1",	GPTU_T2BIS_T2BIRC1,	GPTU_T2BIS_T2BIRC1_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t2es_fields[] = {
	{"T2AECNT",	GPTU_T2ES_T2AECNT,	GPTU_T2ES_T2AECNT_SHIFT,	NULL,	0},
	{"T2AESTR",	GPTU_T2ES_T2AESTR,	GPTU_T2ES_T2AESTR_SHIFT,	NULL,	0},
	{"T2AESTP",	GPTU_T2ES_T2AESTP,	GPTU_T2ES_T2AESTP_SHIFT,	NULL,	0},
	{"T2AEUD",	GPTU_T2ES_T2AEUD,	GPTU_T2ES_T2AEUD_SHIFT,		NULL,	0},
	{"T2AECLR",	GPTU_T2ES_T2AECLR,	GPTU_T2ES_T2AECLR_SHIFT,	NULL,	0},
	{"T2AERC0",	GPTU_T2ES_T2AERC0,	GPTU_T2ES_T2AERC0_SHIFT,	NULL,	0},
	{"T2AERC1",	GPTU_T2ES_T2AERC1,	GPTU_T2ES_T2AERC1_SHIFT,	NULL,	0},
	{"T2BECNT",	GPTU_T2ES_T2BECNT,	GPTU_T2ES_T2BECNT_SHIFT,	NULL,	0},
	{"T2BESTR",	GPTU_T2ES_T2BESTR,	GPTU_T2ES_T2BESTR_SHIFT,	NULL,	0},
	{"T2BESTP",	GPTU_T2ES_T2BESTP,	GPTU_T2ES_T2BESTP_SHIFT,	NULL,	0},
	{"T2BEUD",	GPTU_T2ES_T2BEUD,	GPTU_T2ES_T2BEUD_SHIFT,		NULL,	0},
	{"T2BECLR",	GPTU_T2ES_T2BECLR,	GPTU_T2ES_T2BECLR_SHIFT,	NULL,	0},
	{"T2BERC0",	GPTU_T2ES_T2BERC0,	GPTU_T2ES_T2BERC0_SHIFT,	NULL,	0},
	{"T2BERC1",	GPTU_T2ES_T2BERC1,	GPTU_T2ES_T2BERC1_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t gptu_gptu_osel_so0_values[] = {
	{"OUT00",	GPTU_OSEL_SO0_OUT00},
	{"OUT01",	GPTU_OSEL_SO0_OUT01},
	{"OUT10",	GPTU_OSEL_SO0_OUT10},
	{"OUT11",	GPTU_OSEL_SO0_OUT11},
	{"OUV_T2A",	GPTU_OSEL_SO0_OUV_T2A},
	{"OUV_T2B",	GPTU_OSEL_SO0_OUV_T2B},
	{"UNK0",	GPTU_OSEL_SO0_UNK0},
	{"UNK1",	GPTU_OSEL_SO0_UNK1},
};

static const pmb887x_module_value_t gptu_gptu_osel_so1_values[] = {
	{"OUT00",	GPTU_OSEL_SO1_OUT00},
	{"OUT01",	GPTU_OSEL_SO1_OUT01},
	{"OUT10",	GPTU_OSEL_SO1_OUT10},
	{"OUT11",	GPTU_OSEL_SO1_OUT11},
	{"OUV_T2A",	GPTU_OSEL_SO1_OUV_T2A},
	{"OUV_T2B",	GPTU_OSEL_SO1_OUV_T2B},
	{"UNK0",	GPTU_OSEL_SO1_UNK0},
	{"UNK1",	GPTU_OSEL_SO1_UNK1},
};

static const pmb887x_module_value_t gptu_gptu_osel_so2_values[] = {
	{"OUT00",	GPTU_OSEL_SO2_OUT00},
	{"OUT01",	GPTU_OSEL_SO2_OUT01},
	{"OUT10",	GPTU_OSEL_SO2_OUT10},
	{"OUT11",	GPTU_OSEL_SO2_OUT11},
	{"OUV_T2A",	GPTU_OSEL_SO2_OUV_T2A},
	{"OUV_T2B",	GPTU_OSEL_SO2_OUV_T2B},
	{"UNK0",	GPTU_OSEL_SO2_UNK0},
	{"UNK1",	GPTU_OSEL_SO2_UNK1},
};

static const pmb887x_module_value_t gptu_gptu_osel_so3_values[] = {
	{"OUT00",	GPTU_OSEL_SO3_OUT00},
	{"OUT01",	GPTU_OSEL_SO3_OUT01},
	{"OUT10",	GPTU_OSEL_SO3_OUT10},
	{"OUT11",	GPTU_OSEL_SO3_OUT11},
	{"OUV_T2A",	GPTU_OSEL_SO3_OUV_T2A},
	{"OUV_T2B",	GPTU_OSEL_SO3_OUV_T2B},
	{"UNK0",	GPTU_OSEL_SO3_UNK0},
	{"UNK1",	GPTU_OSEL_SO3_UNK1},
};

static const pmb887x_module_value_t gptu_gptu_osel_so4_values[] = {
	{"OUT00",	GPTU_OSEL_SO4_OUT00},
	{"OUT01",	GPTU_OSEL_SO4_OUT01},
	{"OUT10",	GPTU_OSEL_SO4_OUT10},
	{"OUT11",	GPTU_OSEL_SO4_OUT11},
	{"OUV_T2A",	GPTU_OSEL_SO4_OUV_T2A},
	{"OUV_T2B",	GPTU_OSEL_SO4_OUV_T2B},
	{"UNK0",	GPTU_OSEL_SO4_UNK0},
	{"UNK1",	GPTU_OSEL_SO4_UNK1},
};

static const pmb887x_module_value_t gptu_gptu_osel_so5_values[] = {
	{"OUT00",	GPTU_OSEL_SO5_OUT00},
	{"OUT01",	GPTU_OSEL_SO5_OUT01},
	{"OUT10",	GPTU_OSEL_SO5_OUT10},
	{"OUT11",	GPTU_OSEL_SO5_OUT11},
	{"OUV_T2A",	GPTU_OSEL_SO5_OUV_T2A},
	{"OUV_T2B",	GPTU_OSEL_SO5_OUV_T2B},
	{"UNK0",	GPTU_OSEL_SO5_UNK0},
	{"UNK1",	GPTU_OSEL_SO5_UNK1},
};

static const pmb887x_module_value_t gptu_gptu_osel_so6_values[] = {
	{"OUT00",	GPTU_OSEL_SO6_OUT00},
	{"OUT01",	GPTU_OSEL_SO6_OUT01},
	{"OUT10",	GPTU_OSEL_SO6_OUT10},
	{"OUT11",	GPTU_OSEL_SO6_OUT11},
	{"OUV_T2A",	GPTU_OSEL_SO6_OUV_T2A},
	{"OUV_T2B",	GPTU_OSEL_SO6_OUV_T2B},
	{"UNK0",	GPTU_OSEL_SO6_UNK0},
	{"UNK1",	GPTU_OSEL_SO6_UNK1},
};

static const pmb887x_module_value_t gptu_gptu_osel_so7_values[] = {
	{"OUT00",	GPTU_OSEL_SO7_OUT00},
	{"OUT01",	GPTU_OSEL_SO7_OUT01},
	{"OUT10",	GPTU_OSEL_SO7_OUT10},
	{"OUT11",	GPTU_OSEL_SO7_OUT11},
	{"OUV_T2A",	GPTU_OSEL_SO7_OUV_T2A},
	{"OUV_T2B",	GPTU_OSEL_SO7_OUV_T2B},
	{"UNK0",	GPTU_OSEL_SO7_UNK0},
	{"UNK1",	GPTU_OSEL_SO7_UNK1},
};

static const pmb887x_module_field_t gptu_osel_fields[] = {
	{"SO0",	GPTU_OSEL_SO0,	GPTU_OSEL_SO0_SHIFT,	gptu_gptu_osel_so0_values,	ARRAY_SIZE(gptu_gptu_osel_so0_values)},
	{"SO1",	GPTU_OSEL_SO1,	GPTU_OSEL_SO1_SHIFT,	gptu_gptu_osel_so1_values,	ARRAY_SIZE(gptu_gptu_osel_so1_values)},
	{"SO2",	GPTU_OSEL_SO2,	GPTU_OSEL_SO2_SHIFT,	gptu_gptu_osel_so2_values,	ARRAY_SIZE(gptu_gptu_osel_so2_values)},
	{"SO3",	GPTU_OSEL_SO3,	GPTU_OSEL_SO3_SHIFT,	gptu_gptu_osel_so3_values,	ARRAY_SIZE(gptu_gptu_osel_so3_values)},
	{"SO4",	GPTU_OSEL_SO4,	GPTU_OSEL_SO4_SHIFT,	gptu_gptu_osel_so4_values,	ARRAY_SIZE(gptu_gptu_osel_so4_values)},
	{"SO5",	GPTU_OSEL_SO5,	GPTU_OSEL_SO5_SHIFT,	gptu_gptu_osel_so5_values,	ARRAY_SIZE(gptu_gptu_osel_so5_values)},
	{"SO6",	GPTU_OSEL_SO6,	GPTU_OSEL_SO6_SHIFT,	gptu_gptu_osel_so6_values,	ARRAY_SIZE(gptu_gptu_osel_so6_values)},
	{"SO7",	GPTU_OSEL_SO7,	GPTU_OSEL_SO7_SHIFT,	gptu_gptu_osel_so7_values,	ARRAY_SIZE(gptu_gptu_osel_so7_values)},
};

static const pmb887x_module_field_t gptu_out_fields[] = {
	{"OUT0",	GPTU_OUT_OUT0,	GPTU_OUT_OUT0_SHIFT,	NULL,	0},
	{"OUT1",	GPTU_OUT_OUT1,	GPTU_OUT_OUT1_SHIFT,	NULL,	0},
	{"OUT2",	GPTU_OUT_OUT2,	GPTU_OUT_OUT2_SHIFT,	NULL,	0},
	{"OUT3",	GPTU_OUT_OUT3,	GPTU_OUT_OUT3_SHIFT,	NULL,	0},
	{"OUT4",	GPTU_OUT_OUT4,	GPTU_OUT_OUT4_SHIFT,	NULL,	0},
	{"OUT5",	GPTU_OUT_OUT5,	GPTU_OUT_OUT5_SHIFT,	NULL,	0},
	{"OUT6",	GPTU_OUT_OUT6,	GPTU_OUT_OUT6_SHIFT,	NULL,	0},
	{"OUT7",	GPTU_OUT_OUT7,	GPTU_OUT_OUT7_SHIFT,	NULL,	0},
	{"CLRO0",	GPTU_OUT_CLRO0,	GPTU_OUT_CLRO0_SHIFT,	NULL,	0},
	{"CLRO1",	GPTU_OUT_CLRO1,	GPTU_OUT_CLRO1_SHIFT,	NULL,	0},
	{"CLRO2",	GPTU_OUT_CLRO2,	GPTU_OUT_CLRO2_SHIFT,	NULL,	0},
	{"CLRO3",	GPTU_OUT_CLRO3,	GPTU_OUT_CLRO3_SHIFT,	NULL,	0},
	{"CLRO4",	GPTU_OUT_CLRO4,	GPTU_OUT_CLRO4_SHIFT,	NULL,	0},
	{"CLRO5",	GPTU_OUT_CLRO5,	GPTU_OUT_CLRO5_SHIFT,	NULL,	0},
	{"CLRO6",	GPTU_OUT_CLRO6,	GPTU_OUT_CLRO6_SHIFT,	NULL,	0},
	{"CLRO7",	GPTU_OUT_CLRO7,	GPTU_OUT_CLRO7_SHIFT,	NULL,	0},
	{"SETO0",	GPTU_OUT_SETO0,	GPTU_OUT_SETO0_SHIFT,	NULL,	0},
	{"SETO1",	GPTU_OUT_SETO1,	GPTU_OUT_SETO1_SHIFT,	NULL,	0},
	{"SETO2",	GPTU_OUT_SETO2,	GPTU_OUT_SETO2_SHIFT,	NULL,	0},
	{"SETO3",	GPTU_OUT_SETO3,	GPTU_OUT_SETO3_SHIFT,	NULL,	0},
	{"SETO4",	GPTU_OUT_SETO4,	GPTU_OUT_SETO4_SHIFT,	NULL,	0},
	{"SETO5",	GPTU_OUT_SETO5,	GPTU_OUT_SETO5_SHIFT,	NULL,	0},
	{"SETO6",	GPTU_OUT_SETO6,	GPTU_OUT_SETO6_SHIFT,	NULL,	0},
	{"SETO7",	GPTU_OUT_SETO7,	GPTU_OUT_SETO7_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t0dcba_fields[] = {
	{"T0A",	GPTU_T0DCBA_T0A,	GPTU_T0DCBA_T0A_SHIFT,	NULL,	0},
	{"T0B",	GPTU_T0DCBA_T0B,	GPTU_T0DCBA_T0B_SHIFT,	NULL,	0},
	{"T0C",	GPTU_T0DCBA_T0C,	GPTU_T0DCBA_T0C_SHIFT,	NULL,	0},
	{"T0D",	GPTU_T0DCBA_T0D,	GPTU_T0DCBA_T0D_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t0cba_fields[] = {
	{"T0A",	GPTU_T0CBA_T0A,	GPTU_T0CBA_T0A_SHIFT,	NULL,	0},
	{"T0B",	GPTU_T0CBA_T0B,	GPTU_T0CBA_T0B_SHIFT,	NULL,	0},
	{"T0C",	GPTU_T0CBA_T0C,	GPTU_T0CBA_T0C_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t0rdcba_fields[] = {
	{"T0RA",	GPTU_T0RDCBA_T0RA,	GPTU_T0RDCBA_T0RA_SHIFT,	NULL,	0},
	{"T0RB",	GPTU_T0RDCBA_T0RB,	GPTU_T0RDCBA_T0RB_SHIFT,	NULL,	0},
	{"T0RC",	GPTU_T0RDCBA_T0RC,	GPTU_T0RDCBA_T0RC_SHIFT,	NULL,	0},
	{"T0RD",	GPTU_T0RDCBA_T0RD,	GPTU_T0RDCBA_T0RD_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t0rcba_fields[] = {
	{"T0RA",	GPTU_T0RCBA_T0RA,	GPTU_T0RCBA_T0RA_SHIFT,	NULL,	0},
	{"T0RB",	GPTU_T0RCBA_T0RB,	GPTU_T0RCBA_T0RB_SHIFT,	NULL,	0},
	{"T0RC",	GPTU_T0RCBA_T0RC,	GPTU_T0RCBA_T0RC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t1dcba_fields[] = {
	{"T1A",	GPTU_T1DCBA_T1A,	GPTU_T1DCBA_T1A_SHIFT,	NULL,	0},
	{"T1B",	GPTU_T1DCBA_T1B,	GPTU_T1DCBA_T1B_SHIFT,	NULL,	0},
	{"T1C",	GPTU_T1DCBA_T1C,	GPTU_T1DCBA_T1C_SHIFT,	NULL,	0},
	{"T1D",	GPTU_T1DCBA_T1D,	GPTU_T1DCBA_T1D_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t1cba_fields[] = {
	{"T1A",	GPTU_T1CBA_T1A,	GPTU_T1CBA_T1A_SHIFT,	NULL,	0},
	{"T1B",	GPTU_T1CBA_T1B,	GPTU_T1CBA_T1B_SHIFT,	NULL,	0},
	{"T1C",	GPTU_T1CBA_T1C,	GPTU_T1CBA_T1C_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t1rdcba_fields[] = {
	{"T1RA",	GPTU_T1RDCBA_T1RA,	GPTU_T1RDCBA_T1RA_SHIFT,	NULL,	0},
	{"T1RB",	GPTU_T1RDCBA_T1RB,	GPTU_T1RDCBA_T1RB_SHIFT,	NULL,	0},
	{"T1RC",	GPTU_T1RDCBA_T1RC,	GPTU_T1RDCBA_T1RC_SHIFT,	NULL,	0},
	{"T1RD",	GPTU_T1RDCBA_T1RD,	GPTU_T1RDCBA_T1RD_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t1rcba_fields[] = {
	{"T1RA",	GPTU_T1RCBA_T1RA,	GPTU_T1RCBA_T1RA_SHIFT,	NULL,	0},
	{"T1RB",	GPTU_T1RCBA_T1RB,	GPTU_T1RCBA_T1RB_SHIFT,	NULL,	0},
	{"T1RC",	GPTU_T1RCBA_T1RC,	GPTU_T1RCBA_T1RC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t2_fields[] = {
	{"T2A",	GPTU_T2_T2A,	GPTU_T2_T2A_SHIFT,	NULL,	0},
	{"T2B",	GPTU_T2_T2B,	GPTU_T2_T2B_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t2rc0_fields[] = {
	{"T2ARC0",	GPTU_T2RC0_T2ARC0,	GPTU_T2RC0_T2ARC0_SHIFT,	NULL,	0},
	{"T2BRC0",	GPTU_T2RC0_T2BRC0,	GPTU_T2RC0_T2BRC0_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t2rc1_fields[] = {
	{"T2ARC1",	GPTU_T2RC1_T2ARC1,	GPTU_T2RC1_T2ARC1_SHIFT,	NULL,	0},
	{"T2BRC1",	GPTU_T2RC1_T2BRC1,	GPTU_T2RC1_T2BRC1_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gptu_t012run_fields[] = {
	{"T0ARUN",	GPTU_T012RUN_T0ARUN,	GPTU_T012RUN_T0ARUN_SHIFT,	NULL,	0},
	{"T0BRUN",	GPTU_T012RUN_T0BRUN,	GPTU_T012RUN_T0BRUN_SHIFT,	NULL,	0},
	{"T0CRUN",	GPTU_T012RUN_T0CRUN,	GPTU_T012RUN_T0CRUN_SHIFT,	NULL,	0},
	{"T0DRUN",	GPTU_T012RUN_T0DRUN,	GPTU_T012RUN_T0DRUN_SHIFT,	NULL,	0},
	{"T1ARUN",	GPTU_T012RUN_T1ARUN,	GPTU_T012RUN_T1ARUN_SHIFT,	NULL,	0},
	{"T1BRUN",	GPTU_T012RUN_T1BRUN,	GPTU_T012RUN_T1BRUN_SHIFT,	NULL,	0},
	{"T1CRUN",	GPTU_T012RUN_T1CRUN,	GPTU_T012RUN_T1CRUN_SHIFT,	NULL,	0},
	{"T1DRUN",	GPTU_T012RUN_T1DRUN,	GPTU_T012RUN_T1DRUN_SHIFT,	NULL,	0},
	{"T2ARUN",	GPTU_T012RUN_T2ARUN,	GPTU_T012RUN_T2ARUN_SHIFT,	NULL,	0},
	{"T2ASETR",	GPTU_T012RUN_T2ASETR,	GPTU_T012RUN_T2ASETR_SHIFT,	NULL,	0},
	{"T2ACLRR",	GPTU_T012RUN_T2ACLRR,	GPTU_T012RUN_T2ACLRR_SHIFT,	NULL,	0},
	{"T2BRUN",	GPTU_T012RUN_T2BRUN,	GPTU_T012RUN_T2BRUN_SHIFT,	NULL,	0},
	{"T2BSETR",	GPTU_T012RUN_T2BSETR,	GPTU_T012RUN_T2BSETR_SHIFT,	NULL,	0},
	{"T2BCLRR",	GPTU_T012RUN_T2BCLRR,	GPTU_T012RUN_T2BCLRR_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t gptu_gptu_srsel_ssr7_values[] = {
	{"START_A",		GPTU_SRSEL_SSR7_START_A},
	{"STOP_A",		GPTU_SRSEL_SSR7_STOP_A},
	{"UPDOWN_A",	GPTU_SRSEL_SSR7_UPDOWN_A},
	{"CLEAR_A",		GPTU_SRSEL_SSR7_CLEAR_A},
	{"RLCP0_A",		GPTU_SRSEL_SSR7_RLCP0_A},
	{"RLCP1_A",		GPTU_SRSEL_SSR7_RLCP1_A},
	{"OUV_T2A",		GPTU_SRSEL_SSR7_OUV_T2A},
	{"OUV_T2B",		GPTU_SRSEL_SSR7_OUV_T2B},
	{"START_B",		GPTU_SRSEL_SSR7_START_B},
	{"STOP_B",		GPTU_SRSEL_SSR7_STOP_B},
	{"RLCP0_B",		GPTU_SRSEL_SSR7_RLCP0_B},
	{"RLCP1_B",		GPTU_SRSEL_SSR7_RLCP1_B},
	{"SR00",		GPTU_SRSEL_SSR7_SR00},
	{"SR01",		GPTU_SRSEL_SSR7_SR01},
	{"SR10",		GPTU_SRSEL_SSR7_SR10},
	{"SR11",		GPTU_SRSEL_SSR7_SR11},
};

static const pmb887x_module_value_t gptu_gptu_srsel_ssr6_values[] = {
	{"START_A",		GPTU_SRSEL_SSR6_START_A},
	{"STOP_A",		GPTU_SRSEL_SSR6_STOP_A},
	{"UPDOWN_A",	GPTU_SRSEL_SSR6_UPDOWN_A},
	{"CLEAR_A",		GPTU_SRSEL_SSR6_CLEAR_A},
	{"RLCP0_A",		GPTU_SRSEL_SSR6_RLCP0_A},
	{"RLCP1_A",		GPTU_SRSEL_SSR6_RLCP1_A},
	{"OUV_T2A",		GPTU_SRSEL_SSR6_OUV_T2A},
	{"OUV_T2B",		GPTU_SRSEL_SSR6_OUV_T2B},
	{"START_B",		GPTU_SRSEL_SSR6_START_B},
	{"STOP_B",		GPTU_SRSEL_SSR6_STOP_B},
	{"RLCP0_B",		GPTU_SRSEL_SSR6_RLCP0_B},
	{"RLCP1_B",		GPTU_SRSEL_SSR6_RLCP1_B},
	{"SR00",		GPTU_SRSEL_SSR6_SR00},
	{"SR01",		GPTU_SRSEL_SSR6_SR01},
	{"SR10",		GPTU_SRSEL_SSR6_SR10},
	{"SR11",		GPTU_SRSEL_SSR6_SR11},
};

static const pmb887x_module_value_t gptu_gptu_srsel_ssr5_values[] = {
	{"START_A",		GPTU_SRSEL_SSR5_START_A},
	{"STOP_A",		GPTU_SRSEL_SSR5_STOP_A},
	{"UPDOWN_A",	GPTU_SRSEL_SSR5_UPDOWN_A},
	{"CLEAR_A",		GPTU_SRSEL_SSR5_CLEAR_A},
	{"RLCP0_A",		GPTU_SRSEL_SSR5_RLCP0_A},
	{"RLCP1_A",		GPTU_SRSEL_SSR5_RLCP1_A},
	{"OUV_T2A",		GPTU_SRSEL_SSR5_OUV_T2A},
	{"OUV_T2B",		GPTU_SRSEL_SSR5_OUV_T2B},
	{"START_B",		GPTU_SRSEL_SSR5_START_B},
	{"STOP_B",		GPTU_SRSEL_SSR5_STOP_B},
	{"RLCP0_B",		GPTU_SRSEL_SSR5_RLCP0_B},
	{"RLCP1_B",		GPTU_SRSEL_SSR5_RLCP1_B},
	{"SR00",		GPTU_SRSEL_SSR5_SR00},
	{"SR01",		GPTU_SRSEL_SSR5_SR01},
	{"SR10",		GPTU_SRSEL_SSR5_SR10},
	{"SR11",		GPTU_SRSEL_SSR5_SR11},
};

static const pmb887x_module_value_t gptu_gptu_srsel_ssr4_values[] = {
	{"START_A",		GPTU_SRSEL_SSR4_START_A},
	{"STOP_A",		GPTU_SRSEL_SSR4_STOP_A},
	{"UPDOWN_A",	GPTU_SRSEL_SSR4_UPDOWN_A},
	{"CLEAR_A",		GPTU_SRSEL_SSR4_CLEAR_A},
	{"RLCP0_A",		GPTU_SRSEL_SSR4_RLCP0_A},
	{"RLCP1_A",		GPTU_SRSEL_SSR4_RLCP1_A},
	{"OUV_T2A",		GPTU_SRSEL_SSR4_OUV_T2A},
	{"OUV_T2B",		GPTU_SRSEL_SSR4_OUV_T2B},
	{"START_B",		GPTU_SRSEL_SSR4_START_B},
	{"STOP_B",		GPTU_SRSEL_SSR4_STOP_B},
	{"RLCP0_B",		GPTU_SRSEL_SSR4_RLCP0_B},
	{"RLCP1_B",		GPTU_SRSEL_SSR4_RLCP1_B},
	{"SR00",		GPTU_SRSEL_SSR4_SR00},
	{"SR01",		GPTU_SRSEL_SSR4_SR01},
	{"SR10",		GPTU_SRSEL_SSR4_SR10},
	{"SR11",		GPTU_SRSEL_SSR4_SR11},
};

static const pmb887x_module_value_t gptu_gptu_srsel_ssr3_values[] = {
	{"START_A",		GPTU_SRSEL_SSR3_START_A},
	{"STOP_A",		GPTU_SRSEL_SSR3_STOP_A},
	{"UPDOWN_A",	GPTU_SRSEL_SSR3_UPDOWN_A},
	{"CLEAR_A",		GPTU_SRSEL_SSR3_CLEAR_A},
	{"RLCP0_A",		GPTU_SRSEL_SSR3_RLCP0_A},
	{"RLCP1_A",		GPTU_SRSEL_SSR3_RLCP1_A},
	{"OUV_T2A",		GPTU_SRSEL_SSR3_OUV_T2A},
	{"OUV_T2B",		GPTU_SRSEL_SSR3_OUV_T2B},
	{"START_B",		GPTU_SRSEL_SSR3_START_B},
	{"STOP_B",		GPTU_SRSEL_SSR3_STOP_B},
	{"RLCP0_B",		GPTU_SRSEL_SSR3_RLCP0_B},
	{"RLCP1_B",		GPTU_SRSEL_SSR3_RLCP1_B},
	{"SR00",		GPTU_SRSEL_SSR3_SR00},
	{"SR01",		GPTU_SRSEL_SSR3_SR01},
	{"SR10",		GPTU_SRSEL_SSR3_SR10},
	{"SR11",		GPTU_SRSEL_SSR3_SR11},
};

static const pmb887x_module_value_t gptu_gptu_srsel_ssr2_values[] = {
	{"START_A",		GPTU_SRSEL_SSR2_START_A},
	{"STOP_A",		GPTU_SRSEL_SSR2_STOP_A},
	{"UPDOWN_A",	GPTU_SRSEL_SSR2_UPDOWN_A},
	{"CLEAR_A",		GPTU_SRSEL_SSR2_CLEAR_A},
	{"RLCP0_A",		GPTU_SRSEL_SSR2_RLCP0_A},
	{"RLCP1_A",		GPTU_SRSEL_SSR2_RLCP1_A},
	{"OUV_T2A",		GPTU_SRSEL_SSR2_OUV_T2A},
	{"OUV_T2B",		GPTU_SRSEL_SSR2_OUV_T2B},
	{"START_B",		GPTU_SRSEL_SSR2_START_B},
	{"STOP_B",		GPTU_SRSEL_SSR2_STOP_B},
	{"RLCP0_B",		GPTU_SRSEL_SSR2_RLCP0_B},
	{"RLCP1_B",		GPTU_SRSEL_SSR2_RLCP1_B},
	{"SR00",		GPTU_SRSEL_SSR2_SR00},
	{"SR01",		GPTU_SRSEL_SSR2_SR01},
	{"SR10",		GPTU_SRSEL_SSR2_SR10},
	{"SR11",		GPTU_SRSEL_SSR2_SR11},
};

static const pmb887x_module_value_t gptu_gptu_srsel_ssr1_values[] = {
	{"START_A",		GPTU_SRSEL_SSR1_START_A},
	{"STOP_A",		GPTU_SRSEL_SSR1_STOP_A},
	{"UPDOWN_A",	GPTU_SRSEL_SSR1_UPDOWN_A},
	{"CLEAR_A",		GPTU_SRSEL_SSR1_CLEAR_A},
	{"RLCP0_A",		GPTU_SRSEL_SSR1_RLCP0_A},
	{"RLCP1_A",		GPTU_SRSEL_SSR1_RLCP1_A},
	{"OUV_T2A",		GPTU_SRSEL_SSR1_OUV_T2A},
	{"OUV_T2B",		GPTU_SRSEL_SSR1_OUV_T2B},
	{"START_B",		GPTU_SRSEL_SSR1_START_B},
	{"STOP_B",		GPTU_SRSEL_SSR1_STOP_B},
	{"RLCP0_B",		GPTU_SRSEL_SSR1_RLCP0_B},
	{"RLCP1_B",		GPTU_SRSEL_SSR1_RLCP1_B},
	{"SR00",		GPTU_SRSEL_SSR1_SR00},
	{"SR01",		GPTU_SRSEL_SSR1_SR01},
	{"SR10",		GPTU_SRSEL_SSR1_SR10},
	{"SR11",		GPTU_SRSEL_SSR1_SR11},
};

static const pmb887x_module_value_t gptu_gptu_srsel_ssr0_values[] = {
	{"START_A",		GPTU_SRSEL_SSR0_START_A},
	{"STOP_A",		GPTU_SRSEL_SSR0_STOP_A},
	{"UPDOWN_A",	GPTU_SRSEL_SSR0_UPDOWN_A},
	{"CLEAR_A",		GPTU_SRSEL_SSR0_CLEAR_A},
	{"RLCP0_A",		GPTU_SRSEL_SSR0_RLCP0_A},
	{"RLCP1_A",		GPTU_SRSEL_SSR0_RLCP1_A},
	{"OUV_T2A",		GPTU_SRSEL_SSR0_OUV_T2A},
	{"OUV_T2B",		GPTU_SRSEL_SSR0_OUV_T2B},
	{"START_B",		GPTU_SRSEL_SSR0_START_B},
	{"STOP_B",		GPTU_SRSEL_SSR0_STOP_B},
	{"RLCP0_B",		GPTU_SRSEL_SSR0_RLCP0_B},
	{"RLCP1_B",		GPTU_SRSEL_SSR0_RLCP1_B},
	{"SR00",		GPTU_SRSEL_SSR0_SR00},
	{"SR01",		GPTU_SRSEL_SSR0_SR01},
	{"SR10",		GPTU_SRSEL_SSR0_SR10},
	{"SR11",		GPTU_SRSEL_SSR0_SR11},
};

static const pmb887x_module_field_t gptu_srsel_fields[] = {
	{"SSR7",	GPTU_SRSEL_SSR7,	GPTU_SRSEL_SSR7_SHIFT,	gptu_gptu_srsel_ssr7_values,	ARRAY_SIZE(gptu_gptu_srsel_ssr7_values)},
	{"SSR6",	GPTU_SRSEL_SSR6,	GPTU_SRSEL_SSR6_SHIFT,	gptu_gptu_srsel_ssr6_values,	ARRAY_SIZE(gptu_gptu_srsel_ssr6_values)},
	{"SSR5",	GPTU_SRSEL_SSR5,	GPTU_SRSEL_SSR5_SHIFT,	gptu_gptu_srsel_ssr5_values,	ARRAY_SIZE(gptu_gptu_srsel_ssr5_values)},
	{"SSR4",	GPTU_SRSEL_SSR4,	GPTU_SRSEL_SSR4_SHIFT,	gptu_gptu_srsel_ssr4_values,	ARRAY_SIZE(gptu_gptu_srsel_ssr4_values)},
	{"SSR3",	GPTU_SRSEL_SSR3,	GPTU_SRSEL_SSR3_SHIFT,	gptu_gptu_srsel_ssr3_values,	ARRAY_SIZE(gptu_gptu_srsel_ssr3_values)},
	{"SSR2",	GPTU_SRSEL_SSR2,	GPTU_SRSEL_SSR2_SHIFT,	gptu_gptu_srsel_ssr2_values,	ARRAY_SIZE(gptu_gptu_srsel_ssr2_values)},
	{"SSR1",	GPTU_SRSEL_SSR1,	GPTU_SRSEL_SSR1_SHIFT,	gptu_gptu_srsel_ssr1_values,	ARRAY_SIZE(gptu_gptu_srsel_ssr1_values)},
	{"SSR0",	GPTU_SRSEL_SSR0,	GPTU_SRSEL_SSR0_SHIFT,	gptu_gptu_srsel_ssr0_values,	ARRAY_SIZE(gptu_gptu_srsel_ssr0_values)},
};

static const pmb887x_module_field_t gptu_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t gptu_regs[] = {
	{"CLC",		GPTU_CLC,		gptu_clc_fields,		ARRAY_SIZE(gptu_clc_fields),		0},
	{"ID",		GPTU_ID,		gptu_id_fields,			ARRAY_SIZE(gptu_id_fields),			0},
	{"T01IRS",	GPTU_T01IRS,	gptu_t01irs_fields,		ARRAY_SIZE(gptu_t01irs_fields),		0},
	{"T01OTS",	GPTU_T01OTS,	gptu_t01ots_fields,		ARRAY_SIZE(gptu_t01ots_fields),		0},
	{"T2CON",	GPTU_T2CON,		gptu_t2con_fields,		ARRAY_SIZE(gptu_t2con_fields),		0},
	{"T2RCCON",	GPTU_T2RCCON,	gptu_t2rccon_fields,	ARRAY_SIZE(gptu_t2rccon_fields),	0},
	{"T2AIS",	GPTU_T2AIS,		gptu_t2ais_fields,		ARRAY_SIZE(gptu_t2ais_fields),		0},
	{"T2BIS",	GPTU_T2BIS,		gptu_t2bis_fields,		ARRAY_SIZE(gptu_t2bis_fields),		0},
	{"T2ES",	GPTU_T2ES,		gptu_t2es_fields,		ARRAY_SIZE(gptu_t2es_fields),		0},
	{"OSEL",	GPTU_OSEL,		gptu_osel_fields,		ARRAY_SIZE(gptu_osel_fields),		0},
	{"OUT",		GPTU_OUT,		gptu_out_fields,		ARRAY_SIZE(gptu_out_fields),		0},
	{"T0DCBA",	GPTU_T0DCBA,	gptu_t0dcba_fields,		ARRAY_SIZE(gptu_t0dcba_fields),		0},
	{"T0CBA",	GPTU_T0CBA,		gptu_t0cba_fields,		ARRAY_SIZE(gptu_t0cba_fields),		0},
	{"T0RDCBA",	GPTU_T0RDCBA,	gptu_t0rdcba_fields,	ARRAY_SIZE(gptu_t0rdcba_fields),	0},
	{"T0RCBA",	GPTU_T0RCBA,	gptu_t0rcba_fields,		ARRAY_SIZE(gptu_t0rcba_fields),		0},
	{"T1DCBA",	GPTU_T1DCBA,	gptu_t1dcba_fields,		ARRAY_SIZE(gptu_t1dcba_fields),		0},
	{"T1CBA",	GPTU_T1CBA,		gptu_t1cba_fields,		ARRAY_SIZE(gptu_t1cba_fields),		0},
	{"T1RDCBA",	GPTU_T1RDCBA,	gptu_t1rdcba_fields,	ARRAY_SIZE(gptu_t1rdcba_fields),	0},
	{"T1RCBA",	GPTU_T1RCBA,	gptu_t1rcba_fields,		ARRAY_SIZE(gptu_t1rcba_fields),		0},
	{"T2",		GPTU_T2,		gptu_t2_fields,			ARRAY_SIZE(gptu_t2_fields),			0},
	{"T2RC0",	GPTU_T2RC0,		gptu_t2rc0_fields,		ARRAY_SIZE(gptu_t2rc0_fields),		0},
	{"T2RC1",	GPTU_T2RC1,		gptu_t2rc1_fields,		ARRAY_SIZE(gptu_t2rc1_fields),		0},
	{"T012RUN",	GPTU_T012RUN,	gptu_t012run_fields,	ARRAY_SIZE(gptu_t012run_fields),	0},
	{"SRSEL",	GPTU_SRSEL,		gptu_srsel_fields,		ARRAY_SIZE(gptu_srsel_fields),		0},
	{"SRC0",	GPTU_SRC0,		gptu_src_fields,		ARRAY_SIZE(gptu_src_fields),		0},
	{"SRC1",	GPTU_SRC1,		gptu_src_fields,		ARRAY_SIZE(gptu_src_fields),		0},
	{"SRC2",	GPTU_SRC2,		gptu_src_fields,		ARRAY_SIZE(gptu_src_fields),		0},
	{"SRC3",	GPTU_SRC3,		gptu_src_fields,		ARRAY_SIZE(gptu_src_fields),		0},
	{"SRC4",	GPTU_SRC4,		gptu_src_fields,		ARRAY_SIZE(gptu_src_fields),		0},
	{"SRC5",	GPTU_SRC5,		gptu_src_fields,		ARRAY_SIZE(gptu_src_fields),		0},
	{"SRC6",	GPTU_SRC6,		gptu_src_fields,		ARRAY_SIZE(gptu_src_fields),		0},
	{"SRC7",	GPTU_SRC7,		gptu_src_fields,		ARRAY_SIZE(gptu_src_fields),		0},
};

static const pmb887x_module_field_t afc_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t afc_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t afc_regs[] = {
	{"CLC",	AFC_CLC,	afc_clc_fields,	ARRAY_SIZE(afc_clc_fields),	0},
	{"ID",	AFC_ID,		afc_id_fields,	ARRAY_SIZE(afc_id_fields),	0},
};

static const pmb887x_module_field_t dsp_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t dsp_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t dsp_regs[] = {
	{"CLC",		DSP_CLC,		dsp_clc_fields,	ARRAY_SIZE(dsp_clc_fields),	0},
	{"ID",		DSP_ID,			dsp_id_fields,	ARRAY_SIZE(dsp_id_fields),	0},
	{"UNK0",	DSP_UNK0,		NULL,			0,							0},
	{"UNK1",	DSP_UNK1,		NULL,			0,							0},
	{"RAM0",	DSP_RAM0,		NULL,			0,							0},
	{"RAM1",	DSP_RAM1,		NULL,			0,							0},
	{"RAM2",	DSP_RAM2,		NULL,			0,							0},
	{"RAM3",	DSP_RAM3,		NULL,			0,							0},
	{"RAM4",	DSP_RAM4,		NULL,			0,							0},
	{"RAM5",	DSP_RAM5,		NULL,			0,							0},
	{"RAM6",	DSP_RAM6,		NULL,			0,							0},
	{"RAM7",	DSP_RAM7,		NULL,			0,							0},
	{"RAM8",	DSP_RAM8,		NULL,			0,							0},
	{"RAM9",	DSP_RAM9,		NULL,			0,							0},
	{"RAM10",	DSP_RAM10,		NULL,			0,							0},
	{"RAM11",	DSP_RAM11,		NULL,			0,							0},
	{"RAM12",	DSP_RAM12,		NULL,			0,							0},
	{"RAM13",	DSP_RAM13,		NULL,			0,							0},
	{"RAM14",	DSP_RAM14,		NULL,			0,							0},
	{"RAM15",	DSP_RAM15,		NULL,			0,							0},
	{"RAM16",	DSP_RAM16,		NULL,			0,							0},
	{"RAM17",	DSP_RAM17,		NULL,			0,							0},
	{"RAM18",	DSP_RAM18,		NULL,			0,							0},
	{"RAM19",	DSP_RAM19,		NULL,			0,							0},
	{"RAM20",	DSP_RAM20,		NULL,			0,							0},
	{"RAM21",	DSP_RAM21,		NULL,			0,							0},
	{"RAM22",	DSP_RAM22,		NULL,			0,							0},
	{"RAM23",	DSP_RAM23,		NULL,			0,							0},
	{"RAM24",	DSP_RAM24,		NULL,			0,							0},
	{"RAM25",	DSP_RAM25,		NULL,			0,							0},
	{"RAM26",	DSP_RAM26,		NULL,			0,							0},
	{"RAM27",	DSP_RAM27,		NULL,			0,							0},
	{"RAM28",	DSP_RAM28,		NULL,			0,							0},
	{"RAM29",	DSP_RAM29,		NULL,			0,							0},
	{"RAM30",	DSP_RAM30,		NULL,			0,							0},
	{"RAM31",	DSP_RAM31,		NULL,			0,							0},
	{"RAM32",	DSP_RAM32,		NULL,			0,							0},
	{"RAM33",	DSP_RAM33,		NULL,			0,							0},
	{"RAM34",	DSP_RAM34,		NULL,			0,							0},
	{"RAM35",	DSP_RAM35,		NULL,			0,							0},
	{"RAM36",	DSP_RAM36,		NULL,			0,							0},
	{"RAM37",	DSP_RAM37,		NULL,			0,							0},
	{"RAM38",	DSP_RAM38,		NULL,			0,							0},
	{"RAM39",	DSP_RAM39,		NULL,			0,							0},
	{"RAM40",	DSP_RAM40,		NULL,			0,							0},
	{"RAM41",	DSP_RAM41,		NULL,			0,							0},
	{"RAM42",	DSP_RAM42,		NULL,			0,							0},
	{"RAM43",	DSP_RAM43,		NULL,			0,							0},
	{"RAM44",	DSP_RAM44,		NULL,			0,							0},
	{"RAM45",	DSP_RAM45,		NULL,			0,							0},
	{"RAM46",	DSP_RAM46,		NULL,			0,							0},
	{"RAM47",	DSP_RAM47,		NULL,			0,							0},
	{"RAM48",	DSP_RAM48,		NULL,			0,							0},
	{"RAM49",	DSP_RAM49,		NULL,			0,							0},
	{"RAM50",	DSP_RAM50,		NULL,			0,							0},
	{"RAM51",	DSP_RAM51,		NULL,			0,							0},
	{"RAM52",	DSP_RAM52,		NULL,			0,							0},
	{"RAM53",	DSP_RAM53,		NULL,			0,							0},
	{"RAM54",	DSP_RAM54,		NULL,			0,							0},
	{"RAM55",	DSP_RAM55,		NULL,			0,							0},
	{"RAM56",	DSP_RAM56,		NULL,			0,							0},
	{"RAM57",	DSP_RAM57,		NULL,			0,							0},
	{"RAM58",	DSP_RAM58,		NULL,			0,							0},
	{"RAM59",	DSP_RAM59,		NULL,			0,							0},
	{"RAM60",	DSP_RAM60,		NULL,			0,							0},
	{"RAM61",	DSP_RAM61,		NULL,			0,							0},
	{"RAM62",	DSP_RAM62,		NULL,			0,							0},
	{"RAM63",	DSP_RAM63,		NULL,			0,							0},
	{"RAM64",	DSP_RAM64,		NULL,			0,							0},
	{"RAM65",	DSP_RAM65,		NULL,			0,							0},
	{"RAM66",	DSP_RAM66,		NULL,			0,							0},
	{"RAM67",	DSP_RAM67,		NULL,			0,							0},
	{"RAM68",	DSP_RAM68,		NULL,			0,							0},
	{"RAM69",	DSP_RAM69,		NULL,			0,							0},
	{"RAM70",	DSP_RAM70,		NULL,			0,							0},
	{"RAM71",	DSP_RAM71,		NULL,			0,							0},
	{"RAM72",	DSP_RAM72,		NULL,			0,							0},
	{"RAM73",	DSP_RAM73,		NULL,			0,							0},
	{"RAM74",	DSP_RAM74,		NULL,			0,							0},
	{"RAM75",	DSP_RAM75,		NULL,			0,							0},
	{"RAM76",	DSP_RAM76,		NULL,			0,							0},
	{"RAM77",	DSP_RAM77,		NULL,			0,							0},
	{"RAM78",	DSP_RAM78,		NULL,			0,							0},
	{"RAM79",	DSP_RAM79,		NULL,			0,							0},
	{"RAM80",	DSP_RAM80,		NULL,			0,							0},
	{"RAM81",	DSP_RAM81,		NULL,			0,							0},
	{"RAM82",	DSP_RAM82,		NULL,			0,							0},
	{"RAM83",	DSP_RAM83,		NULL,			0,							0},
	{"RAM84",	DSP_RAM84,		NULL,			0,							0},
	{"RAM85",	DSP_RAM85,		NULL,			0,							0},
	{"RAM86",	DSP_RAM86,		NULL,			0,							0},
	{"RAM87",	DSP_RAM87,		NULL,			0,							0},
	{"RAM88",	DSP_RAM88,		NULL,			0,							0},
	{"RAM89",	DSP_RAM89,		NULL,			0,							0},
	{"RAM90",	DSP_RAM90,		NULL,			0,							0},
	{"RAM91",	DSP_RAM91,		NULL,			0,							0},
	{"RAM92",	DSP_RAM92,		NULL,			0,							0},
	{"RAM93",	DSP_RAM93,		NULL,			0,							0},
	{"RAM94",	DSP_RAM94,		NULL,			0,							0},
	{"RAM95",	DSP_RAM95,		NULL,			0,							0},
	{"RAM96",	DSP_RAM96,		NULL,			0,							0},
	{"RAM97",	DSP_RAM97,		NULL,			0,							0},
	{"RAM98",	DSP_RAM98,		NULL,			0,							0},
	{"RAM99",	DSP_RAM99,		NULL,			0,							0},
	{"RAM100",	DSP_RAM100,		NULL,			0,							0},
	{"RAM101",	DSP_RAM101,		NULL,			0,							0},
	{"RAM102",	DSP_RAM102,		NULL,			0,							0},
	{"RAM103",	DSP_RAM103,		NULL,			0,							0},
	{"RAM104",	DSP_RAM104,		NULL,			0,							0},
	{"RAM105",	DSP_RAM105,		NULL,			0,							0},
	{"RAM106",	DSP_RAM106,		NULL,			0,							0},
	{"RAM107",	DSP_RAM107,		NULL,			0,							0},
	{"RAM108",	DSP_RAM108,		NULL,			0,							0},
	{"RAM109",	DSP_RAM109,		NULL,			0,							0},
	{"RAM110",	DSP_RAM110,		NULL,			0,							0},
	{"RAM111",	DSP_RAM111,		NULL,			0,							0},
	{"RAM112",	DSP_RAM112,		NULL,			0,							0},
	{"RAM113",	DSP_RAM113,		NULL,			0,							0},
	{"RAM114",	DSP_RAM114,		NULL,			0,							0},
	{"RAM115",	DSP_RAM115,		NULL,			0,							0},
	{"RAM116",	DSP_RAM116,		NULL,			0,							0},
	{"RAM117",	DSP_RAM117,		NULL,			0,							0},
	{"RAM118",	DSP_RAM118,		NULL,			0,							0},
	{"RAM119",	DSP_RAM119,		NULL,			0,							0},
	{"RAM120",	DSP_RAM120,		NULL,			0,							0},
	{"RAM121",	DSP_RAM121,		NULL,			0,							0},
	{"RAM122",	DSP_RAM122,		NULL,			0,							0},
	{"RAM123",	DSP_RAM123,		NULL,			0,							0},
	{"RAM124",	DSP_RAM124,		NULL,			0,							0},
	{"RAM125",	DSP_RAM125,		NULL,			0,							0},
	{"RAM126",	DSP_RAM126,		NULL,			0,							0},
	{"RAM127",	DSP_RAM127,		NULL,			0,							0},
	{"RAM128",	DSP_RAM128,		NULL,			0,							0},
	{"RAM129",	DSP_RAM129,		NULL,			0,							0},
	{"RAM130",	DSP_RAM130,		NULL,			0,							0},
	{"RAM131",	DSP_RAM131,		NULL,			0,							0},
	{"RAM132",	DSP_RAM132,		NULL,			0,							0},
	{"RAM133",	DSP_RAM133,		NULL,			0,							0},
	{"RAM134",	DSP_RAM134,		NULL,			0,							0},
	{"RAM135",	DSP_RAM135,		NULL,			0,							0},
	{"RAM136",	DSP_RAM136,		NULL,			0,							0},
	{"RAM137",	DSP_RAM137,		NULL,			0,							0},
	{"RAM138",	DSP_RAM138,		NULL,			0,							0},
	{"RAM139",	DSP_RAM139,		NULL,			0,							0},
	{"RAM140",	DSP_RAM140,		NULL,			0,							0},
	{"RAM141",	DSP_RAM141,		NULL,			0,							0},
	{"RAM142",	DSP_RAM142,		NULL,			0,							0},
	{"RAM143",	DSP_RAM143,		NULL,			0,							0},
	{"RAM144",	DSP_RAM144,		NULL,			0,							0},
	{"RAM145",	DSP_RAM145,		NULL,			0,							0},
	{"RAM146",	DSP_RAM146,		NULL,			0,							0},
	{"RAM147",	DSP_RAM147,		NULL,			0,							0},
	{"RAM148",	DSP_RAM148,		NULL,			0,							0},
	{"RAM149",	DSP_RAM149,		NULL,			0,							0},
	{"RAM150",	DSP_RAM150,		NULL,			0,							0},
	{"RAM151",	DSP_RAM151,		NULL,			0,							0},
	{"RAM152",	DSP_RAM152,		NULL,			0,							0},
	{"RAM153",	DSP_RAM153,		NULL,			0,							0},
	{"RAM154",	DSP_RAM154,		NULL,			0,							0},
	{"RAM155",	DSP_RAM155,		NULL,			0,							0},
	{"RAM156",	DSP_RAM156,		NULL,			0,							0},
	{"RAM157",	DSP_RAM157,		NULL,			0,							0},
	{"RAM158",	DSP_RAM158,		NULL,			0,							0},
	{"RAM159",	DSP_RAM159,		NULL,			0,							0},
	{"RAM160",	DSP_RAM160,		NULL,			0,							0},
	{"RAM161",	DSP_RAM161,		NULL,			0,							0},
	{"RAM162",	DSP_RAM162,		NULL,			0,							0},
	{"RAM163",	DSP_RAM163,		NULL,			0,							0},
	{"RAM164",	DSP_RAM164,		NULL,			0,							0},
	{"RAM165",	DSP_RAM165,		NULL,			0,							0},
	{"RAM166",	DSP_RAM166,		NULL,			0,							0},
	{"RAM167",	DSP_RAM167,		NULL,			0,							0},
	{"RAM168",	DSP_RAM168,		NULL,			0,							0},
	{"RAM169",	DSP_RAM169,		NULL,			0,							0},
	{"RAM170",	DSP_RAM170,		NULL,			0,							0},
	{"RAM171",	DSP_RAM171,		NULL,			0,							0},
	{"RAM172",	DSP_RAM172,		NULL,			0,							0},
	{"RAM173",	DSP_RAM173,		NULL,			0,							0},
	{"RAM174",	DSP_RAM174,		NULL,			0,							0},
	{"RAM175",	DSP_RAM175,		NULL,			0,							0},
	{"RAM176",	DSP_RAM176,		NULL,			0,							0},
	{"RAM177",	DSP_RAM177,		NULL,			0,							0},
	{"RAM178",	DSP_RAM178,		NULL,			0,							0},
	{"RAM179",	DSP_RAM179,		NULL,			0,							0},
	{"RAM180",	DSP_RAM180,		NULL,			0,							0},
	{"RAM181",	DSP_RAM181,		NULL,			0,							0},
	{"RAM182",	DSP_RAM182,		NULL,			0,							0},
	{"RAM183",	DSP_RAM183,		NULL,			0,							0},
	{"RAM184",	DSP_RAM184,		NULL,			0,							0},
	{"RAM185",	DSP_RAM185,		NULL,			0,							0},
	{"RAM186",	DSP_RAM186,		NULL,			0,							0},
	{"RAM187",	DSP_RAM187,		NULL,			0,							0},
	{"RAM188",	DSP_RAM188,		NULL,			0,							0},
	{"RAM189",	DSP_RAM189,		NULL,			0,							0},
	{"RAM190",	DSP_RAM190,		NULL,			0,							0},
	{"RAM191",	DSP_RAM191,		NULL,			0,							0},
	{"RAM192",	DSP_RAM192,		NULL,			0,							0},
	{"RAM193",	DSP_RAM193,		NULL,			0,							0},
	{"RAM194",	DSP_RAM194,		NULL,			0,							0},
	{"RAM195",	DSP_RAM195,		NULL,			0,							0},
	{"RAM196",	DSP_RAM196,		NULL,			0,							0},
	{"RAM197",	DSP_RAM197,		NULL,			0,							0},
	{"RAM198",	DSP_RAM198,		NULL,			0,							0},
	{"RAM199",	DSP_RAM199,		NULL,			0,							0},
	{"RAM200",	DSP_RAM200,		NULL,			0,							0},
	{"RAM201",	DSP_RAM201,		NULL,			0,							0},
	{"RAM202",	DSP_RAM202,		NULL,			0,							0},
	{"RAM203",	DSP_RAM203,		NULL,			0,							0},
	{"RAM204",	DSP_RAM204,		NULL,			0,							0},
	{"RAM205",	DSP_RAM205,		NULL,			0,							0},
	{"RAM206",	DSP_RAM206,		NULL,			0,							0},
	{"RAM207",	DSP_RAM207,		NULL,			0,							0},
	{"RAM208",	DSP_RAM208,		NULL,			0,							0},
	{"RAM209",	DSP_RAM209,		NULL,			0,							0},
	{"RAM210",	DSP_RAM210,		NULL,			0,							0},
	{"RAM211",	DSP_RAM211,		NULL,			0,							0},
	{"RAM212",	DSP_RAM212,		NULL,			0,							0},
	{"RAM213",	DSP_RAM213,		NULL,			0,							0},
	{"RAM214",	DSP_RAM214,		NULL,			0,							0},
	{"RAM215",	DSP_RAM215,		NULL,			0,							0},
	{"RAM216",	DSP_RAM216,		NULL,			0,							0},
	{"RAM217",	DSP_RAM217,		NULL,			0,							0},
	{"RAM218",	DSP_RAM218,		NULL,			0,							0},
	{"RAM219",	DSP_RAM219,		NULL,			0,							0},
	{"RAM220",	DSP_RAM220,		NULL,			0,							0},
	{"RAM221",	DSP_RAM221,		NULL,			0,							0},
	{"RAM222",	DSP_RAM222,		NULL,			0,							0},
	{"RAM223",	DSP_RAM223,		NULL,			0,							0},
	{"RAM224",	DSP_RAM224,		NULL,			0,							0},
	{"RAM225",	DSP_RAM225,		NULL,			0,							0},
	{"RAM226",	DSP_RAM226,		NULL,			0,							0},
	{"RAM227",	DSP_RAM227,		NULL,			0,							0},
	{"RAM228",	DSP_RAM228,		NULL,			0,							0},
	{"RAM229",	DSP_RAM229,		NULL,			0,							0},
	{"RAM230",	DSP_RAM230,		NULL,			0,							0},
	{"RAM231",	DSP_RAM231,		NULL,			0,							0},
	{"RAM232",	DSP_RAM232,		NULL,			0,							0},
	{"RAM233",	DSP_RAM233,		NULL,			0,							0},
	{"RAM234",	DSP_RAM234,		NULL,			0,							0},
	{"RAM235",	DSP_RAM235,		NULL,			0,							0},
	{"RAM236",	DSP_RAM236,		NULL,			0,							0},
	{"RAM237",	DSP_RAM237,		NULL,			0,							0},
	{"RAM238",	DSP_RAM238,		NULL,			0,							0},
	{"RAM239",	DSP_RAM239,		NULL,			0,							0},
	{"RAM240",	DSP_RAM240,		NULL,			0,							0},
	{"RAM241",	DSP_RAM241,		NULL,			0,							0},
	{"RAM242",	DSP_RAM242,		NULL,			0,							0},
	{"RAM243",	DSP_RAM243,		NULL,			0,							0},
	{"RAM244",	DSP_RAM244,		NULL,			0,							0},
	{"RAM245",	DSP_RAM245,		NULL,			0,							0},
	{"RAM246",	DSP_RAM246,		NULL,			0,							0},
	{"RAM247",	DSP_RAM247,		NULL,			0,							0},
	{"RAM248",	DSP_RAM248,		NULL,			0,							0},
	{"RAM249",	DSP_RAM249,		NULL,			0,							0},
	{"RAM250",	DSP_RAM250,		NULL,			0,							0},
	{"RAM251",	DSP_RAM251,		NULL,			0,							0},
	{"RAM252",	DSP_RAM252,		NULL,			0,							0},
	{"RAM253",	DSP_RAM253,		NULL,			0,							0},
	{"RAM254",	DSP_RAM254,		NULL,			0,							0},
	{"RAM255",	DSP_RAM255,		NULL,			0,							0},
	{"RAM256",	DSP_RAM256,		NULL,			0,							0},
	{"RAM257",	DSP_RAM257,		NULL,			0,							0},
	{"RAM258",	DSP_RAM258,		NULL,			0,							0},
	{"RAM259",	DSP_RAM259,		NULL,			0,							0},
	{"RAM260",	DSP_RAM260,		NULL,			0,							0},
	{"RAM261",	DSP_RAM261,		NULL,			0,							0},
	{"RAM262",	DSP_RAM262,		NULL,			0,							0},
	{"RAM263",	DSP_RAM263,		NULL,			0,							0},
	{"RAM264",	DSP_RAM264,		NULL,			0,							0},
	{"RAM265",	DSP_RAM265,		NULL,			0,							0},
	{"RAM266",	DSP_RAM266,		NULL,			0,							0},
	{"RAM267",	DSP_RAM267,		NULL,			0,							0},
	{"RAM268",	DSP_RAM268,		NULL,			0,							0},
	{"RAM269",	DSP_RAM269,		NULL,			0,							0},
	{"RAM270",	DSP_RAM270,		NULL,			0,							0},
	{"RAM271",	DSP_RAM271,		NULL,			0,							0},
	{"RAM272",	DSP_RAM272,		NULL,			0,							0},
	{"RAM273",	DSP_RAM273,		NULL,			0,							0},
	{"RAM274",	DSP_RAM274,		NULL,			0,							0},
	{"RAM275",	DSP_RAM275,		NULL,			0,							0},
	{"RAM276",	DSP_RAM276,		NULL,			0,							0},
	{"RAM277",	DSP_RAM277,		NULL,			0,							0},
	{"RAM278",	DSP_RAM278,		NULL,			0,							0},
	{"RAM279",	DSP_RAM279,		NULL,			0,							0},
	{"RAM280",	DSP_RAM280,		NULL,			0,							0},
	{"RAM281",	DSP_RAM281,		NULL,			0,							0},
	{"RAM282",	DSP_RAM282,		NULL,			0,							0},
	{"RAM283",	DSP_RAM283,		NULL,			0,							0},
	{"RAM284",	DSP_RAM284,		NULL,			0,							0},
	{"RAM285",	DSP_RAM285,		NULL,			0,							0},
	{"RAM286",	DSP_RAM286,		NULL,			0,							0},
	{"RAM287",	DSP_RAM287,		NULL,			0,							0},
	{"RAM288",	DSP_RAM288,		NULL,			0,							0},
	{"RAM289",	DSP_RAM289,		NULL,			0,							0},
	{"RAM290",	DSP_RAM290,		NULL,			0,							0},
	{"RAM291",	DSP_RAM291,		NULL,			0,							0},
	{"RAM292",	DSP_RAM292,		NULL,			0,							0},
	{"RAM293",	DSP_RAM293,		NULL,			0,							0},
	{"RAM294",	DSP_RAM294,		NULL,			0,							0},
	{"RAM295",	DSP_RAM295,		NULL,			0,							0},
	{"RAM296",	DSP_RAM296,		NULL,			0,							0},
	{"RAM297",	DSP_RAM297,		NULL,			0,							0},
	{"RAM298",	DSP_RAM298,		NULL,			0,							0},
	{"RAM299",	DSP_RAM299,		NULL,			0,							0},
	{"RAM300",	DSP_RAM300,		NULL,			0,							0},
	{"RAM301",	DSP_RAM301,		NULL,			0,							0},
	{"RAM302",	DSP_RAM302,		NULL,			0,							0},
	{"RAM303",	DSP_RAM303,		NULL,			0,							0},
	{"RAM304",	DSP_RAM304,		NULL,			0,							0},
	{"RAM305",	DSP_RAM305,		NULL,			0,							0},
	{"RAM306",	DSP_RAM306,		NULL,			0,							0},
	{"RAM307",	DSP_RAM307,		NULL,			0,							0},
	{"RAM308",	DSP_RAM308,		NULL,			0,							0},
	{"RAM309",	DSP_RAM309,		NULL,			0,							0},
	{"RAM310",	DSP_RAM310,		NULL,			0,							0},
	{"RAM311",	DSP_RAM311,		NULL,			0,							0},
	{"RAM312",	DSP_RAM312,		NULL,			0,							0},
	{"RAM313",	DSP_RAM313,		NULL,			0,							0},
	{"RAM314",	DSP_RAM314,		NULL,			0,							0},
	{"RAM315",	DSP_RAM315,		NULL,			0,							0},
	{"RAM316",	DSP_RAM316,		NULL,			0,							0},
	{"RAM317",	DSP_RAM317,		NULL,			0,							0},
	{"RAM318",	DSP_RAM318,		NULL,			0,							0},
	{"RAM319",	DSP_RAM319,		NULL,			0,							0},
	{"RAM320",	DSP_RAM320,		NULL,			0,							0},
	{"RAM321",	DSP_RAM321,		NULL,			0,							0},
	{"RAM322",	DSP_RAM322,		NULL,			0,							0},
	{"RAM323",	DSP_RAM323,		NULL,			0,							0},
	{"RAM324",	DSP_RAM324,		NULL,			0,							0},
	{"RAM325",	DSP_RAM325,		NULL,			0,							0},
	{"RAM326",	DSP_RAM326,		NULL,			0,							0},
	{"RAM327",	DSP_RAM327,		NULL,			0,							0},
	{"RAM328",	DSP_RAM328,		NULL,			0,							0},
	{"RAM329",	DSP_RAM329,		NULL,			0,							0},
	{"RAM330",	DSP_RAM330,		NULL,			0,							0},
	{"RAM331",	DSP_RAM331,		NULL,			0,							0},
	{"RAM332",	DSP_RAM332,		NULL,			0,							0},
	{"RAM333",	DSP_RAM333,		NULL,			0,							0},
	{"RAM334",	DSP_RAM334,		NULL,			0,							0},
	{"RAM335",	DSP_RAM335,		NULL,			0,							0},
	{"RAM336",	DSP_RAM336,		NULL,			0,							0},
	{"RAM337",	DSP_RAM337,		NULL,			0,							0},
	{"RAM338",	DSP_RAM338,		NULL,			0,							0},
	{"RAM339",	DSP_RAM339,		NULL,			0,							0},
	{"RAM340",	DSP_RAM340,		NULL,			0,							0},
	{"RAM341",	DSP_RAM341,		NULL,			0,							0},
	{"RAM342",	DSP_RAM342,		NULL,			0,							0},
	{"RAM343",	DSP_RAM343,		NULL,			0,							0},
	{"RAM344",	DSP_RAM344,		NULL,			0,							0},
	{"RAM345",	DSP_RAM345,		NULL,			0,							0},
	{"RAM346",	DSP_RAM346,		NULL,			0,							0},
	{"RAM347",	DSP_RAM347,		NULL,			0,							0},
	{"RAM348",	DSP_RAM348,		NULL,			0,							0},
	{"RAM349",	DSP_RAM349,		NULL,			0,							0},
	{"RAM350",	DSP_RAM350,		NULL,			0,							0},
	{"RAM351",	DSP_RAM351,		NULL,			0,							0},
	{"RAM352",	DSP_RAM352,		NULL,			0,							0},
	{"RAM353",	DSP_RAM353,		NULL,			0,							0},
	{"RAM354",	DSP_RAM354,		NULL,			0,							0},
	{"RAM355",	DSP_RAM355,		NULL,			0,							0},
	{"RAM356",	DSP_RAM356,		NULL,			0,							0},
	{"RAM357",	DSP_RAM357,		NULL,			0,							0},
	{"RAM358",	DSP_RAM358,		NULL,			0,							0},
	{"RAM359",	DSP_RAM359,		NULL,			0,							0},
	{"RAM360",	DSP_RAM360,		NULL,			0,							0},
	{"RAM361",	DSP_RAM361,		NULL,			0,							0},
	{"RAM362",	DSP_RAM362,		NULL,			0,							0},
	{"RAM363",	DSP_RAM363,		NULL,			0,							0},
	{"RAM364",	DSP_RAM364,		NULL,			0,							0},
	{"RAM365",	DSP_RAM365,		NULL,			0,							0},
	{"RAM366",	DSP_RAM366,		NULL,			0,							0},
	{"RAM367",	DSP_RAM367,		NULL,			0,							0},
	{"RAM368",	DSP_RAM368,		NULL,			0,							0},
	{"RAM369",	DSP_RAM369,		NULL,			0,							0},
	{"RAM370",	DSP_RAM370,		NULL,			0,							0},
	{"RAM371",	DSP_RAM371,		NULL,			0,							0},
	{"RAM372",	DSP_RAM372,		NULL,			0,							0},
	{"RAM373",	DSP_RAM373,		NULL,			0,							0},
	{"RAM374",	DSP_RAM374,		NULL,			0,							0},
	{"RAM375",	DSP_RAM375,		NULL,			0,							0},
	{"RAM376",	DSP_RAM376,		NULL,			0,							0},
	{"RAM377",	DSP_RAM377,		NULL,			0,							0},
	{"RAM378",	DSP_RAM378,		NULL,			0,							0},
	{"RAM379",	DSP_RAM379,		NULL,			0,							0},
	{"RAM380",	DSP_RAM380,		NULL,			0,							0},
	{"RAM381",	DSP_RAM381,		NULL,			0,							0},
	{"RAM382",	DSP_RAM382,		NULL,			0,							0},
	{"RAM383",	DSP_RAM383,		NULL,			0,							0},
	{"RAM384",	DSP_RAM384,		NULL,			0,							0},
	{"RAM385",	DSP_RAM385,		NULL,			0,							0},
	{"RAM386",	DSP_RAM386,		NULL,			0,							0},
	{"RAM387",	DSP_RAM387,		NULL,			0,							0},
	{"RAM388",	DSP_RAM388,		NULL,			0,							0},
	{"RAM389",	DSP_RAM389,		NULL,			0,							0},
	{"RAM390",	DSP_RAM390,		NULL,			0,							0},
	{"RAM391",	DSP_RAM391,		NULL,			0,							0},
	{"RAM392",	DSP_RAM392,		NULL,			0,							0},
	{"RAM393",	DSP_RAM393,		NULL,			0,							0},
	{"RAM394",	DSP_RAM394,		NULL,			0,							0},
	{"RAM395",	DSP_RAM395,		NULL,			0,							0},
	{"RAM396",	DSP_RAM396,		NULL,			0,							0},
	{"RAM397",	DSP_RAM397,		NULL,			0,							0},
	{"RAM398",	DSP_RAM398,		NULL,			0,							0},
	{"RAM399",	DSP_RAM399,		NULL,			0,							0},
	{"RAM400",	DSP_RAM400,		NULL,			0,							0},
	{"RAM401",	DSP_RAM401,		NULL,			0,							0},
	{"RAM402",	DSP_RAM402,		NULL,			0,							0},
	{"RAM403",	DSP_RAM403,		NULL,			0,							0},
	{"RAM404",	DSP_RAM404,		NULL,			0,							0},
	{"RAM405",	DSP_RAM405,		NULL,			0,							0},
	{"RAM406",	DSP_RAM406,		NULL,			0,							0},
	{"RAM407",	DSP_RAM407,		NULL,			0,							0},
	{"RAM408",	DSP_RAM408,		NULL,			0,							0},
	{"RAM409",	DSP_RAM409,		NULL,			0,							0},
	{"RAM410",	DSP_RAM410,		NULL,			0,							0},
	{"RAM411",	DSP_RAM411,		NULL,			0,							0},
	{"RAM412",	DSP_RAM412,		NULL,			0,							0},
	{"RAM413",	DSP_RAM413,		NULL,			0,							0},
	{"RAM414",	DSP_RAM414,		NULL,			0,							0},
	{"RAM415",	DSP_RAM415,		NULL,			0,							0},
	{"RAM416",	DSP_RAM416,		NULL,			0,							0},
	{"RAM417",	DSP_RAM417,		NULL,			0,							0},
	{"RAM418",	DSP_RAM418,		NULL,			0,							0},
	{"RAM419",	DSP_RAM419,		NULL,			0,							0},
	{"RAM420",	DSP_RAM420,		NULL,			0,							0},
	{"RAM421",	DSP_RAM421,		NULL,			0,							0},
	{"RAM422",	DSP_RAM422,		NULL,			0,							0},
	{"RAM423",	DSP_RAM423,		NULL,			0,							0},
	{"RAM424",	DSP_RAM424,		NULL,			0,							0},
	{"RAM425",	DSP_RAM425,		NULL,			0,							0},
	{"RAM426",	DSP_RAM426,		NULL,			0,							0},
	{"RAM427",	DSP_RAM427,		NULL,			0,							0},
	{"RAM428",	DSP_RAM428,		NULL,			0,							0},
	{"RAM429",	DSP_RAM429,		NULL,			0,							0},
	{"RAM430",	DSP_RAM430,		NULL,			0,							0},
	{"RAM431",	DSP_RAM431,		NULL,			0,							0},
	{"RAM432",	DSP_RAM432,		NULL,			0,							0},
	{"RAM433",	DSP_RAM433,		NULL,			0,							0},
	{"RAM434",	DSP_RAM434,		NULL,			0,							0},
	{"RAM435",	DSP_RAM435,		NULL,			0,							0},
	{"RAM436",	DSP_RAM436,		NULL,			0,							0},
	{"RAM437",	DSP_RAM437,		NULL,			0,							0},
	{"RAM438",	DSP_RAM438,		NULL,			0,							0},
	{"RAM439",	DSP_RAM439,		NULL,			0,							0},
	{"RAM440",	DSP_RAM440,		NULL,			0,							0},
	{"RAM441",	DSP_RAM441,		NULL,			0,							0},
	{"RAM442",	DSP_RAM442,		NULL,			0,							0},
	{"RAM443",	DSP_RAM443,		NULL,			0,							0},
	{"RAM444",	DSP_RAM444,		NULL,			0,							0},
	{"RAM445",	DSP_RAM445,		NULL,			0,							0},
	{"RAM446",	DSP_RAM446,		NULL,			0,							0},
	{"RAM447",	DSP_RAM447,		NULL,			0,							0},
	{"RAM448",	DSP_RAM448,		NULL,			0,							0},
	{"RAM449",	DSP_RAM449,		NULL,			0,							0},
	{"RAM450",	DSP_RAM450,		NULL,			0,							0},
	{"RAM451",	DSP_RAM451,		NULL,			0,							0},
	{"RAM452",	DSP_RAM452,		NULL,			0,							0},
	{"RAM453",	DSP_RAM453,		NULL,			0,							0},
	{"RAM454",	DSP_RAM454,		NULL,			0,							0},
	{"RAM455",	DSP_RAM455,		NULL,			0,							0},
	{"RAM456",	DSP_RAM456,		NULL,			0,							0},
	{"RAM457",	DSP_RAM457,		NULL,			0,							0},
	{"RAM458",	DSP_RAM458,		NULL,			0,							0},
	{"RAM459",	DSP_RAM459,		NULL,			0,							0},
	{"RAM460",	DSP_RAM460,		NULL,			0,							0},
	{"RAM461",	DSP_RAM461,		NULL,			0,							0},
	{"RAM462",	DSP_RAM462,		NULL,			0,							0},
	{"RAM463",	DSP_RAM463,		NULL,			0,							0},
	{"RAM464",	DSP_RAM464,		NULL,			0,							0},
	{"RAM465",	DSP_RAM465,		NULL,			0,							0},
	{"RAM466",	DSP_RAM466,		NULL,			0,							0},
	{"RAM467",	DSP_RAM467,		NULL,			0,							0},
	{"RAM468",	DSP_RAM468,		NULL,			0,							0},
	{"RAM469",	DSP_RAM469,		NULL,			0,							0},
	{"RAM470",	DSP_RAM470,		NULL,			0,							0},
	{"RAM471",	DSP_RAM471,		NULL,			0,							0},
	{"RAM472",	DSP_RAM472,		NULL,			0,							0},
	{"RAM473",	DSP_RAM473,		NULL,			0,							0},
	{"RAM474",	DSP_RAM474,		NULL,			0,							0},
	{"RAM475",	DSP_RAM475,		NULL,			0,							0},
	{"RAM476",	DSP_RAM476,		NULL,			0,							0},
	{"RAM477",	DSP_RAM477,		NULL,			0,							0},
	{"RAM478",	DSP_RAM478,		NULL,			0,							0},
	{"RAM479",	DSP_RAM479,		NULL,			0,							0},
	{"RAM480",	DSP_RAM480,		NULL,			0,							0},
	{"RAM481",	DSP_RAM481,		NULL,			0,							0},
	{"RAM482",	DSP_RAM482,		NULL,			0,							0},
	{"RAM483",	DSP_RAM483,		NULL,			0,							0},
	{"RAM484",	DSP_RAM484,		NULL,			0,							0},
	{"RAM485",	DSP_RAM485,		NULL,			0,							0},
	{"RAM486",	DSP_RAM486,		NULL,			0,							0},
	{"RAM487",	DSP_RAM487,		NULL,			0,							0},
	{"RAM488",	DSP_RAM488,		NULL,			0,							0},
	{"RAM489",	DSP_RAM489,		NULL,			0,							0},
	{"RAM490",	DSP_RAM490,		NULL,			0,							0},
	{"RAM491",	DSP_RAM491,		NULL,			0,							0},
	{"RAM492",	DSP_RAM492,		NULL,			0,							0},
	{"RAM493",	DSP_RAM493,		NULL,			0,							0},
	{"RAM494",	DSP_RAM494,		NULL,			0,							0},
	{"RAM495",	DSP_RAM495,		NULL,			0,							0},
	{"RAM496",	DSP_RAM496,		NULL,			0,							0},
	{"RAM497",	DSP_RAM497,		NULL,			0,							0},
	{"RAM498",	DSP_RAM498,		NULL,			0,							0},
	{"RAM499",	DSP_RAM499,		NULL,			0,							0},
	{"RAM500",	DSP_RAM500,		NULL,			0,							0},
	{"RAM501",	DSP_RAM501,		NULL,			0,							0},
	{"RAM502",	DSP_RAM502,		NULL,			0,							0},
	{"RAM503",	DSP_RAM503,		NULL,			0,							0},
	{"RAM504",	DSP_RAM504,		NULL,			0,							0},
	{"RAM505",	DSP_RAM505,		NULL,			0,							0},
	{"RAM506",	DSP_RAM506,		NULL,			0,							0},
	{"RAM507",	DSP_RAM507,		NULL,			0,							0},
	{"RAM508",	DSP_RAM508,		NULL,			0,							0},
	{"RAM509",	DSP_RAM509,		NULL,			0,							0},
	{"RAM510",	DSP_RAM510,		NULL,			0,							0},
	{"RAM511",	DSP_RAM511,		NULL,			0,							0},
	{"RAM512",	DSP_RAM512,		NULL,			0,							0},
	{"RAM513",	DSP_RAM513,		NULL,			0,							0},
	{"RAM514",	DSP_RAM514,		NULL,			0,							0},
	{"RAM515",	DSP_RAM515,		NULL,			0,							0},
	{"RAM516",	DSP_RAM516,		NULL,			0,							0},
	{"RAM517",	DSP_RAM517,		NULL,			0,							0},
	{"RAM518",	DSP_RAM518,		NULL,			0,							0},
	{"RAM519",	DSP_RAM519,		NULL,			0,							0},
	{"RAM520",	DSP_RAM520,		NULL,			0,							0},
	{"RAM521",	DSP_RAM521,		NULL,			0,							0},
	{"RAM522",	DSP_RAM522,		NULL,			0,							0},
	{"RAM523",	DSP_RAM523,		NULL,			0,							0},
	{"RAM524",	DSP_RAM524,		NULL,			0,							0},
	{"RAM525",	DSP_RAM525,		NULL,			0,							0},
	{"RAM526",	DSP_RAM526,		NULL,			0,							0},
	{"RAM527",	DSP_RAM527,		NULL,			0,							0},
	{"RAM528",	DSP_RAM528,		NULL,			0,							0},
	{"RAM529",	DSP_RAM529,		NULL,			0,							0},
	{"RAM530",	DSP_RAM530,		NULL,			0,							0},
	{"RAM531",	DSP_RAM531,		NULL,			0,							0},
	{"RAM532",	DSP_RAM532,		NULL,			0,							0},
	{"RAM533",	DSP_RAM533,		NULL,			0,							0},
	{"RAM534",	DSP_RAM534,		NULL,			0,							0},
	{"RAM535",	DSP_RAM535,		NULL,			0,							0},
	{"RAM536",	DSP_RAM536,		NULL,			0,							0},
	{"RAM537",	DSP_RAM537,		NULL,			0,							0},
	{"RAM538",	DSP_RAM538,		NULL,			0,							0},
	{"RAM539",	DSP_RAM539,		NULL,			0,							0},
	{"RAM540",	DSP_RAM540,		NULL,			0,							0},
	{"RAM541",	DSP_RAM541,		NULL,			0,							0},
	{"RAM542",	DSP_RAM542,		NULL,			0,							0},
	{"RAM543",	DSP_RAM543,		NULL,			0,							0},
	{"RAM544",	DSP_RAM544,		NULL,			0,							0},
	{"RAM545",	DSP_RAM545,		NULL,			0,							0},
	{"RAM546",	DSP_RAM546,		NULL,			0,							0},
	{"RAM547",	DSP_RAM547,		NULL,			0,							0},
	{"RAM548",	DSP_RAM548,		NULL,			0,							0},
	{"RAM549",	DSP_RAM549,		NULL,			0,							0},
	{"RAM550",	DSP_RAM550,		NULL,			0,							0},
	{"RAM551",	DSP_RAM551,		NULL,			0,							0},
	{"RAM552",	DSP_RAM552,		NULL,			0,							0},
	{"RAM553",	DSP_RAM553,		NULL,			0,							0},
	{"RAM554",	DSP_RAM554,		NULL,			0,							0},
	{"RAM555",	DSP_RAM555,		NULL,			0,							0},
	{"RAM556",	DSP_RAM556,		NULL,			0,							0},
	{"RAM557",	DSP_RAM557,		NULL,			0,							0},
	{"RAM558",	DSP_RAM558,		NULL,			0,							0},
	{"RAM559",	DSP_RAM559,		NULL,			0,							0},
	{"RAM560",	DSP_RAM560,		NULL,			0,							0},
	{"RAM561",	DSP_RAM561,		NULL,			0,							0},
	{"RAM562",	DSP_RAM562,		NULL,			0,							0},
	{"RAM563",	DSP_RAM563,		NULL,			0,							0},
	{"RAM564",	DSP_RAM564,		NULL,			0,							0},
	{"RAM565",	DSP_RAM565,		NULL,			0,							0},
	{"RAM566",	DSP_RAM566,		NULL,			0,							0},
	{"RAM567",	DSP_RAM567,		NULL,			0,							0},
	{"RAM568",	DSP_RAM568,		NULL,			0,							0},
	{"RAM569",	DSP_RAM569,		NULL,			0,							0},
	{"RAM570",	DSP_RAM570,		NULL,			0,							0},
	{"RAM571",	DSP_RAM571,		NULL,			0,							0},
	{"RAM572",	DSP_RAM572,		NULL,			0,							0},
	{"RAM573",	DSP_RAM573,		NULL,			0,							0},
	{"RAM574",	DSP_RAM574,		NULL,			0,							0},
	{"RAM575",	DSP_RAM575,		NULL,			0,							0},
	{"RAM576",	DSP_RAM576,		NULL,			0,							0},
	{"RAM577",	DSP_RAM577,		NULL,			0,							0},
	{"RAM578",	DSP_RAM578,		NULL,			0,							0},
	{"RAM579",	DSP_RAM579,		NULL,			0,							0},
	{"RAM580",	DSP_RAM580,		NULL,			0,							0},
	{"RAM581",	DSP_RAM581,		NULL,			0,							0},
	{"RAM582",	DSP_RAM582,		NULL,			0,							0},
	{"RAM583",	DSP_RAM583,		NULL,			0,							0},
	{"RAM584",	DSP_RAM584,		NULL,			0,							0},
	{"RAM585",	DSP_RAM585,		NULL,			0,							0},
	{"RAM586",	DSP_RAM586,		NULL,			0,							0},
	{"RAM587",	DSP_RAM587,		NULL,			0,							0},
	{"RAM588",	DSP_RAM588,		NULL,			0,							0},
	{"RAM589",	DSP_RAM589,		NULL,			0,							0},
	{"RAM590",	DSP_RAM590,		NULL,			0,							0},
	{"RAM591",	DSP_RAM591,		NULL,			0,							0},
	{"RAM592",	DSP_RAM592,		NULL,			0,							0},
	{"RAM593",	DSP_RAM593,		NULL,			0,							0},
	{"RAM594",	DSP_RAM594,		NULL,			0,							0},
	{"RAM595",	DSP_RAM595,		NULL,			0,							0},
	{"RAM596",	DSP_RAM596,		NULL,			0,							0},
	{"RAM597",	DSP_RAM597,		NULL,			0,							0},
	{"RAM598",	DSP_RAM598,		NULL,			0,							0},
	{"RAM599",	DSP_RAM599,		NULL,			0,							0},
	{"RAM600",	DSP_RAM600,		NULL,			0,							0},
	{"RAM601",	DSP_RAM601,		NULL,			0,							0},
	{"RAM602",	DSP_RAM602,		NULL,			0,							0},
	{"RAM603",	DSP_RAM603,		NULL,			0,							0},
	{"RAM604",	DSP_RAM604,		NULL,			0,							0},
	{"RAM605",	DSP_RAM605,		NULL,			0,							0},
	{"RAM606",	DSP_RAM606,		NULL,			0,							0},
	{"RAM607",	DSP_RAM607,		NULL,			0,							0},
	{"RAM608",	DSP_RAM608,		NULL,			0,							0},
	{"RAM609",	DSP_RAM609,		NULL,			0,							0},
	{"RAM610",	DSP_RAM610,		NULL,			0,							0},
	{"RAM611",	DSP_RAM611,		NULL,			0,							0},
	{"RAM612",	DSP_RAM612,		NULL,			0,							0},
	{"RAM613",	DSP_RAM613,		NULL,			0,							0},
	{"RAM614",	DSP_RAM614,		NULL,			0,							0},
	{"RAM615",	DSP_RAM615,		NULL,			0,							0},
	{"RAM616",	DSP_RAM616,		NULL,			0,							0},
	{"RAM617",	DSP_RAM617,		NULL,			0,							0},
	{"RAM618",	DSP_RAM618,		NULL,			0,							0},
	{"RAM619",	DSP_RAM619,		NULL,			0,							0},
	{"RAM620",	DSP_RAM620,		NULL,			0,							0},
	{"RAM621",	DSP_RAM621,		NULL,			0,							0},
	{"RAM622",	DSP_RAM622,		NULL,			0,							0},
	{"RAM623",	DSP_RAM623,		NULL,			0,							0},
	{"RAM624",	DSP_RAM624,		NULL,			0,							0},
	{"RAM625",	DSP_RAM625,		NULL,			0,							0},
	{"RAM626",	DSP_RAM626,		NULL,			0,							0},
	{"RAM627",	DSP_RAM627,		NULL,			0,							0},
	{"RAM628",	DSP_RAM628,		NULL,			0,							0},
	{"RAM629",	DSP_RAM629,		NULL,			0,							0},
	{"RAM630",	DSP_RAM630,		NULL,			0,							0},
	{"RAM631",	DSP_RAM631,		NULL,			0,							0},
	{"RAM632",	DSP_RAM632,		NULL,			0,							0},
	{"RAM633",	DSP_RAM633,		NULL,			0,							0},
	{"RAM634",	DSP_RAM634,		NULL,			0,							0},
	{"RAM635",	DSP_RAM635,		NULL,			0,							0},
	{"RAM636",	DSP_RAM636,		NULL,			0,							0},
	{"RAM637",	DSP_RAM637,		NULL,			0,							0},
	{"RAM638",	DSP_RAM638,		NULL,			0,							0},
	{"RAM639",	DSP_RAM639,		NULL,			0,							0},
	{"RAM640",	DSP_RAM640,		NULL,			0,							0},
	{"RAM641",	DSP_RAM641,		NULL,			0,							0},
	{"RAM642",	DSP_RAM642,		NULL,			0,							0},
	{"RAM643",	DSP_RAM643,		NULL,			0,							0},
	{"RAM644",	DSP_RAM644,		NULL,			0,							0},
	{"RAM645",	DSP_RAM645,		NULL,			0,							0},
	{"RAM646",	DSP_RAM646,		NULL,			0,							0},
	{"RAM647",	DSP_RAM647,		NULL,			0,							0},
	{"RAM648",	DSP_RAM648,		NULL,			0,							0},
	{"RAM649",	DSP_RAM649,		NULL,			0,							0},
	{"RAM650",	DSP_RAM650,		NULL,			0,							0},
	{"RAM651",	DSP_RAM651,		NULL,			0,							0},
	{"RAM652",	DSP_RAM652,		NULL,			0,							0},
	{"RAM653",	DSP_RAM653,		NULL,			0,							0},
	{"RAM654",	DSP_RAM654,		NULL,			0,							0},
	{"RAM655",	DSP_RAM655,		NULL,			0,							0},
	{"RAM656",	DSP_RAM656,		NULL,			0,							0},
	{"RAM657",	DSP_RAM657,		NULL,			0,							0},
	{"RAM658",	DSP_RAM658,		NULL,			0,							0},
	{"RAM659",	DSP_RAM659,		NULL,			0,							0},
	{"RAM660",	DSP_RAM660,		NULL,			0,							0},
	{"RAM661",	DSP_RAM661,		NULL,			0,							0},
	{"RAM662",	DSP_RAM662,		NULL,			0,							0},
	{"RAM663",	DSP_RAM663,		NULL,			0,							0},
	{"RAM664",	DSP_RAM664,		NULL,			0,							0},
	{"RAM665",	DSP_RAM665,		NULL,			0,							0},
	{"RAM666",	DSP_RAM666,		NULL,			0,							0},
	{"RAM667",	DSP_RAM667,		NULL,			0,							0},
	{"RAM668",	DSP_RAM668,		NULL,			0,							0},
	{"RAM669",	DSP_RAM669,		NULL,			0,							0},
	{"RAM670",	DSP_RAM670,		NULL,			0,							0},
	{"RAM671",	DSP_RAM671,		NULL,			0,							0},
	{"RAM672",	DSP_RAM672,		NULL,			0,							0},
	{"RAM673",	DSP_RAM673,		NULL,			0,							0},
	{"RAM674",	DSP_RAM674,		NULL,			0,							0},
	{"RAM675",	DSP_RAM675,		NULL,			0,							0},
	{"RAM676",	DSP_RAM676,		NULL,			0,							0},
	{"RAM677",	DSP_RAM677,		NULL,			0,							0},
	{"RAM678",	DSP_RAM678,		NULL,			0,							0},
	{"RAM679",	DSP_RAM679,		NULL,			0,							0},
	{"RAM680",	DSP_RAM680,		NULL,			0,							0},
	{"RAM681",	DSP_RAM681,		NULL,			0,							0},
	{"RAM682",	DSP_RAM682,		NULL,			0,							0},
	{"RAM683",	DSP_RAM683,		NULL,			0,							0},
	{"RAM684",	DSP_RAM684,		NULL,			0,							0},
	{"RAM685",	DSP_RAM685,		NULL,			0,							0},
	{"RAM686",	DSP_RAM686,		NULL,			0,							0},
	{"RAM687",	DSP_RAM687,		NULL,			0,							0},
	{"RAM688",	DSP_RAM688,		NULL,			0,							0},
	{"RAM689",	DSP_RAM689,		NULL,			0,							0},
	{"RAM690",	DSP_RAM690,		NULL,			0,							0},
	{"RAM691",	DSP_RAM691,		NULL,			0,							0},
	{"RAM692",	DSP_RAM692,		NULL,			0,							0},
	{"RAM693",	DSP_RAM693,		NULL,			0,							0},
	{"RAM694",	DSP_RAM694,		NULL,			0,							0},
	{"RAM695",	DSP_RAM695,		NULL,			0,							0},
	{"RAM696",	DSP_RAM696,		NULL,			0,							0},
	{"RAM697",	DSP_RAM697,		NULL,			0,							0},
	{"RAM698",	DSP_RAM698,		NULL,			0,							0},
	{"RAM699",	DSP_RAM699,		NULL,			0,							0},
	{"RAM700",	DSP_RAM700,		NULL,			0,							0},
	{"RAM701",	DSP_RAM701,		NULL,			0,							0},
	{"RAM702",	DSP_RAM702,		NULL,			0,							0},
	{"RAM703",	DSP_RAM703,		NULL,			0,							0},
	{"RAM704",	DSP_RAM704,		NULL,			0,							0},
	{"RAM705",	DSP_RAM705,		NULL,			0,							0},
	{"RAM706",	DSP_RAM706,		NULL,			0,							0},
	{"RAM707",	DSP_RAM707,		NULL,			0,							0},
	{"RAM708",	DSP_RAM708,		NULL,			0,							0},
	{"RAM709",	DSP_RAM709,		NULL,			0,							0},
	{"RAM710",	DSP_RAM710,		NULL,			0,							0},
	{"RAM711",	DSP_RAM711,		NULL,			0,							0},
	{"RAM712",	DSP_RAM712,		NULL,			0,							0},
	{"RAM713",	DSP_RAM713,		NULL,			0,							0},
	{"RAM714",	DSP_RAM714,		NULL,			0,							0},
	{"RAM715",	DSP_RAM715,		NULL,			0,							0},
	{"RAM716",	DSP_RAM716,		NULL,			0,							0},
	{"RAM717",	DSP_RAM717,		NULL,			0,							0},
	{"RAM718",	DSP_RAM718,		NULL,			0,							0},
	{"RAM719",	DSP_RAM719,		NULL,			0,							0},
	{"RAM720",	DSP_RAM720,		NULL,			0,							0},
	{"RAM721",	DSP_RAM721,		NULL,			0,							0},
	{"RAM722",	DSP_RAM722,		NULL,			0,							0},
	{"RAM723",	DSP_RAM723,		NULL,			0,							0},
	{"RAM724",	DSP_RAM724,		NULL,			0,							0},
	{"RAM725",	DSP_RAM725,		NULL,			0,							0},
	{"RAM726",	DSP_RAM726,		NULL,			0,							0},
	{"RAM727",	DSP_RAM727,		NULL,			0,							0},
	{"RAM728",	DSP_RAM728,		NULL,			0,							0},
	{"RAM729",	DSP_RAM729,		NULL,			0,							0},
	{"RAM730",	DSP_RAM730,		NULL,			0,							0},
	{"RAM731",	DSP_RAM731,		NULL,			0,							0},
	{"RAM732",	DSP_RAM732,		NULL,			0,							0},
	{"RAM733",	DSP_RAM733,		NULL,			0,							0},
	{"RAM734",	DSP_RAM734,		NULL,			0,							0},
	{"RAM735",	DSP_RAM735,		NULL,			0,							0},
	{"RAM736",	DSP_RAM736,		NULL,			0,							0},
	{"RAM737",	DSP_RAM737,		NULL,			0,							0},
	{"RAM738",	DSP_RAM738,		NULL,			0,							0},
	{"RAM739",	DSP_RAM739,		NULL,			0,							0},
	{"RAM740",	DSP_RAM740,		NULL,			0,							0},
	{"RAM741",	DSP_RAM741,		NULL,			0,							0},
	{"RAM742",	DSP_RAM742,		NULL,			0,							0},
	{"RAM743",	DSP_RAM743,		NULL,			0,							0},
	{"RAM744",	DSP_RAM744,		NULL,			0,							0},
	{"RAM745",	DSP_RAM745,		NULL,			0,							0},
	{"RAM746",	DSP_RAM746,		NULL,			0,							0},
	{"RAM747",	DSP_RAM747,		NULL,			0,							0},
	{"RAM748",	DSP_RAM748,		NULL,			0,							0},
	{"RAM749",	DSP_RAM749,		NULL,			0,							0},
	{"RAM750",	DSP_RAM750,		NULL,			0,							0},
	{"RAM751",	DSP_RAM751,		NULL,			0,							0},
	{"RAM752",	DSP_RAM752,		NULL,			0,							0},
	{"RAM753",	DSP_RAM753,		NULL,			0,							0},
	{"RAM754",	DSP_RAM754,		NULL,			0,							0},
	{"RAM755",	DSP_RAM755,		NULL,			0,							0},
	{"RAM756",	DSP_RAM756,		NULL,			0,							0},
	{"RAM757",	DSP_RAM757,		NULL,			0,							0},
	{"RAM758",	DSP_RAM758,		NULL,			0,							0},
	{"RAM759",	DSP_RAM759,		NULL,			0,							0},
	{"RAM760",	DSP_RAM760,		NULL,			0,							0},
	{"RAM761",	DSP_RAM761,		NULL,			0,							0},
	{"RAM762",	DSP_RAM762,		NULL,			0,							0},
	{"RAM763",	DSP_RAM763,		NULL,			0,							0},
	{"RAM764",	DSP_RAM764,		NULL,			0,							0},
	{"RAM765",	DSP_RAM765,		NULL,			0,							0},
	{"RAM766",	DSP_RAM766,		NULL,			0,							0},
	{"RAM767",	DSP_RAM767,		NULL,			0,							0},
	{"RAM768",	DSP_RAM768,		NULL,			0,							0},
	{"RAM769",	DSP_RAM769,		NULL,			0,							0},
	{"RAM770",	DSP_RAM770,		NULL,			0,							0},
	{"RAM771",	DSP_RAM771,		NULL,			0,							0},
	{"RAM772",	DSP_RAM772,		NULL,			0,							0},
	{"RAM773",	DSP_RAM773,		NULL,			0,							0},
	{"RAM774",	DSP_RAM774,		NULL,			0,							0},
	{"RAM775",	DSP_RAM775,		NULL,			0,							0},
	{"RAM776",	DSP_RAM776,		NULL,			0,							0},
	{"RAM777",	DSP_RAM777,		NULL,			0,							0},
	{"RAM778",	DSP_RAM778,		NULL,			0,							0},
	{"RAM779",	DSP_RAM779,		NULL,			0,							0},
	{"RAM780",	DSP_RAM780,		NULL,			0,							0},
	{"RAM781",	DSP_RAM781,		NULL,			0,							0},
	{"RAM782",	DSP_RAM782,		NULL,			0,							0},
	{"RAM783",	DSP_RAM783,		NULL,			0,							0},
	{"RAM784",	DSP_RAM784,		NULL,			0,							0},
	{"RAM785",	DSP_RAM785,		NULL,			0,							0},
	{"RAM786",	DSP_RAM786,		NULL,			0,							0},
	{"RAM787",	DSP_RAM787,		NULL,			0,							0},
	{"RAM788",	DSP_RAM788,		NULL,			0,							0},
	{"RAM789",	DSP_RAM789,		NULL,			0,							0},
	{"RAM790",	DSP_RAM790,		NULL,			0,							0},
	{"RAM791",	DSP_RAM791,		NULL,			0,							0},
	{"RAM792",	DSP_RAM792,		NULL,			0,							0},
	{"RAM793",	DSP_RAM793,		NULL,			0,							0},
	{"RAM794",	DSP_RAM794,		NULL,			0,							0},
	{"RAM795",	DSP_RAM795,		NULL,			0,							0},
	{"RAM796",	DSP_RAM796,		NULL,			0,							0},
	{"RAM797",	DSP_RAM797,		NULL,			0,							0},
	{"RAM798",	DSP_RAM798,		NULL,			0,							0},
	{"RAM799",	DSP_RAM799,		NULL,			0,							0},
	{"RAM800",	DSP_RAM800,		NULL,			0,							0},
	{"RAM801",	DSP_RAM801,		NULL,			0,							0},
	{"RAM802",	DSP_RAM802,		NULL,			0,							0},
	{"RAM803",	DSP_RAM803,		NULL,			0,							0},
	{"RAM804",	DSP_RAM804,		NULL,			0,							0},
	{"RAM805",	DSP_RAM805,		NULL,			0,							0},
	{"RAM806",	DSP_RAM806,		NULL,			0,							0},
	{"RAM807",	DSP_RAM807,		NULL,			0,							0},
	{"RAM808",	DSP_RAM808,		NULL,			0,							0},
	{"RAM809",	DSP_RAM809,		NULL,			0,							0},
	{"RAM810",	DSP_RAM810,		NULL,			0,							0},
	{"RAM811",	DSP_RAM811,		NULL,			0,							0},
	{"RAM812",	DSP_RAM812,		NULL,			0,							0},
	{"RAM813",	DSP_RAM813,		NULL,			0,							0},
	{"RAM814",	DSP_RAM814,		NULL,			0,							0},
	{"RAM815",	DSP_RAM815,		NULL,			0,							0},
	{"RAM816",	DSP_RAM816,		NULL,			0,							0},
	{"RAM817",	DSP_RAM817,		NULL,			0,							0},
	{"RAM818",	DSP_RAM818,		NULL,			0,							0},
	{"RAM819",	DSP_RAM819,		NULL,			0,							0},
	{"RAM820",	DSP_RAM820,		NULL,			0,							0},
	{"RAM821",	DSP_RAM821,		NULL,			0,							0},
	{"RAM822",	DSP_RAM822,		NULL,			0,							0},
	{"RAM823",	DSP_RAM823,		NULL,			0,							0},
	{"RAM824",	DSP_RAM824,		NULL,			0,							0},
	{"RAM825",	DSP_RAM825,		NULL,			0,							0},
	{"RAM826",	DSP_RAM826,		NULL,			0,							0},
	{"RAM827",	DSP_RAM827,		NULL,			0,							0},
	{"RAM828",	DSP_RAM828,		NULL,			0,							0},
	{"RAM829",	DSP_RAM829,		NULL,			0,							0},
	{"RAM830",	DSP_RAM830,		NULL,			0,							0},
	{"RAM831",	DSP_RAM831,		NULL,			0,							0},
	{"RAM832",	DSP_RAM832,		NULL,			0,							0},
	{"RAM833",	DSP_RAM833,		NULL,			0,							0},
	{"RAM834",	DSP_RAM834,		NULL,			0,							0},
	{"RAM835",	DSP_RAM835,		NULL,			0,							0},
	{"RAM836",	DSP_RAM836,		NULL,			0,							0},
	{"RAM837",	DSP_RAM837,		NULL,			0,							0},
	{"RAM838",	DSP_RAM838,		NULL,			0,							0},
	{"RAM839",	DSP_RAM839,		NULL,			0,							0},
	{"RAM840",	DSP_RAM840,		NULL,			0,							0},
	{"RAM841",	DSP_RAM841,		NULL,			0,							0},
	{"RAM842",	DSP_RAM842,		NULL,			0,							0},
	{"RAM843",	DSP_RAM843,		NULL,			0,							0},
	{"RAM844",	DSP_RAM844,		NULL,			0,							0},
	{"RAM845",	DSP_RAM845,		NULL,			0,							0},
	{"RAM846",	DSP_RAM846,		NULL,			0,							0},
	{"RAM847",	DSP_RAM847,		NULL,			0,							0},
	{"RAM848",	DSP_RAM848,		NULL,			0,							0},
	{"RAM849",	DSP_RAM849,		NULL,			0,							0},
	{"RAM850",	DSP_RAM850,		NULL,			0,							0},
	{"RAM851",	DSP_RAM851,		NULL,			0,							0},
	{"RAM852",	DSP_RAM852,		NULL,			0,							0},
	{"RAM853",	DSP_RAM853,		NULL,			0,							0},
	{"RAM854",	DSP_RAM854,		NULL,			0,							0},
	{"RAM855",	DSP_RAM855,		NULL,			0,							0},
	{"RAM856",	DSP_RAM856,		NULL,			0,							0},
	{"RAM857",	DSP_RAM857,		NULL,			0,							0},
	{"RAM858",	DSP_RAM858,		NULL,			0,							0},
	{"RAM859",	DSP_RAM859,		NULL,			0,							0},
	{"RAM860",	DSP_RAM860,		NULL,			0,							0},
	{"RAM861",	DSP_RAM861,		NULL,			0,							0},
	{"RAM862",	DSP_RAM862,		NULL,			0,							0},
	{"RAM863",	DSP_RAM863,		NULL,			0,							0},
	{"RAM864",	DSP_RAM864,		NULL,			0,							0},
	{"RAM865",	DSP_RAM865,		NULL,			0,							0},
	{"RAM866",	DSP_RAM866,		NULL,			0,							0},
	{"RAM867",	DSP_RAM867,		NULL,			0,							0},
	{"RAM868",	DSP_RAM868,		NULL,			0,							0},
	{"RAM869",	DSP_RAM869,		NULL,			0,							0},
	{"RAM870",	DSP_RAM870,		NULL,			0,							0},
	{"RAM871",	DSP_RAM871,		NULL,			0,							0},
	{"RAM872",	DSP_RAM872,		NULL,			0,							0},
	{"RAM873",	DSP_RAM873,		NULL,			0,							0},
	{"RAM874",	DSP_RAM874,		NULL,			0,							0},
	{"RAM875",	DSP_RAM875,		NULL,			0,							0},
	{"RAM876",	DSP_RAM876,		NULL,			0,							0},
	{"RAM877",	DSP_RAM877,		NULL,			0,							0},
	{"RAM878",	DSP_RAM878,		NULL,			0,							0},
	{"RAM879",	DSP_RAM879,		NULL,			0,							0},
	{"RAM880",	DSP_RAM880,		NULL,			0,							0},
	{"RAM881",	DSP_RAM881,		NULL,			0,							0},
	{"RAM882",	DSP_RAM882,		NULL,			0,							0},
	{"RAM883",	DSP_RAM883,		NULL,			0,							0},
	{"RAM884",	DSP_RAM884,		NULL,			0,							0},
	{"RAM885",	DSP_RAM885,		NULL,			0,							0},
	{"RAM886",	DSP_RAM886,		NULL,			0,							0},
	{"RAM887",	DSP_RAM887,		NULL,			0,							0},
	{"RAM888",	DSP_RAM888,		NULL,			0,							0},
	{"RAM889",	DSP_RAM889,		NULL,			0,							0},
	{"RAM890",	DSP_RAM890,		NULL,			0,							0},
	{"RAM891",	DSP_RAM891,		NULL,			0,							0},
	{"RAM892",	DSP_RAM892,		NULL,			0,							0},
	{"RAM893",	DSP_RAM893,		NULL,			0,							0},
	{"RAM894",	DSP_RAM894,		NULL,			0,							0},
	{"RAM895",	DSP_RAM895,		NULL,			0,							0},
	{"RAM896",	DSP_RAM896,		NULL,			0,							0},
	{"RAM897",	DSP_RAM897,		NULL,			0,							0},
	{"RAM898",	DSP_RAM898,		NULL,			0,							0},
	{"RAM899",	DSP_RAM899,		NULL,			0,							0},
	{"RAM900",	DSP_RAM900,		NULL,			0,							0},
	{"RAM901",	DSP_RAM901,		NULL,			0,							0},
	{"RAM902",	DSP_RAM902,		NULL,			0,							0},
	{"RAM903",	DSP_RAM903,		NULL,			0,							0},
	{"RAM904",	DSP_RAM904,		NULL,			0,							0},
	{"RAM905",	DSP_RAM905,		NULL,			0,							0},
	{"RAM906",	DSP_RAM906,		NULL,			0,							0},
	{"RAM907",	DSP_RAM907,		NULL,			0,							0},
	{"RAM908",	DSP_RAM908,		NULL,			0,							0},
	{"RAM909",	DSP_RAM909,		NULL,			0,							0},
	{"RAM910",	DSP_RAM910,		NULL,			0,							0},
	{"RAM911",	DSP_RAM911,		NULL,			0,							0},
	{"RAM912",	DSP_RAM912,		NULL,			0,							0},
	{"RAM913",	DSP_RAM913,		NULL,			0,							0},
	{"RAM914",	DSP_RAM914,		NULL,			0,							0},
	{"RAM915",	DSP_RAM915,		NULL,			0,							0},
	{"RAM916",	DSP_RAM916,		NULL,			0,							0},
	{"RAM917",	DSP_RAM917,		NULL,			0,							0},
	{"RAM918",	DSP_RAM918,		NULL,			0,							0},
	{"RAM919",	DSP_RAM919,		NULL,			0,							0},
	{"RAM920",	DSP_RAM920,		NULL,			0,							0},
	{"RAM921",	DSP_RAM921,		NULL,			0,							0},
	{"RAM922",	DSP_RAM922,		NULL,			0,							0},
	{"RAM923",	DSP_RAM923,		NULL,			0,							0},
	{"RAM924",	DSP_RAM924,		NULL,			0,							0},
	{"RAM925",	DSP_RAM925,		NULL,			0,							0},
	{"RAM926",	DSP_RAM926,		NULL,			0,							0},
	{"RAM927",	DSP_RAM927,		NULL,			0,							0},
	{"RAM928",	DSP_RAM928,		NULL,			0,							0},
	{"RAM929",	DSP_RAM929,		NULL,			0,							0},
	{"RAM930",	DSP_RAM930,		NULL,			0,							0},
	{"RAM931",	DSP_RAM931,		NULL,			0,							0},
	{"RAM932",	DSP_RAM932,		NULL,			0,							0},
	{"RAM933",	DSP_RAM933,		NULL,			0,							0},
	{"RAM934",	DSP_RAM934,		NULL,			0,							0},
	{"RAM935",	DSP_RAM935,		NULL,			0,							0},
	{"RAM936",	DSP_RAM936,		NULL,			0,							0},
	{"RAM937",	DSP_RAM937,		NULL,			0,							0},
	{"RAM938",	DSP_RAM938,		NULL,			0,							0},
	{"RAM939",	DSP_RAM939,		NULL,			0,							0},
	{"RAM940",	DSP_RAM940,		NULL,			0,							0},
	{"RAM941",	DSP_RAM941,		NULL,			0,							0},
	{"RAM942",	DSP_RAM942,		NULL,			0,							0},
	{"RAM943",	DSP_RAM943,		NULL,			0,							0},
	{"RAM944",	DSP_RAM944,		NULL,			0,							0},
	{"RAM945",	DSP_RAM945,		NULL,			0,							0},
	{"RAM946",	DSP_RAM946,		NULL,			0,							0},
	{"RAM947",	DSP_RAM947,		NULL,			0,							0},
	{"RAM948",	DSP_RAM948,		NULL,			0,							0},
	{"RAM949",	DSP_RAM949,		NULL,			0,							0},
	{"RAM950",	DSP_RAM950,		NULL,			0,							0},
	{"RAM951",	DSP_RAM951,		NULL,			0,							0},
	{"RAM952",	DSP_RAM952,		NULL,			0,							0},
	{"RAM953",	DSP_RAM953,		NULL,			0,							0},
	{"RAM954",	DSP_RAM954,		NULL,			0,							0},
	{"RAM955",	DSP_RAM955,		NULL,			0,							0},
	{"RAM956",	DSP_RAM956,		NULL,			0,							0},
	{"RAM957",	DSP_RAM957,		NULL,			0,							0},
	{"RAM958",	DSP_RAM958,		NULL,			0,							0},
	{"RAM959",	DSP_RAM959,		NULL,			0,							0},
	{"RAM960",	DSP_RAM960,		NULL,			0,							0},
	{"RAM961",	DSP_RAM961,		NULL,			0,							0},
	{"RAM962",	DSP_RAM962,		NULL,			0,							0},
	{"RAM963",	DSP_RAM963,		NULL,			0,							0},
	{"RAM964",	DSP_RAM964,		NULL,			0,							0},
	{"RAM965",	DSP_RAM965,		NULL,			0,							0},
	{"RAM966",	DSP_RAM966,		NULL,			0,							0},
	{"RAM967",	DSP_RAM967,		NULL,			0,							0},
	{"RAM968",	DSP_RAM968,		NULL,			0,							0},
	{"RAM969",	DSP_RAM969,		NULL,			0,							0},
	{"RAM970",	DSP_RAM970,		NULL,			0,							0},
	{"RAM971",	DSP_RAM971,		NULL,			0,							0},
	{"RAM972",	DSP_RAM972,		NULL,			0,							0},
	{"RAM973",	DSP_RAM973,		NULL,			0,							0},
	{"RAM974",	DSP_RAM974,		NULL,			0,							0},
	{"RAM975",	DSP_RAM975,		NULL,			0,							0},
	{"RAM976",	DSP_RAM976,		NULL,			0,							0},
	{"RAM977",	DSP_RAM977,		NULL,			0,							0},
	{"RAM978",	DSP_RAM978,		NULL,			0,							0},
	{"RAM979",	DSP_RAM979,		NULL,			0,							0},
	{"RAM980",	DSP_RAM980,		NULL,			0,							0},
	{"RAM981",	DSP_RAM981,		NULL,			0,							0},
	{"RAM982",	DSP_RAM982,		NULL,			0,							0},
	{"RAM983",	DSP_RAM983,		NULL,			0,							0},
	{"RAM984",	DSP_RAM984,		NULL,			0,							0},
	{"RAM985",	DSP_RAM985,		NULL,			0,							0},
	{"RAM986",	DSP_RAM986,		NULL,			0,							0},
	{"RAM987",	DSP_RAM987,		NULL,			0,							0},
	{"RAM988",	DSP_RAM988,		NULL,			0,							0},
	{"RAM989",	DSP_RAM989,		NULL,			0,							0},
	{"RAM990",	DSP_RAM990,		NULL,			0,							0},
	{"RAM991",	DSP_RAM991,		NULL,			0,							0},
	{"RAM992",	DSP_RAM992,		NULL,			0,							0},
	{"RAM993",	DSP_RAM993,		NULL,			0,							0},
	{"RAM994",	DSP_RAM994,		NULL,			0,							0},
	{"RAM995",	DSP_RAM995,		NULL,			0,							0},
	{"RAM996",	DSP_RAM996,		NULL,			0,							0},
	{"RAM997",	DSP_RAM997,		NULL,			0,							0},
	{"RAM998",	DSP_RAM998,		NULL,			0,							0},
	{"RAM999",	DSP_RAM999,		NULL,			0,							0},
	{"RAM1000",	DSP_RAM1000,	NULL,			0,							0},
	{"RAM1001",	DSP_RAM1001,	NULL,			0,							0},
	{"RAM1002",	DSP_RAM1002,	NULL,			0,							0},
	{"RAM1003",	DSP_RAM1003,	NULL,			0,							0},
	{"RAM1004",	DSP_RAM1004,	NULL,			0,							0},
	{"RAM1005",	DSP_RAM1005,	NULL,			0,							0},
	{"RAM1006",	DSP_RAM1006,	NULL,			0,							0},
	{"RAM1007",	DSP_RAM1007,	NULL,			0,							0},
	{"RAM1008",	DSP_RAM1008,	NULL,			0,							0},
	{"RAM1009",	DSP_RAM1009,	NULL,			0,							0},
	{"RAM1010",	DSP_RAM1010,	NULL,			0,							0},
	{"RAM1011",	DSP_RAM1011,	NULL,			0,							0},
	{"RAM1012",	DSP_RAM1012,	NULL,			0,							0},
	{"RAM1013",	DSP_RAM1013,	NULL,			0,							0},
	{"RAM1014",	DSP_RAM1014,	NULL,			0,							0},
	{"RAM1015",	DSP_RAM1015,	NULL,			0,							0},
	{"RAM1016",	DSP_RAM1016,	NULL,			0,							0},
	{"RAM1017",	DSP_RAM1017,	NULL,			0,							0},
	{"RAM1018",	DSP_RAM1018,	NULL,			0,							0},
	{"RAM1019",	DSP_RAM1019,	NULL,			0,							0},
	{"RAM1020",	DSP_RAM1020,	NULL,			0,							0},
	{"RAM1021",	DSP_RAM1021,	NULL,			0,							0},
	{"RAM1022",	DSP_RAM1022,	NULL,			0,							0},
	{"RAM1023",	DSP_RAM1023,	NULL,			0,							0},
	{"RAM1024",	DSP_RAM1024,	NULL,			0,							0},
};

static const pmb887x_module_field_t gprscu_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gprscu_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t gprscu_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t gprscu_regs[] = {
	{"CLC",		GPRSCU_CLC,		gprscu_clc_fields,	ARRAY_SIZE(gprscu_clc_fields),	0},
	{"ID",		GPRSCU_ID,		gprscu_id_fields,	ARRAY_SIZE(gprscu_id_fields),	0},
	{"SRC0",	GPRSCU_SRC0,	gprscu_src_fields,	ARRAY_SIZE(gprscu_src_fields),	0},
	{"SRC1",	GPRSCU_SRC1,	gprscu_src_fields,	ARRAY_SIZE(gprscu_src_fields),	0},
};

static const pmb887x_module_field_t tpu_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_correction_fields[] = {
	{"VALUE",	TPU_CORRECTION_VALUE,	TPU_CORRECTION_VALUE_SHIFT,	NULL,	0},
	{"CTRL",	TPU_CORRECTION_CTRL,	TPU_CORRECTION_CTRL_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_overflow_fields[] = {
	{"VALUE",	TPU_OVERFLOW_VALUE,	TPU_OVERFLOW_VALUE_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_int_fields[] = {
	{"VALUE",	TPU_INT_VALUE,	TPU_INT_VALUE_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_offset_fields[] = {
	{"VALUE",	TPU_OFFSET_VALUE,	TPU_OFFSET_VALUE_SHIFT,	NULL,	0},
	{"CTRL",	TPU_OFFSET_CTRL,	TPU_OFFSET_CTRL_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_skip_fields[] = {
	{"SKIPN",	TPU_SKIP_SKIPN,	TPU_SKIP_SKIPN_SHIFT,	NULL,	0},
	{"SKIPC",	TPU_SKIP_SKIPC,	TPU_SKIP_SKIPC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_counter_fields[] = {
	{"VALUE",	TPU_COUNTER_VALUE,	TPU_COUNTER_VALUE_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_param_fields[] = {
	{"TINI",	TPU_PARAM_TINI,	TPU_PARAM_TINI_SHIFT,	NULL,	0},
	{"FDIS",	TPU_PARAM_FDIS,	TPU_PARAM_FDIS_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_pllcon0_fields[] = {
	{"K_DIV",	TPU_PLLCON0_K_DIV,	TPU_PLLCON0_K_DIV_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_pllcon1_fields[] = {
	{"L_DIV",	TPU_PLLCON1_L_DIV,	TPU_PLLCON1_L_DIV_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_pllcon2_fields[] = {
	{"LOAD",	TPU_PLLCON2_LOAD,	TPU_PLLCON2_LOAD_SHIFT,	NULL,	0},
	{"INIT",	TPU_PLLCON2_INIT,	TPU_PLLCON2_INIT_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_unk_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t tpu_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t tpu_regs[] = {
	{"CLC",			TPU_CLC,		tpu_clc_fields,			ARRAY_SIZE(tpu_clc_fields),			0},
	{"ID",			TPU_ID,			tpu_id_fields,			ARRAY_SIZE(tpu_id_fields),			0},
	{"UNK0",		TPU_UNK0,		NULL,					0,									0},
	{"UNK1",		TPU_UNK1,		NULL,					0,									0},
	{"UNK2",		TPU_UNK2,		NULL,					0,									0},
	{"CORRECTION",	TPU_CORRECTION,	tpu_correction_fields,	ARRAY_SIZE(tpu_correction_fields),	0},
	{"OVERFLOW",	TPU_OVERFLOW,	tpu_overflow_fields,	ARRAY_SIZE(tpu_overflow_fields),	0},
	{"INT0",		TPU_INT0,		tpu_int_fields,			ARRAY_SIZE(tpu_int_fields),			0},
	{"INT1",		TPU_INT1,		tpu_int_fields,			ARRAY_SIZE(tpu_int_fields),			0},
	{"OFFSET",		TPU_OFFSET,		tpu_offset_fields,		ARRAY_SIZE(tpu_offset_fields),		0},
	{"SKIP",		TPU_SKIP,		tpu_skip_fields,		ARRAY_SIZE(tpu_skip_fields),		0},
	{"COUNTER",		TPU_COUNTER,	tpu_counter_fields,		ARRAY_SIZE(tpu_counter_fields),		0},
	{"UNK3",		TPU_UNK3,		NULL,					0,									0},
	{"UNK4",		TPU_UNK4,		NULL,					0,									0},
	{"UNK5",		TPU_UNK5,		NULL,					0,									0},
	{"UNK6",		TPU_UNK6,		NULL,					0,									0},
	{"PARAM",		TPU_PARAM,		tpu_param_fields,		ARRAY_SIZE(tpu_param_fields),		0},
	{"UNK7",		TPU_UNK7,		NULL,					0,									0},
	{"PLLCON0",		TPU_PLLCON0,	tpu_pllcon0_fields,		ARRAY_SIZE(tpu_pllcon0_fields),		0},
	{"PLLCON1",		TPU_PLLCON1,	tpu_pllcon1_fields,		ARRAY_SIZE(tpu_pllcon1_fields),		0},
	{"PLLCON2",		TPU_PLLCON2,	tpu_pllcon2_fields,		ARRAY_SIZE(tpu_pllcon2_fields),		0},
	{"UNK_SRC0",	TPU_UNK_SRC0,	tpu_unk_src_fields,		ARRAY_SIZE(tpu_unk_src_fields),		0},
	{"UNK_SRC1",	TPU_UNK_SRC1,	tpu_unk_src_fields,		ARRAY_SIZE(tpu_unk_src_fields),		0},
	{"UNK_SRC2",	TPU_UNK_SRC2,	tpu_unk_src_fields,		ARRAY_SIZE(tpu_unk_src_fields),		0},
	{"UNK_SRC3",	TPU_UNK_SRC3,	tpu_unk_src_fields,		ARRAY_SIZE(tpu_unk_src_fields),		0},
	{"UNK_SRC4",	TPU_UNK_SRC4,	tpu_unk_src_fields,		ARRAY_SIZE(tpu_unk_src_fields),		0},
	{"UNK_SRC5",	TPU_UNK_SRC5,	tpu_unk_src_fields,		ARRAY_SIZE(tpu_unk_src_fields),		0},
	{"SRC0",		TPU_SRC0,		tpu_src_fields,			ARRAY_SIZE(tpu_src_fields),			0},
	{"SRC1",		TPU_SRC1,		tpu_src_fields,			ARRAY_SIZE(tpu_src_fields),			0},
	{"RAM0",		TPU_RAM0,		NULL,					0,									0},
	{"RAM1",		TPU_RAM1,		NULL,					0,									0},
	{"RAM2",		TPU_RAM2,		NULL,					0,									0},
	{"RAM3",		TPU_RAM3,		NULL,					0,									0},
	{"RAM4",		TPU_RAM4,		NULL,					0,									0},
	{"RAM5",		TPU_RAM5,		NULL,					0,									0},
	{"RAM6",		TPU_RAM6,		NULL,					0,									0},
	{"RAM7",		TPU_RAM7,		NULL,					0,									0},
	{"RAM8",		TPU_RAM8,		NULL,					0,									0},
	{"RAM9",		TPU_RAM9,		NULL,					0,									0},
	{"RAM10",		TPU_RAM10,		NULL,					0,									0},
	{"RAM11",		TPU_RAM11,		NULL,					0,									0},
	{"RAM12",		TPU_RAM12,		NULL,					0,									0},
	{"RAM13",		TPU_RAM13,		NULL,					0,									0},
	{"RAM14",		TPU_RAM14,		NULL,					0,									0},
	{"RAM15",		TPU_RAM15,		NULL,					0,									0},
	{"RAM16",		TPU_RAM16,		NULL,					0,									0},
	{"RAM17",		TPU_RAM17,		NULL,					0,									0},
	{"RAM18",		TPU_RAM18,		NULL,					0,									0},
	{"RAM19",		TPU_RAM19,		NULL,					0,									0},
	{"RAM20",		TPU_RAM20,		NULL,					0,									0},
	{"RAM21",		TPU_RAM21,		NULL,					0,									0},
	{"RAM22",		TPU_RAM22,		NULL,					0,									0},
	{"RAM23",		TPU_RAM23,		NULL,					0,									0},
	{"RAM24",		TPU_RAM24,		NULL,					0,									0},
	{"RAM25",		TPU_RAM25,		NULL,					0,									0},
	{"RAM26",		TPU_RAM26,		NULL,					0,									0},
	{"RAM27",		TPU_RAM27,		NULL,					0,									0},
	{"RAM28",		TPU_RAM28,		NULL,					0,									0},
	{"RAM29",		TPU_RAM29,		NULL,					0,									0},
	{"RAM30",		TPU_RAM30,		NULL,					0,									0},
	{"RAM31",		TPU_RAM31,		NULL,					0,									0},
	{"RAM32",		TPU_RAM32,		NULL,					0,									0},
	{"RAM33",		TPU_RAM33,		NULL,					0,									0},
	{"RAM34",		TPU_RAM34,		NULL,					0,									0},
	{"RAM35",		TPU_RAM35,		NULL,					0,									0},
	{"RAM36",		TPU_RAM36,		NULL,					0,									0},
	{"RAM37",		TPU_RAM37,		NULL,					0,									0},
	{"RAM38",		TPU_RAM38,		NULL,					0,									0},
	{"RAM39",		TPU_RAM39,		NULL,					0,									0},
	{"RAM40",		TPU_RAM40,		NULL,					0,									0},
	{"RAM41",		TPU_RAM41,		NULL,					0,									0},
	{"RAM42",		TPU_RAM42,		NULL,					0,									0},
	{"RAM43",		TPU_RAM43,		NULL,					0,									0},
	{"RAM44",		TPU_RAM44,		NULL,					0,									0},
	{"RAM45",		TPU_RAM45,		NULL,					0,									0},
	{"RAM46",		TPU_RAM46,		NULL,					0,									0},
	{"RAM47",		TPU_RAM47,		NULL,					0,									0},
	{"RAM48",		TPU_RAM48,		NULL,					0,									0},
	{"RAM49",		TPU_RAM49,		NULL,					0,									0},
	{"RAM50",		TPU_RAM50,		NULL,					0,									0},
	{"RAM51",		TPU_RAM51,		NULL,					0,									0},
	{"RAM52",		TPU_RAM52,		NULL,					0,									0},
	{"RAM53",		TPU_RAM53,		NULL,					0,									0},
	{"RAM54",		TPU_RAM54,		NULL,					0,									0},
	{"RAM55",		TPU_RAM55,		NULL,					0,									0},
	{"RAM56",		TPU_RAM56,		NULL,					0,									0},
	{"RAM57",		TPU_RAM57,		NULL,					0,									0},
	{"RAM58",		TPU_RAM58,		NULL,					0,									0},
	{"RAM59",		TPU_RAM59,		NULL,					0,									0},
	{"RAM60",		TPU_RAM60,		NULL,					0,									0},
	{"RAM61",		TPU_RAM61,		NULL,					0,									0},
	{"RAM62",		TPU_RAM62,		NULL,					0,									0},
	{"RAM63",		TPU_RAM63,		NULL,					0,									0},
	{"RAM64",		TPU_RAM64,		NULL,					0,									0},
	{"RAM65",		TPU_RAM65,		NULL,					0,									0},
	{"RAM66",		TPU_RAM66,		NULL,					0,									0},
	{"RAM67",		TPU_RAM67,		NULL,					0,									0},
	{"RAM68",		TPU_RAM68,		NULL,					0,									0},
	{"RAM69",		TPU_RAM69,		NULL,					0,									0},
	{"RAM70",		TPU_RAM70,		NULL,					0,									0},
	{"RAM71",		TPU_RAM71,		NULL,					0,									0},
	{"RAM72",		TPU_RAM72,		NULL,					0,									0},
	{"RAM73",		TPU_RAM73,		NULL,					0,									0},
	{"RAM74",		TPU_RAM74,		NULL,					0,									0},
	{"RAM75",		TPU_RAM75,		NULL,					0,									0},
	{"RAM76",		TPU_RAM76,		NULL,					0,									0},
	{"RAM77",		TPU_RAM77,		NULL,					0,									0},
	{"RAM78",		TPU_RAM78,		NULL,					0,									0},
	{"RAM79",		TPU_RAM79,		NULL,					0,									0},
	{"RAM80",		TPU_RAM80,		NULL,					0,									0},
	{"RAM81",		TPU_RAM81,		NULL,					0,									0},
	{"RAM82",		TPU_RAM82,		NULL,					0,									0},
	{"RAM83",		TPU_RAM83,		NULL,					0,									0},
	{"RAM84",		TPU_RAM84,		NULL,					0,									0},
	{"RAM85",		TPU_RAM85,		NULL,					0,									0},
	{"RAM86",		TPU_RAM86,		NULL,					0,									0},
	{"RAM87",		TPU_RAM87,		NULL,					0,									0},
	{"RAM88",		TPU_RAM88,		NULL,					0,									0},
	{"RAM89",		TPU_RAM89,		NULL,					0,									0},
	{"RAM90",		TPU_RAM90,		NULL,					0,									0},
	{"RAM91",		TPU_RAM91,		NULL,					0,									0},
	{"RAM92",		TPU_RAM92,		NULL,					0,									0},
	{"RAM93",		TPU_RAM93,		NULL,					0,									0},
	{"RAM94",		TPU_RAM94,		NULL,					0,									0},
	{"RAM95",		TPU_RAM95,		NULL,					0,									0},
	{"RAM96",		TPU_RAM96,		NULL,					0,									0},
	{"RAM97",		TPU_RAM97,		NULL,					0,									0},
	{"RAM98",		TPU_RAM98,		NULL,					0,									0},
	{"RAM99",		TPU_RAM99,		NULL,					0,									0},
	{"RAM100",		TPU_RAM100,		NULL,					0,									0},
	{"RAM101",		TPU_RAM101,		NULL,					0,									0},
	{"RAM102",		TPU_RAM102,		NULL,					0,									0},
	{"RAM103",		TPU_RAM103,		NULL,					0,									0},
	{"RAM104",		TPU_RAM104,		NULL,					0,									0},
	{"RAM105",		TPU_RAM105,		NULL,					0,									0},
	{"RAM106",		TPU_RAM106,		NULL,					0,									0},
	{"RAM107",		TPU_RAM107,		NULL,					0,									0},
	{"RAM108",		TPU_RAM108,		NULL,					0,									0},
	{"RAM109",		TPU_RAM109,		NULL,					0,									0},
	{"RAM110",		TPU_RAM110,		NULL,					0,									0},
	{"RAM111",		TPU_RAM111,		NULL,					0,									0},
	{"RAM112",		TPU_RAM112,		NULL,					0,									0},
	{"RAM113",		TPU_RAM113,		NULL,					0,									0},
	{"RAM114",		TPU_RAM114,		NULL,					0,									0},
	{"RAM115",		TPU_RAM115,		NULL,					0,									0},
	{"RAM116",		TPU_RAM116,		NULL,					0,									0},
	{"RAM117",		TPU_RAM117,		NULL,					0,									0},
	{"RAM118",		TPU_RAM118,		NULL,					0,									0},
	{"RAM119",		TPU_RAM119,		NULL,					0,									0},
	{"RAM120",		TPU_RAM120,		NULL,					0,									0},
	{"RAM121",		TPU_RAM121,		NULL,					0,									0},
	{"RAM122",		TPU_RAM122,		NULL,					0,									0},
	{"RAM123",		TPU_RAM123,		NULL,					0,									0},
	{"RAM124",		TPU_RAM124,		NULL,					0,									0},
	{"RAM125",		TPU_RAM125,		NULL,					0,									0},
	{"RAM126",		TPU_RAM126,		NULL,					0,									0},
	{"RAM127",		TPU_RAM127,		NULL,					0,									0},
	{"RAM128",		TPU_RAM128,		NULL,					0,									0},
	{"RAM129",		TPU_RAM129,		NULL,					0,									0},
	{"RAM130",		TPU_RAM130,		NULL,					0,									0},
	{"RAM131",		TPU_RAM131,		NULL,					0,									0},
	{"RAM132",		TPU_RAM132,		NULL,					0,									0},
	{"RAM133",		TPU_RAM133,		NULL,					0,									0},
	{"RAM134",		TPU_RAM134,		NULL,					0,									0},
	{"RAM135",		TPU_RAM135,		NULL,					0,									0},
	{"RAM136",		TPU_RAM136,		NULL,					0,									0},
	{"RAM137",		TPU_RAM137,		NULL,					0,									0},
	{"RAM138",		TPU_RAM138,		NULL,					0,									0},
	{"RAM139",		TPU_RAM139,		NULL,					0,									0},
	{"RAM140",		TPU_RAM140,		NULL,					0,									0},
	{"RAM141",		TPU_RAM141,		NULL,					0,									0},
	{"RAM142",		TPU_RAM142,		NULL,					0,									0},
	{"RAM143",		TPU_RAM143,		NULL,					0,									0},
	{"RAM144",		TPU_RAM144,		NULL,					0,									0},
	{"RAM145",		TPU_RAM145,		NULL,					0,									0},
	{"RAM146",		TPU_RAM146,		NULL,					0,									0},
	{"RAM147",		TPU_RAM147,		NULL,					0,									0},
	{"RAM148",		TPU_RAM148,		NULL,					0,									0},
	{"RAM149",		TPU_RAM149,		NULL,					0,									0},
	{"RAM150",		TPU_RAM150,		NULL,					0,									0},
	{"RAM151",		TPU_RAM151,		NULL,					0,									0},
	{"RAM152",		TPU_RAM152,		NULL,					0,									0},
	{"RAM153",		TPU_RAM153,		NULL,					0,									0},
	{"RAM154",		TPU_RAM154,		NULL,					0,									0},
	{"RAM155",		TPU_RAM155,		NULL,					0,									0},
	{"RAM156",		TPU_RAM156,		NULL,					0,									0},
	{"RAM157",		TPU_RAM157,		NULL,					0,									0},
	{"RAM158",		TPU_RAM158,		NULL,					0,									0},
	{"RAM159",		TPU_RAM159,		NULL,					0,									0},
	{"RAM160",		TPU_RAM160,		NULL,					0,									0},
	{"RAM161",		TPU_RAM161,		NULL,					0,									0},
	{"RAM162",		TPU_RAM162,		NULL,					0,									0},
	{"RAM163",		TPU_RAM163,		NULL,					0,									0},
	{"RAM164",		TPU_RAM164,		NULL,					0,									0},
	{"RAM165",		TPU_RAM165,		NULL,					0,									0},
	{"RAM166",		TPU_RAM166,		NULL,					0,									0},
	{"RAM167",		TPU_RAM167,		NULL,					0,									0},
	{"RAM168",		TPU_RAM168,		NULL,					0,									0},
	{"RAM169",		TPU_RAM169,		NULL,					0,									0},
	{"RAM170",		TPU_RAM170,		NULL,					0,									0},
	{"RAM171",		TPU_RAM171,		NULL,					0,									0},
	{"RAM172",		TPU_RAM172,		NULL,					0,									0},
	{"RAM173",		TPU_RAM173,		NULL,					0,									0},
	{"RAM174",		TPU_RAM174,		NULL,					0,									0},
	{"RAM175",		TPU_RAM175,		NULL,					0,									0},
	{"RAM176",		TPU_RAM176,		NULL,					0,									0},
	{"RAM177",		TPU_RAM177,		NULL,					0,									0},
	{"RAM178",		TPU_RAM178,		NULL,					0,									0},
	{"RAM179",		TPU_RAM179,		NULL,					0,									0},
	{"RAM180",		TPU_RAM180,		NULL,					0,									0},
	{"RAM181",		TPU_RAM181,		NULL,					0,									0},
	{"RAM182",		TPU_RAM182,		NULL,					0,									0},
	{"RAM183",		TPU_RAM183,		NULL,					0,									0},
	{"RAM184",		TPU_RAM184,		NULL,					0,									0},
	{"RAM185",		TPU_RAM185,		NULL,					0,									0},
	{"RAM186",		TPU_RAM186,		NULL,					0,									0},
	{"RAM187",		TPU_RAM187,		NULL,					0,									0},
	{"RAM188",		TPU_RAM188,		NULL,					0,									0},
	{"RAM189",		TPU_RAM189,		NULL,					0,									0},
	{"RAM190",		TPU_RAM190,		NULL,					0,									0},
	{"RAM191",		TPU_RAM191,		NULL,					0,									0},
	{"RAM192",		TPU_RAM192,		NULL,					0,									0},
	{"RAM193",		TPU_RAM193,		NULL,					0,									0},
	{"RAM194",		TPU_RAM194,		NULL,					0,									0},
	{"RAM195",		TPU_RAM195,		NULL,					0,									0},
	{"RAM196",		TPU_RAM196,		NULL,					0,									0},
	{"RAM197",		TPU_RAM197,		NULL,					0,									0},
	{"RAM198",		TPU_RAM198,		NULL,					0,									0},
	{"RAM199",		TPU_RAM199,		NULL,					0,									0},
	{"RAM200",		TPU_RAM200,		NULL,					0,									0},
	{"RAM201",		TPU_RAM201,		NULL,					0,									0},
	{"RAM202",		TPU_RAM202,		NULL,					0,									0},
	{"RAM203",		TPU_RAM203,		NULL,					0,									0},
	{"RAM204",		TPU_RAM204,		NULL,					0,									0},
	{"RAM205",		TPU_RAM205,		NULL,					0,									0},
	{"RAM206",		TPU_RAM206,		NULL,					0,									0},
	{"RAM207",		TPU_RAM207,		NULL,					0,									0},
	{"RAM208",		TPU_RAM208,		NULL,					0,									0},
	{"RAM209",		TPU_RAM209,		NULL,					0,									0},
	{"RAM210",		TPU_RAM210,		NULL,					0,									0},
	{"RAM211",		TPU_RAM211,		NULL,					0,									0},
	{"RAM212",		TPU_RAM212,		NULL,					0,									0},
	{"RAM213",		TPU_RAM213,		NULL,					0,									0},
	{"RAM214",		TPU_RAM214,		NULL,					0,									0},
	{"RAM215",		TPU_RAM215,		NULL,					0,									0},
	{"RAM216",		TPU_RAM216,		NULL,					0,									0},
	{"RAM217",		TPU_RAM217,		NULL,					0,									0},
	{"RAM218",		TPU_RAM218,		NULL,					0,									0},
	{"RAM219",		TPU_RAM219,		NULL,					0,									0},
	{"RAM220",		TPU_RAM220,		NULL,					0,									0},
	{"RAM221",		TPU_RAM221,		NULL,					0,									0},
	{"RAM222",		TPU_RAM222,		NULL,					0,									0},
	{"RAM223",		TPU_RAM223,		NULL,					0,									0},
	{"RAM224",		TPU_RAM224,		NULL,					0,									0},
	{"RAM225",		TPU_RAM225,		NULL,					0,									0},
	{"RAM226",		TPU_RAM226,		NULL,					0,									0},
	{"RAM227",		TPU_RAM227,		NULL,					0,									0},
	{"RAM228",		TPU_RAM228,		NULL,					0,									0},
	{"RAM229",		TPU_RAM229,		NULL,					0,									0},
	{"RAM230",		TPU_RAM230,		NULL,					0,									0},
	{"RAM231",		TPU_RAM231,		NULL,					0,									0},
	{"RAM232",		TPU_RAM232,		NULL,					0,									0},
	{"RAM233",		TPU_RAM233,		NULL,					0,									0},
	{"RAM234",		TPU_RAM234,		NULL,					0,									0},
	{"RAM235",		TPU_RAM235,		NULL,					0,									0},
	{"RAM236",		TPU_RAM236,		NULL,					0,									0},
	{"RAM237",		TPU_RAM237,		NULL,					0,									0},
	{"RAM238",		TPU_RAM238,		NULL,					0,									0},
	{"RAM239",		TPU_RAM239,		NULL,					0,									0},
	{"RAM240",		TPU_RAM240,		NULL,					0,									0},
	{"RAM241",		TPU_RAM241,		NULL,					0,									0},
	{"RAM242",		TPU_RAM242,		NULL,					0,									0},
	{"RAM243",		TPU_RAM243,		NULL,					0,									0},
	{"RAM244",		TPU_RAM244,		NULL,					0,									0},
	{"RAM245",		TPU_RAM245,		NULL,					0,									0},
	{"RAM246",		TPU_RAM246,		NULL,					0,									0},
	{"RAM247",		TPU_RAM247,		NULL,					0,									0},
	{"RAM248",		TPU_RAM248,		NULL,					0,									0},
	{"RAM249",		TPU_RAM249,		NULL,					0,									0},
	{"RAM250",		TPU_RAM250,		NULL,					0,									0},
	{"RAM251",		TPU_RAM251,		NULL,					0,									0},
	{"RAM252",		TPU_RAM252,		NULL,					0,									0},
	{"RAM253",		TPU_RAM253,		NULL,					0,									0},
	{"RAM254",		TPU_RAM254,		NULL,					0,									0},
	{"RAM255",		TPU_RAM255,		NULL,					0,									0},
	{"RAM256",		TPU_RAM256,		NULL,					0,									0},
	{"RAM257",		TPU_RAM257,		NULL,					0,									0},
	{"RAM258",		TPU_RAM258,		NULL,					0,									0},
	{"RAM259",		TPU_RAM259,		NULL,					0,									0},
	{"RAM260",		TPU_RAM260,		NULL,					0,									0},
	{"RAM261",		TPU_RAM261,		NULL,					0,									0},
	{"RAM262",		TPU_RAM262,		NULL,					0,									0},
	{"RAM263",		TPU_RAM263,		NULL,					0,									0},
	{"RAM264",		TPU_RAM264,		NULL,					0,									0},
	{"RAM265",		TPU_RAM265,		NULL,					0,									0},
	{"RAM266",		TPU_RAM266,		NULL,					0,									0},
	{"RAM267",		TPU_RAM267,		NULL,					0,									0},
	{"RAM268",		TPU_RAM268,		NULL,					0,									0},
	{"RAM269",		TPU_RAM269,		NULL,					0,									0},
	{"RAM270",		TPU_RAM270,		NULL,					0,									0},
	{"RAM271",		TPU_RAM271,		NULL,					0,									0},
	{"RAM272",		TPU_RAM272,		NULL,					0,									0},
	{"RAM273",		TPU_RAM273,		NULL,					0,									0},
	{"RAM274",		TPU_RAM274,		NULL,					0,									0},
	{"RAM275",		TPU_RAM275,		NULL,					0,									0},
	{"RAM276",		TPU_RAM276,		NULL,					0,									0},
	{"RAM277",		TPU_RAM277,		NULL,					0,									0},
	{"RAM278",		TPU_RAM278,		NULL,					0,									0},
	{"RAM279",		TPU_RAM279,		NULL,					0,									0},
	{"RAM280",		TPU_RAM280,		NULL,					0,									0},
	{"RAM281",		TPU_RAM281,		NULL,					0,									0},
	{"RAM282",		TPU_RAM282,		NULL,					0,									0},
	{"RAM283",		TPU_RAM283,		NULL,					0,									0},
	{"RAM284",		TPU_RAM284,		NULL,					0,									0},
	{"RAM285",		TPU_RAM285,		NULL,					0,									0},
	{"RAM286",		TPU_RAM286,		NULL,					0,									0},
	{"RAM287",		TPU_RAM287,		NULL,					0,									0},
	{"RAM288",		TPU_RAM288,		NULL,					0,									0},
	{"RAM289",		TPU_RAM289,		NULL,					0,									0},
	{"RAM290",		TPU_RAM290,		NULL,					0,									0},
	{"RAM291",		TPU_RAM291,		NULL,					0,									0},
	{"RAM292",		TPU_RAM292,		NULL,					0,									0},
	{"RAM293",		TPU_RAM293,		NULL,					0,									0},
	{"RAM294",		TPU_RAM294,		NULL,					0,									0},
	{"RAM295",		TPU_RAM295,		NULL,					0,									0},
	{"RAM296",		TPU_RAM296,		NULL,					0,									0},
	{"RAM297",		TPU_RAM297,		NULL,					0,									0},
	{"RAM298",		TPU_RAM298,		NULL,					0,									0},
	{"RAM299",		TPU_RAM299,		NULL,					0,									0},
	{"RAM300",		TPU_RAM300,		NULL,					0,									0},
	{"RAM301",		TPU_RAM301,		NULL,					0,									0},
	{"RAM302",		TPU_RAM302,		NULL,					0,									0},
	{"RAM303",		TPU_RAM303,		NULL,					0,									0},
	{"RAM304",		TPU_RAM304,		NULL,					0,									0},
	{"RAM305",		TPU_RAM305,		NULL,					0,									0},
	{"RAM306",		TPU_RAM306,		NULL,					0,									0},
	{"RAM307",		TPU_RAM307,		NULL,					0,									0},
	{"RAM308",		TPU_RAM308,		NULL,					0,									0},
	{"RAM309",		TPU_RAM309,		NULL,					0,									0},
	{"RAM310",		TPU_RAM310,		NULL,					0,									0},
	{"RAM311",		TPU_RAM311,		NULL,					0,									0},
	{"RAM312",		TPU_RAM312,		NULL,					0,									0},
	{"RAM313",		TPU_RAM313,		NULL,					0,									0},
	{"RAM314",		TPU_RAM314,		NULL,					0,									0},
	{"RAM315",		TPU_RAM315,		NULL,					0,									0},
	{"RAM316",		TPU_RAM316,		NULL,					0,									0},
	{"RAM317",		TPU_RAM317,		NULL,					0,									0},
	{"RAM318",		TPU_RAM318,		NULL,					0,									0},
	{"RAM319",		TPU_RAM319,		NULL,					0,									0},
	{"RAM320",		TPU_RAM320,		NULL,					0,									0},
	{"RAM321",		TPU_RAM321,		NULL,					0,									0},
	{"RAM322",		TPU_RAM322,		NULL,					0,									0},
	{"RAM323",		TPU_RAM323,		NULL,					0,									0},
	{"RAM324",		TPU_RAM324,		NULL,					0,									0},
	{"RAM325",		TPU_RAM325,		NULL,					0,									0},
	{"RAM326",		TPU_RAM326,		NULL,					0,									0},
	{"RAM327",		TPU_RAM327,		NULL,					0,									0},
	{"RAM328",		TPU_RAM328,		NULL,					0,									0},
	{"RAM329",		TPU_RAM329,		NULL,					0,									0},
	{"RAM330",		TPU_RAM330,		NULL,					0,									0},
	{"RAM331",		TPU_RAM331,		NULL,					0,									0},
	{"RAM332",		TPU_RAM332,		NULL,					0,									0},
	{"RAM333",		TPU_RAM333,		NULL,					0,									0},
	{"RAM334",		TPU_RAM334,		NULL,					0,									0},
	{"RAM335",		TPU_RAM335,		NULL,					0,									0},
	{"RAM336",		TPU_RAM336,		NULL,					0,									0},
	{"RAM337",		TPU_RAM337,		NULL,					0,									0},
	{"RAM338",		TPU_RAM338,		NULL,					0,									0},
	{"RAM339",		TPU_RAM339,		NULL,					0,									0},
	{"RAM340",		TPU_RAM340,		NULL,					0,									0},
	{"RAM341",		TPU_RAM341,		NULL,					0,									0},
	{"RAM342",		TPU_RAM342,		NULL,					0,									0},
	{"RAM343",		TPU_RAM343,		NULL,					0,									0},
	{"RAM344",		TPU_RAM344,		NULL,					0,									0},
	{"RAM345",		TPU_RAM345,		NULL,					0,									0},
	{"RAM346",		TPU_RAM346,		NULL,					0,									0},
	{"RAM347",		TPU_RAM347,		NULL,					0,									0},
	{"RAM348",		TPU_RAM348,		NULL,					0,									0},
	{"RAM349",		TPU_RAM349,		NULL,					0,									0},
	{"RAM350",		TPU_RAM350,		NULL,					0,									0},
	{"RAM351",		TPU_RAM351,		NULL,					0,									0},
	{"RAM352",		TPU_RAM352,		NULL,					0,									0},
	{"RAM353",		TPU_RAM353,		NULL,					0,									0},
	{"RAM354",		TPU_RAM354,		NULL,					0,									0},
	{"RAM355",		TPU_RAM355,		NULL,					0,									0},
	{"RAM356",		TPU_RAM356,		NULL,					0,									0},
	{"RAM357",		TPU_RAM357,		NULL,					0,									0},
	{"RAM358",		TPU_RAM358,		NULL,					0,									0},
	{"RAM359",		TPU_RAM359,		NULL,					0,									0},
	{"RAM360",		TPU_RAM360,		NULL,					0,									0},
	{"RAM361",		TPU_RAM361,		NULL,					0,									0},
	{"RAM362",		TPU_RAM362,		NULL,					0,									0},
	{"RAM363",		TPU_RAM363,		NULL,					0,									0},
	{"RAM364",		TPU_RAM364,		NULL,					0,									0},
	{"RAM365",		TPU_RAM365,		NULL,					0,									0},
	{"RAM366",		TPU_RAM366,		NULL,					0,									0},
	{"RAM367",		TPU_RAM367,		NULL,					0,									0},
	{"RAM368",		TPU_RAM368,		NULL,					0,									0},
	{"RAM369",		TPU_RAM369,		NULL,					0,									0},
	{"RAM370",		TPU_RAM370,		NULL,					0,									0},
	{"RAM371",		TPU_RAM371,		NULL,					0,									0},
	{"RAM372",		TPU_RAM372,		NULL,					0,									0},
	{"RAM373",		TPU_RAM373,		NULL,					0,									0},
	{"RAM374",		TPU_RAM374,		NULL,					0,									0},
	{"RAM375",		TPU_RAM375,		NULL,					0,									0},
	{"RAM376",		TPU_RAM376,		NULL,					0,									0},
	{"RAM377",		TPU_RAM377,		NULL,					0,									0},
	{"RAM378",		TPU_RAM378,		NULL,					0,									0},
	{"RAM379",		TPU_RAM379,		NULL,					0,									0},
	{"RAM380",		TPU_RAM380,		NULL,					0,									0},
	{"RAM381",		TPU_RAM381,		NULL,					0,									0},
	{"RAM382",		TPU_RAM382,		NULL,					0,									0},
	{"RAM383",		TPU_RAM383,		NULL,					0,									0},
	{"RAM384",		TPU_RAM384,		NULL,					0,									0},
	{"RAM385",		TPU_RAM385,		NULL,					0,									0},
	{"RAM386",		TPU_RAM386,		NULL,					0,									0},
	{"RAM387",		TPU_RAM387,		NULL,					0,									0},
	{"RAM388",		TPU_RAM388,		NULL,					0,									0},
	{"RAM389",		TPU_RAM389,		NULL,					0,									0},
	{"RAM390",		TPU_RAM390,		NULL,					0,									0},
	{"RAM391",		TPU_RAM391,		NULL,					0,									0},
	{"RAM392",		TPU_RAM392,		NULL,					0,									0},
	{"RAM393",		TPU_RAM393,		NULL,					0,									0},
	{"RAM394",		TPU_RAM394,		NULL,					0,									0},
	{"RAM395",		TPU_RAM395,		NULL,					0,									0},
	{"RAM396",		TPU_RAM396,		NULL,					0,									0},
	{"RAM397",		TPU_RAM397,		NULL,					0,									0},
	{"RAM398",		TPU_RAM398,		NULL,					0,									0},
	{"RAM399",		TPU_RAM399,		NULL,					0,									0},
	{"RAM400",		TPU_RAM400,		NULL,					0,									0},
	{"RAM401",		TPU_RAM401,		NULL,					0,									0},
	{"RAM402",		TPU_RAM402,		NULL,					0,									0},
	{"RAM403",		TPU_RAM403,		NULL,					0,									0},
	{"RAM404",		TPU_RAM404,		NULL,					0,									0},
	{"RAM405",		TPU_RAM405,		NULL,					0,									0},
	{"RAM406",		TPU_RAM406,		NULL,					0,									0},
	{"RAM407",		TPU_RAM407,		NULL,					0,									0},
	{"RAM408",		TPU_RAM408,		NULL,					0,									0},
	{"RAM409",		TPU_RAM409,		NULL,					0,									0},
	{"RAM410",		TPU_RAM410,		NULL,					0,									0},
	{"RAM411",		TPU_RAM411,		NULL,					0,									0},
	{"RAM412",		TPU_RAM412,		NULL,					0,									0},
	{"RAM413",		TPU_RAM413,		NULL,					0,									0},
	{"RAM414",		TPU_RAM414,		NULL,					0,									0},
	{"RAM415",		TPU_RAM415,		NULL,					0,									0},
	{"RAM416",		TPU_RAM416,		NULL,					0,									0},
	{"RAM417",		TPU_RAM417,		NULL,					0,									0},
	{"RAM418",		TPU_RAM418,		NULL,					0,									0},
	{"RAM419",		TPU_RAM419,		NULL,					0,									0},
	{"RAM420",		TPU_RAM420,		NULL,					0,									0},
	{"RAM421",		TPU_RAM421,		NULL,					0,									0},
	{"RAM422",		TPU_RAM422,		NULL,					0,									0},
	{"RAM423",		TPU_RAM423,		NULL,					0,									0},
	{"RAM424",		TPU_RAM424,		NULL,					0,									0},
	{"RAM425",		TPU_RAM425,		NULL,					0,									0},
	{"RAM426",		TPU_RAM426,		NULL,					0,									0},
	{"RAM427",		TPU_RAM427,		NULL,					0,									0},
	{"RAM428",		TPU_RAM428,		NULL,					0,									0},
	{"RAM429",		TPU_RAM429,		NULL,					0,									0},
	{"RAM430",		TPU_RAM430,		NULL,					0,									0},
	{"RAM431",		TPU_RAM431,		NULL,					0,									0},
	{"RAM432",		TPU_RAM432,		NULL,					0,									0},
	{"RAM433",		TPU_RAM433,		NULL,					0,									0},
	{"RAM434",		TPU_RAM434,		NULL,					0,									0},
	{"RAM435",		TPU_RAM435,		NULL,					0,									0},
	{"RAM436",		TPU_RAM436,		NULL,					0,									0},
	{"RAM437",		TPU_RAM437,		NULL,					0,									0},
	{"RAM438",		TPU_RAM438,		NULL,					0,									0},
	{"RAM439",		TPU_RAM439,		NULL,					0,									0},
	{"RAM440",		TPU_RAM440,		NULL,					0,									0},
	{"RAM441",		TPU_RAM441,		NULL,					0,									0},
	{"RAM442",		TPU_RAM442,		NULL,					0,									0},
	{"RAM443",		TPU_RAM443,		NULL,					0,									0},
	{"RAM444",		TPU_RAM444,		NULL,					0,									0},
	{"RAM445",		TPU_RAM445,		NULL,					0,									0},
	{"RAM446",		TPU_RAM446,		NULL,					0,									0},
	{"RAM447",		TPU_RAM447,		NULL,					0,									0},
	{"RAM448",		TPU_RAM448,		NULL,					0,									0},
	{"RAM449",		TPU_RAM449,		NULL,					0,									0},
	{"RAM450",		TPU_RAM450,		NULL,					0,									0},
	{"RAM451",		TPU_RAM451,		NULL,					0,									0},
	{"RAM452",		TPU_RAM452,		NULL,					0,									0},
	{"RAM453",		TPU_RAM453,		NULL,					0,									0},
	{"RAM454",		TPU_RAM454,		NULL,					0,									0},
	{"RAM455",		TPU_RAM455,		NULL,					0,									0},
	{"RAM456",		TPU_RAM456,		NULL,					0,									0},
	{"RAM457",		TPU_RAM457,		NULL,					0,									0},
	{"RAM458",		TPU_RAM458,		NULL,					0,									0},
	{"RAM459",		TPU_RAM459,		NULL,					0,									0},
	{"RAM460",		TPU_RAM460,		NULL,					0,									0},
	{"RAM461",		TPU_RAM461,		NULL,					0,									0},
	{"RAM462",		TPU_RAM462,		NULL,					0,									0},
	{"RAM463",		TPU_RAM463,		NULL,					0,									0},
	{"RAM464",		TPU_RAM464,		NULL,					0,									0},
	{"RAM465",		TPU_RAM465,		NULL,					0,									0},
	{"RAM466",		TPU_RAM466,		NULL,					0,									0},
	{"RAM467",		TPU_RAM467,		NULL,					0,									0},
	{"RAM468",		TPU_RAM468,		NULL,					0,									0},
	{"RAM469",		TPU_RAM469,		NULL,					0,									0},
	{"RAM470",		TPU_RAM470,		NULL,					0,									0},
	{"RAM471",		TPU_RAM471,		NULL,					0,									0},
	{"RAM472",		TPU_RAM472,		NULL,					0,									0},
	{"RAM473",		TPU_RAM473,		NULL,					0,									0},
	{"RAM474",		TPU_RAM474,		NULL,					0,									0},
	{"RAM475",		TPU_RAM475,		NULL,					0,									0},
	{"RAM476",		TPU_RAM476,		NULL,					0,									0},
	{"RAM477",		TPU_RAM477,		NULL,					0,									0},
	{"RAM478",		TPU_RAM478,		NULL,					0,									0},
	{"RAM479",		TPU_RAM479,		NULL,					0,									0},
	{"RAM480",		TPU_RAM480,		NULL,					0,									0},
	{"RAM481",		TPU_RAM481,		NULL,					0,									0},
	{"RAM482",		TPU_RAM482,		NULL,					0,									0},
	{"RAM483",		TPU_RAM483,		NULL,					0,									0},
	{"RAM484",		TPU_RAM484,		NULL,					0,									0},
	{"RAM485",		TPU_RAM485,		NULL,					0,									0},
	{"RAM486",		TPU_RAM486,		NULL,					0,									0},
	{"RAM487",		TPU_RAM487,		NULL,					0,									0},
	{"RAM488",		TPU_RAM488,		NULL,					0,									0},
	{"RAM489",		TPU_RAM489,		NULL,					0,									0},
	{"RAM490",		TPU_RAM490,		NULL,					0,									0},
	{"RAM491",		TPU_RAM491,		NULL,					0,									0},
	{"RAM492",		TPU_RAM492,		NULL,					0,									0},
	{"RAM493",		TPU_RAM493,		NULL,					0,									0},
	{"RAM494",		TPU_RAM494,		NULL,					0,									0},
	{"RAM495",		TPU_RAM495,		NULL,					0,									0},
	{"RAM496",		TPU_RAM496,		NULL,					0,									0},
	{"RAM497",		TPU_RAM497,		NULL,					0,									0},
	{"RAM498",		TPU_RAM498,		NULL,					0,									0},
	{"RAM499",		TPU_RAM499,		NULL,					0,									0},
	{"RAM500",		TPU_RAM500,		NULL,					0,									0},
	{"RAM501",		TPU_RAM501,		NULL,					0,									0},
	{"RAM502",		TPU_RAM502,		NULL,					0,									0},
	{"RAM503",		TPU_RAM503,		NULL,					0,									0},
	{"RAM504",		TPU_RAM504,		NULL,					0,									0},
	{"RAM505",		TPU_RAM505,		NULL,					0,									0},
	{"RAM506",		TPU_RAM506,		NULL,					0,									0},
	{"RAM507",		TPU_RAM507,		NULL,					0,									0},
	{"RAM508",		TPU_RAM508,		NULL,					0,									0},
	{"RAM509",		TPU_RAM509,		NULL,					0,									0},
	{"RAM510",		TPU_RAM510,		NULL,					0,									0},
	{"RAM511",		TPU_RAM511,		NULL,					0,									0},
	{"RAM512",		TPU_RAM512,		NULL,					0,									0},
	{"RAM513",		TPU_RAM513,		NULL,					0,									0},
	{"RAM514",		TPU_RAM514,		NULL,					0,									0},
	{"RAM515",		TPU_RAM515,		NULL,					0,									0},
	{"RAM516",		TPU_RAM516,		NULL,					0,									0},
	{"RAM517",		TPU_RAM517,		NULL,					0,									0},
	{"RAM518",		TPU_RAM518,		NULL,					0,									0},
	{"RAM519",		TPU_RAM519,		NULL,					0,									0},
	{"RAM520",		TPU_RAM520,		NULL,					0,									0},
	{"RAM521",		TPU_RAM521,		NULL,					0,									0},
	{"RAM522",		TPU_RAM522,		NULL,					0,									0},
	{"RAM523",		TPU_RAM523,		NULL,					0,									0},
	{"RAM524",		TPU_RAM524,		NULL,					0,									0},
	{"RAM525",		TPU_RAM525,		NULL,					0,									0},
	{"RAM526",		TPU_RAM526,		NULL,					0,									0},
	{"RAM527",		TPU_RAM527,		NULL,					0,									0},
	{"RAM528",		TPU_RAM528,		NULL,					0,									0},
	{"RAM529",		TPU_RAM529,		NULL,					0,									0},
	{"RAM530",		TPU_RAM530,		NULL,					0,									0},
	{"RAM531",		TPU_RAM531,		NULL,					0,									0},
	{"RAM532",		TPU_RAM532,		NULL,					0,									0},
	{"RAM533",		TPU_RAM533,		NULL,					0,									0},
	{"RAM534",		TPU_RAM534,		NULL,					0,									0},
	{"RAM535",		TPU_RAM535,		NULL,					0,									0},
	{"RAM536",		TPU_RAM536,		NULL,					0,									0},
	{"RAM537",		TPU_RAM537,		NULL,					0,									0},
	{"RAM538",		TPU_RAM538,		NULL,					0,									0},
	{"RAM539",		TPU_RAM539,		NULL,					0,									0},
	{"RAM540",		TPU_RAM540,		NULL,					0,									0},
	{"RAM541",		TPU_RAM541,		NULL,					0,									0},
	{"RAM542",		TPU_RAM542,		NULL,					0,									0},
	{"RAM543",		TPU_RAM543,		NULL,					0,									0},
	{"RAM544",		TPU_RAM544,		NULL,					0,									0},
	{"RAM545",		TPU_RAM545,		NULL,					0,									0},
	{"RAM546",		TPU_RAM546,		NULL,					0,									0},
	{"RAM547",		TPU_RAM547,		NULL,					0,									0},
	{"RAM548",		TPU_RAM548,		NULL,					0,									0},
	{"RAM549",		TPU_RAM549,		NULL,					0,									0},
	{"RAM550",		TPU_RAM550,		NULL,					0,									0},
	{"RAM551",		TPU_RAM551,		NULL,					0,									0},
	{"RAM552",		TPU_RAM552,		NULL,					0,									0},
	{"RAM553",		TPU_RAM553,		NULL,					0,									0},
	{"RAM554",		TPU_RAM554,		NULL,					0,									0},
	{"RAM555",		TPU_RAM555,		NULL,					0,									0},
	{"RAM556",		TPU_RAM556,		NULL,					0,									0},
	{"RAM557",		TPU_RAM557,		NULL,					0,									0},
	{"RAM558",		TPU_RAM558,		NULL,					0,									0},
	{"RAM559",		TPU_RAM559,		NULL,					0,									0},
	{"RAM560",		TPU_RAM560,		NULL,					0,									0},
	{"RAM561",		TPU_RAM561,		NULL,					0,									0},
	{"RAM562",		TPU_RAM562,		NULL,					0,									0},
	{"RAM563",		TPU_RAM563,		NULL,					0,									0},
	{"RAM564",		TPU_RAM564,		NULL,					0,									0},
	{"RAM565",		TPU_RAM565,		NULL,					0,									0},
	{"RAM566",		TPU_RAM566,		NULL,					0,									0},
	{"RAM567",		TPU_RAM567,		NULL,					0,									0},
	{"RAM568",		TPU_RAM568,		NULL,					0,									0},
	{"RAM569",		TPU_RAM569,		NULL,					0,									0},
	{"RAM570",		TPU_RAM570,		NULL,					0,									0},
	{"RAM571",		TPU_RAM571,		NULL,					0,									0},
	{"RAM572",		TPU_RAM572,		NULL,					0,									0},
	{"RAM573",		TPU_RAM573,		NULL,					0,									0},
	{"RAM574",		TPU_RAM574,		NULL,					0,									0},
	{"RAM575",		TPU_RAM575,		NULL,					0,									0},
	{"RAM576",		TPU_RAM576,		NULL,					0,									0},
	{"RAM577",		TPU_RAM577,		NULL,					0,									0},
	{"RAM578",		TPU_RAM578,		NULL,					0,									0},
	{"RAM579",		TPU_RAM579,		NULL,					0,									0},
	{"RAM580",		TPU_RAM580,		NULL,					0,									0},
	{"RAM581",		TPU_RAM581,		NULL,					0,									0},
	{"RAM582",		TPU_RAM582,		NULL,					0,									0},
	{"RAM583",		TPU_RAM583,		NULL,					0,									0},
	{"RAM584",		TPU_RAM584,		NULL,					0,									0},
	{"RAM585",		TPU_RAM585,		NULL,					0,									0},
	{"RAM586",		TPU_RAM586,		NULL,					0,									0},
	{"RAM587",		TPU_RAM587,		NULL,					0,									0},
	{"RAM588",		TPU_RAM588,		NULL,					0,									0},
	{"RAM589",		TPU_RAM589,		NULL,					0,									0},
	{"RAM590",		TPU_RAM590,		NULL,					0,									0},
	{"RAM591",		TPU_RAM591,		NULL,					0,									0},
	{"RAM592",		TPU_RAM592,		NULL,					0,									0},
	{"RAM593",		TPU_RAM593,		NULL,					0,									0},
	{"RAM594",		TPU_RAM594,		NULL,					0,									0},
	{"RAM595",		TPU_RAM595,		NULL,					0,									0},
	{"RAM596",		TPU_RAM596,		NULL,					0,									0},
	{"RAM597",		TPU_RAM597,		NULL,					0,									0},
	{"RAM598",		TPU_RAM598,		NULL,					0,									0},
	{"RAM599",		TPU_RAM599,		NULL,					0,									0},
	{"RAM600",		TPU_RAM600,		NULL,					0,									0},
	{"RAM601",		TPU_RAM601,		NULL,					0,									0},
	{"RAM602",		TPU_RAM602,		NULL,					0,									0},
	{"RAM603",		TPU_RAM603,		NULL,					0,									0},
	{"RAM604",		TPU_RAM604,		NULL,					0,									0},
	{"RAM605",		TPU_RAM605,		NULL,					0,									0},
	{"RAM606",		TPU_RAM606,		NULL,					0,									0},
	{"RAM607",		TPU_RAM607,		NULL,					0,									0},
	{"RAM608",		TPU_RAM608,		NULL,					0,									0},
	{"RAM609",		TPU_RAM609,		NULL,					0,									0},
	{"RAM610",		TPU_RAM610,		NULL,					0,									0},
	{"RAM611",		TPU_RAM611,		NULL,					0,									0},
	{"RAM612",		TPU_RAM612,		NULL,					0,									0},
	{"RAM613",		TPU_RAM613,		NULL,					0,									0},
	{"RAM614",		TPU_RAM614,		NULL,					0,									0},
	{"RAM615",		TPU_RAM615,		NULL,					0,									0},
	{"RAM616",		TPU_RAM616,		NULL,					0,									0},
	{"RAM617",		TPU_RAM617,		NULL,					0,									0},
	{"RAM618",		TPU_RAM618,		NULL,					0,									0},
	{"RAM619",		TPU_RAM619,		NULL,					0,									0},
	{"RAM620",		TPU_RAM620,		NULL,					0,									0},
	{"RAM621",		TPU_RAM621,		NULL,					0,									0},
	{"RAM622",		TPU_RAM622,		NULL,					0,									0},
	{"RAM623",		TPU_RAM623,		NULL,					0,									0},
	{"RAM624",		TPU_RAM624,		NULL,					0,									0},
	{"RAM625",		TPU_RAM625,		NULL,					0,									0},
	{"RAM626",		TPU_RAM626,		NULL,					0,									0},
	{"RAM627",		TPU_RAM627,		NULL,					0,									0},
	{"RAM628",		TPU_RAM628,		NULL,					0,									0},
	{"RAM629",		TPU_RAM629,		NULL,					0,									0},
	{"RAM630",		TPU_RAM630,		NULL,					0,									0},
	{"RAM631",		TPU_RAM631,		NULL,					0,									0},
	{"RAM632",		TPU_RAM632,		NULL,					0,									0},
	{"RAM633",		TPU_RAM633,		NULL,					0,									0},
	{"RAM634",		TPU_RAM634,		NULL,					0,									0},
	{"RAM635",		TPU_RAM635,		NULL,					0,									0},
	{"RAM636",		TPU_RAM636,		NULL,					0,									0},
	{"RAM637",		TPU_RAM637,		NULL,					0,									0},
	{"RAM638",		TPU_RAM638,		NULL,					0,									0},
	{"RAM639",		TPU_RAM639,		NULL,					0,									0},
	{"RAM640",		TPU_RAM640,		NULL,					0,									0},
	{"RAM641",		TPU_RAM641,		NULL,					0,									0},
	{"RAM642",		TPU_RAM642,		NULL,					0,									0},
	{"RAM643",		TPU_RAM643,		NULL,					0,									0},
	{"RAM644",		TPU_RAM644,		NULL,					0,									0},
	{"RAM645",		TPU_RAM645,		NULL,					0,									0},
	{"RAM646",		TPU_RAM646,		NULL,					0,									0},
	{"RAM647",		TPU_RAM647,		NULL,					0,									0},
	{"RAM648",		TPU_RAM648,		NULL,					0,									0},
	{"RAM649",		TPU_RAM649,		NULL,					0,									0},
	{"RAM650",		TPU_RAM650,		NULL,					0,									0},
	{"RAM651",		TPU_RAM651,		NULL,					0,									0},
	{"RAM652",		TPU_RAM652,		NULL,					0,									0},
	{"RAM653",		TPU_RAM653,		NULL,					0,									0},
	{"RAM654",		TPU_RAM654,		NULL,					0,									0},
	{"RAM655",		TPU_RAM655,		NULL,					0,									0},
	{"RAM656",		TPU_RAM656,		NULL,					0,									0},
	{"RAM657",		TPU_RAM657,		NULL,					0,									0},
	{"RAM658",		TPU_RAM658,		NULL,					0,									0},
	{"RAM659",		TPU_RAM659,		NULL,					0,									0},
	{"RAM660",		TPU_RAM660,		NULL,					0,									0},
	{"RAM661",		TPU_RAM661,		NULL,					0,									0},
	{"RAM662",		TPU_RAM662,		NULL,					0,									0},
	{"RAM663",		TPU_RAM663,		NULL,					0,									0},
	{"RAM664",		TPU_RAM664,		NULL,					0,									0},
	{"RAM665",		TPU_RAM665,		NULL,					0,									0},
	{"RAM666",		TPU_RAM666,		NULL,					0,									0},
	{"RAM667",		TPU_RAM667,		NULL,					0,									0},
	{"RAM668",		TPU_RAM668,		NULL,					0,									0},
	{"RAM669",		TPU_RAM669,		NULL,					0,									0},
	{"RAM670",		TPU_RAM670,		NULL,					0,									0},
	{"RAM671",		TPU_RAM671,		NULL,					0,									0},
	{"RAM672",		TPU_RAM672,		NULL,					0,									0},
	{"RAM673",		TPU_RAM673,		NULL,					0,									0},
	{"RAM674",		TPU_RAM674,		NULL,					0,									0},
	{"RAM675",		TPU_RAM675,		NULL,					0,									0},
	{"RAM676",		TPU_RAM676,		NULL,					0,									0},
	{"RAM677",		TPU_RAM677,		NULL,					0,									0},
	{"RAM678",		TPU_RAM678,		NULL,					0,									0},
	{"RAM679",		TPU_RAM679,		NULL,					0,									0},
	{"RAM680",		TPU_RAM680,		NULL,					0,									0},
	{"RAM681",		TPU_RAM681,		NULL,					0,									0},
	{"RAM682",		TPU_RAM682,		NULL,					0,									0},
	{"RAM683",		TPU_RAM683,		NULL,					0,									0},
	{"RAM684",		TPU_RAM684,		NULL,					0,									0},
	{"RAM685",		TPU_RAM685,		NULL,					0,									0},
	{"RAM686",		TPU_RAM686,		NULL,					0,									0},
	{"RAM687",		TPU_RAM687,		NULL,					0,									0},
	{"RAM688",		TPU_RAM688,		NULL,					0,									0},
	{"RAM689",		TPU_RAM689,		NULL,					0,									0},
	{"RAM690",		TPU_RAM690,		NULL,					0,									0},
	{"RAM691",		TPU_RAM691,		NULL,					0,									0},
	{"RAM692",		TPU_RAM692,		NULL,					0,									0},
	{"RAM693",		TPU_RAM693,		NULL,					0,									0},
	{"RAM694",		TPU_RAM694,		NULL,					0,									0},
	{"RAM695",		TPU_RAM695,		NULL,					0,									0},
	{"RAM696",		TPU_RAM696,		NULL,					0,									0},
	{"RAM697",		TPU_RAM697,		NULL,					0,									0},
	{"RAM698",		TPU_RAM698,		NULL,					0,									0},
	{"RAM699",		TPU_RAM699,		NULL,					0,									0},
	{"RAM700",		TPU_RAM700,		NULL,					0,									0},
	{"RAM701",		TPU_RAM701,		NULL,					0,									0},
	{"RAM702",		TPU_RAM702,		NULL,					0,									0},
	{"RAM703",		TPU_RAM703,		NULL,					0,									0},
	{"RAM704",		TPU_RAM704,		NULL,					0,									0},
	{"RAM705",		TPU_RAM705,		NULL,					0,									0},
	{"RAM706",		TPU_RAM706,		NULL,					0,									0},
	{"RAM707",		TPU_RAM707,		NULL,					0,									0},
	{"RAM708",		TPU_RAM708,		NULL,					0,									0},
	{"RAM709",		TPU_RAM709,		NULL,					0,									0},
	{"RAM710",		TPU_RAM710,		NULL,					0,									0},
	{"RAM711",		TPU_RAM711,		NULL,					0,									0},
	{"RAM712",		TPU_RAM712,		NULL,					0,									0},
	{"RAM713",		TPU_RAM713,		NULL,					0,									0},
	{"RAM714",		TPU_RAM714,		NULL,					0,									0},
	{"RAM715",		TPU_RAM715,		NULL,					0,									0},
	{"RAM716",		TPU_RAM716,		NULL,					0,									0},
	{"RAM717",		TPU_RAM717,		NULL,					0,									0},
	{"RAM718",		TPU_RAM718,		NULL,					0,									0},
	{"RAM719",		TPU_RAM719,		NULL,					0,									0},
	{"RAM720",		TPU_RAM720,		NULL,					0,									0},
	{"RAM721",		TPU_RAM721,		NULL,					0,									0},
	{"RAM722",		TPU_RAM722,		NULL,					0,									0},
	{"RAM723",		TPU_RAM723,		NULL,					0,									0},
	{"RAM724",		TPU_RAM724,		NULL,					0,									0},
	{"RAM725",		TPU_RAM725,		NULL,					0,									0},
	{"RAM726",		TPU_RAM726,		NULL,					0,									0},
	{"RAM727",		TPU_RAM727,		NULL,					0,									0},
	{"RAM728",		TPU_RAM728,		NULL,					0,									0},
	{"RAM729",		TPU_RAM729,		NULL,					0,									0},
	{"RAM730",		TPU_RAM730,		NULL,					0,									0},
	{"RAM731",		TPU_RAM731,		NULL,					0,									0},
	{"RAM732",		TPU_RAM732,		NULL,					0,									0},
	{"RAM733",		TPU_RAM733,		NULL,					0,									0},
	{"RAM734",		TPU_RAM734,		NULL,					0,									0},
	{"RAM735",		TPU_RAM735,		NULL,					0,									0},
	{"RAM736",		TPU_RAM736,		NULL,					0,									0},
	{"RAM737",		TPU_RAM737,		NULL,					0,									0},
	{"RAM738",		TPU_RAM738,		NULL,					0,									0},
	{"RAM739",		TPU_RAM739,		NULL,					0,									0},
	{"RAM740",		TPU_RAM740,		NULL,					0,									0},
	{"RAM741",		TPU_RAM741,		NULL,					0,									0},
	{"RAM742",		TPU_RAM742,		NULL,					0,									0},
	{"RAM743",		TPU_RAM743,		NULL,					0,									0},
	{"RAM744",		TPU_RAM744,		NULL,					0,									0},
	{"RAM745",		TPU_RAM745,		NULL,					0,									0},
	{"RAM746",		TPU_RAM746,		NULL,					0,									0},
	{"RAM747",		TPU_RAM747,		NULL,					0,									0},
	{"RAM748",		TPU_RAM748,		NULL,					0,									0},
	{"RAM749",		TPU_RAM749,		NULL,					0,									0},
	{"RAM750",		TPU_RAM750,		NULL,					0,									0},
	{"RAM751",		TPU_RAM751,		NULL,					0,									0},
	{"RAM752",		TPU_RAM752,		NULL,					0,									0},
	{"RAM753",		TPU_RAM753,		NULL,					0,									0},
	{"RAM754",		TPU_RAM754,		NULL,					0,									0},
	{"RAM755",		TPU_RAM755,		NULL,					0,									0},
	{"RAM756",		TPU_RAM756,		NULL,					0,									0},
	{"RAM757",		TPU_RAM757,		NULL,					0,									0},
	{"RAM758",		TPU_RAM758,		NULL,					0,									0},
	{"RAM759",		TPU_RAM759,		NULL,					0,									0},
	{"RAM760",		TPU_RAM760,		NULL,					0,									0},
	{"RAM761",		TPU_RAM761,		NULL,					0,									0},
	{"RAM762",		TPU_RAM762,		NULL,					0,									0},
	{"RAM763",		TPU_RAM763,		NULL,					0,									0},
	{"RAM764",		TPU_RAM764,		NULL,					0,									0},
	{"RAM765",		TPU_RAM765,		NULL,					0,									0},
	{"RAM766",		TPU_RAM766,		NULL,					0,									0},
	{"RAM767",		TPU_RAM767,		NULL,					0,									0},
	{"RAM768",		TPU_RAM768,		NULL,					0,									0},
	{"RAM769",		TPU_RAM769,		NULL,					0,									0},
	{"RAM770",		TPU_RAM770,		NULL,					0,									0},
	{"RAM771",		TPU_RAM771,		NULL,					0,									0},
	{"RAM772",		TPU_RAM772,		NULL,					0,									0},
	{"RAM773",		TPU_RAM773,		NULL,					0,									0},
	{"RAM774",		TPU_RAM774,		NULL,					0,									0},
	{"RAM775",		TPU_RAM775,		NULL,					0,									0},
	{"RAM776",		TPU_RAM776,		NULL,					0,									0},
	{"RAM777",		TPU_RAM777,		NULL,					0,									0},
	{"RAM778",		TPU_RAM778,		NULL,					0,									0},
	{"RAM779",		TPU_RAM779,		NULL,					0,									0},
	{"RAM780",		TPU_RAM780,		NULL,					0,									0},
	{"RAM781",		TPU_RAM781,		NULL,					0,									0},
	{"RAM782",		TPU_RAM782,		NULL,					0,									0},
	{"RAM783",		TPU_RAM783,		NULL,					0,									0},
	{"RAM784",		TPU_RAM784,		NULL,					0,									0},
	{"RAM785",		TPU_RAM785,		NULL,					0,									0},
	{"RAM786",		TPU_RAM786,		NULL,					0,									0},
	{"RAM787",		TPU_RAM787,		NULL,					0,									0},
	{"RAM788",		TPU_RAM788,		NULL,					0,									0},
	{"RAM789",		TPU_RAM789,		NULL,					0,									0},
	{"RAM790",		TPU_RAM790,		NULL,					0,									0},
	{"RAM791",		TPU_RAM791,		NULL,					0,									0},
	{"RAM792",		TPU_RAM792,		NULL,					0,									0},
	{"RAM793",		TPU_RAM793,		NULL,					0,									0},
	{"RAM794",		TPU_RAM794,		NULL,					0,									0},
	{"RAM795",		TPU_RAM795,		NULL,					0,									0},
	{"RAM796",		TPU_RAM796,		NULL,					0,									0},
	{"RAM797",		TPU_RAM797,		NULL,					0,									0},
	{"RAM798",		TPU_RAM798,		NULL,					0,									0},
	{"RAM799",		TPU_RAM799,		NULL,					0,									0},
	{"RAM800",		TPU_RAM800,		NULL,					0,									0},
	{"RAM801",		TPU_RAM801,		NULL,					0,									0},
	{"RAM802",		TPU_RAM802,		NULL,					0,									0},
	{"RAM803",		TPU_RAM803,		NULL,					0,									0},
	{"RAM804",		TPU_RAM804,		NULL,					0,									0},
	{"RAM805",		TPU_RAM805,		NULL,					0,									0},
	{"RAM806",		TPU_RAM806,		NULL,					0,									0},
	{"RAM807",		TPU_RAM807,		NULL,					0,									0},
	{"RAM808",		TPU_RAM808,		NULL,					0,									0},
	{"RAM809",		TPU_RAM809,		NULL,					0,									0},
	{"RAM810",		TPU_RAM810,		NULL,					0,									0},
	{"RAM811",		TPU_RAM811,		NULL,					0,									0},
	{"RAM812",		TPU_RAM812,		NULL,					0,									0},
	{"RAM813",		TPU_RAM813,		NULL,					0,									0},
	{"RAM814",		TPU_RAM814,		NULL,					0,									0},
	{"RAM815",		TPU_RAM815,		NULL,					0,									0},
	{"RAM816",		TPU_RAM816,		NULL,					0,									0},
	{"RAM817",		TPU_RAM817,		NULL,					0,									0},
	{"RAM818",		TPU_RAM818,		NULL,					0,									0},
	{"RAM819",		TPU_RAM819,		NULL,					0,									0},
	{"RAM820",		TPU_RAM820,		NULL,					0,									0},
	{"RAM821",		TPU_RAM821,		NULL,					0,									0},
	{"RAM822",		TPU_RAM822,		NULL,					0,									0},
	{"RAM823",		TPU_RAM823,		NULL,					0,									0},
	{"RAM824",		TPU_RAM824,		NULL,					0,									0},
	{"RAM825",		TPU_RAM825,		NULL,					0,									0},
	{"RAM826",		TPU_RAM826,		NULL,					0,									0},
	{"RAM827",		TPU_RAM827,		NULL,					0,									0},
	{"RAM828",		TPU_RAM828,		NULL,					0,									0},
	{"RAM829",		TPU_RAM829,		NULL,					0,									0},
	{"RAM830",		TPU_RAM830,		NULL,					0,									0},
	{"RAM831",		TPU_RAM831,		NULL,					0,									0},
	{"RAM832",		TPU_RAM832,		NULL,					0,									0},
	{"RAM833",		TPU_RAM833,		NULL,					0,									0},
	{"RAM834",		TPU_RAM834,		NULL,					0,									0},
	{"RAM835",		TPU_RAM835,		NULL,					0,									0},
	{"RAM836",		TPU_RAM836,		NULL,					0,									0},
	{"RAM837",		TPU_RAM837,		NULL,					0,									0},
	{"RAM838",		TPU_RAM838,		NULL,					0,									0},
	{"RAM839",		TPU_RAM839,		NULL,					0,									0},
	{"RAM840",		TPU_RAM840,		NULL,					0,									0},
	{"RAM841",		TPU_RAM841,		NULL,					0,									0},
	{"RAM842",		TPU_RAM842,		NULL,					0,									0},
	{"RAM843",		TPU_RAM843,		NULL,					0,									0},
	{"RAM844",		TPU_RAM844,		NULL,					0,									0},
	{"RAM845",		TPU_RAM845,		NULL,					0,									0},
	{"RAM846",		TPU_RAM846,		NULL,					0,									0},
	{"RAM847",		TPU_RAM847,		NULL,					0,									0},
	{"RAM848",		TPU_RAM848,		NULL,					0,									0},
	{"RAM849",		TPU_RAM849,		NULL,					0,									0},
	{"RAM850",		TPU_RAM850,		NULL,					0,									0},
	{"RAM851",		TPU_RAM851,		NULL,					0,									0},
	{"RAM852",		TPU_RAM852,		NULL,					0,									0},
	{"RAM853",		TPU_RAM853,		NULL,					0,									0},
	{"RAM854",		TPU_RAM854,		NULL,					0,									0},
	{"RAM855",		TPU_RAM855,		NULL,					0,									0},
	{"RAM856",		TPU_RAM856,		NULL,					0,									0},
	{"RAM857",		TPU_RAM857,		NULL,					0,									0},
	{"RAM858",		TPU_RAM858,		NULL,					0,									0},
	{"RAM859",		TPU_RAM859,		NULL,					0,									0},
	{"RAM860",		TPU_RAM860,		NULL,					0,									0},
	{"RAM861",		TPU_RAM861,		NULL,					0,									0},
	{"RAM862",		TPU_RAM862,		NULL,					0,									0},
	{"RAM863",		TPU_RAM863,		NULL,					0,									0},
	{"RAM864",		TPU_RAM864,		NULL,					0,									0},
	{"RAM865",		TPU_RAM865,		NULL,					0,									0},
	{"RAM866",		TPU_RAM866,		NULL,					0,									0},
	{"RAM867",		TPU_RAM867,		NULL,					0,									0},
	{"RAM868",		TPU_RAM868,		NULL,					0,									0},
	{"RAM869",		TPU_RAM869,		NULL,					0,									0},
	{"RAM870",		TPU_RAM870,		NULL,					0,									0},
	{"RAM871",		TPU_RAM871,		NULL,					0,									0},
	{"RAM872",		TPU_RAM872,		NULL,					0,									0},
	{"RAM873",		TPU_RAM873,		NULL,					0,									0},
	{"RAM874",		TPU_RAM874,		NULL,					0,									0},
	{"RAM875",		TPU_RAM875,		NULL,					0,									0},
	{"RAM876",		TPU_RAM876,		NULL,					0,									0},
	{"RAM877",		TPU_RAM877,		NULL,					0,									0},
	{"RAM878",		TPU_RAM878,		NULL,					0,									0},
	{"RAM879",		TPU_RAM879,		NULL,					0,									0},
	{"RAM880",		TPU_RAM880,		NULL,					0,									0},
	{"RAM881",		TPU_RAM881,		NULL,					0,									0},
	{"RAM882",		TPU_RAM882,		NULL,					0,									0},
	{"RAM883",		TPU_RAM883,		NULL,					0,									0},
	{"RAM884",		TPU_RAM884,		NULL,					0,									0},
	{"RAM885",		TPU_RAM885,		NULL,					0,									0},
	{"RAM886",		TPU_RAM886,		NULL,					0,									0},
	{"RAM887",		TPU_RAM887,		NULL,					0,									0},
	{"RAM888",		TPU_RAM888,		NULL,					0,									0},
	{"RAM889",		TPU_RAM889,		NULL,					0,									0},
	{"RAM890",		TPU_RAM890,		NULL,					0,									0},
	{"RAM891",		TPU_RAM891,		NULL,					0,									0},
	{"RAM892",		TPU_RAM892,		NULL,					0,									0},
	{"RAM893",		TPU_RAM893,		NULL,					0,									0},
	{"RAM894",		TPU_RAM894,		NULL,					0,									0},
	{"RAM895",		TPU_RAM895,		NULL,					0,									0},
	{"RAM896",		TPU_RAM896,		NULL,					0,									0},
	{"RAM897",		TPU_RAM897,		NULL,					0,									0},
	{"RAM898",		TPU_RAM898,		NULL,					0,									0},
	{"RAM899",		TPU_RAM899,		NULL,					0,									0},
	{"RAM900",		TPU_RAM900,		NULL,					0,									0},
	{"RAM901",		TPU_RAM901,		NULL,					0,									0},
	{"RAM902",		TPU_RAM902,		NULL,					0,									0},
	{"RAM903",		TPU_RAM903,		NULL,					0,									0},
	{"RAM904",		TPU_RAM904,		NULL,					0,									0},
	{"RAM905",		TPU_RAM905,		NULL,					0,									0},
	{"RAM906",		TPU_RAM906,		NULL,					0,									0},
	{"RAM907",		TPU_RAM907,		NULL,					0,									0},
	{"RAM908",		TPU_RAM908,		NULL,					0,									0},
	{"RAM909",		TPU_RAM909,		NULL,					0,									0},
	{"RAM910",		TPU_RAM910,		NULL,					0,									0},
	{"RAM911",		TPU_RAM911,		NULL,					0,									0},
	{"RAM912",		TPU_RAM912,		NULL,					0,									0},
	{"RAM913",		TPU_RAM913,		NULL,					0,									0},
	{"RAM914",		TPU_RAM914,		NULL,					0,									0},
	{"RAM915",		TPU_RAM915,		NULL,					0,									0},
	{"RAM916",		TPU_RAM916,		NULL,					0,									0},
	{"RAM917",		TPU_RAM917,		NULL,					0,									0},
	{"RAM918",		TPU_RAM918,		NULL,					0,									0},
	{"RAM919",		TPU_RAM919,		NULL,					0,									0},
	{"RAM920",		TPU_RAM920,		NULL,					0,									0},
	{"RAM921",		TPU_RAM921,		NULL,					0,									0},
	{"RAM922",		TPU_RAM922,		NULL,					0,									0},
	{"RAM923",		TPU_RAM923,		NULL,					0,									0},
	{"RAM924",		TPU_RAM924,		NULL,					0,									0},
	{"RAM925",		TPU_RAM925,		NULL,					0,									0},
	{"RAM926",		TPU_RAM926,		NULL,					0,									0},
	{"RAM927",		TPU_RAM927,		NULL,					0,									0},
	{"RAM928",		TPU_RAM928,		NULL,					0,									0},
	{"RAM929",		TPU_RAM929,		NULL,					0,									0},
	{"RAM930",		TPU_RAM930,		NULL,					0,									0},
	{"RAM931",		TPU_RAM931,		NULL,					0,									0},
	{"RAM932",		TPU_RAM932,		NULL,					0,									0},
	{"RAM933",		TPU_RAM933,		NULL,					0,									0},
	{"RAM934",		TPU_RAM934,		NULL,					0,									0},
	{"RAM935",		TPU_RAM935,		NULL,					0,									0},
	{"RAM936",		TPU_RAM936,		NULL,					0,									0},
	{"RAM937",		TPU_RAM937,		NULL,					0,									0},
	{"RAM938",		TPU_RAM938,		NULL,					0,									0},
	{"RAM939",		TPU_RAM939,		NULL,					0,									0},
	{"RAM940",		TPU_RAM940,		NULL,					0,									0},
	{"RAM941",		TPU_RAM941,		NULL,					0,									0},
	{"RAM942",		TPU_RAM942,		NULL,					0,									0},
	{"RAM943",		TPU_RAM943,		NULL,					0,									0},
	{"RAM944",		TPU_RAM944,		NULL,					0,									0},
	{"RAM945",		TPU_RAM945,		NULL,					0,									0},
	{"RAM946",		TPU_RAM946,		NULL,					0,									0},
	{"RAM947",		TPU_RAM947,		NULL,					0,									0},
	{"RAM948",		TPU_RAM948,		NULL,					0,									0},
	{"RAM949",		TPU_RAM949,		NULL,					0,									0},
	{"RAM950",		TPU_RAM950,		NULL,					0,									0},
	{"RAM951",		TPU_RAM951,		NULL,					0,									0},
	{"RAM952",		TPU_RAM952,		NULL,					0,									0},
	{"RAM953",		TPU_RAM953,		NULL,					0,									0},
	{"RAM954",		TPU_RAM954,		NULL,					0,									0},
	{"RAM955",		TPU_RAM955,		NULL,					0,									0},
	{"RAM956",		TPU_RAM956,		NULL,					0,									0},
	{"RAM957",		TPU_RAM957,		NULL,					0,									0},
	{"RAM958",		TPU_RAM958,		NULL,					0,									0},
	{"RAM959",		TPU_RAM959,		NULL,					0,									0},
	{"RAM960",		TPU_RAM960,		NULL,					0,									0},
	{"RAM961",		TPU_RAM961,		NULL,					0,									0},
	{"RAM962",		TPU_RAM962,		NULL,					0,									0},
	{"RAM963",		TPU_RAM963,		NULL,					0,									0},
	{"RAM964",		TPU_RAM964,		NULL,					0,									0},
	{"RAM965",		TPU_RAM965,		NULL,					0,									0},
	{"RAM966",		TPU_RAM966,		NULL,					0,									0},
	{"RAM967",		TPU_RAM967,		NULL,					0,									0},
	{"RAM968",		TPU_RAM968,		NULL,					0,									0},
	{"RAM969",		TPU_RAM969,		NULL,					0,									0},
	{"RAM970",		TPU_RAM970,		NULL,					0,									0},
	{"RAM971",		TPU_RAM971,		NULL,					0,									0},
	{"RAM972",		TPU_RAM972,		NULL,					0,									0},
	{"RAM973",		TPU_RAM973,		NULL,					0,									0},
	{"RAM974",		TPU_RAM974,		NULL,					0,									0},
	{"RAM975",		TPU_RAM975,		NULL,					0,									0},
	{"RAM976",		TPU_RAM976,		NULL,					0,									0},
	{"RAM977",		TPU_RAM977,		NULL,					0,									0},
	{"RAM978",		TPU_RAM978,		NULL,					0,									0},
	{"RAM979",		TPU_RAM979,		NULL,					0,									0},
	{"RAM980",		TPU_RAM980,		NULL,					0,									0},
	{"RAM981",		TPU_RAM981,		NULL,					0,									0},
	{"RAM982",		TPU_RAM982,		NULL,					0,									0},
	{"RAM983",		TPU_RAM983,		NULL,					0,									0},
	{"RAM984",		TPU_RAM984,		NULL,					0,									0},
	{"RAM985",		TPU_RAM985,		NULL,					0,									0},
	{"RAM986",		TPU_RAM986,		NULL,					0,									0},
	{"RAM987",		TPU_RAM987,		NULL,					0,									0},
	{"RAM988",		TPU_RAM988,		NULL,					0,									0},
	{"RAM989",		TPU_RAM989,		NULL,					0,									0},
	{"RAM990",		TPU_RAM990,		NULL,					0,									0},
	{"RAM991",		TPU_RAM991,		NULL,					0,									0},
	{"RAM992",		TPU_RAM992,		NULL,					0,									0},
	{"RAM993",		TPU_RAM993,		NULL,					0,									0},
	{"RAM994",		TPU_RAM994,		NULL,					0,									0},
	{"RAM995",		TPU_RAM995,		NULL,					0,									0},
	{"RAM996",		TPU_RAM996,		NULL,					0,									0},
	{"RAM997",		TPU_RAM997,		NULL,					0,									0},
	{"RAM998",		TPU_RAM998,		NULL,					0,									0},
	{"RAM999",		TPU_RAM999,		NULL,					0,									0},
	{"RAM1000",		TPU_RAM1000,	NULL,					0,									0},
	{"RAM1001",		TPU_RAM1001,	NULL,					0,									0},
	{"RAM1002",		TPU_RAM1002,	NULL,					0,									0},
	{"RAM1003",		TPU_RAM1003,	NULL,					0,									0},
	{"RAM1004",		TPU_RAM1004,	NULL,					0,									0},
	{"RAM1005",		TPU_RAM1005,	NULL,					0,									0},
	{"RAM1006",		TPU_RAM1006,	NULL,					0,									0},
	{"RAM1007",		TPU_RAM1007,	NULL,					0,									0},
	{"RAM1008",		TPU_RAM1008,	NULL,					0,									0},
	{"RAM1009",		TPU_RAM1009,	NULL,					0,									0},
	{"RAM1010",		TPU_RAM1010,	NULL,					0,									0},
	{"RAM1011",		TPU_RAM1011,	NULL,					0,									0},
	{"RAM1012",		TPU_RAM1012,	NULL,					0,									0},
	{"RAM1013",		TPU_RAM1013,	NULL,					0,									0},
	{"RAM1014",		TPU_RAM1014,	NULL,					0,									0},
	{"RAM1015",		TPU_RAM1015,	NULL,					0,									0},
	{"RAM1016",		TPU_RAM1016,	NULL,					0,									0},
	{"RAM1017",		TPU_RAM1017,	NULL,					0,									0},
	{"RAM1018",		TPU_RAM1018,	NULL,					0,									0},
	{"RAM1019",		TPU_RAM1019,	NULL,					0,									0},
	{"RAM1020",		TPU_RAM1020,	NULL,					0,									0},
	{"RAM1021",		TPU_RAM1021,	NULL,					0,									0},
	{"RAM1022",		TPU_RAM1022,	NULL,					0,									0},
	{"RAM1023",		TPU_RAM1023,	NULL,					0,									0},
	{"RAM1024",		TPU_RAM1024,	NULL,					0,									0},
};

static const pmb887x_module_field_t i2cv1_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv1_pisel_fields[] = {
	{"SCL_IS0",	I2Cv1_PISEL_SCL_IS0,	I2Cv1_PISEL_SCL_IS0_SHIFT,	NULL,	0},
	{"SCL_IS1",	I2Cv1_PISEL_SCL_IS1,	I2Cv1_PISEL_SCL_IS1_SHIFT,	NULL,	0},
	{"SDA_IS0",	I2Cv1_PISEL_SDA_IS0,	I2Cv1_PISEL_SDA_IS0_SHIFT,	NULL,	0},
	{"SDA_IS1",	I2Cv1_PISEL_SDA_IS1,	I2Cv1_PISEL_SDA_IS1_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv1_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t i2cv1_i2cv1_syscon_mod_values[] = {
	{"DISABLED",		I2Cv1_SYSCON_MOD_DISABLED},
	{"SLAVE",			I2Cv1_SYSCON_MOD_SLAVE},
	{"MASTER",			I2Cv1_SYSCON_MOD_MASTER},
	{"MULTI_MASTER",	I2Cv1_SYSCON_MOD_MULTI_MASTER},
};

static const pmb887x_module_value_t i2cv1_i2cv1_syscon_ci_values[] = {
	{"1",	I2Cv1_SYSCON_CI_1},
	{"2",	I2Cv1_SYSCON_CI_2},
	{"3",	I2Cv1_SYSCON_CI_3},
	{"4",	I2Cv1_SYSCON_CI_4},
};

static const pmb887x_module_field_t i2cv1_syscon_fields[] = {
	{"ADR",		I2Cv1_SYSCON_ADR,		I2Cv1_SYSCON_ADR_SHIFT,		NULL,							0},
	{"AL",		I2Cv1_SYSCON_AL,		I2Cv1_SYSCON_AL_SHIFT,		NULL,							0},
	{"SLA",		I2Cv1_SYSCON_SLA,		I2Cv1_SYSCON_SLA_SHIFT,		NULL,							0},
	{"LRB",		I2Cv1_SYSCON_LRB,		I2Cv1_SYSCON_LRB_SHIFT,		NULL,							0},
	{"BB",		I2Cv1_SYSCON_BB,		I2Cv1_SYSCON_BB_SHIFT,		NULL,							0},
	{"IRQD",	I2Cv1_SYSCON_IRQD,		I2Cv1_SYSCON_IRQD_SHIFT,	NULL,							0},
	{"IRQP",	I2Cv1_SYSCON_IRQP,		I2Cv1_SYSCON_IRQP_SHIFT,	NULL,							0},
	{"IRQE",	I2Cv1_SYSCON_IRQE,		I2Cv1_SYSCON_IRQE_SHIFT,	NULL,							0},
	{"CO",		I2Cv1_SYSCON_CO,		I2Cv1_SYSCON_CO_SHIFT,		NULL,							0},
	{"WM",		I2Cv1_SYSCON_WM,		I2Cv1_SYSCON_WM_SHIFT,		NULL,							0},
	{"RMEN",	I2Cv1_SYSCON_RMEN,		I2Cv1_SYSCON_RMEN_SHIFT,	NULL,							0},
	{"M10",		I2Cv1_SYSCON_M10,		I2Cv1_SYSCON_M10_SHIFT,		NULL,							0},
	{"RSC",		I2Cv1_SYSCON_RSC,		I2Cv1_SYSCON_RSC_SHIFT,		NULL,							0},
	{"MOD",		I2Cv1_SYSCON_MOD,		I2Cv1_SYSCON_MOD_SHIFT,		i2cv1_i2cv1_syscon_mod_values,	ARRAY_SIZE(i2cv1_i2cv1_syscon_mod_values)},
	{"BUM",		I2Cv1_SYSCON_BUM,		I2Cv1_SYSCON_BUM_SHIFT,		NULL,							0},
	{"ACKDIS",	I2Cv1_SYSCON_ACKDIS,	I2Cv1_SYSCON_ACKDIS_SHIFT,	NULL,							0},
	{"INT",		I2Cv1_SYSCON_INT,		I2Cv1_SYSCON_INT_SHIFT,		NULL,							0},
	{"TRX",		I2Cv1_SYSCON_TRX,		I2Cv1_SYSCON_TRX_SHIFT,		NULL,							0},
	{"IGE",		I2Cv1_SYSCON_IGE,		I2Cv1_SYSCON_IGE_SHIFT,		NULL,							0},
	{"RM",		I2Cv1_SYSCON_RM,		I2Cv1_SYSCON_RM_SHIFT,		NULL,							0},
	{"STP",		I2Cv1_SYSCON_STP,		I2Cv1_SYSCON_STP_SHIFT,		NULL,							0},
	{"CI",		I2Cv1_SYSCON_CI,		I2Cv1_SYSCON_CI_SHIFT,		i2cv1_i2cv1_syscon_ci_values,	ARRAY_SIZE(i2cv1_i2cv1_syscon_ci_values)},
	{"WMEN",	I2Cv1_SYSCON_WMEN,		I2Cv1_SYSCON_WMEN_SHIFT,	NULL,							0},
};

static const pmb887x_module_value_t i2cv1_i2cv1_buscon_prediv_values[] = {
	{"1",	I2Cv1_BUSCON_PREDIV_1},
	{"8",	I2Cv1_BUSCON_PREDIV_8},
	{"64",	I2Cv1_BUSCON_PREDIV_64},
};

static const pmb887x_module_value_t i2cv1_i2cv1_buscon_brpmod_values[] = {
	{"MODE0",	I2Cv1_BUSCON_BRPMOD_MODE0},
	{"MODE1",	I2Cv1_BUSCON_BRPMOD_MODE1},
};

static const pmb887x_module_field_t i2cv1_buscon_fields[] = {
	{"SDAEN0",	I2Cv1_BUSCON_SDAEN0,	I2Cv1_BUSCON_SDAEN0_SHIFT,	NULL,								0},
	{"SDAEN1",	I2Cv1_BUSCON_SDAEN1,	I2Cv1_BUSCON_SDAEN1_SHIFT,	NULL,								0},
	{"SCLEN0",	I2Cv1_BUSCON_SCLEN0,	I2Cv1_BUSCON_SCLEN0_SHIFT,	NULL,								0},
	{"SCLEN1",	I2Cv1_BUSCON_SCLEN1,	I2Cv1_BUSCON_SCLEN1_SHIFT,	NULL,								0},
	{"BRP",		I2Cv1_BUSCON_BRP,		I2Cv1_BUSCON_BRP_SHIFT,		NULL,								0},
	{"ICA",		I2Cv1_BUSCON_ICA,		I2Cv1_BUSCON_ICA_SHIFT,		NULL,								0},
	{"PREDIV",	I2Cv1_BUSCON_PREDIV,	I2Cv1_BUSCON_PREDIV_SHIFT,	i2cv1_i2cv1_buscon_prediv_values,	ARRAY_SIZE(i2cv1_i2cv1_buscon_prediv_values)},
	{"BRPMOD",	I2Cv1_BUSCON_BRPMOD,	I2Cv1_BUSCON_BRPMOD_SHIFT,	i2cv1_i2cv1_buscon_brpmod_values,	ARRAY_SIZE(i2cv1_i2cv1_buscon_brpmod_values)},
};

static const pmb887x_module_field_t i2cv1_rtb_fields[] = {
	{"BYTE0",	I2Cv1_RTB_BYTE0,	I2Cv1_RTB_BYTE0_SHIFT,	NULL,	0},
	{"BYTE1",	I2Cv1_RTB_BYTE1,	I2Cv1_RTB_BYTE1_SHIFT,	NULL,	0},
	{"BYTE2",	I2Cv1_RTB_BYTE2,	I2Cv1_RTB_BYTE2_SHIFT,	NULL,	0},
	{"BYTE3",	I2Cv1_RTB_BYTE3,	I2Cv1_RTB_BYTE3_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv1_whbsyscon_fields[] = {
	{"CLRAL",		I2Cv1_WHBSYSCON_CLRAL,		I2Cv1_WHBSYSCON_CLRAL_SHIFT,		NULL,	0},
	{"SETAL",		I2Cv1_WHBSYSCON_SETAL,		I2Cv1_WHBSYSCON_SETAL_SHIFT,		NULL,	0},
	{"CLRIRQD",		I2Cv1_WHBSYSCON_CLRIRQD,	I2Cv1_WHBSYSCON_CLRIRQD_SHIFT,		NULL,	0},
	{"CLRIRQP",		I2Cv1_WHBSYSCON_CLRIRQP,	I2Cv1_WHBSYSCON_CLRIRQP_SHIFT,		NULL,	0},
	{"CLRIRQE",		I2Cv1_WHBSYSCON_CLRIRQE,	I2Cv1_WHBSYSCON_CLRIRQE_SHIFT,		NULL,	0},
	{"SETIRQD",		I2Cv1_WHBSYSCON_SETIRQD,	I2Cv1_WHBSYSCON_SETIRQD_SHIFT,		NULL,	0},
	{"SETIRQP",		I2Cv1_WHBSYSCON_SETIRQP,	I2Cv1_WHBSYSCON_SETIRQP_SHIFT,		NULL,	0},
	{"SETIRQE",		I2Cv1_WHBSYSCON_SETIRQE,	I2Cv1_WHBSYSCON_SETIRQE_SHIFT,		NULL,	0},
	{"CLRRMEN",		I2Cv1_WHBSYSCON_CLRRMEN,	I2Cv1_WHBSYSCON_CLRRMEN_SHIFT,		NULL,	0},
	{"SETRMEN",		I2Cv1_WHBSYSCON_SETRMEN,	I2Cv1_WHBSYSCON_SETRMEN_SHIFT,		NULL,	0},
	{"CLRRSC",		I2Cv1_WHBSYSCON_CLRRSC,		I2Cv1_WHBSYSCON_CLRRSC_SHIFT,		NULL,	0},
	{"SETRSC",		I2Cv1_WHBSYSCON_SETRSC,		I2Cv1_WHBSYSCON_SETRSC_SHIFT,		NULL,	0},
	{"CLRBUM",		I2Cv1_WHBSYSCON_CLRBUM,		I2Cv1_WHBSYSCON_CLRBUM_SHIFT,		NULL,	0},
	{"SETBUM",		I2Cv1_WHBSYSCON_SETBUM,		I2Cv1_WHBSYSCON_SETBUM_SHIFT,		NULL,	0},
	{"CLRACKDIS",	I2Cv1_WHBSYSCON_CLRACKDIS,	I2Cv1_WHBSYSCON_CLRACKDIS_SHIFT,	NULL,	0},
	{"SETACKDIS",	I2Cv1_WHBSYSCON_SETACKDIS,	I2Cv1_WHBSYSCON_SETACKDIS_SHIFT,	NULL,	0},
	{"CLRTRX",		I2Cv1_WHBSYSCON_CLRTRX,		I2Cv1_WHBSYSCON_CLRTRX_SHIFT,		NULL,	0},
	{"SETTRX",		I2Cv1_WHBSYSCON_SETTRX,		I2Cv1_WHBSYSCON_SETTRX_SHIFT,		NULL,	0},
	{"CLRSTP",		I2Cv1_WHBSYSCON_CLRSTP,		I2Cv1_WHBSYSCON_CLRSTP_SHIFT,		NULL,	0},
	{"SETSTP",		I2Cv1_WHBSYSCON_SETSTP,		I2Cv1_WHBSYSCON_SETSTP_SHIFT,		NULL,	0},
	{"CLRWMEN",		I2Cv1_WHBSYSCON_CLRWMEN,	I2Cv1_WHBSYSCON_CLRWMEN_SHIFT,		NULL,	0},
	{"SETWMEN",		I2Cv1_WHBSYSCON_SETWMEN,	I2Cv1_WHBSYSCON_SETWMEN_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t i2cv1_end_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv1_proto_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv1_data_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t i2cv1_regs[] = {
	{"CLC",			I2Cv1_CLC,			i2cv1_clc_fields,		ARRAY_SIZE(i2cv1_clc_fields),		0},
	{"PISEL",		I2Cv1_PISEL,		i2cv1_pisel_fields,		ARRAY_SIZE(i2cv1_pisel_fields),		0},
	{"ID",			I2Cv1_ID,			i2cv1_id_fields,		ARRAY_SIZE(i2cv1_id_fields),		0},
	{"SYSCON",		I2Cv1_SYSCON,		i2cv1_syscon_fields,	ARRAY_SIZE(i2cv1_syscon_fields),	0},
	{"BUSCON",		I2Cv1_BUSCON,		i2cv1_buscon_fields,	ARRAY_SIZE(i2cv1_buscon_fields),	0},
	{"RTB",			I2Cv1_RTB,			i2cv1_rtb_fields,		ARRAY_SIZE(i2cv1_rtb_fields),		0},
	{"WHBSYSCON",	I2Cv1_WHBSYSCON,	i2cv1_whbsyscon_fields,	ARRAY_SIZE(i2cv1_whbsyscon_fields),	0},
	{"END_SRC",		I2Cv1_END_SRC,		i2cv1_end_src_fields,	ARRAY_SIZE(i2cv1_end_src_fields),	0},
	{"PROTO_SRC",	I2Cv1_PROTO_SRC,	i2cv1_proto_src_fields,	ARRAY_SIZE(i2cv1_proto_src_fields),	0},
	{"DATA_SRC",	I2Cv1_DATA_SRC,		i2cv1_data_src_fields,	ARRAY_SIZE(i2cv1_data_src_fields),	0},
};

static const pmb887x_module_field_t i2cv2_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_runctrl_fields[] = {
	{"RUN",	I2Cv2_RUNCTRL_RUN,	I2Cv2_RUNCTRL_RUN_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_enddctrl_fields[] = {
	{"SETRSC",	I2Cv2_ENDDCTRL_SETRSC,	I2Cv2_ENDDCTRL_SETRSC_SHIFT,	NULL,	0},
	{"SETEND",	I2Cv2_ENDDCTRL_SETEND,	I2Cv2_ENDDCTRL_SETEND_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_fdivcfg_fields[] = {
	{"DEC",	I2Cv2_FDIVCFG_DEC,	I2Cv2_FDIVCFG_DEC_SHIFT,	NULL,	0},
	{"INC",	I2Cv2_FDIVCFG_INC,	I2Cv2_FDIVCFG_INC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_fdivhighcfg_fields[] = {
	{"DEC",	I2Cv2_FDIVHIGHCFG_DEC,	I2Cv2_FDIVHIGHCFG_DEC_SHIFT,	NULL,	0},
	{"INC",	I2Cv2_FDIVHIGHCFG_INC,	I2Cv2_FDIVHIGHCFG_INC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_addrcfg_fields[] = {
	{"ADR",		I2Cv2_ADDRCFG_ADR,	I2Cv2_ADDRCFG_ADR_SHIFT,	NULL,	0},
	{"TBAM",	I2Cv2_ADDRCFG_TBAM,	I2Cv2_ADDRCFG_TBAM_SHIFT,	NULL,	0},
	{"GCE",		I2Cv2_ADDRCFG_GCE,	I2Cv2_ADDRCFG_GCE_SHIFT,	NULL,	0},
	{"MCE",		I2Cv2_ADDRCFG_MCE,	I2Cv2_ADDRCFG_MCE_SHIFT,	NULL,	0},
	{"MnS",		I2Cv2_ADDRCFG_MnS,	I2Cv2_ADDRCFG_MnS_SHIFT,	NULL,	0},
	{"SONA",	I2Cv2_ADDRCFG_SONA,	I2Cv2_ADDRCFG_SONA_SHIFT,	NULL,	0},
	{"SOPE",	I2Cv2_ADDRCFG_SOPE,	I2Cv2_ADDRCFG_SOPE_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t i2cv2_i2cv2_busstat_bs_values[] = {
	{"FREE",				I2Cv2_BUSSTAT_BS_FREE},
	{"BUSY_OTHER_MASTER",	I2Cv2_BUSSTAT_BS_BUSY_OTHER_MASTER},
	{"BUSY_MASTER",			I2Cv2_BUSSTAT_BS_BUSY_MASTER},
	{"BUSY_SLAVE",			I2Cv2_BUSSTAT_BS_BUSY_SLAVE},
};

static const pmb887x_module_field_t i2cv2_busstat_fields[] = {
	{"BS",	I2Cv2_BUSSTAT_BS,	I2Cv2_BUSSTAT_BS_SHIFT,		i2cv2_i2cv2_busstat_bs_values,	ARRAY_SIZE(i2cv2_i2cv2_busstat_bs_values)},
	{"RnW",	I2Cv2_BUSSTAT_RnW,	I2Cv2_BUSSTAT_RnW_SHIFT,	NULL,							0},
};

static const pmb887x_module_value_t i2cv2_i2cv2_fifocfg_rxbs_values[] = {
	{"1_WORD",	I2Cv2_FIFOCFG_RXBS_1_WORD},
	{"2_WORD",	I2Cv2_FIFOCFG_RXBS_2_WORD},
	{"4_WORD",	I2Cv2_FIFOCFG_RXBS_4_WORD},
};

static const pmb887x_module_value_t i2cv2_i2cv2_fifocfg_txbs_values[] = {
	{"1_WORD",	I2Cv2_FIFOCFG_TXBS_1_WORD},
	{"2_WORD",	I2Cv2_FIFOCFG_TXBS_2_WORD},
	{"4_WORD",	I2Cv2_FIFOCFG_TXBS_4_WORD},
};

static const pmb887x_module_value_t i2cv2_i2cv2_fifocfg_rxfa_values[] = {
	{"BYTE",		I2Cv2_FIFOCFG_RXFA_BYTE},
	{"HALF_WORLD",	I2Cv2_FIFOCFG_RXFA_HALF_WORLD},
	{"WORD",		I2Cv2_FIFOCFG_RXFA_WORD},
};

static const pmb887x_module_value_t i2cv2_i2cv2_fifocfg_txfa_values[] = {
	{"BYTE",		I2Cv2_FIFOCFG_TXFA_BYTE},
	{"HALF_WORLD",	I2Cv2_FIFOCFG_TXFA_HALF_WORLD},
	{"WORD",		I2Cv2_FIFOCFG_TXFA_WORD},
};

static const pmb887x_module_field_t i2cv2_fifocfg_fields[] = {
	{"RXBS",	I2Cv2_FIFOCFG_RXBS,	I2Cv2_FIFOCFG_RXBS_SHIFT,	i2cv2_i2cv2_fifocfg_rxbs_values,	ARRAY_SIZE(i2cv2_i2cv2_fifocfg_rxbs_values)},
	{"TXBS",	I2Cv2_FIFOCFG_TXBS,	I2Cv2_FIFOCFG_TXBS_SHIFT,	i2cv2_i2cv2_fifocfg_txbs_values,	ARRAY_SIZE(i2cv2_i2cv2_fifocfg_txbs_values)},
	{"RXFA",	I2Cv2_FIFOCFG_RXFA,	I2Cv2_FIFOCFG_RXFA_SHIFT,	i2cv2_i2cv2_fifocfg_rxfa_values,	ARRAY_SIZE(i2cv2_i2cv2_fifocfg_rxfa_values)},
	{"TXFA",	I2Cv2_FIFOCFG_TXFA,	I2Cv2_FIFOCFG_TXFA_SHIFT,	i2cv2_i2cv2_fifocfg_txfa_values,	ARRAY_SIZE(i2cv2_i2cv2_fifocfg_txfa_values)},
	{"RXFC",	I2Cv2_FIFOCFG_RXFC,	I2Cv2_FIFOCFG_RXFC_SHIFT,	NULL,								0},
	{"TXFC",	I2Cv2_FIFOCFG_TXFC,	I2Cv2_FIFOCFG_TXFC_SHIFT,	NULL,								0},
};

static const pmb887x_module_field_t i2cv2_mrpsctrl_fields[] = {
	{"MRPS",	I2Cv2_MRPSCTRL_MRPS,	I2Cv2_MRPSCTRL_MRPS_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_rpsstat_fields[] = {
	{"RPS",	I2Cv2_RPSSTAT_RPS,	I2Cv2_RPSSTAT_RPS_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_tpsctrl_fields[] = {
	{"TPS",	I2Cv2_TPSCTRL_TPS,	I2Cv2_TPSCTRL_TPS_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_ffsstat_fields[] = {
	{"FFS",	I2Cv2_FFSSTAT_FFS,	I2Cv2_FFSSTAT_FFS_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_timcfg_fields[] = {
	{"SDA_DEL_HD_DAT",		I2Cv2_TIMCFG_SDA_DEL_HD_DAT,	I2Cv2_TIMCFG_SDA_DEL_HD_DAT_SHIFT,		NULL,	0},
	{"HS_SDA_DEL_HD_DAT",	I2Cv2_TIMCFG_HS_SDA_DEL_HD_DAT,	I2Cv2_TIMCFG_HS_SDA_DEL_HD_DAT_SHIFT,	NULL,	0},
	{"SCL_DEL_HD_STA",		I2Cv2_TIMCFG_SCL_DEL_HD_STA,	I2Cv2_TIMCFG_SCL_DEL_HD_STA_SHIFT,		NULL,	0},
	{"EN_SCL_LOW_LEN",		I2Cv2_TIMCFG_EN_SCL_LOW_LEN,	I2Cv2_TIMCFG_EN_SCL_LOW_LEN_SHIFT,		NULL,	0},
	{"FS_SCL_LOW",			I2Cv2_TIMCFG_FS_SCL_LOW,		I2Cv2_TIMCFG_FS_SCL_LOW_SHIFT,			NULL,	0},
	{"HS_SDA_DEL",			I2Cv2_TIMCFG_HS_SDA_DEL,		I2Cv2_TIMCFG_HS_SDA_DEL_SHIFT,			NULL,	0},
	{"SCL_LOW_LEN",			I2Cv2_TIMCFG_SCL_LOW_LEN,		I2Cv2_TIMCFG_SCL_LOW_LEN_SHIFT,			NULL,	0},
};

static const pmb887x_module_field_t i2cv2_errirqsm_fields[] = {
	{"RXF_UFL",	I2Cv2_ERRIRQSM_RXF_UFL,	I2Cv2_ERRIRQSM_RXF_UFL_SHIFT,	NULL,	0},
	{"RXF_OFL",	I2Cv2_ERRIRQSM_RXF_OFL,	I2Cv2_ERRIRQSM_RXF_OFL_SHIFT,	NULL,	0},
	{"TXF_UFL",	I2Cv2_ERRIRQSM_TXF_UFL,	I2Cv2_ERRIRQSM_TXF_UFL_SHIFT,	NULL,	0},
	{"TXF_OFL",	I2Cv2_ERRIRQSM_TXF_OFL,	I2Cv2_ERRIRQSM_TXF_OFL_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_errirqss_fields[] = {
	{"RXF_UFL",	I2Cv2_ERRIRQSS_RXF_UFL,	I2Cv2_ERRIRQSS_RXF_UFL_SHIFT,	NULL,	0},
	{"RXF_OFL",	I2Cv2_ERRIRQSS_RXF_OFL,	I2Cv2_ERRIRQSS_RXF_OFL_SHIFT,	NULL,	0},
	{"TXF_UFL",	I2Cv2_ERRIRQSS_TXF_UFL,	I2Cv2_ERRIRQSS_TXF_UFL_SHIFT,	NULL,	0},
	{"TXF_OFL",	I2Cv2_ERRIRQSS_TXF_OFL,	I2Cv2_ERRIRQSS_TXF_OFL_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_errirqsc_fields[] = {
	{"RXF_UFL",	I2Cv2_ERRIRQSC_RXF_UFL,	I2Cv2_ERRIRQSC_RXF_UFL_SHIFT,	NULL,	0},
	{"RXF_OFL",	I2Cv2_ERRIRQSC_RXF_OFL,	I2Cv2_ERRIRQSC_RXF_OFL_SHIFT,	NULL,	0},
	{"TXF_UFL",	I2Cv2_ERRIRQSC_TXF_UFL,	I2Cv2_ERRIRQSC_TXF_UFL_SHIFT,	NULL,	0},
	{"TXF_OFL",	I2Cv2_ERRIRQSC_TXF_OFL,	I2Cv2_ERRIRQSC_TXF_OFL_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_pirqsm_fields[] = {
	{"AM",		I2Cv2_PIRQSM_AM,		I2Cv2_PIRQSM_AM_SHIFT,		NULL,	0},
	{"GC",		I2Cv2_PIRQSM_GC,		I2Cv2_PIRQSM_GC_SHIFT,		NULL,	0},
	{"MC",		I2Cv2_PIRQSM_MC,		I2Cv2_PIRQSM_MC_SHIFT,		NULL,	0},
	{"AL",		I2Cv2_PIRQSM_AL,		I2Cv2_PIRQSM_AL_SHIFT,		NULL,	0},
	{"NACK",	I2Cv2_PIRQSM_NACK,		I2Cv2_PIRQSM_NACK_SHIFT,	NULL,	0},
	{"TX_END",	I2Cv2_PIRQSM_TX_END,	I2Cv2_PIRQSM_TX_END_SHIFT,	NULL,	0},
	{"RX",		I2Cv2_PIRQSM_RX,		I2Cv2_PIRQSM_RX_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t i2cv2_pirqss_fields[] = {
	{"AM",		I2Cv2_PIRQSS_AM,		I2Cv2_PIRQSS_AM_SHIFT,		NULL,	0},
	{"GC",		I2Cv2_PIRQSS_GC,		I2Cv2_PIRQSS_GC_SHIFT,		NULL,	0},
	{"MC",		I2Cv2_PIRQSS_MC,		I2Cv2_PIRQSS_MC_SHIFT,		NULL,	0},
	{"AL",		I2Cv2_PIRQSS_AL,		I2Cv2_PIRQSS_AL_SHIFT,		NULL,	0},
	{"NACK",	I2Cv2_PIRQSS_NACK,		I2Cv2_PIRQSS_NACK_SHIFT,	NULL,	0},
	{"TX_END",	I2Cv2_PIRQSS_TX_END,	I2Cv2_PIRQSS_TX_END_SHIFT,	NULL,	0},
	{"RX",		I2Cv2_PIRQSS_RX,		I2Cv2_PIRQSS_RX_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t i2cv2_pirqsc_fields[] = {
	{"AM",		I2Cv2_PIRQSC_AM,		I2Cv2_PIRQSC_AM_SHIFT,		NULL,	0},
	{"GC",		I2Cv2_PIRQSC_GC,		I2Cv2_PIRQSC_GC_SHIFT,		NULL,	0},
	{"MC",		I2Cv2_PIRQSC_MC,		I2Cv2_PIRQSC_MC_SHIFT,		NULL,	0},
	{"AL",		I2Cv2_PIRQSC_AL,		I2Cv2_PIRQSC_AL_SHIFT,		NULL,	0},
	{"NACK",	I2Cv2_PIRQSC_NACK,		I2Cv2_PIRQSC_NACK_SHIFT,	NULL,	0},
	{"TX_END",	I2Cv2_PIRQSC_TX_END,	I2Cv2_PIRQSC_TX_END_SHIFT,	NULL,	0},
	{"RX",		I2Cv2_PIRQSC_RX,		I2Cv2_PIRQSC_RX_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t i2cv2_ris_fields[] = {
	{"LSREQ_INT",	I2Cv2_RIS_LSREQ_INT,	I2Cv2_RIS_LSREQ_INT_SHIFT,		NULL,	0},
	{"SREQ_INT",	I2Cv2_RIS_SREQ_INT,		I2Cv2_RIS_SREQ_INT_SHIFT,		NULL,	0},
	{"LBREQ_INT",	I2Cv2_RIS_LBREQ_INT,	I2Cv2_RIS_LBREQ_INT_SHIFT,		NULL,	0},
	{"BREQ_INT",	I2Cv2_RIS_BREQ_INT,		I2Cv2_RIS_BREQ_INT_SHIFT,		NULL,	0},
	{"I2C_ERR_INT",	I2Cv2_RIS_I2C_ERR_INT,	I2Cv2_RIS_I2C_ERR_INT_SHIFT,	NULL,	0},
	{"I2C_P_INT",	I2Cv2_RIS_I2C_P_INT,	I2Cv2_RIS_I2C_P_INT_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t i2cv2_imsc_fields[] = {
	{"LSREQ_INT",	I2Cv2_IMSC_LSREQ_INT,	I2Cv2_IMSC_LSREQ_INT_SHIFT,		NULL,	0},
	{"SREQ_INT",	I2Cv2_IMSC_SREQ_INT,	I2Cv2_IMSC_SREQ_INT_SHIFT,		NULL,	0},
	{"LBREQ_INT",	I2Cv2_IMSC_LBREQ_INT,	I2Cv2_IMSC_LBREQ_INT_SHIFT,		NULL,	0},
	{"BREQ_INT",	I2Cv2_IMSC_BREQ_INT,	I2Cv2_IMSC_BREQ_INT_SHIFT,		NULL,	0},
	{"I2C_ERR_INT",	I2Cv2_IMSC_I2C_ERR_INT,	I2Cv2_IMSC_I2C_ERR_INT_SHIFT,	NULL,	0},
	{"I2C_P_INT",	I2Cv2_IMSC_I2C_P_INT,	I2Cv2_IMSC_I2C_P_INT_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t i2cv2_mis_fields[] = {
	{"LSREQ_INT",	I2Cv2_MIS_LSREQ_INT,	I2Cv2_MIS_LSREQ_INT_SHIFT,		NULL,	0},
	{"SREQ_INT",	I2Cv2_MIS_SREQ_INT,		I2Cv2_MIS_SREQ_INT_SHIFT,		NULL,	0},
	{"LBREQ_INT",	I2Cv2_MIS_LBREQ_INT,	I2Cv2_MIS_LBREQ_INT_SHIFT,		NULL,	0},
	{"BREQ_INT",	I2Cv2_MIS_BREQ_INT,		I2Cv2_MIS_BREQ_INT_SHIFT,		NULL,	0},
	{"I2C_ERR_INT",	I2Cv2_MIS_I2C_ERR_INT,	I2Cv2_MIS_I2C_ERR_INT_SHIFT,	NULL,	0},
	{"I2C_P_INT",	I2Cv2_MIS_I2C_P_INT,	I2Cv2_MIS_I2C_P_INT_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t i2cv2_icr_fields[] = {
	{"LSREQ_INT",	I2Cv2_ICR_LSREQ_INT,	I2Cv2_ICR_LSREQ_INT_SHIFT,		NULL,	0},
	{"SREQ_INT",	I2Cv2_ICR_SREQ_INT,		I2Cv2_ICR_SREQ_INT_SHIFT,		NULL,	0},
	{"LBREQ_INT",	I2Cv2_ICR_LBREQ_INT,	I2Cv2_ICR_LBREQ_INT_SHIFT,		NULL,	0},
	{"BREQ_INT",	I2Cv2_ICR_BREQ_INT,		I2Cv2_ICR_BREQ_INT_SHIFT,		NULL,	0},
	{"I2C_ERR_INT",	I2Cv2_ICR_I2C_ERR_INT,	I2Cv2_ICR_I2C_ERR_INT_SHIFT,	NULL,	0},
	{"I2C_P_INT",	I2Cv2_ICR_I2C_P_INT,	I2Cv2_ICR_I2C_P_INT_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t i2cv2_isr_fields[] = {
	{"LSREQ_INT",	I2Cv2_ISR_LSREQ_INT,	I2Cv2_ISR_LSREQ_INT_SHIFT,		NULL,	0},
	{"SREQ_INT",	I2Cv2_ISR_SREQ_INT,		I2Cv2_ISR_SREQ_INT_SHIFT,		NULL,	0},
	{"LBREQ_INT",	I2Cv2_ISR_LBREQ_INT,	I2Cv2_ISR_LBREQ_INT_SHIFT,		NULL,	0},
	{"BREQ_INT",	I2Cv2_ISR_BREQ_INT,		I2Cv2_ISR_BREQ_INT_SHIFT,		NULL,	0},
	{"I2C_ERR_INT",	I2Cv2_ISR_I2C_ERR_INT,	I2Cv2_ISR_I2C_ERR_INT_SHIFT,	NULL,	0},
	{"I2C_P_INT",	I2Cv2_ISR_I2C_P_INT,	I2Cv2_ISR_I2C_P_INT_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t i2cv2_txd_fields[] = {
	{"BYTE0",	I2Cv2_TXD_BYTE0,	I2Cv2_TXD_BYTE0_SHIFT,	NULL,	0},
	{"BYTE1",	I2Cv2_TXD_BYTE1,	I2Cv2_TXD_BYTE1_SHIFT,	NULL,	0},
	{"BYTE2",	I2Cv2_TXD_BYTE2,	I2Cv2_TXD_BYTE2_SHIFT,	NULL,	0},
	{"BYTE3",	I2Cv2_TXD_BYTE3,	I2Cv2_TXD_BYTE3_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t i2cv2_rxd_fields[] = {
	{"BYTE0",	I2Cv2_RXD_BYTE0,	I2Cv2_RXD_BYTE0_SHIFT,	NULL,	0},
	{"BYTE1",	I2Cv2_RXD_BYTE1,	I2Cv2_RXD_BYTE1_SHIFT,	NULL,	0},
	{"BYTE2",	I2Cv2_RXD_BYTE2,	I2Cv2_RXD_BYTE2_SHIFT,	NULL,	0},
	{"BYTE3",	I2Cv2_RXD_BYTE3,	I2Cv2_RXD_BYTE3_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t i2cv2_regs[] = {
	{"CLC",			I2Cv2_CLC,			i2cv2_clc_fields,			ARRAY_SIZE(i2cv2_clc_fields),			0},
	{"ID",			I2Cv2_ID,			i2cv2_id_fields,			ARRAY_SIZE(i2cv2_id_fields),			0},
	{"RUNCTRL",		I2Cv2_RUNCTRL,		i2cv2_runctrl_fields,		ARRAY_SIZE(i2cv2_runctrl_fields),		0},
	{"ENDDCTRL",	I2Cv2_ENDDCTRL,		i2cv2_enddctrl_fields,		ARRAY_SIZE(i2cv2_enddctrl_fields),		0},
	{"FDIVCFG",		I2Cv2_FDIVCFG,		i2cv2_fdivcfg_fields,		ARRAY_SIZE(i2cv2_fdivcfg_fields),		0},
	{"FDIVHIGHCFG",	I2Cv2_FDIVHIGHCFG,	i2cv2_fdivhighcfg_fields,	ARRAY_SIZE(i2cv2_fdivhighcfg_fields),	0},
	{"ADDRCFG",		I2Cv2_ADDRCFG,		i2cv2_addrcfg_fields,		ARRAY_SIZE(i2cv2_addrcfg_fields),		0},
	{"BUSSTAT",		I2Cv2_BUSSTAT,		i2cv2_busstat_fields,		ARRAY_SIZE(i2cv2_busstat_fields),		0},
	{"FIFOCFG",		I2Cv2_FIFOCFG,		i2cv2_fifocfg_fields,		ARRAY_SIZE(i2cv2_fifocfg_fields),		0},
	{"MRPSCTRL",	I2Cv2_MRPSCTRL,		i2cv2_mrpsctrl_fields,		ARRAY_SIZE(i2cv2_mrpsctrl_fields),		0},
	{"RPSSTAT",		I2Cv2_RPSSTAT,		i2cv2_rpsstat_fields,		ARRAY_SIZE(i2cv2_rpsstat_fields),		0},
	{"TPSCTRL",		I2Cv2_TPSCTRL,		i2cv2_tpsctrl_fields,		ARRAY_SIZE(i2cv2_tpsctrl_fields),		0},
	{"FFSSTAT",		I2Cv2_FFSSTAT,		i2cv2_ffsstat_fields,		ARRAY_SIZE(i2cv2_ffsstat_fields),		0},
	{"TIMCFG",		I2Cv2_TIMCFG,		i2cv2_timcfg_fields,		ARRAY_SIZE(i2cv2_timcfg_fields),		0},
	{"ERRIRQSM",	I2Cv2_ERRIRQSM,		i2cv2_errirqsm_fields,		ARRAY_SIZE(i2cv2_errirqsm_fields),		0},
	{"ERRIRQSS",	I2Cv2_ERRIRQSS,		i2cv2_errirqss_fields,		ARRAY_SIZE(i2cv2_errirqss_fields),		0},
	{"ERRIRQSC",	I2Cv2_ERRIRQSC,		i2cv2_errirqsc_fields,		ARRAY_SIZE(i2cv2_errirqsc_fields),		0},
	{"PIRQSM",		I2Cv2_PIRQSM,		i2cv2_pirqsm_fields,		ARRAY_SIZE(i2cv2_pirqsm_fields),		0},
	{"PIRQSS",		I2Cv2_PIRQSS,		i2cv2_pirqss_fields,		ARRAY_SIZE(i2cv2_pirqss_fields),		0},
	{"PIRQSC",		I2Cv2_PIRQSC,		i2cv2_pirqsc_fields,		ARRAY_SIZE(i2cv2_pirqsc_fields),		0},
	{"RIS",			I2Cv2_RIS,			i2cv2_ris_fields,			ARRAY_SIZE(i2cv2_ris_fields),			0},
	{"IMSC",		I2Cv2_IMSC,			i2cv2_imsc_fields,			ARRAY_SIZE(i2cv2_imsc_fields),			0},
	{"MIS",			I2Cv2_MIS,			i2cv2_mis_fields,			ARRAY_SIZE(i2cv2_mis_fields),			0},
	{"ICR",			I2Cv2_ICR,			i2cv2_icr_fields,			ARRAY_SIZE(i2cv2_icr_fields),			0},
	{"ISR",			I2Cv2_ISR,			i2cv2_isr_fields,			ARRAY_SIZE(i2cv2_isr_fields),			0},
	{"TXD",			I2Cv2_TXD,			i2cv2_txd_fields,			ARRAY_SIZE(i2cv2_txd_fields),			0},
	{"RXD",			I2Cv2_RXD,			i2cv2_rxd_fields,			ARRAY_SIZE(i2cv2_rxd_fields),			0},
};

static const pmb887x_module_field_t keypad_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t keypad_isr_fields[] = {
	{"PRESS",	KEYPAD_ISR_PRESS,	KEYPAD_ISR_PRESS_SHIFT,		NULL,	0},
	{"RELEASE",	KEYPAD_ISR_RELEASE,	KEYPAD_ISR_RELEASE_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t keypad_press_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t keypad_unk0_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t keypad_unk1_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t keypad_release_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t keypad_regs[] = {
	{"ID",			KEYPAD_ID,			keypad_id_fields,			ARRAY_SIZE(keypad_id_fields),			0},
	{"CON",			KEYPAD_CON,			NULL,						0,										0},
	{"PORT0",		KEYPAD_PORT0,		NULL,						0,										0},
	{"PORT1",		KEYPAD_PORT1,		NULL,						0,										0},
	{"PORT2",		KEYPAD_PORT2,		NULL,						0,										0},
	{"ISR",			KEYPAD_ISR,			keypad_isr_fields,			ARRAY_SIZE(keypad_isr_fields),			0},
	{"PRESS_SRC",	KEYPAD_PRESS_SRC,	keypad_press_src_fields,	ARRAY_SIZE(keypad_press_src_fields),	0},
	{"UNK0_SRC",	KEYPAD_UNK0_SRC,	keypad_unk0_src_fields,		ARRAY_SIZE(keypad_unk0_src_fields),		0},
	{"UNK1_SRC",	KEYPAD_UNK1_SRC,	keypad_unk1_src_fields,		ARRAY_SIZE(keypad_unk1_src_fields),		0},
	{"RELEASE_SRC",	KEYPAD_RELEASE_SRC,	keypad_release_src_fields,	ARRAY_SIZE(keypad_release_src_fields),	0},
};

static const pmb887x_module_field_t mmci_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mmci_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t mmci_regs[] = {
	{"CLC",	MMCI_CLC,	mmci_clc_fields,	ARRAY_SIZE(mmci_clc_fields),	0},
	{"ID",	MMCI_ID,	mmci_id_fields,		ARRAY_SIZE(mmci_id_fields),		0},
};

static const pmb887x_module_field_t mmcif_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t mmcif_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t mmcif_regs[] = {
	{"CLC",	MMCIF_CLC,	mmcif_clc_fields,	ARRAY_SIZE(mmcif_clc_fields),	0},
	{"ID",	MMCIF_ID,	mmcif_id_fields,	ARRAY_SIZE(mmcif_id_fields),	0},
};

static const pmb887x_module_field_t nvic_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t nvic_fiq_stat_fields[] = {
	{"NUM",		NVIC_FIQ_STAT_NUM,		NVIC_FIQ_STAT_NUM_SHIFT,		NULL,	0},
	{"UNREAD",	NVIC_FIQ_STAT_UNREAD,	NVIC_FIQ_STAT_UNREAD_SHIFT,		NULL,	0},
	{"NOT_ACK",	NVIC_FIQ_STAT_NOT_ACK,	NVIC_FIQ_STAT_NOT_ACK_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t nvic_irq_stat_fields[] = {
	{"NUM",		NVIC_IRQ_STAT_NUM,		NVIC_IRQ_STAT_NUM_SHIFT,		NULL,	0},
	{"UNREAD",	NVIC_IRQ_STAT_UNREAD,	NVIC_IRQ_STAT_UNREAD_SHIFT,		NULL,	0},
	{"NOT_ACK",	NVIC_IRQ_STAT_NOT_ACK,	NVIC_IRQ_STAT_NOT_ACK_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t nvic_con_fields[] = {
	{"PRIORITY",	NVIC_CON_PRIORITY,	NVIC_CON_PRIORITY_SHIFT,	NULL,	0},
	{"FIQ",			NVIC_CON_FIQ,		NVIC_CON_FIQ_SHIFT,			NULL,	0},
};

static const pmb887x_module_reg_t nvic_regs[] = {
	{"ID",			NVIC_ID,			nvic_id_fields,			ARRAY_SIZE(nvic_id_fields),			0},
	{"FIQ_STAT",	NVIC_FIQ_STAT,		nvic_fiq_stat_fields,	ARRAY_SIZE(nvic_fiq_stat_fields),	0},
	{"IRQ_STAT",	NVIC_IRQ_STAT,		nvic_irq_stat_fields,	ARRAY_SIZE(nvic_irq_stat_fields),	0},
	{"FIQ_ACK",		NVIC_FIQ_ACK,		NULL,					0,									0},
	{"IRQ_ACK",		NVIC_IRQ_ACK,		NULL,					0,									0},
	{"CURRENT_FIQ",	NVIC_CURRENT_FIQ,	NULL,					0,									PMB887X_REG_IS_IRQ_NUM},
	{"CURRENT_IRQ",	NVIC_CURRENT_IRQ,	NULL,					0,									PMB887X_REG_IS_IRQ_NUM},
	{"CON0",		NVIC_CON0,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON1",		NVIC_CON1,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON2",		NVIC_CON2,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON3",		NVIC_CON3,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON4",		NVIC_CON4,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON5",		NVIC_CON5,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON6",		NVIC_CON6,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON7",		NVIC_CON7,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON8",		NVIC_CON8,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON9",		NVIC_CON9,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON10",		NVIC_CON10,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON11",		NVIC_CON11,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON12",		NVIC_CON12,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON13",		NVIC_CON13,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON14",		NVIC_CON14,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON15",		NVIC_CON15,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON16",		NVIC_CON16,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON17",		NVIC_CON17,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON18",		NVIC_CON18,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON19",		NVIC_CON19,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON20",		NVIC_CON20,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON21",		NVIC_CON21,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON22",		NVIC_CON22,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON23",		NVIC_CON23,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON24",		NVIC_CON24,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON25",		NVIC_CON25,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON26",		NVIC_CON26,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON27",		NVIC_CON27,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON28",		NVIC_CON28,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON29",		NVIC_CON29,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON30",		NVIC_CON30,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON31",		NVIC_CON31,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON32",		NVIC_CON32,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON33",		NVIC_CON33,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON34",		NVIC_CON34,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON35",		NVIC_CON35,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON36",		NVIC_CON36,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON37",		NVIC_CON37,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON38",		NVIC_CON38,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON39",		NVIC_CON39,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON40",		NVIC_CON40,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON41",		NVIC_CON41,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON42",		NVIC_CON42,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON43",		NVIC_CON43,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON44",		NVIC_CON44,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON45",		NVIC_CON45,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON46",		NVIC_CON46,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON47",		NVIC_CON47,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON48",		NVIC_CON48,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON49",		NVIC_CON49,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON50",		NVIC_CON50,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON51",		NVIC_CON51,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON52",		NVIC_CON52,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON53",		NVIC_CON53,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON54",		NVIC_CON54,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON55",		NVIC_CON55,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON56",		NVIC_CON56,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON57",		NVIC_CON57,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON58",		NVIC_CON58,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON59",		NVIC_CON59,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON60",		NVIC_CON60,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON61",		NVIC_CON61,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON62",		NVIC_CON62,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON63",		NVIC_CON63,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON64",		NVIC_CON64,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON65",		NVIC_CON65,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON66",		NVIC_CON66,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON67",		NVIC_CON67,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON68",		NVIC_CON68,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON69",		NVIC_CON69,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON70",		NVIC_CON70,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON71",		NVIC_CON71,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON72",		NVIC_CON72,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON73",		NVIC_CON73,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON74",		NVIC_CON74,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON75",		NVIC_CON75,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON76",		NVIC_CON76,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON77",		NVIC_CON77,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON78",		NVIC_CON78,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON79",		NVIC_CON79,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON80",		NVIC_CON80,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON81",		NVIC_CON81,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON82",		NVIC_CON82,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON83",		NVIC_CON83,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON84",		NVIC_CON84,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON85",		NVIC_CON85,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON86",		NVIC_CON86,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON87",		NVIC_CON87,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON88",		NVIC_CON88,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON89",		NVIC_CON89,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON90",		NVIC_CON90,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON91",		NVIC_CON91,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON92",		NVIC_CON92,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON93",		NVIC_CON93,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON94",		NVIC_CON94,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON95",		NVIC_CON95,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON96",		NVIC_CON96,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON97",		NVIC_CON97,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON98",		NVIC_CON98,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON99",		NVIC_CON99,			nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON100",		NVIC_CON100,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON101",		NVIC_CON101,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON102",		NVIC_CON102,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON103",		NVIC_CON103,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON104",		NVIC_CON104,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON105",		NVIC_CON105,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON106",		NVIC_CON106,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON107",		NVIC_CON107,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON108",		NVIC_CON108,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON109",		NVIC_CON109,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON110",		NVIC_CON110,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON111",		NVIC_CON111,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON112",		NVIC_CON112,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON113",		NVIC_CON113,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON114",		NVIC_CON114,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON115",		NVIC_CON115,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON116",		NVIC_CON116,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON117",		NVIC_CON117,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON118",		NVIC_CON118,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON119",		NVIC_CON119,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON120",		NVIC_CON120,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON121",		NVIC_CON121,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON122",		NVIC_CON122,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON123",		NVIC_CON123,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON124",		NVIC_CON124,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON125",		NVIC_CON125,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON126",		NVIC_CON126,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON127",		NVIC_CON127,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON128",		NVIC_CON128,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON129",		NVIC_CON129,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON130",		NVIC_CON130,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON131",		NVIC_CON131,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON132",		NVIC_CON132,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON133",		NVIC_CON133,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON134",		NVIC_CON134,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON135",		NVIC_CON135,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON136",		NVIC_CON136,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON137",		NVIC_CON137,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON138",		NVIC_CON138,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON139",		NVIC_CON139,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON140",		NVIC_CON140,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON141",		NVIC_CON141,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON142",		NVIC_CON142,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON143",		NVIC_CON143,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON144",		NVIC_CON144,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON145",		NVIC_CON145,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON146",		NVIC_CON146,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON147",		NVIC_CON147,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON148",		NVIC_CON148,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON149",		NVIC_CON149,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON150",		NVIC_CON150,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON151",		NVIC_CON151,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON152",		NVIC_CON152,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON153",		NVIC_CON153,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON154",		NVIC_CON154,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON155",		NVIC_CON155,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON156",		NVIC_CON156,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON157",		NVIC_CON157,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON158",		NVIC_CON158,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON159",		NVIC_CON159,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON160",		NVIC_CON160,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON161",		NVIC_CON161,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON162",		NVIC_CON162,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON163",		NVIC_CON163,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON164",		NVIC_CON164,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON165",		NVIC_CON165,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON166",		NVIC_CON166,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON167",		NVIC_CON167,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON168",		NVIC_CON168,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
	{"CON169",		NVIC_CON169,		nvic_con_fields,		ARRAY_SIZE(nvic_con_fields),		PMB887X_REG_IS_IRQ_CON},
};

static const pmb887x_module_field_t pll_osc_fields[] = {
	{"LOCK",	PLL_OSC_LOCK,	PLL_OSC_LOCK_SHIFT,	NULL,	0},
	{"NDIV",	PLL_OSC_NDIV,	PLL_OSC_NDIV_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t pll_con0_fields[] = {
	{"PLL1_K2",	PLL_CON0_PLL1_K2,	PLL_CON0_PLL1_K2_SHIFT,	NULL,	0},
	{"PLL1_K1",	PLL_CON0_PLL1_K1,	PLL_CON0_PLL1_K1_SHIFT,	NULL,	0},
	{"PLL2_K2",	PLL_CON0_PLL2_K2,	PLL_CON0_PLL2_K2_SHIFT,	NULL,	0},
	{"PLL2_K1",	PLL_CON0_PLL2_K1,	PLL_CON0_PLL2_K1_SHIFT,	NULL,	0},
	{"PLL3_K2",	PLL_CON0_PLL3_K2,	PLL_CON0_PLL3_K2_SHIFT,	NULL,	0},
	{"PLL3_K1",	PLL_CON0_PLL3_K1,	PLL_CON0_PLL3_K1_SHIFT,	NULL,	0},
	{"PLL4_K2",	PLL_CON0_PLL4_K2,	PLL_CON0_PLL4_K2_SHIFT,	NULL,	0},
	{"PLL4_K1",	PLL_CON0_PLL4_K1,	PLL_CON0_PLL4_K1_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t pll_pll_con1_fsys_clksel_values[] = {
	{"BYPASS",	PLL_CON1_FSYS_CLKSEL_BYPASS},
	{"PLL",		PLL_CON1_FSYS_CLKSEL_PLL},
	{"DISABLE",	PLL_CON1_FSYS_CLKSEL_DISABLE},
};

static const pmb887x_module_value_t pll_pll_con1_ahb_clksel_values[] = {
	{"BYPASS",	PLL_CON1_AHB_CLKSEL_BYPASS},
	{"PLL0",	PLL_CON1_AHB_CLKSEL_PLL0},
	{"PLL1",	PLL_CON1_AHB_CLKSEL_PLL1},
	{"PLL2",	PLL_CON1_AHB_CLKSEL_PLL2},
	{"PLL3",	PLL_CON1_AHB_CLKSEL_PLL3},
	{"PLL4",	PLL_CON1_AHB_CLKSEL_PLL4},
};

static const pmb887x_module_value_t pll_pll_con1_fstm_div_values[] = {
	{"1",	PLL_CON1_FSTM_DIV_1},
	{"2",	PLL_CON1_FSTM_DIV_2},
	{"4",	PLL_CON1_FSTM_DIV_4},
	{"8",	PLL_CON1_FSTM_DIV_8},
};

static const pmb887x_module_field_t pll_con1_fields[] = {
	{"FSYS_CLKSEL",	PLL_CON1_FSYS_CLKSEL,	PLL_CON1_FSYS_CLKSEL_SHIFT,	pll_pll_con1_fsys_clksel_values,	ARRAY_SIZE(pll_pll_con1_fsys_clksel_values)},
	{"AHB_CLKSEL",	PLL_CON1_AHB_CLKSEL,	PLL_CON1_AHB_CLKSEL_SHIFT,	pll_pll_con1_ahb_clksel_values,		ARRAY_SIZE(pll_pll_con1_ahb_clksel_values)},
	{"FSTM_DIV_EN",	PLL_CON1_FSTM_DIV_EN,	PLL_CON1_FSTM_DIV_EN_SHIFT,	NULL,								0},
	{"FSTM_DIV",	PLL_CON1_FSTM_DIV,		PLL_CON1_FSTM_DIV_SHIFT,	pll_pll_con1_fstm_div_values,		ARRAY_SIZE(pll_pll_con1_fstm_div_values)},
};

static const pmb887x_module_field_t pll_con2_fields[] = {
	{"CPU_DIV",		PLL_CON2_CPU_DIV,		PLL_CON2_CPU_DIV_SHIFT,		NULL,	0},
	{"CPU_DIV_EN",	PLL_CON2_CPU_DIV_EN,	PLL_CON2_CPU_DIV_EN_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t pll_stat_fields[] = {
	{"LOCK",	PLL_STAT_LOCK,	PLL_STAT_LOCK_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t pll_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t pll_regs[] = {
	{"OSC",		PLL_OSC,	pll_osc_fields,		ARRAY_SIZE(pll_osc_fields),		0},
	{"CON0",	PLL_CON0,	pll_con0_fields,	ARRAY_SIZE(pll_con0_fields),	0},
	{"CON1",	PLL_CON1,	pll_con1_fields,	ARRAY_SIZE(pll_con1_fields),	0},
	{"CON2",	PLL_CON2,	pll_con2_fields,	ARRAY_SIZE(pll_con2_fields),	0},
	{"STAT",	PLL_STAT,	pll_stat_fields,	ARRAY_SIZE(pll_stat_fields),	0},
	{"CON3",	PLL_CON3,	NULL,				0,								0},
	{"SRC",		PLL_SRC,	pll_src_fields,		ARRAY_SIZE(pll_src_fields),		0},
};

static const pmb887x_module_field_t rtc_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t rtc_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t rtc_ctrl_fields[] = {
	{"RTCOUTEN",	RTC_CTRL_RTCOUTEN,		RTC_CTRL_RTCOUTEN_SHIFT,	NULL,	0},
	{"RTCINT",		RTC_CTRL_RTCINT,		RTC_CTRL_RTCINT_SHIFT,		NULL,	0},
	{"CLK32KEN",	RTC_CTRL_CLK32KEN,		RTC_CTRL_CLK32KEN_SHIFT,	NULL,	0},
	{"PU32K",		RTC_CTRL_PU32K,			RTC_CTRL_PU32K_SHIFT,		NULL,	0},
	{"CLK_SEL",		RTC_CTRL_CLK_SEL,		RTC_CTRL_CLK_SEL_SHIFT,		NULL,	0},
	{"CLR_RTCINT",	RTC_CTRL_CLR_RTCINT,	RTC_CTRL_CLR_RTCINT_SHIFT,	NULL,	0},
	{"RTCBAD",		RTC_CTRL_RTCBAD,		RTC_CTRL_RTCBAD_SHIFT,		NULL,	0},
	{"CLR_RTCBAD",	RTC_CTRL_CLR_RTCBAD,	RTC_CTRL_CLR_RTCBAD_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t rtc_con_fields[] = {
	{"RUN",		RTC_CON_RUN,	RTC_CON_RUN_SHIFT,		NULL,	0},
	{"PRE",		RTC_CON_PRE,	RTC_CON_PRE_SHIFT,		NULL,	0},
	{"T14DEC",	RTC_CON_T14DEC,	RTC_CON_T14DEC_SHIFT,	NULL,	0},
	{"T14INC",	RTC_CON_T14INC,	RTC_CON_T14INC_SHIFT,	NULL,	0},
	{"REFCLK",	RTC_CON_REFCLK,	RTC_CON_REFCLK_SHIFT,	NULL,	0},
	{"ACCPOS",	RTC_CON_ACCPOS,	RTC_CON_ACCPOS_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t rtc_t14_fields[] = {
	{"REL",	RTC_T14_REL,	RTC_T14_REL_SHIFT,	NULL,	0},
	{"CNT",	RTC_T14_CNT,	RTC_T14_CNT_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t rtc_cnt_fields[] = {
	{"CNT",	RTC_CNT_CNT,	RTC_CNT_CNT_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t rtc_rel_fields[] = {
	{"REL",	RTC_REL_REL,	RTC_REL_REL_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t rtc_isnc_fields[] = {
	{"T14IE",	RTC_ISNC_T14IE,		RTC_ISNC_T14IE_SHIFT,	NULL,	0},
	{"T14IR",	RTC_ISNC_T14IR,		RTC_ISNC_T14IR_SHIFT,	NULL,	0},
	{"RTC0IE",	RTC_ISNC_RTC0IE,	RTC_ISNC_RTC0IE_SHIFT,	NULL,	0},
	{"RTC0IR",	RTC_ISNC_RTC0IR,	RTC_ISNC_RTC0IR_SHIFT,	NULL,	0},
	{"RTC1IE",	RTC_ISNC_RTC1IE,	RTC_ISNC_RTC1IE_SHIFT,	NULL,	0},
	{"RTC1IR",	RTC_ISNC_RTC1IR,	RTC_ISNC_RTC1IR_SHIFT,	NULL,	0},
	{"RTC2IE",	RTC_ISNC_RTC2IE,	RTC_ISNC_RTC2IE_SHIFT,	NULL,	0},
	{"RTC2IR",	RTC_ISNC_RTC2IR,	RTC_ISNC_RTC2IR_SHIFT,	NULL,	0},
	{"RTC3IE",	RTC_ISNC_RTC3IE,	RTC_ISNC_RTC3IE_SHIFT,	NULL,	0},
	{"RTC3IR",	RTC_ISNC_RTC3IR,	RTC_ISNC_RTC3IR_SHIFT,	NULL,	0},
	{"ALARMIE",	RTC_ISNC_ALARMIE,	RTC_ISNC_ALARMIE_SHIFT,	NULL,	0},
	{"ALARMIR",	RTC_ISNC_ALARMIR,	RTC_ISNC_ALARMIR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t rtc_alarm_fields[] = {
	{"VALUE",	RTC_ALARM_VALUE,	RTC_ALARM_VALUE_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t rtc_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t rtc_regs[] = {
	{"CLC",		RTC_CLC,	rtc_clc_fields,		ARRAY_SIZE(rtc_clc_fields),		0},
	{"ID",		RTC_ID,		rtc_id_fields,		ARRAY_SIZE(rtc_id_fields),		0},
	{"CTRL",	RTC_CTRL,	rtc_ctrl_fields,	ARRAY_SIZE(rtc_ctrl_fields),	0},
	{"CON",		RTC_CON,	rtc_con_fields,		ARRAY_SIZE(rtc_con_fields),		0},
	{"T14",		RTC_T14,	rtc_t14_fields,		ARRAY_SIZE(rtc_t14_fields),		0},
	{"CNT",		RTC_CNT,	rtc_cnt_fields,		ARRAY_SIZE(rtc_cnt_fields),		0},
	{"REL",		RTC_REL,	rtc_rel_fields,		ARRAY_SIZE(rtc_rel_fields),		0},
	{"ISNC",	RTC_ISNC,	rtc_isnc_fields,	ARRAY_SIZE(rtc_isnc_fields),	0},
	{"UNK0",	RTC_UNK0,	NULL,				0,								0},
	{"ALARM",	RTC_ALARM,	rtc_alarm_fields,	ARRAY_SIZE(rtc_alarm_fields),	0},
	{"SRC",		RTC_SRC,	rtc_src_fields,		ARRAY_SIZE(rtc_src_fields),		0},
};

static const pmb887x_module_field_t sccu_timer_rel_fields[] = {
	{"VALUE",	SCCU_TIMER_REL_VALUE,	SCCU_TIMER_REL_VALUE_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t sccu_timer_cnt_fields[] = {
	{"VALUE",	SCCU_TIMER_CNT_VALUE,	SCCU_TIMER_CNT_VALUE_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t sccu_con1_fields[] = {
	{"CAL",			SCCU_CON1_CAL,			SCCU_CON1_CAL_SHIFT,			NULL,	0},
	{"TIMER_START",	SCCU_CON1_TIMER_START,	SCCU_CON1_TIMER_START_SHIFT,	NULL,	0},
	{"TIMER_RESET",	SCCU_CON1_TIMER_RESET,	SCCU_CON1_TIMER_RESET_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t sccu_cal_fields[] = {
	{"VALUE0",	SCCU_CAL_VALUE0,	SCCU_CAL_VALUE0_SHIFT,	NULL,	0},
	{"VALUE1",	SCCU_CAL_VALUE1,	SCCU_CAL_VALUE1_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t sccu_timer_div_fields[] = {
	{"VALUE",	SCCU_TIMER_DIV_VALUE,	SCCU_TIMER_DIV_VALUE_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t sccu_sleep_ctrl_fields[] = {
	{"SLEEP",	SCCU_SLEEP_CTRL_SLEEP,	SCCU_SLEEP_CTRL_SLEEP_SHIFT,	NULL,	0},
	{"WAKEUP",	SCCU_SLEEP_CTRL_WAKEUP,	SCCU_SLEEP_CTRL_WAKEUP_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t sccu_con2_fields[] = {
	{"UNK",		SCCU_CON2_UNK,		SCCU_CON2_UNK_SHIFT,		NULL,	0},
	{"REL_SUB",	SCCU_CON2_REL_SUB,	SCCU_CON2_REL_SUB_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t sccu_sccu_stat_cpu_values[] = {
	{"SLEEP",	SCCU_STAT_CPU_SLEEP},
	{"NORMAL",	SCCU_STAT_CPU_NORMAL},
};

static const pmb887x_module_value_t sccu_sccu_stat_tpu_values[] = {
	{"SLEEP",	SCCU_STAT_TPU_SLEEP},
	{"NORMAL",	SCCU_STAT_TPU_NORMAL},
};

static const pmb887x_module_field_t sccu_stat_fields[] = {
	{"CPU",	SCCU_STAT_CPU,	SCCU_STAT_CPU_SHIFT,	sccu_sccu_stat_cpu_values,	ARRAY_SIZE(sccu_sccu_stat_cpu_values)},
	{"TPU",	SCCU_STAT_TPU,	SCCU_STAT_TPU_SHIFT,	sccu_sccu_stat_tpu_values,	ARRAY_SIZE(sccu_sccu_stat_tpu_values)},
};

static const pmb887x_module_field_t sccu_wake_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t sccu_unk_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t sccu_regs[] = {
	{"CON0",		SCCU_CON0,			NULL,					0,									0},
	{"TIMER_REL",	SCCU_TIMER_REL,		sccu_timer_rel_fields,	ARRAY_SIZE(sccu_timer_rel_fields),	0},
	{"TIMER_CNT",	SCCU_TIMER_CNT,		sccu_timer_cnt_fields,	ARRAY_SIZE(sccu_timer_cnt_fields),	0},
	{"CON1",		SCCU_CON1,			sccu_con1_fields,		ARRAY_SIZE(sccu_con1_fields),		0},
	{"CAL",			SCCU_CAL,			sccu_cal_fields,		ARRAY_SIZE(sccu_cal_fields),		0},
	{"TIMER_DIV",	SCCU_TIMER_DIV,		sccu_timer_div_fields,	ARRAY_SIZE(sccu_timer_div_fields),	0},
	{"SLEEP_CTRL",	SCCU_SLEEP_CTRL,	sccu_sleep_ctrl_fields,	ARRAY_SIZE(sccu_sleep_ctrl_fields),	0},
	{"CON2",		SCCU_CON2,			sccu_con2_fields,		ARRAY_SIZE(sccu_con2_fields),		0},
	{"CON3",		SCCU_CON3,			NULL,					0,									0},
	{"STAT",		SCCU_STAT,			sccu_stat_fields,		ARRAY_SIZE(sccu_stat_fields),		0},
	{"WAKE_SRC",	SCCU_WAKE_SRC,		sccu_wake_src_fields,	ARRAY_SIZE(sccu_wake_src_fields),	0},
	{"UNK_SRC",		SCCU_UNK_SRC,		sccu_unk_src_fields,	ARRAY_SIZE(sccu_unk_src_fields),	0},
};

static const pmb887x_module_field_t scu_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_rst_sr_fields[] = {
	{"RSSTM",	SCU_RST_SR_RSSTM,	SCU_RST_SR_RSSTM_SHIFT,		NULL,	0},
	{"RSEXT",	SCU_RST_SR_RSEXT,	SCU_RST_SR_RSEXT_SHIFT,		NULL,	0},
	{"HWCFG",	SCU_RST_SR_HWCFG,	SCU_RST_SR_HWCFG_SHIFT,		NULL,	0},
	{"HWBRKIN",	SCU_RST_SR_HWBRKIN,	SCU_RST_SR_HWBRKIN_SHIFT,	NULL,	0},
	{"TMPLS",	SCU_RST_SR_TMPLS,	SCU_RST_SR_TMPLS_SHIFT,		NULL,	0},
	{"PWORST",	SCU_RST_SR_PWORST,	SCU_RST_SR_PWORST_SHIFT,	NULL,	0},
	{"HDRST",	SCU_RST_SR_HDRST,	SCU_RST_SR_HDRST_SHIFT,		NULL,	0},
	{"SFTRST",	SCU_RST_SR_SFTRST,	SCU_RST_SR_SFTRST_SHIFT,	NULL,	0},
	{"WDTRST",	SCU_RST_SR_WDTRST,	SCU_RST_SR_WDTRST_SHIFT,	NULL,	0},
	{"PWDRST",	SCU_RST_SR_PWDRST,	SCU_RST_SR_PWDRST_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_rst_req_fields[] = {
	{"RRSTM",	SCU_RST_REQ_RRSTM,		SCU_RST_REQ_RRSTM_SHIFT,	NULL,	0},
	{"RREXT",	SCU_RST_REQ_RREXT,		SCU_RST_REQ_RREXT_SHIFT,	NULL,	0},
	{"SWCFG",	SCU_RST_REQ_SWCFG,		SCU_RST_REQ_SWCFG_SHIFT,	NULL,	0},
	{"SWBRKIN",	SCU_RST_REQ_SWBRKIN,	SCU_RST_REQ_SWBRKIN_SHIFT,	NULL,	0},
	{"SWBOOT",	SCU_RST_REQ_SWBOOT,		SCU_RST_REQ_SWBOOT_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_wdtcon0_fields[] = {
	{"ENDINIT",	SCU_WDTCON0_ENDINIT,	SCU_WDTCON0_ENDINIT_SHIFT,	NULL,	0},
	{"WDTLCK",	SCU_WDTCON0_WDTLCK,		SCU_WDTCON0_WDTLCK_SHIFT,	NULL,	0},
	{"WDTHPW0",	SCU_WDTCON0_WDTHPW0,	SCU_WDTCON0_WDTHPW0_SHIFT,	NULL,	0},
	{"WDTHPW1",	SCU_WDTCON0_WDTHPW1,	SCU_WDTCON0_WDTHPW1_SHIFT,	NULL,	0},
	{"WDTPW",	SCU_WDTCON0_WDTPW,		SCU_WDTCON0_WDTPW_SHIFT,	NULL,	0},
	{"WDTREL",	SCU_WDTCON0_WDTREL,		SCU_WDTCON0_WDTREL_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_wdtcon1_fields[] = {
	{"WDTIR",	SCU_WDTCON1_WDTIR,	SCU_WDTCON1_WDTIR_SHIFT,	NULL,	0},
	{"WDTDR",	SCU_WDTCON1_WDTDR,	SCU_WDTCON1_WDTDR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_wdt_sr_fields[] = {
	{"WDTAE",	SCU_WDT_SR_WDTAE,	SCU_WDT_SR_WDTAE_SHIFT,		NULL,	0},
	{"WDTOE",	SCU_WDT_SR_WDTOE,	SCU_WDT_SR_WDTOE_SHIFT,		NULL,	0},
	{"WDTIS",	SCU_WDT_SR_WDTIS,	SCU_WDT_SR_WDTIS_SHIFT,		NULL,	0},
	{"WDTDS",	SCU_WDT_SR_WDTDS,	SCU_WDT_SR_WDTDS_SHIFT,		NULL,	0},
	{"WDTTO",	SCU_WDT_SR_WDTTO,	SCU_WDT_SR_WDTTO_SHIFT,		NULL,	0},
	{"WDTPR",	SCU_WDT_SR_WDTPR,	SCU_WDT_SR_WDTPR_SHIFT,		NULL,	0},
	{"WDTTIM",	SCU_WDT_SR_WDTTIM,	SCU_WDT_SR_WDTTIM_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_exti_fields[] = {
	{"EXT0_FALLING",	SCU_EXTI_EXT0_FALLING,	SCU_EXTI_EXT0_FALLING_SHIFT,	NULL,	0},
	{"EXT0_RISING",		SCU_EXTI_EXT0_RISING,	SCU_EXTI_EXT0_RISING_SHIFT,		NULL,	0},
	{"EXT1_FALLING",	SCU_EXTI_EXT1_FALLING,	SCU_EXTI_EXT1_FALLING_SHIFT,	NULL,	0},
	{"EXT1_RISING",		SCU_EXTI_EXT1_RISING,	SCU_EXTI_EXT1_RISING_SHIFT,		NULL,	0},
	{"EXT2_FALLING",	SCU_EXTI_EXT2_FALLING,	SCU_EXTI_EXT2_FALLING_SHIFT,	NULL,	0},
	{"EXT2_RISING",		SCU_EXTI_EXT2_RISING,	SCU_EXTI_EXT2_RISING_SHIFT,		NULL,	0},
	{"EXT3_FALLING",	SCU_EXTI_EXT3_FALLING,	SCU_EXTI_EXT3_FALLING_SHIFT,	NULL,	0},
	{"EXT3_RISING",		SCU_EXTI_EXT3_RISING,	SCU_EXTI_EXT3_RISING_SHIFT,		NULL,	0},
	{"EXT4_FALLING",	SCU_EXTI_EXT4_FALLING,	SCU_EXTI_EXT4_FALLING_SHIFT,	NULL,	0},
	{"EXT4_RISING",		SCU_EXTI_EXT4_RISING,	SCU_EXTI_EXT4_RISING_SHIFT,		NULL,	0},
	{"EXT5_FALLING",	SCU_EXTI_EXT5_FALLING,	SCU_EXTI_EXT5_FALLING_SHIFT,	NULL,	0},
	{"EXT5_RISING",		SCU_EXTI_EXT5_RISING,	SCU_EXTI_EXT5_RISING_SHIFT,		NULL,	0},
	{"EXT6_FALLING",	SCU_EXTI_EXT6_FALLING,	SCU_EXTI_EXT6_FALLING_SHIFT,	NULL,	0},
	{"EXT6_RISING",		SCU_EXTI_EXT6_RISING,	SCU_EXTI_EXT6_RISING_SHIFT,		NULL,	0},
	{"EXT7_FALLING",	SCU_EXTI_EXT7_FALLING,	SCU_EXTI_EXT7_FALLING_SHIFT,	NULL,	0},
	{"EXT7_RISING",		SCU_EXTI_EXT7_RISING,	SCU_EXTI_EXT7_RISING_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t scu_ebuclc1_fields[] = {
	{"FLAG1",	SCU_EBUCLC1_FLAG1,	SCU_EBUCLC1_FLAG1_SHIFT,	NULL,	0},
	{"READY",	SCU_EBUCLC1_READY,	SCU_EBUCLC1_READY_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_ebuclc2_fields[] = {
	{"FLAG1",	SCU_EBUCLC2_FLAG1,	SCU_EBUCLC2_FLAG1_SHIFT,	NULL,	0},
	{"READY",	SCU_EBUCLC2_READY,	SCU_EBUCLC2_READY_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_ebuclc_fields[] = {
	{"LOCK",	SCU_EBUCLC_LOCK,	SCU_EBUCLC_LOCK_SHIFT,		NULL,	0},
	{"VCOBYP",	SCU_EBUCLC_VCOBYP,	SCU_EBUCLC_VCOBYP_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_manid_fields[] = {
	{"DEPT",	SCU_MANID_DEPT,		SCU_MANID_DEPT_SHIFT,	NULL,	0},
	{"MANUF",	SCU_MANID_MANUF,	SCU_MANID_MANUF_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_chipid_fields[] = {
	{"CHREV",	SCU_CHIPID_CHREV,	SCU_CHIPID_CHREV_SHIFT,	NULL,	0},
	{"MANUF",	SCU_CHIPID_MANUF,	SCU_CHIPID_MANUF_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_boot_cfg_fields[] = {
	{"USART1",		SCU_BOOT_CFG_USART1,	SCU_BOOT_CFG_USART1_SHIFT,		NULL,	0},
	{"BYPASS_FW",	SCU_BOOT_CFG_BYPASS_FW,	SCU_BOOT_CFG_BYPASS_FW_SHIFT,	NULL,	0},
	{"USB",			SCU_BOOT_CFG_USB,		SCU_BOOT_CFG_USB_SHIFT,			NULL,	0},
};

static const pmb887x_module_field_t scu_boot_flag_fields[] = {
	{"BOOT_OK",	SCU_BOOT_FLAG_BOOT_OK,	SCU_BOOT_FLAG_BOOT_OK_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_romamcr_fields[] = {
	{"MOUNT_BROM",	SCU_ROMAMCR_MOUNT_BROM,	SCU_ROMAMCR_MOUNT_BROM_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_dmars_fields[] = {
	{"SEL0",	SCU_DMARS_SEL0,	SCU_DMARS_SEL0_SHIFT,	NULL,	0},
	{"SEL1",	SCU_DMARS_SEL1,	SCU_DMARS_SEL1_SHIFT,	NULL,	0},
	{"SEL2",	SCU_DMARS_SEL2,	SCU_DMARS_SEL2_SHIFT,	NULL,	0},
	{"SEL3",	SCU_DMARS_SEL3,	SCU_DMARS_SEL3_SHIFT,	NULL,	0},
	{"SEL4",	SCU_DMARS_SEL4,	SCU_DMARS_SEL4_SHIFT,	NULL,	0},
	{"SEL5",	SCU_DMARS_SEL5,	SCU_DMARS_SEL5_SHIFT,	NULL,	0},
	{"SEL6",	SCU_DMARS_SEL6,	SCU_DMARS_SEL6_SHIFT,	NULL,	0},
	{"SEL7",	SCU_DMARS_SEL7,	SCU_DMARS_SEL7_SHIFT,	NULL,	0},
	{"SEL8",	SCU_DMARS_SEL8,	SCU_DMARS_SEL8_SHIFT,	NULL,	0},
	{"SEL9",	SCU_DMARS_SEL9,	SCU_DMARS_SEL9_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_exti0_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_exti1_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_exti2_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_exti3_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_exti4_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_dsp_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_unk0_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_unk1_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_unk2_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_exti5_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_exti6_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t scu_exti7_src_fields[] = {
	{"SRPN",	MOD_SRC_SRPN,	MOD_SRC_SRPN_SHIFT,	NULL,	0},
	{"TOS",		MOD_SRC_TOS,	MOD_SRC_TOS_SHIFT,	NULL,	0},
	{"SRE",		MOD_SRC_SRE,	MOD_SRC_SRE_SHIFT,	NULL,	0},
	{"SRR",		MOD_SRC_SRR,	MOD_SRC_SRR_SHIFT,	NULL,	0},
	{"CLRR",	MOD_SRC_CLRR,	MOD_SRC_CLRR_SHIFT,	NULL,	0},
	{"SETR",	MOD_SRC_SETR,	MOD_SRC_SETR_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t scu_regs[] = {
	{"CLC",			SCU_CLC,		scu_clc_fields,			ARRAY_SIZE(scu_clc_fields),			0},
	{"ID",			SCU_ID,			scu_id_fields,			ARRAY_SIZE(scu_id_fields),			0},
	{"RST_SR",		SCU_RST_SR,		scu_rst_sr_fields,		ARRAY_SIZE(scu_rst_sr_fields),		0},
	{"RST_REQ",		SCU_RST_REQ,	scu_rst_req_fields,		ARRAY_SIZE(scu_rst_req_fields),		0},
	{"WDTCON0",		SCU_WDTCON0,	scu_wdtcon0_fields,		ARRAY_SIZE(scu_wdtcon0_fields),		0},
	{"WDTCON1",		SCU_WDTCON1,	scu_wdtcon1_fields,		ARRAY_SIZE(scu_wdtcon1_fields),		0},
	{"WDT_SR",		SCU_WDT_SR,		scu_wdt_sr_fields,		ARRAY_SIZE(scu_wdt_sr_fields),		0},
	{"DSP_UNK0",	SCU_DSP_UNK0,	NULL,					0,									0},
	{"EXTI",		SCU_EXTI,		scu_exti_fields,		ARRAY_SIZE(scu_exti_fields),		0},
	{"EBUCLC1",		SCU_EBUCLC1,	scu_ebuclc1_fields,		ARRAY_SIZE(scu_ebuclc1_fields),		0},
	{"EBUCLC2",		SCU_EBUCLC2,	scu_ebuclc2_fields,		ARRAY_SIZE(scu_ebuclc2_fields),		0},
	{"EBUCLC",		SCU_EBUCLC,		scu_ebuclc_fields,		ARRAY_SIZE(scu_ebuclc_fields),		0},
	{"MANID",		SCU_MANID,		scu_manid_fields,		ARRAY_SIZE(scu_manid_fields),		0},
	{"CHIPID",		SCU_CHIPID,		scu_chipid_fields,		ARRAY_SIZE(scu_chipid_fields),		0},
	{"RTCIF",		SCU_RTCIF,		NULL,					0,									0},
	{"BOOT_CFG",	SCU_BOOT_CFG,	scu_boot_cfg_fields,	ARRAY_SIZE(scu_boot_cfg_fields),	0},
	{"BOOT_FLAG",	SCU_BOOT_FLAG,	scu_boot_flag_fields,	ARRAY_SIZE(scu_boot_flag_fields),	0},
	{"ROMAMCR",		SCU_ROMAMCR,	scu_romamcr_fields,		ARRAY_SIZE(scu_romamcr_fields),		0},
	{"RTID",		SCU_RTID,		NULL,					0,									0},
	{"DMARS",		SCU_DMARS,		scu_dmars_fields,		ARRAY_SIZE(scu_dmars_fields),		0},
	{"EXTI0_SRC",	SCU_EXTI0_SRC,	scu_exti0_src_fields,	ARRAY_SIZE(scu_exti0_src_fields),	0},
	{"EXTI1_SRC",	SCU_EXTI1_SRC,	scu_exti1_src_fields,	ARRAY_SIZE(scu_exti1_src_fields),	0},
	{"EXTI2_SRC",	SCU_EXTI2_SRC,	scu_exti2_src_fields,	ARRAY_SIZE(scu_exti2_src_fields),	0},
	{"EXTI3_SRC",	SCU_EXTI3_SRC,	scu_exti3_src_fields,	ARRAY_SIZE(scu_exti3_src_fields),	0},
	{"EXTI4_SRC",	SCU_EXTI4_SRC,	scu_exti4_src_fields,	ARRAY_SIZE(scu_exti4_src_fields),	0},
	{"DSP_SRC0",	SCU_DSP_SRC0,	scu_dsp_src_fields,		ARRAY_SIZE(scu_dsp_src_fields),		0},
	{"DSP_SRC1",	SCU_DSP_SRC1,	scu_dsp_src_fields,		ARRAY_SIZE(scu_dsp_src_fields),		0},
	{"DSP_SRC2",	SCU_DSP_SRC2,	scu_dsp_src_fields,		ARRAY_SIZE(scu_dsp_src_fields),		0},
	{"DSP_SRC3",	SCU_DSP_SRC3,	scu_dsp_src_fields,		ARRAY_SIZE(scu_dsp_src_fields),		0},
	{"DSP_SRC4",	SCU_DSP_SRC4,	scu_dsp_src_fields,		ARRAY_SIZE(scu_dsp_src_fields),		0},
	{"UNK0_SRC",	SCU_UNK0_SRC,	scu_unk0_src_fields,	ARRAY_SIZE(scu_unk0_src_fields),	0},
	{"UNK1_SRC",	SCU_UNK1_SRC,	scu_unk1_src_fields,	ARRAY_SIZE(scu_unk1_src_fields),	0},
	{"UNK2_SRC",	SCU_UNK2_SRC,	scu_unk2_src_fields,	ARRAY_SIZE(scu_unk2_src_fields),	0},
	{"EXTI5_SRC",	SCU_EXTI5_SRC,	scu_exti5_src_fields,	ARRAY_SIZE(scu_exti5_src_fields),	0},
	{"EXTI6_SRC",	SCU_EXTI6_SRC,	scu_exti6_src_fields,	ARRAY_SIZE(scu_exti6_src_fields),	0},
	{"EXTI7_SRC",	SCU_EXTI7_SRC,	scu_exti7_src_fields,	ARRAY_SIZE(scu_exti7_src_fields),	0},
};

static const pmb887x_module_field_t sim_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t sim_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t sim_regs[] = {
	{"CLC",	SIM_CLC,	sim_clc_fields,	ARRAY_SIZE(sim_clc_fields),	0},
	{"ID",	SIM_ID,		sim_id_fields,	ARRAY_SIZE(sim_id_fields),	0},
};

static const pmb887x_module_field_t stm_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t stm_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t stm_regs[] = {
	{"CLC",		STM_CLC,	stm_clc_fields,	ARRAY_SIZE(stm_clc_fields),	0},
	{"ID",		STM_ID,		stm_id_fields,	ARRAY_SIZE(stm_id_fields),	0},
	{"TIM0",	STM_TIM0,	NULL,			0,							0},
	{"TIM1",	STM_TIM1,	NULL,			0,							0},
	{"TIM2",	STM_TIM2,	NULL,			0,							0},
	{"TIM3",	STM_TIM3,	NULL,			0,							0},
	{"TIM4",	STM_TIM4,	NULL,			0,							0},
	{"TIM5",	STM_TIM5,	NULL,			0,							0},
	{"TIM6",	STM_TIM6,	NULL,			0,							0},
	{"CAP",		STM_CAP,	NULL,			0,							0},
};

static const pmb887x_module_field_t usart_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t usart_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_value_t usart_usart_con_m_values[] = {
	{"SYNC_8BIT",			USART_CON_M_SYNC_8BIT},
	{"ASYNC_8BIT",			USART_CON_M_ASYNC_8BIT},
	{"ASYNC_IRDA_8BIT",		USART_CON_M_ASYNC_IRDA_8BIT},
	{"ASYNC_PARITY_7BIT",	USART_CON_M_ASYNC_PARITY_7BIT},
	{"ASYNC_9BIT",			USART_CON_M_ASYNC_9BIT},
	{"ASYNC_WAKE_UP_8BIT",	USART_CON_M_ASYNC_WAKE_UP_8BIT},
	{"ASYNC_PARITY_8BIT",	USART_CON_M_ASYNC_PARITY_8BIT},
};

static const pmb887x_module_value_t usart_usart_con_stp_values[] = {
	{"ONE",	USART_CON_STP_ONE},
	{"TWO",	USART_CON_STP_TWO},
};

static const pmb887x_module_field_t usart_con_fields[] = {
	{"M",		USART_CON_M,		USART_CON_M_SHIFT,		usart_usart_con_m_values,	ARRAY_SIZE(usart_usart_con_m_values)},
	{"STP",		USART_CON_STP,		USART_CON_STP_SHIFT,	usart_usart_con_stp_values,	ARRAY_SIZE(usart_usart_con_stp_values)},
	{"REN",		USART_CON_REN,		USART_CON_REN_SHIFT,	NULL,						0},
	{"PEN",		USART_CON_PEN,		USART_CON_PEN_SHIFT,	NULL,						0},
	{"FEN",		USART_CON_FEN,		USART_CON_FEN_SHIFT,	NULL,						0},
	{"OEN",		USART_CON_OEN,		USART_CON_OEN_SHIFT,	NULL,						0},
	{"PE",		USART_CON_PE,		USART_CON_PE_SHIFT,		NULL,						0},
	{"FE",		USART_CON_FE,		USART_CON_FE_SHIFT,		NULL,						0},
	{"OE",		USART_CON_OE,		USART_CON_OE_SHIFT,		NULL,						0},
	{"FDE",		USART_CON_FDE,		USART_CON_FDE_SHIFT,	NULL,						0},
	{"ODD",		USART_CON_ODD,		USART_CON_ODD_SHIFT,	NULL,						0},
	{"BRS",		USART_CON_BRS,		USART_CON_BRS_SHIFT,	NULL,						0},
	{"LB",		USART_CON_LB,		USART_CON_LB_SHIFT,		NULL,						0},
	{"CON_R",	USART_CON_CON_R,	USART_CON_CON_R_SHIFT,	NULL,						0},
};

static const pmb887x_module_field_t usart_pmw_fields[] = {
	{"PW_VALUE",	USART_PMW_PW_VALUE,	USART_PMW_PW_VALUE_SHIFT,	NULL,	0},
	{"IRPW",		USART_PMW_IRPW,		USART_PMW_IRPW_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t usart_abcon_fields[] = {
	{"ABEN",				USART_ABCON_ABEN,				USART_ABCON_ABEN_SHIFT,				NULL,	0},
	{"AUREN",				USART_ABCON_AUREN,				USART_ABCON_AUREN_SHIFT,			NULL,	0},
	{"ABSTEN",				USART_ABCON_ABSTEN,				USART_ABCON_ABSTEN_SHIFT,			NULL,	0},
	{"ABDETEN",				USART_ABCON_ABDETEN,			USART_ABCON_ABDETEN_SHIFT,			NULL,	0},
	{"FCDETEN",				USART_ABCON_FCDETEN,			USART_ABCON_FCDETEN_SHIFT,			NULL,	0},
	{"ABEM_ECHO_DET",		USART_ABCON_ABEM_ECHO_DET,		USART_ABCON_ABEM_ECHO_DET_SHIFT,	NULL,	0},
	{"ABEM_ECHO_ALWAYS",	USART_ABCON_ABEM_ECHO_ALWAYS,	USART_ABCON_ABEM_ECHO_ALWAYS_SHIFT,	NULL,	0},
	{"TXINV",				USART_ABCON_TXINV,				USART_ABCON_TXINV_SHIFT,			NULL,	0},
	{"RXINV",				USART_ABCON_RXINV,				USART_ABCON_RXINV_SHIFT,			NULL,	0},
};

static const pmb887x_module_field_t usart_abstat_fields[] = {
	{"FCSDET",	USART_ABSTAT_FCSDET,	USART_ABSTAT_FCSDET_SHIFT,	NULL,	0},
	{"FCCDET",	USART_ABSTAT_FCCDET,	USART_ABSTAT_FCCDET_SHIFT,	NULL,	0},
	{"SCSDET",	USART_ABSTAT_SCSDET,	USART_ABSTAT_SCSDET_SHIFT,	NULL,	0},
	{"SCCDET",	USART_ABSTAT_SCCDET,	USART_ABSTAT_SCCDET_SHIFT,	NULL,	0},
	{"DETWAIT",	USART_ABSTAT_DETWAIT,	USART_ABSTAT_DETWAIT_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t usart_rxfcon_fields[] = {
	{"RXFEN",	USART_RXFCON_RXFEN,		USART_RXFCON_RXFEN_SHIFT,	NULL,	0},
	{"RXFFLU",	USART_RXFCON_RXFFLU,	USART_RXFCON_RXFFLU_SHIFT,	NULL,	0},
	{"RXTMEN",	USART_RXFCON_RXTMEN,	USART_RXFCON_RXTMEN_SHIFT,	NULL,	0},
	{"RXFITL",	USART_RXFCON_RXFITL,	USART_RXFCON_RXFITL_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t usart_txfcon_fields[] = {
	{"TXFEN",	USART_TXFCON_TXFEN,		USART_TXFCON_TXFEN_SHIFT,	NULL,	0},
	{"TXFFLU",	USART_TXFCON_TXFFLU,	USART_TXFCON_TXFFLU_SHIFT,	NULL,	0},
	{"TXTMEN",	USART_TXFCON_TXTMEN,	USART_TXFCON_TXTMEN_SHIFT,	NULL,	0},
	{"TXFITL",	USART_TXFCON_TXFITL,	USART_TXFCON_TXFITL_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t usart_fstat_fields[] = {
	{"RXFFL",	USART_FSTAT_RXFFL,	USART_FSTAT_RXFFL_SHIFT,	NULL,	0},
	{"TXFFL",	USART_FSTAT_TXFFL,	USART_FSTAT_TXFFL_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t usart_whbcon_fields[] = {
	{"CLRREN",	USART_WHBCON_CLRREN,	USART_WHBCON_CLRREN_SHIFT,	NULL,	0},
	{"SETREN",	USART_WHBCON_SETREN,	USART_WHBCON_SETREN_SHIFT,	NULL,	0},
	{"CLRPE",	USART_WHBCON_CLRPE,		USART_WHBCON_CLRPE_SHIFT,	NULL,	0},
	{"CLRFE",	USART_WHBCON_CLRFE,		USART_WHBCON_CLRFE_SHIFT,	NULL,	0},
	{"CLROE",	USART_WHBCON_CLROE,		USART_WHBCON_CLROE_SHIFT,	NULL,	0},
	{"SETPE",	USART_WHBCON_SETPE,		USART_WHBCON_SETPE_SHIFT,	NULL,	0},
	{"SETFE",	USART_WHBCON_SETFE,		USART_WHBCON_SETFE_SHIFT,	NULL,	0},
	{"SETOE",	USART_WHBCON_SETOE,		USART_WHBCON_SETOE_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t usart_fccon_fields[] = {
	{"CTSEN",		USART_FCCON_CTSEN,			USART_FCCON_CTSEN_SHIFT,		NULL,	0},
	{"RTSEN",		USART_FCCON_RTSEN,			USART_FCCON_RTSEN_SHIFT,		NULL,	0},
	{"RTS",			USART_FCCON_RTS,			USART_FCCON_RTS_SHIFT,			NULL,	0},
	{"RTS_TRIGGER",	USART_FCCON_RTS_TRIGGER,	USART_FCCON_RTS_TRIGGER_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t usart_fcstat_fields[] = {
	{"CTS",	USART_FCSTAT_CTS,	USART_FCSTAT_CTS_SHIFT,	NULL,	0},
	{"RTS",	USART_FCSTAT_RTS,	USART_FCSTAT_RTS_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t usart_imsc_fields[] = {
	{"TX",		USART_IMSC_TX,		USART_IMSC_TX_SHIFT,		NULL,	0},
	{"TB",		USART_IMSC_TB,		USART_IMSC_TB_SHIFT,		NULL,	0},
	{"RX",		USART_IMSC_RX,		USART_IMSC_RX_SHIFT,		NULL,	0},
	{"ERR",		USART_IMSC_ERR,		USART_IMSC_ERR_SHIFT,		NULL,	0},
	{"CTS",		USART_IMSC_CTS,		USART_IMSC_CTS_SHIFT,		NULL,	0},
	{"ABDET",	USART_IMSC_ABDET,	USART_IMSC_ABDET_SHIFT,		NULL,	0},
	{"ABSTART",	USART_IMSC_ABSTART,	USART_IMSC_ABSTART_SHIFT,	NULL,	0},
	{"TMO",		USART_IMSC_TMO,		USART_IMSC_TMO_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t usart_ris_fields[] = {
	{"TX",		USART_RIS_TX,		USART_RIS_TX_SHIFT,			NULL,	0},
	{"TB",		USART_RIS_TB,		USART_RIS_TB_SHIFT,			NULL,	0},
	{"RX",		USART_RIS_RX,		USART_RIS_RX_SHIFT,			NULL,	0},
	{"ERR",		USART_RIS_ERR,		USART_RIS_ERR_SHIFT,		NULL,	0},
	{"CTS",		USART_RIS_CTS,		USART_RIS_CTS_SHIFT,		NULL,	0},
	{"ABDET",	USART_RIS_ABDET,	USART_RIS_ABDET_SHIFT,		NULL,	0},
	{"ABSTART",	USART_RIS_ABSTART,	USART_RIS_ABSTART_SHIFT,	NULL,	0},
	{"TMO",		USART_RIS_TMO,		USART_RIS_TMO_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t usart_mis_fields[] = {
	{"TX",		USART_MIS_TX,		USART_MIS_TX_SHIFT,			NULL,	0},
	{"TB",		USART_MIS_TB,		USART_MIS_TB_SHIFT,			NULL,	0},
	{"RX",		USART_MIS_RX,		USART_MIS_RX_SHIFT,			NULL,	0},
	{"ERR",		USART_MIS_ERR,		USART_MIS_ERR_SHIFT,		NULL,	0},
	{"CTS",		USART_MIS_CTS,		USART_MIS_CTS_SHIFT,		NULL,	0},
	{"ABDET",	USART_MIS_ABDET,	USART_MIS_ABDET_SHIFT,		NULL,	0},
	{"ABSTART",	USART_MIS_ABSTART,	USART_MIS_ABSTART_SHIFT,	NULL,	0},
	{"TMO",		USART_MIS_TMO,		USART_MIS_TMO_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t usart_icr_fields[] = {
	{"TX",		USART_ICR_TX,		USART_ICR_TX_SHIFT,			NULL,	0},
	{"TB",		USART_ICR_TB,		USART_ICR_TB_SHIFT,			NULL,	0},
	{"RX",		USART_ICR_RX,		USART_ICR_RX_SHIFT,			NULL,	0},
	{"ERR",		USART_ICR_ERR,		USART_ICR_ERR_SHIFT,		NULL,	0},
	{"CTS",		USART_ICR_CTS,		USART_ICR_CTS_SHIFT,		NULL,	0},
	{"ABDET",	USART_ICR_ABDET,	USART_ICR_ABDET_SHIFT,		NULL,	0},
	{"ABSTART",	USART_ICR_ABSTART,	USART_ICR_ABSTART_SHIFT,	NULL,	0},
	{"TMO",		USART_ICR_TMO,		USART_ICR_TMO_SHIFT,		NULL,	0},
};

static const pmb887x_module_field_t usart_isr_fields[] = {
	{"TX",		USART_ISR_TX,		USART_ISR_TX_SHIFT,			NULL,	0},
	{"TB",		USART_ISR_TB,		USART_ISR_TB_SHIFT,			NULL,	0},
	{"RX",		USART_ISR_RX,		USART_ISR_RX_SHIFT,			NULL,	0},
	{"ERR",		USART_ISR_ERR,		USART_ISR_ERR_SHIFT,		NULL,	0},
	{"CTS",		USART_ISR_CTS,		USART_ISR_CTS_SHIFT,		NULL,	0},
	{"ABDET",	USART_ISR_ABDET,	USART_ISR_ABDET_SHIFT,		NULL,	0},
	{"ABSTART",	USART_ISR_ABSTART,	USART_ISR_ABSTART_SHIFT,	NULL,	0},
	{"TMO",		USART_ISR_TMO,		USART_ISR_TMO_SHIFT,		NULL,	0},
};

static const pmb887x_module_reg_t usart_regs[] = {
	{"CLC",			USART_CLC,			usart_clc_fields,		ARRAY_SIZE(usart_clc_fields),		0},
	{"PISEL",		USART_PISEL,		NULL,					0,									0},
	{"ID",			USART_ID,			usart_id_fields,		ARRAY_SIZE(usart_id_fields),		0},
	{"CON",			USART_CON,			usart_con_fields,		ARRAY_SIZE(usart_con_fields),		0},
	{"BG",			USART_BG,			NULL,					0,									0},
	{"FDV",			USART_FDV,			NULL,					0,									0},
	{"PMW",			USART_PMW,			usart_pmw_fields,		ARRAY_SIZE(usart_pmw_fields),		0},
	{"TXB",			USART_TXB,			NULL,					0,									0},
	{"RXB",			USART_RXB,			NULL,					0,									0},
	{"ABCON",		USART_ABCON,		usart_abcon_fields,		ARRAY_SIZE(usart_abcon_fields),		0},
	{"ABSTAT",		USART_ABSTAT,		usart_abstat_fields,	ARRAY_SIZE(usart_abstat_fields),	0},
	{"RXFCON",		USART_RXFCON,		usart_rxfcon_fields,	ARRAY_SIZE(usart_rxfcon_fields),	0},
	{"TXFCON",		USART_TXFCON,		usart_txfcon_fields,	ARRAY_SIZE(usart_txfcon_fields),	0},
	{"FSTAT",		USART_FSTAT,		usart_fstat_fields,		ARRAY_SIZE(usart_fstat_fields),		0},
	{"WHBCON",		USART_WHBCON,		usart_whbcon_fields,	ARRAY_SIZE(usart_whbcon_fields),	0},
	{"WHBABCON",	USART_WHBABCON,		NULL,					0,									0},
	{"WHBABSTAT",	USART_WHBABSTAT,	NULL,					0,									0},
	{"FCCON",		USART_FCCON,		usart_fccon_fields,		ARRAY_SIZE(usart_fccon_fields),		0},
	{"FCSTAT",		USART_FCSTAT,		usart_fcstat_fields,	ARRAY_SIZE(usart_fcstat_fields),	0},
	{"IMSC",		USART_IMSC,			usart_imsc_fields,		ARRAY_SIZE(usart_imsc_fields),		0},
	{"RIS",			USART_RIS,			usart_ris_fields,		ARRAY_SIZE(usart_ris_fields),		0},
	{"MIS",			USART_MIS,			usart_mis_fields,		ARRAY_SIZE(usart_mis_fields),		0},
	{"ICR",			USART_ICR,			usart_icr_fields,		ARRAY_SIZE(usart_icr_fields),		0},
	{"ISR",			USART_ISR,			usart_isr_fields,		ARRAY_SIZE(usart_isr_fields),		0},
	{"TMO",			USART_TMO,			NULL,					0,									0},
};

static const pmb887x_module_field_t usb_clc_fields[] = {
	{"DISR",	MOD_CLC_DISR,	MOD_CLC_DISR_SHIFT,	NULL,	0},
	{"DISS",	MOD_CLC_DISS,	MOD_CLC_DISS_SHIFT,	NULL,	0},
	{"SPEN",	MOD_CLC_SPEN,	MOD_CLC_SPEN_SHIFT,	NULL,	0},
	{"EDIS",	MOD_CLC_EDIS,	MOD_CLC_EDIS_SHIFT,	NULL,	0},
	{"SBWE",	MOD_CLC_SBWE,	MOD_CLC_SBWE_SHIFT,	NULL,	0},
	{"FSOE",	MOD_CLC_FSOE,	MOD_CLC_FSOE_SHIFT,	NULL,	0},
	{"RMC",		MOD_CLC_RMC,	MOD_CLC_RMC_SHIFT,	NULL,	0},
};

static const pmb887x_module_field_t usb_id_fields[] = {
	{"REV",		MOD_ID_REV,		MOD_ID_REV_SHIFT,		NULL,	0},
	{"32B",		MOD_ID_32B,		MOD_ID_32B_SHIFT,		NULL,	0},
	{"NUMBER",	MOD_ID_NUMBER,	MOD_ID_NUMBER_SHIFT,	NULL,	0},
};

static const pmb887x_module_reg_t usb_regs[] = {
	{"CLC",	USB_CLC,	usb_clc_fields,	ARRAY_SIZE(usb_clc_fields),	0},
	{"ID",	USB_ID,		usb_id_fields,	ARRAY_SIZE(usb_id_fields),	0},
};

static const pmb887x_cpu_meta_irq_t pmb8875_irqs[] = {
	{"USART0_TX",		PMB8875_USART0_TX_IRQ,		NVIC_CON4},
	{"USART0_TBUF",		PMB8875_USART0_TBUF_IRQ,	NVIC_CON5},
	{"USART0_RX",		PMB8875_USART0_RX_IRQ,		NVIC_CON6},
	{"USART0_ERR",		PMB8875_USART0_ERR_IRQ,		NVIC_CON7},
	{"USART0_CTS",		PMB8875_USART0_CTS_IRQ,		NVIC_CON8},
	{"USART0_ABDET",	PMB8875_USART0_ABDET_IRQ,	NVIC_CON9},
	{"USART0_ABSTART",	PMB8875_USART0_ABSTART_IRQ,	NVIC_CON10},
	{"USART0_TMO",		PMB8875_USART0_TMO_IRQ,		NVIC_CON11},
	{"USB",				PMB8875_USB_IRQ,			NVIC_CON25},
	{"USART1_TX",		PMB8875_USART1_TX_IRQ,		NVIC_CON26},
	{"USART1_TBUF",		PMB8875_USART1_TBUF_IRQ,	NVIC_CON27},
	{"USART1_RX",		PMB8875_USART1_RX_IRQ,		NVIC_CON28},
	{"USART1_ERR",		PMB8875_USART1_ERR_IRQ,		NVIC_CON29},
	{"USART1_CTS",		PMB8875_USART1_CTS_IRQ,		NVIC_CON30},
	{"USART1_ABDET",	PMB8875_USART1_ABDET_IRQ,	NVIC_CON31},
	{"USART1_ABSTART",	PMB8875_USART1_ABSTART_IRQ,	NVIC_CON32},
	{"USART1_TMO",		PMB8875_USART1_TMO_IRQ,		NVIC_CON33},
	{"DMAC_ERR",		PMB8875_DMAC_ERR_IRQ,		NVIC_CON35},
	{"DMAC_CH0",		PMB8875_DMAC_CH0_IRQ,		NVIC_CON36},
	{"DMAC_CH1",		PMB8875_DMAC_CH1_IRQ,		NVIC_CON37},
	{"DMAC_CH2",		PMB8875_DMAC_CH2_IRQ,		NVIC_CON38},
	{"DMAC_CH3",		PMB8875_DMAC_CH3_IRQ,		NVIC_CON39},
	{"DMAC_CH4",		PMB8875_DMAC_CH4_IRQ,		NVIC_CON40},
	{"DMAC_CH5",		PMB8875_DMAC_CH5_IRQ,		NVIC_CON41},
	{"DMAC_CH6",		PMB8875_DMAC_CH6_IRQ,		NVIC_CON42},
	{"DMAC_CH7",		PMB8875_DMAC_CH7_IRQ,		NVIC_CON43},
	{"RTC",				PMB8875_RTC_IRQ,			NVIC_CON46},
	{"SCU_EXTI0",		PMB8875_SCU_EXTI0_IRQ,		NVIC_CON48},
	{"SCU_EXTI1",		PMB8875_SCU_EXTI1_IRQ,		NVIC_CON49},
	{"SCU_EXTI2",		PMB8875_SCU_EXTI2_IRQ,		NVIC_CON50},
	{"SCU_EXTI3",		PMB8875_SCU_EXTI3_IRQ,		NVIC_CON51},
	{"SCU_EXTI4",		PMB8875_SCU_EXTI4_IRQ,		NVIC_CON52},
	{"SCU_DSP0",		PMB8875_SCU_DSP0_IRQ,		NVIC_CON53},
	{"SCU_DSP1",		PMB8875_SCU_DSP1_IRQ,		NVIC_CON54},
	{"SCU_DSP2",		PMB8875_SCU_DSP2_IRQ,		NVIC_CON55},
	{"SCU_DSP3",		PMB8875_SCU_DSP3_IRQ,		NVIC_CON56},
	{"SCU_DSP4",		PMB8875_SCU_DSP4_IRQ,		NVIC_CON57},
	{"SCU_UNK0",		PMB8875_SCU_UNK0_IRQ,		NVIC_CON58},
	{"SCU_UNK1",		PMB8875_SCU_UNK1_IRQ,		NVIC_CON59},
	{"SCU_UNK2",		PMB8875_SCU_UNK2_IRQ,		NVIC_CON60},
	{"SCU_EXTI5",		PMB8875_SCU_EXTI5_IRQ,		NVIC_CON61},
	{"SCU_EXTI6",		PMB8875_SCU_EXTI6_IRQ,		NVIC_CON62},
	{"SCU_EXTI7",		PMB8875_SCU_EXTI7_IRQ,		NVIC_CON63},
	{"SCCU_UNK",		PMB8875_SCCU_UNK_IRQ,		NVIC_CON63},
	{"SCCU_WAKE",		PMB8875_SCCU_WAKE_IRQ,		NVIC_CON64},
	{"PLL",				PMB8875_PLL_IRQ,			NVIC_CON65},
	{"I2C_DATA",		PMB8875_I2C_DATA_IRQ,		NVIC_CON66},
	{"I2C_PROTO",		PMB8875_I2C_PROTO_IRQ,		NVIC_CON67},
	{"I2C_END",			PMB8875_I2C_END_IRQ,		NVIC_CON68},
	{"ADC_INT0",		PMB8875_ADC_INT0_IRQ,		NVIC_CON70},
	{"ADC_INT1",		PMB8875_ADC_INT1_IRQ,		NVIC_CON71},
	{"CAPCOM0_T0",		PMB8875_CAPCOM0_T0_IRQ,		NVIC_CON72},
	{"CAPCOM0_T1",		PMB8875_CAPCOM0_T1_IRQ,		NVIC_CON73},
	{"CAPCOM0_CC0",		PMB8875_CAPCOM0_CC0_IRQ,	NVIC_CON74},
	{"CAPCOM0_CC1",		PMB8875_CAPCOM0_CC1_IRQ,	NVIC_CON75},
	{"CAPCOM0_CC2",		PMB8875_CAPCOM0_CC2_IRQ,	NVIC_CON76},
	{"CAPCOM0_CC3",		PMB8875_CAPCOM0_CC3_IRQ,	NVIC_CON77},
	{"CAPCOM0_CC4",		PMB8875_CAPCOM0_CC4_IRQ,	NVIC_CON78},
	{"CAPCOM0_CC5",		PMB8875_CAPCOM0_CC5_IRQ,	NVIC_CON79},
	{"CAPCOM0_CC6",		PMB8875_CAPCOM0_CC6_IRQ,	NVIC_CON80},
	{"CAPCOM0_CC7",		PMB8875_CAPCOM0_CC7_IRQ,	NVIC_CON81},
	{"CAPCOM1_T0",		PMB8875_CAPCOM1_T0_IRQ,		NVIC_CON82},
	{"CAPCOM1_T1",		PMB8875_CAPCOM1_T1_IRQ,		NVIC_CON83},
	{"CAPCOM1_CC0",		PMB8875_CAPCOM1_CC0_IRQ,	NVIC_CON84},
	{"CAPCOM1_CC1",		PMB8875_CAPCOM1_CC1_IRQ,	NVIC_CON85},
	{"CAPCOM1_CC2",		PMB8875_CAPCOM1_CC2_IRQ,	NVIC_CON86},
	{"CAPCOM1_CC3",		PMB8875_CAPCOM1_CC3_IRQ,	NVIC_CON87},
	{"CAPCOM1_CC4",		PMB8875_CAPCOM1_CC4_IRQ,	NVIC_CON88},
	{"CAPCOM1_CC5",		PMB8875_CAPCOM1_CC5_IRQ,	NVIC_CON89},
	{"CAPCOM1_CC6",		PMB8875_CAPCOM1_CC6_IRQ,	NVIC_CON90},
	{"CAPCOM1_CC7",		PMB8875_CAPCOM1_CC7_IRQ,	NVIC_CON91},
	{"GPTU0_SRC7",		PMB8875_GPTU0_SRC7_IRQ,		NVIC_CON92},
	{"GPTU0_SRC6",		PMB8875_GPTU0_SRC6_IRQ,		NVIC_CON93},
	{"GPTU0_SRC5",		PMB8875_GPTU0_SRC5_IRQ,		NVIC_CON94},
	{"GPTU0_SRC4",		PMB8875_GPTU0_SRC4_IRQ,		NVIC_CON95},
	{"GPTU0_SRC3",		PMB8875_GPTU0_SRC3_IRQ,		NVIC_CON96},
	{"GPTU0_SRC2",		PMB8875_GPTU0_SRC2_IRQ,		NVIC_CON97},
	{"GPTU0_SRC1",		PMB8875_GPTU0_SRC1_IRQ,		NVIC_CON98},
	{"GPTU0_SRC0",		PMB8875_GPTU0_SRC0_IRQ,		NVIC_CON99},
	{"GPTU1_SRC7",		PMB8875_GPTU1_SRC7_IRQ,		NVIC_CON100},
	{"GPTU1_SRC6",		PMB8875_GPTU1_SRC6_IRQ,		NVIC_CON101},
	{"GPTU1_SRC5",		PMB8875_GPTU1_SRC5_IRQ,		NVIC_CON102},
	{"GPTU1_SRC4",		PMB8875_GPTU1_SRC4_IRQ,		NVIC_CON103},
	{"GPTU1_SRC3",		PMB8875_GPTU1_SRC3_IRQ,		NVIC_CON104},
	{"GPTU1_SRC2",		PMB8875_GPTU1_SRC2_IRQ,		NVIC_CON105},
	{"GPTU1_SRC1",		PMB8875_GPTU1_SRC1_IRQ,		NVIC_CON106},
	{"GPTU1_SRC0",		PMB8875_GPTU1_SRC0_IRQ,		NVIC_CON107},
	{"KEYPAD_PRESS",	PMB8875_KEYPAD_PRESS_IRQ,	NVIC_CON108},
	{"KEYPAD_UNK0",		PMB8875_KEYPAD_UNK0_IRQ,	NVIC_CON109},
	{"KEYPAD_UNK1",		PMB8875_KEYPAD_UNK1_IRQ,	NVIC_CON110},
	{"KEYPAD_RELEASE",	PMB8875_KEYPAD_RELEASE_IRQ,	NVIC_CON111},
	{"TPU_INT_UNK0",	PMB8875_TPU_INT_UNK0_IRQ,	NVIC_CON113},
	{"TPU_INT_UNK1",	PMB8875_TPU_INT_UNK1_IRQ,	NVIC_CON114},
	{"TPU_INT_UNK2",	PMB8875_TPU_INT_UNK2_IRQ,	NVIC_CON115},
	{"TPU_INT_UNK3",	PMB8875_TPU_INT_UNK3_IRQ,	NVIC_CON116},
	{"TPU_INT_UNK4",	PMB8875_TPU_INT_UNK4_IRQ,	NVIC_CON117},
	{"TPU_INT_UNK5",	PMB8875_TPU_INT_UNK5_IRQ,	NVIC_CON118},
	{"TPU_INT0",		PMB8875_TPU_INT0_IRQ,		NVIC_CON119},
	{"TPU_INT1",		PMB8875_TPU_INT1_IRQ,		NVIC_CON120},
	{"GPRSCU_INT0",		PMB8875_GPRSCU_INT0_IRQ,	NVIC_CON121},
	{"GPRSCU_INT1",		PMB8875_GPRSCU_INT1_IRQ,	NVIC_CON122},
	{"DIF_INT0",		PMB8875_DIF_INT0_IRQ,		NVIC_CON134},
	{"DIF_INT1",		PMB8875_DIF_INT1_IRQ,		NVIC_CON135},
	{"DIF_INT2",		PMB8875_DIF_INT2_IRQ,		NVIC_CON136},
	{"DIF_INT3",		PMB8875_DIF_INT3_IRQ,		NVIC_CON137},
};

static const pmb887x_cpu_meta_gpio_t pmb8875_gpios[] = {
	{"PIN0",	"KP_IN0",		"GPIO_PIN0_KP_IN0",			PMB8875_GPIO_KP_IN0},
	{"PIN1",	"KP_IN1",		"GPIO_PIN1_KP_IN1",			PMB8875_GPIO_KP_IN1},
	{"PIN2",	"KP_IN2",		"GPIO_PIN2_KP_IN2",			PMB8875_GPIO_KP_IN2},
	{"PIN3",	"KP_IN3",		"GPIO_PIN3_KP_IN3",			PMB8875_GPIO_KP_IN3},
	{"PIN4",	"KP_IN4",		"GPIO_PIN4_KP_IN4",			PMB8875_GPIO_KP_IN4},
	{"PIN5",	"KP_IN5",		"GPIO_PIN5_KP_IN5",			PMB8875_GPIO_KP_IN5},
	{"PIN6",	"KP_IN6",		"GPIO_PIN6_KP_IN6",			PMB8875_GPIO_KP_IN6},
	{"PIN7",	"KP_OUT0",		"GPIO_PIN7_KP_OUT0",		PMB8875_GPIO_KP_OUT0},
	{"PIN8",	"KP_OUT1",		"GPIO_PIN8_KP_OUT1",		PMB8875_GPIO_KP_OUT1},
	{"PIN9",	"KP_OUT2",		"GPIO_PIN9_KP_OUT2",		PMB8875_GPIO_KP_OUT2},
	{"PIN10",	"KP_OUT3",		"GPIO_PIN10_KP_OUT3",		PMB8875_GPIO_KP_OUT3},
	{"PIN11",	"USART0_RXD",	"GPIO_PIN11_USART0_RXD",	PMB8875_GPIO_USART0_RXD},
	{"PIN12",	"USART0_TXD",	"GPIO_PIN12_USART0_TXD",	PMB8875_GPIO_USART0_TXD},
	{"PIN13",	"USART0_RTS",	"GPIO_PIN13_USART0_RTS",	PMB8875_GPIO_USART0_RTS},
	{"PIN14",	"USART0_CTS",	"GPIO_PIN14_USART0_CTS",	PMB8875_GPIO_USART0_CTS},
	{"PIN15",	"DSPOUT0",		"GPIO_PIN15_DSPOUT0",		PMB8875_GPIO_DSPOUT0},
	{"PIN16",	"USART1_RXD",	"GPIO_PIN16_USART1_RXD",	PMB8875_GPIO_USART1_RXD},
	{"PIN17",	"USART1_TXD",	"GPIO_PIN17_USART1_TXD",	PMB8875_GPIO_USART1_TXD},
	{"PIN18",	"USART1_RTS",	"GPIO_PIN18_USART1_RTS",	PMB8875_GPIO_USART1_RTS},
	{"PIN19",	"USART1_CTS",	"GPIO_PIN19_USART1_CTS",	PMB8875_GPIO_USART1_CTS},
	{"PIN20",	"USB_DPLUS",	"GPIO_PIN20_USB_DPLUS",		PMB8875_GPIO_USB_DPLUS},
	{"PIN21",	"USB_DMINUS",	"GPIO_PIN21_USB_DMINUS",	PMB8875_GPIO_USB_DMINUS},
	{"PIN22",	"PIN22",		"GPIO_PIN22",				PMB8875_GPIO_PIN22},
	{"PIN23",	"PIN23",		"GPIO_PIN23",				PMB8875_GPIO_PIN23},
	{"PIN24",	"PIN24",		"GPIO_PIN24",				PMB8875_GPIO_PIN24},
	{"PIN25",	"PIN25",		"GPIO_PIN25",				PMB8875_GPIO_PIN25},
	{"PIN26",	"PIN26",		"GPIO_PIN26",				PMB8875_GPIO_PIN26},
	{"PIN27",	"PIN27",		"GPIO_PIN27",				PMB8875_GPIO_PIN27},
	{"PIN28",	"I2C_SCL",		"GPIO_PIN28_I2C_SCL",		PMB8875_GPIO_I2C_SCL},
	{"PIN29",	"I2C_SDA",		"GPIO_PIN29_I2C_SDA",		PMB8875_GPIO_I2C_SDA},
	{"PIN30",	"PIN30",		"GPIO_PIN30",				PMB8875_GPIO_PIN30},
	{"PIN31",	"PIN31",		"GPIO_PIN31",				PMB8875_GPIO_PIN31},
	{"PIN32",	"PIN32",		"GPIO_PIN32",				PMB8875_GPIO_PIN32},
	{"PIN33",	"PIN33",		"GPIO_PIN33",				PMB8875_GPIO_PIN33},
	{"PIN34",	"PIN34",		"GPIO_PIN34",				PMB8875_GPIO_PIN34},
	{"PIN35",	"PIN35",		"GPIO_PIN35",				PMB8875_GPIO_PIN35},
	{"PIN36",	"PIN36",		"GPIO_PIN36",				PMB8875_GPIO_PIN36},
	{"PIN37",	"PIN37",		"GPIO_PIN37",				PMB8875_GPIO_PIN37},
	{"PIN38",	"PIN38",		"GPIO_PIN38",				PMB8875_GPIO_PIN38},
	{"PIN39",	"DIF_HD",		"GPIO_PIN39_DIF_HD",		PMB8875_GPIO_DIF_HD},
	{"PIN40",	"PIN40",		"GPIO_PIN40",				PMB8875_GPIO_PIN40},
	{"PIN41",	"PIN41",		"GPIO_PIN41",				PMB8875_GPIO_PIN41},
	{"PIN42",	"PIN42",		"GPIO_PIN42",				PMB8875_GPIO_PIN42},
	{"PIN43",	"T_OUT0",		"GPIO_PIN43_T_OUT0",		PMB8875_GPIO_T_OUT0},
	{"PIN44",	"T_OUT1",		"GPIO_PIN44_T_OUT1",		PMB8875_GPIO_T_OUT1},
	{"PIN45",	"T_OUT2",		"GPIO_PIN45_T_OUT2",		PMB8875_GPIO_T_OUT2},
	{"PIN46",	"T_OUT3",		"GPIO_PIN46_T_OUT3",		PMB8875_GPIO_T_OUT3},
	{"PIN47",	"T_OUT4",		"GPIO_PIN47_T_OUT4",		PMB8875_GPIO_T_OUT4},
	{"PIN48",	"T_OUT5",		"GPIO_PIN48_T_OUT5",		PMB8875_GPIO_T_OUT5},
	{"PIN49",	"T_OUT6",		"GPIO_PIN49_T_OUT6",		PMB8875_GPIO_T_OUT6},
	{"PIN50",	"T_OUT7",		"GPIO_PIN50_T_OUT7",		PMB8875_GPIO_T_OUT7},
	{"PIN51",	"T_OUT8",		"GPIO_PIN51_T_OUT8",		PMB8875_GPIO_T_OUT8},
	{"PIN52",	"T_OUT9",		"GPIO_PIN52_T_OUT9",		PMB8875_GPIO_T_OUT9},
	{"PIN53",	"T_OUT10",		"GPIO_PIN53_T_OUT10",		PMB8875_GPIO_T_OUT10},
	{"PIN54",	"T_OUT11",		"GPIO_PIN54_T_OUT11",		PMB8875_GPIO_T_OUT11},
	{"PIN55",	"T_OUT12",		"GPIO_PIN55_T_OUT12",		PMB8875_GPIO_T_OUT12},
	{"PIN56",	"RF_STR0",		"GPIO_PIN56_RF_STR0",		PMB8875_GPIO_RF_STR0},
	{"PIN57",	"RF_STR1",		"GPIO_PIN57_RF_STR1",		PMB8875_GPIO_RF_STR1},
	{"PIN58",	"CLKOUT0",		"GPIO_PIN58_CLKOUT0",		PMB8875_GPIO_CLKOUT0},
	{"PIN59",	"RF_CLK",		"GPIO_PIN59_RF_CLK",		PMB8875_GPIO_RF_CLK},
	{"PIN60",	"PIN60",		"GPIO_PIN60",				PMB8875_GPIO_PIN60},
	{"PIN61",	"PIN61",		"GPIO_PIN61",				PMB8875_GPIO_PIN61},
	{"PIN62",	"DSPOUT1",		"GPIO_PIN62_DSPOUT1",		PMB8875_GPIO_DSPOUT1},
	{"PIN63",	"DSPIN1",		"GPIO_PIN63_DSPIN1",		PMB8875_GPIO_DSPIN1},
	{"PIN64",	"PIN64",		"GPIO_PIN64",				PMB8875_GPIO_PIN64},
	{"PIN65",	"PIN65",		"GPIO_PIN65",				PMB8875_GPIO_PIN65},
	{"PIN66",	"PIPESTAT2",	"GPIO_PIN66_PIPESTAT2",		PMB8875_GPIO_PIPESTAT2},
	{"PIN67",	"PIPESTAT1",	"GPIO_PIN67_PIPESTAT1",		PMB8875_GPIO_PIPESTAT1},
	{"PIN68",	"PIPESTAT0",	"GPIO_PIN68_PIPESTAT0",		PMB8875_GPIO_PIPESTAT0},
	{"PIN69",	"TRACEPKT0",	"GPIO_PIN69_TRACEPKT0",		PMB8875_GPIO_TRACEPKT0},
	{"PIN70",	"TRACEPKT1",	"GPIO_PIN70_TRACEPKT1",		PMB8875_GPIO_TRACEPKT1},
	{"PIN71",	"TRACEPKT2",	"GPIO_PIN71_TRACEPKT2",		PMB8875_GPIO_TRACEPKT2},
	{"PIN72",	"TRACEPKT3",	"GPIO_PIN72_TRACEPKT3",		PMB8875_GPIO_TRACEPKT3},
	{"PIN73",	"PIN73",		"GPIO_PIN73",				PMB8875_GPIO_PIN73},
	{"PIN74",	"PIN74",		"GPIO_PIN74",				PMB8875_GPIO_PIN74},
	{"PIN75",	"PIN75",		"GPIO_PIN75",				PMB8875_GPIO_PIN75},
	{"PIN76",	"PIN76",		"GPIO_PIN76",				PMB8875_GPIO_PIN76},
	{"PIN77",	"FCDP_RB",		"GPIO_PIN77_FCDP_RB",		PMB8875_GPIO_FCDP_RB},
	{"PIN78",	"CIF_D0",		"GPIO_PIN78_CIF_D0",		PMB8875_GPIO_CIF_D0},
	{"PIN79",	"CIF_D1",		"GPIO_PIN79_CIF_D1",		PMB8875_GPIO_CIF_D1},
	{"PIN80",	"CIF_D2",		"GPIO_PIN80_CIF_D2",		PMB8875_GPIO_CIF_D2},
	{"PIN81",	"CIF_D3",		"GPIO_PIN81_CIF_D3",		PMB8875_GPIO_CIF_D3},
	{"PIN82",	"CIF_D4",		"GPIO_PIN82_CIF_D4",		PMB8875_GPIO_CIF_D4},
	{"PIN83",	"CIF_D5",		"GPIO_PIN83_CIF_D5",		PMB8875_GPIO_CIF_D5},
	{"PIN84",	"CIF_D6",		"GPIO_PIN84_CIF_D6",		PMB8875_GPIO_CIF_D6},
	{"PIN85",	"CIF_D7",		"GPIO_PIN85_CIF_D7",		PMB8875_GPIO_CIF_D7},
	{"PIN86",	"CIF_PCLK",		"GPIO_PIN86_CIF_PCLK",		PMB8875_GPIO_CIF_PCLK},
	{"PIN87",	"CIF_HSYNC",	"GPIO_PIN87_CIF_HSYNC",		PMB8875_GPIO_CIF_HSYNC},
	{"PIN88",	"CIF_VSYNC",	"GPIO_PIN88_CIF_VSYNC",		PMB8875_GPIO_CIF_VSYNC},
	{"PIN89",	"CLKOUT2",		"GPIO_PIN89_CLKOUT2",		PMB8875_GPIO_CLKOUT2},
	{"PIN90",	"PIN90",		"GPIO_PIN90",				PMB8875_GPIO_PIN90},
	{"PIN91",	"PIN91",		"GPIO_PIN91",				PMB8875_GPIO_PIN91},
	{"PIN92",	"PIN92",		"GPIO_PIN92",				PMB8875_GPIO_PIN92},
	{"PIN93",	"PIN93",		"GPIO_PIN93",				PMB8875_GPIO_PIN93},
	{"PIN94",	"PIN94",		"GPIO_PIN94",				PMB8875_GPIO_PIN94},
	{"PIN95",	"PIN95",		"GPIO_PIN95",				PMB8875_GPIO_PIN95},
	{"PIN96",	"PIN96",		"GPIO_PIN96",				PMB8875_GPIO_PIN96},
	{"PIN97",	"PIN97",		"GPIO_PIN97",				PMB8875_GPIO_PIN97},
	{"PIN98",	"PIN98",		"GPIO_PIN98",				PMB8875_GPIO_PIN98},
	{"PIN99",	"MMCI_DAT1",	"GPIO_PIN99_MMCI_DAT1",		PMB8875_GPIO_MMCI_DAT1},
	{"PIN100",	"PIN100",		"GPIO_PIN100",				PMB8875_GPIO_PIN100},
	{"PIN101",	"PIN101",		"GPIO_PIN101",				PMB8875_GPIO_PIN101},
	{"PIN102",	"PIN102",		"GPIO_PIN102",				PMB8875_GPIO_PIN102},
	{"PIN103",	"PIN103",		"GPIO_PIN103",				PMB8875_GPIO_PIN103},
	{"PIN104",	"MMCI_CMD",		"GPIO_PIN104_MMCI_CMD",		PMB8875_GPIO_MMCI_CMD},
	{"PIN105",	"MMCI_DAT0",	"GPIO_PIN105_MMCI_DAT0",	PMB8875_GPIO_MMCI_DAT0},
	{"PIN106",	"MMCI_CLK",		"GPIO_PIN106_MMCI_CLK",		PMB8875_GPIO_MMCI_CLK},
	{"PIN107",	"PIN107",		"GPIO_PIN107",				PMB8875_GPIO_PIN107},
	{"PIN108",	"PIN108",		"GPIO_PIN108",				PMB8875_GPIO_PIN108},
	{"PIN109",	"PIN109",		"GPIO_PIN109",				PMB8875_GPIO_PIN109},
	{"PIN110",	"PIN110",		"GPIO_PIN110",				PMB8875_GPIO_PIN110},
	{"PIN111",	"PIN111",		"GPIO_PIN111",				PMB8875_GPIO_PIN111},
	{"PIN112",	"I2S1_CLK1",	"GPIO_PIN112_I2S1_CLK1",	PMB8875_GPIO_I2S1_CLK1},
	{"PIN113",	"CIF_PD",		"GPIO_PIN113_CIF_PD",		PMB8875_GPIO_CIF_PD},
};

static const pmb887x_module_t pmb8875_modules[] = {
	{"EBU",		PMB8875_EBU_BASE,		EBU_IO_SIZE,	ebu_regs,		ARRAY_SIZE(ebu_regs)},
	{"USART0",	PMB8875_USART0_BASE,	USART_IO_SIZE,	usart_regs,		ARRAY_SIZE(usart_regs)},
	{"USART1",	PMB8875_USART1_BASE,	USART_IO_SIZE,	usart_regs,		ARRAY_SIZE(usart_regs)},
	{"DIF",		PMB8875_DIF_BASE,		DIF_IO_SIZE,	dif_regs,		ARRAY_SIZE(dif_regs)},
	{"USB",		PMB8875_USB_BASE,		USB_IO_SIZE,	usb_regs,		ARRAY_SIZE(usb_regs)},
	{"NVIC",	PMB8875_NVIC_BASE,		NVIC_IO_SIZE,	nvic_regs,		ARRAY_SIZE(nvic_regs)},
	{"DMAC",	PMB8875_DMAC_BASE,		DMAC_IO_SIZE,	dmac_regs,		ARRAY_SIZE(dmac_regs)},
	{"CAPCOM0",	PMB8875_CAPCOM0_BASE,	CAPCOM_IO_SIZE,	capcom_regs,	ARRAY_SIZE(capcom_regs)},
	{"CAPCOM1",	PMB8875_CAPCOM1_BASE,	CAPCOM_IO_SIZE,	capcom_regs,	ARRAY_SIZE(capcom_regs)},
	{"GPIO",	PMB8875_GPIO_BASE,		GPIO_IO_SIZE,	gpio_regs,		ARRAY_SIZE(gpio_regs)},
	{"SCU",		PMB8875_SCU_BASE,		SCU_IO_SIZE,	scu_regs,		ARRAY_SIZE(scu_regs)},
	{"PLL",		PMB8875_PLL_BASE,		PLL_IO_SIZE,	pll_regs,		ARRAY_SIZE(pll_regs)},
	{"SCCU",	PMB8875_SCCU_BASE,		SCCU_IO_SIZE,	sccu_regs,		ARRAY_SIZE(sccu_regs)},
	{"RTC",		PMB8875_RTC_BASE,		RTC_IO_SIZE,	rtc_regs,		ARRAY_SIZE(rtc_regs)},
	{"I2C",		PMB8875_I2C_BASE,		I2Cv1_IO_SIZE,	i2cv1_regs,		ARRAY_SIZE(i2cv1_regs)},
	{"GPTU0",	PMB8875_GPTU0_BASE,		GPTU_IO_SIZE,	gptu_regs,		ARRAY_SIZE(gptu_regs)},
	{"GPTU1",	PMB8875_GPTU1_BASE,		GPTU_IO_SIZE,	gptu_regs,		ARRAY_SIZE(gptu_regs)},
	{"STM",		PMB8875_STM_BASE,		STM_IO_SIZE,	stm_regs,		ARRAY_SIZE(stm_regs)},
	{"ADC",		PMB8875_ADC_BASE,		ADC_IO_SIZE,	adc_regs,		ARRAY_SIZE(adc_regs)},
	{"KEYPAD",	PMB8875_KEYPAD_BASE,	KEYPAD_IO_SIZE,	keypad_regs,	ARRAY_SIZE(keypad_regs)},
	{"DSP",		PMB8875_DSP_BASE,		DSP_IO_SIZE,	dsp_regs,		ARRAY_SIZE(dsp_regs)},
	{"GPRSCU",	PMB8875_GPRSCU_BASE,	GPRSCU_IO_SIZE,	gprscu_regs,	ARRAY_SIZE(gprscu_regs)},
	{"AFC",		PMB8875_AFC_BASE,		AFC_IO_SIZE,	afc_regs,		ARRAY_SIZE(afc_regs)},
	{"TPU",		PMB8875_TPU_BASE,		TPU_IO_SIZE,	tpu_regs,		ARRAY_SIZE(tpu_regs)},
};

static const pmb887x_cpu_meta_irq_t pmb8876_irqs[] = {
	{"USART0_TX",		PMB8876_USART0_TX_IRQ,		NVIC_CON4},
	{"USART0_TBUF",		PMB8876_USART0_TBUF_IRQ,	NVIC_CON5},
	{"USART0_RX",		PMB8876_USART0_RX_IRQ,		NVIC_CON6},
	{"USART0_ERR",		PMB8876_USART0_ERR_IRQ,		NVIC_CON7},
	{"USART0_CTS",		PMB8876_USART0_CTS_IRQ,		NVIC_CON8},
	{"USART0_ABDET",	PMB8876_USART0_ABDET_IRQ,	NVIC_CON9},
	{"USART0_ABSTART",	PMB8876_USART0_ABSTART_IRQ,	NVIC_CON10},
	{"USART0_TMO",		PMB8876_USART0_TMO_IRQ,		NVIC_CON11},
	{"SIM_UNK0",		PMB8876_SIM_UNK0_IRQ,		NVIC_CON22},
	{"SIM_UNK1",		PMB8876_SIM_UNK1_IRQ,		NVIC_CON23},
	{"SIM_UNK2",		PMB8876_SIM_UNK2_IRQ,		NVIC_CON24},
	{"USB",				PMB8876_USB_IRQ,			NVIC_CON25},
	{"USART1_TX",		PMB8876_USART1_TX_IRQ,		NVIC_CON26},
	{"USART1_TBUF",		PMB8876_USART1_TBUF_IRQ,	NVIC_CON27},
	{"USART1_RX",		PMB8876_USART1_RX_IRQ,		NVIC_CON28},
	{"USART1_ERR",		PMB8876_USART1_ERR_IRQ,		NVIC_CON29},
	{"USART1_CTS",		PMB8876_USART1_CTS_IRQ,		NVIC_CON30},
	{"USART1_ABDET",	PMB8876_USART1_ABDET_IRQ,	NVIC_CON31},
	{"USART1_ABSTART",	PMB8876_USART1_ABSTART_IRQ,	NVIC_CON32},
	{"USART1_TMO",		PMB8876_USART1_TMO_IRQ,		NVIC_CON33},
	{"DMAC_ERR",		PMB8876_DMAC_ERR_IRQ,		NVIC_CON35},
	{"DMAC_CH0",		PMB8876_DMAC_CH0_IRQ,		NVIC_CON36},
	{"DMAC_CH1",		PMB8876_DMAC_CH1_IRQ,		NVIC_CON37},
	{"DMAC_CH2",		PMB8876_DMAC_CH2_IRQ,		NVIC_CON38},
	{"DMAC_CH3",		PMB8876_DMAC_CH3_IRQ,		NVIC_CON39},
	{"DMAC_CH4",		PMB8876_DMAC_CH4_IRQ,		NVIC_CON40},
	{"DMAC_CH5",		PMB8876_DMAC_CH5_IRQ,		NVIC_CON41},
	{"DMAC_CH6",		PMB8876_DMAC_CH6_IRQ,		NVIC_CON42},
	{"DMAC_CH7",		PMB8876_DMAC_CH7_IRQ,		NVIC_CON43},
	{"RTC",				PMB8876_RTC_IRQ,			NVIC_CON46},
	{"SCU_EXTI0",		PMB8876_SCU_EXTI0_IRQ,		NVIC_CON48},
	{"SCU_EXTI1",		PMB8876_SCU_EXTI1_IRQ,		NVIC_CON49},
	{"SCU_EXTI2",		PMB8876_SCU_EXTI2_IRQ,		NVIC_CON50},
	{"SCU_EXTI3",		PMB8876_SCU_EXTI3_IRQ,		NVIC_CON51},
	{"SCU_EXTI4",		PMB8876_SCU_EXTI4_IRQ,		NVIC_CON52},
	{"SCU_DSP0",		PMB8876_SCU_DSP0_IRQ,		NVIC_CON53},
	{"SCU_DSP1",		PMB8876_SCU_DSP1_IRQ,		NVIC_CON54},
	{"SCU_DSP2",		PMB8876_SCU_DSP2_IRQ,		NVIC_CON55},
	{"SCU_DSP3",		PMB8876_SCU_DSP3_IRQ,		NVIC_CON56},
	{"SCU_DSP4",		PMB8876_SCU_DSP4_IRQ,		NVIC_CON57},
	{"SCU_UNK0",		PMB8876_SCU_UNK0_IRQ,		NVIC_CON58},
	{"SCU_UNK1",		PMB8876_SCU_UNK1_IRQ,		NVIC_CON59},
	{"SCU_UNK2",		PMB8876_SCU_UNK2_IRQ,		NVIC_CON60},
	{"SCU_EXTI5",		PMB8876_SCU_EXTI5_IRQ,		NVIC_CON61},
	{"SCU_EXTI6",		PMB8876_SCU_EXTI6_IRQ,		NVIC_CON62},
	{"SCCU_UNK",		PMB8876_SCCU_UNK_IRQ,		NVIC_CON63},
	{"SCU_EXTI7",		PMB8876_SCU_EXTI7_IRQ,		NVIC_CON63},
	{"SCCU_WAKE",		PMB8876_SCCU_WAKE_IRQ,		NVIC_CON64},
	{"PLL",				PMB8876_PLL_IRQ,			NVIC_CON65},
	{"ADC_INT0",		PMB8876_ADC_INT0_IRQ,		NVIC_CON70},
	{"ADC_INT1",		PMB8876_ADC_INT1_IRQ,		NVIC_CON71},
	{"CAPCOM0_T0",		PMB8876_CAPCOM0_T0_IRQ,		NVIC_CON72},
	{"CAPCOM0_T1",		PMB8876_CAPCOM0_T1_IRQ,		NVIC_CON73},
	{"CAPCOM0_CC0",		PMB8876_CAPCOM0_CC0_IRQ,	NVIC_CON74},
	{"CAPCOM0_CC1",		PMB8876_CAPCOM0_CC1_IRQ,	NVIC_CON75},
	{"CAPCOM0_CC2",		PMB8876_CAPCOM0_CC2_IRQ,	NVIC_CON76},
	{"CAPCOM0_CC3",		PMB8876_CAPCOM0_CC3_IRQ,	NVIC_CON77},
	{"CAPCOM0_CC4",		PMB8876_CAPCOM0_CC4_IRQ,	NVIC_CON78},
	{"CAPCOM0_CC5",		PMB8876_CAPCOM0_CC5_IRQ,	NVIC_CON79},
	{"CAPCOM0_CC6",		PMB8876_CAPCOM0_CC6_IRQ,	NVIC_CON80},
	{"CAPCOM0_CC7",		PMB8876_CAPCOM0_CC7_IRQ,	NVIC_CON81},
	{"CAPCOM1_T0",		PMB8876_CAPCOM1_T0_IRQ,		NVIC_CON82},
	{"CAPCOM1_T1",		PMB8876_CAPCOM1_T1_IRQ,		NVIC_CON83},
	{"CAPCOM1_CC0",		PMB8876_CAPCOM1_CC0_IRQ,	NVIC_CON84},
	{"CAPCOM1_CC1",		PMB8876_CAPCOM1_CC1_IRQ,	NVIC_CON85},
	{"CAPCOM1_CC2",		PMB8876_CAPCOM1_CC2_IRQ,	NVIC_CON86},
	{"CAPCOM1_CC3",		PMB8876_CAPCOM1_CC3_IRQ,	NVIC_CON87},
	{"CAPCOM1_CC4",		PMB8876_CAPCOM1_CC4_IRQ,	NVIC_CON88},
	{"CAPCOM1_CC5",		PMB8876_CAPCOM1_CC5_IRQ,	NVIC_CON89},
	{"CAPCOM1_CC6",		PMB8876_CAPCOM1_CC6_IRQ,	NVIC_CON90},
	{"CAPCOM1_CC7",		PMB8876_CAPCOM1_CC7_IRQ,	NVIC_CON91},
	{"GPTU0_SRC7",		PMB8876_GPTU0_SRC7_IRQ,		NVIC_CON92},
	{"GPTU0_SRC6",		PMB8876_GPTU0_SRC6_IRQ,		NVIC_CON93},
	{"GPTU0_SRC5",		PMB8876_GPTU0_SRC5_IRQ,		NVIC_CON94},
	{"GPTU0_SRC4",		PMB8876_GPTU0_SRC4_IRQ,		NVIC_CON95},
	{"GPTU0_SRC3",		PMB8876_GPTU0_SRC3_IRQ,		NVIC_CON96},
	{"GPTU0_SRC2",		PMB8876_GPTU0_SRC2_IRQ,		NVIC_CON97},
	{"GPTU0_SRC1",		PMB8876_GPTU0_SRC1_IRQ,		NVIC_CON98},
	{"GPTU0_SRC0",		PMB8876_GPTU0_SRC0_IRQ,		NVIC_CON99},
	{"GPTU1_SRC7",		PMB8876_GPTU1_SRC7_IRQ,		NVIC_CON100},
	{"GPTU1_SRC6",		PMB8876_GPTU1_SRC6_IRQ,		NVIC_CON101},
	{"GPTU1_SRC5",		PMB8876_GPTU1_SRC5_IRQ,		NVIC_CON102},
	{"GPTU1_SRC4",		PMB8876_GPTU1_SRC4_IRQ,		NVIC_CON103},
	{"GPTU1_SRC3",		PMB8876_GPTU1_SRC3_IRQ,		NVIC_CON104},
	{"GPTU1_SRC2",		PMB8876_GPTU1_SRC2_IRQ,		NVIC_CON105},
	{"GPTU1_SRC1",		PMB8876_GPTU1_SRC1_IRQ,		NVIC_CON106},
	{"GPTU1_SRC0",		PMB8876_GPTU1_SRC0_IRQ,		NVIC_CON107},
	{"KEYPAD_PRESS",	PMB8876_KEYPAD_PRESS_IRQ,	NVIC_CON108},
	{"KEYPAD_UNK0",		PMB8876_KEYPAD_UNK0_IRQ,	NVIC_CON109},
	{"KEYPAD_UNK1",		PMB8876_KEYPAD_UNK1_IRQ,	NVIC_CON110},
	{"KEYPAD_RELEASE",	PMB8876_KEYPAD_RELEASE_IRQ,	NVIC_CON111},
	{"TPU_INT_UNK0",	PMB8876_TPU_INT_UNK0_IRQ,	NVIC_CON113},
	{"TPU_INT_UNK1",	PMB8876_TPU_INT_UNK1_IRQ,	NVIC_CON114},
	{"TPU_INT_UNK2",	PMB8876_TPU_INT_UNK2_IRQ,	NVIC_CON115},
	{"TPU_INT_UNK3",	PMB8876_TPU_INT_UNK3_IRQ,	NVIC_CON116},
	{"TPU_INT_UNK4",	PMB8876_TPU_INT_UNK4_IRQ,	NVIC_CON117},
	{"TPU_INT_UNK5",	PMB8876_TPU_INT_UNK5_IRQ,	NVIC_CON118},
	{"TPU_INT0",		PMB8876_TPU_INT0_IRQ,		NVIC_CON119},
	{"TPU_INT1",		PMB8876_TPU_INT1_IRQ,		NVIC_CON120},
	{"GPRSCU_INT0",		PMB8876_GPRSCU_INT0_IRQ,	NVIC_CON121},
	{"GPRSCU_INT1",		PMB8876_GPRSCU_INT1_IRQ,	NVIC_CON122},
	{"DIF_INT0",		PMB8876_DIF_INT0_IRQ,		NVIC_CON134},
	{"DIF_INT1",		PMB8876_DIF_INT1_IRQ,		NVIC_CON135},
	{"DIF_INT2",		PMB8876_DIF_INT2_IRQ,		NVIC_CON136},
	{"DIF_INT3",		PMB8876_DIF_INT3_IRQ,		NVIC_CON137},
	{"CIF_UNK0",		PMB8876_CIF_UNK0_IRQ,		NVIC_CON138},
	{"CIF_UNK1",		PMB8876_CIF_UNK1_IRQ,		NVIC_CON139},
	{"CIF_UNK2",		PMB8876_CIF_UNK2_IRQ,		NVIC_CON140},
	{"MCI",				PMB8876_MCI_IRQ,			NVIC_CON148},
	{"I2C_SINGLE_REQ",	PMB8876_I2C_SINGLE_REQ_IRQ,	NVIC_CON155},
	{"I2C_BURST_REQ",	PMB8876_I2C_BURST_REQ_IRQ,	NVIC_CON156},
	{"I2C_ERROR",		PMB8876_I2C_ERROR_IRQ,		NVIC_CON157},
	{"I2C_PROTOCOL",	PMB8876_I2C_PROTOCOL_IRQ,	NVIC_CON158},
};

static const pmb887x_cpu_meta_gpio_t pmb8876_gpios[] = {
	{"PIN0",	"KP_IN0",		"GPIO_PIN0_KP_IN0",			PMB8876_GPIO_KP_IN0},
	{"PIN1",	"KP_IN1",		"GPIO_PIN1_KP_IN1",			PMB8876_GPIO_KP_IN1},
	{"PIN2",	"KP_IN2",		"GPIO_PIN2_KP_IN2",			PMB8876_GPIO_KP_IN2},
	{"PIN3",	"KP_IN3",		"GPIO_PIN3_KP_IN3",			PMB8876_GPIO_KP_IN3},
	{"PIN4",	"KP_IN4",		"GPIO_PIN4_KP_IN4",			PMB8876_GPIO_KP_IN4},
	{"PIN5",	"KP_IN5",		"GPIO_PIN5_KP_IN5",			PMB8876_GPIO_KP_IN5},
	{"PIN6",	"KP_IN6",		"GPIO_PIN6_KP_IN6",			PMB8876_GPIO_KP_IN6},
	{"PIN7",	"KP_OUT0",		"GPIO_PIN7_KP_OUT0",		PMB8876_GPIO_KP_OUT0},
	{"PIN8",	"KP_OUT1",		"GPIO_PIN8_KP_OUT1",		PMB8876_GPIO_KP_OUT1},
	{"PIN9",	"KP_OUT2",		"GPIO_PIN9_KP_OUT2",		PMB8876_GPIO_KP_OUT2},
	{"PIN10",	"KP_OUT3",		"GPIO_PIN10_KP_OUT3",		PMB8876_GPIO_KP_OUT3},
	{"PIN11",	"USART0_RXD",	"GPIO_PIN11_USART0_RXD",	PMB8876_GPIO_USART0_RXD},
	{"PIN12",	"USART0_TXD",	"GPIO_PIN12_USART0_TXD",	PMB8876_GPIO_USART0_TXD},
	{"PIN13",	"USART0_RTS",	"GPIO_PIN13_USART0_RTS",	PMB8876_GPIO_USART0_RTS},
	{"PIN14",	"USART0_CTS",	"GPIO_PIN14_USART0_CTS",	PMB8876_GPIO_USART0_CTS},
	{"PIN15",	"DSPOUT0",		"GPIO_PIN15_DSPOUT0",		PMB8876_GPIO_DSPOUT0},
	{"PIN16",	"USART1_RXD",	"GPIO_PIN16_USART1_RXD",	PMB8876_GPIO_USART1_RXD},
	{"PIN17",	"USART1_TXD",	"GPIO_PIN17_USART1_TXD",	PMB8876_GPIO_USART1_TXD},
	{"PIN18",	"USART1_RTS",	"GPIO_PIN18_USART1_RTS",	PMB8876_GPIO_USART1_RTS},
	{"PIN19",	"USART1_CTS",	"GPIO_PIN19_USART1_CTS",	PMB8876_GPIO_USART1_CTS},
	{"PIN20",	"USB_DPLUS",	"GPIO_PIN20_USB_DPLUS",		PMB8876_GPIO_USB_DPLUS},
	{"PIN21",	"USB_DMINUS",	"GPIO_PIN21_USB_DMINUS",	PMB8876_GPIO_USB_DMINUS},
	{"PIN22",	"PIN22",		"GPIO_PIN22",				PMB8876_GPIO_PIN22},
	{"PIN23",	"DIF_D2",		"GPIO_PIN23_DIF_D2",		PMB8876_GPIO_DIF_D2},
	{"PIN24",	"DIF_D0",		"GPIO_PIN24_DIF_D0",		PMB8876_GPIO_DIF_D0},
	{"PIN25",	"DIF_CD",		"GPIO_PIN25_DIF_CD",		PMB8876_GPIO_DIF_CD},
	{"PIN26",	"DIF_CS1",		"GPIO_PIN26_DIF_CS1",		PMB8876_GPIO_DIF_CS1},
	{"PIN27",	"DIF_RESET1",	"GPIO_PIN27_DIF_RESET1",	PMB8876_GPIO_DIF_RESET1},
	{"PIN28",	"I2C_SCL",		"GPIO_PIN28_I2C_SCL",		PMB8876_GPIO_I2C_SCL},
	{"PIN29",	"I2C_SDA",		"GPIO_PIN29_I2C_SDA",		PMB8876_GPIO_I2C_SDA},
	{"PIN30",	"DIF_D1",		"GPIO_PIN30_DIF_D1",		PMB8876_GPIO_DIF_D1},
	{"PIN31",	"PIN31",		"GPIO_PIN31",				PMB8876_GPIO_PIN31},
	{"PIN32",	"PIN32",		"GPIO_PIN32",				PMB8876_GPIO_PIN32},
	{"PIN33",	"PIN33",		"GPIO_PIN33",				PMB8876_GPIO_PIN33},
	{"PIN34",	"PIN34",		"GPIO_PIN34",				PMB8876_GPIO_PIN34},
	{"PIN35",	"PIN35",		"GPIO_PIN35",				PMB8876_GPIO_PIN35},
	{"PIN36",	"PIN36",		"GPIO_PIN36",				PMB8876_GPIO_PIN36},
	{"PIN37",	"PIN37",		"GPIO_PIN37",				PMB8876_GPIO_PIN37},
	{"PIN38",	"PIN38",		"GPIO_PIN38",				PMB8876_GPIO_PIN38},
	{"PIN39",	"DIF_HD",		"GPIO_PIN39_DIF_HD",		PMB8876_GPIO_DIF_HD},
	{"PIN40",	"PIN40",		"GPIO_PIN40",				PMB8876_GPIO_PIN40},
	{"PIN41",	"PIN41",		"GPIO_PIN41",				PMB8876_GPIO_PIN41},
	{"PIN42",	"PIN42",		"GPIO_PIN42",				PMB8876_GPIO_PIN42},
	{"PIN43",	"T_OUT0",		"GPIO_PIN43_T_OUT0",		PMB8876_GPIO_T_OUT0},
	{"PIN44",	"T_OUT1",		"GPIO_PIN44_T_OUT1",		PMB8876_GPIO_T_OUT1},
	{"PIN45",	"T_OUT2",		"GPIO_PIN45_T_OUT2",		PMB8876_GPIO_T_OUT2},
	{"PIN46",	"T_OUT3",		"GPIO_PIN46_T_OUT3",		PMB8876_GPIO_T_OUT3},
	{"PIN47",	"T_OUT4",		"GPIO_PIN47_T_OUT4",		PMB8876_GPIO_T_OUT4},
	{"PIN48",	"T_OUT5",		"GPIO_PIN48_T_OUT5",		PMB8876_GPIO_T_OUT5},
	{"PIN49",	"T_OUT6",		"GPIO_PIN49_T_OUT6",		PMB8876_GPIO_T_OUT6},
	{"PIN50",	"T_OUT7",		"GPIO_PIN50_T_OUT7",		PMB8876_GPIO_T_OUT7},
	{"PIN51",	"T_OUT8",		"GPIO_PIN51_T_OUT8",		PMB8876_GPIO_T_OUT8},
	{"PIN52",	"T_OUT9",		"GPIO_PIN52_T_OUT9",		PMB8876_GPIO_T_OUT9},
	{"PIN53",	"T_OUT10",		"GPIO_PIN53_T_OUT10",		PMB8876_GPIO_T_OUT10},
	{"PIN54",	"T_OUT11",		"GPIO_PIN54_T_OUT11",		PMB8876_GPIO_T_OUT11},
	{"PIN55",	"T_OUT12",		"GPIO_PIN55_T_OUT12",		PMB8876_GPIO_T_OUT12},
	{"PIN56",	"RF_STR0",		"GPIO_PIN56_RF_STR0",		PMB8876_GPIO_RF_STR0},
	{"PIN57",	"RF_STR1",		"GPIO_PIN57_RF_STR1",		PMB8876_GPIO_RF_STR1},
	{"PIN58",	"CLKOUT0",		"GPIO_PIN58_CLKOUT0",		PMB8876_GPIO_CLKOUT0},
	{"PIN59",	"RF_CLK",		"GPIO_PIN59_RF_CLK",		PMB8876_GPIO_RF_CLK},
	{"PIN60",	"PIN60",		"GPIO_PIN60",				PMB8876_GPIO_PIN60},
	{"PIN61",	"PIN61",		"GPIO_PIN61",				PMB8876_GPIO_PIN61},
	{"PIN62",	"DSPOUT1",		"GPIO_PIN62_DSPOUT1",		PMB8876_GPIO_DSPOUT1},
	{"PIN63",	"DSPIN1",		"GPIO_PIN63_DSPIN1",		PMB8876_GPIO_DSPIN1},
	{"PIN64",	"PIN64",		"GPIO_PIN64",				PMB8876_GPIO_PIN64},
	{"PIN65",	"PIN65",		"GPIO_PIN65",				PMB8876_GPIO_PIN65},
	{"PIN66",	"PIPESTAT2",	"GPIO_PIN66_PIPESTAT2",		PMB8876_GPIO_PIPESTAT2},
	{"PIN67",	"PIPESTAT1",	"GPIO_PIN67_PIPESTAT1",		PMB8876_GPIO_PIPESTAT1},
	{"PIN68",	"PIPESTAT0",	"GPIO_PIN68_PIPESTAT0",		PMB8876_GPIO_PIPESTAT0},
	{"PIN69",	"TRACEPKT0",	"GPIO_PIN69_TRACEPKT0",		PMB8876_GPIO_TRACEPKT0},
	{"PIN70",	"TRACEPKT1",	"GPIO_PIN70_TRACEPKT1",		PMB8876_GPIO_TRACEPKT1},
	{"PIN71",	"TRACEPKT2",	"GPIO_PIN71_TRACEPKT2",		PMB8876_GPIO_TRACEPKT2},
	{"PIN72",	"TRACEPKT3",	"GPIO_PIN72_TRACEPKT3",		PMB8876_GPIO_TRACEPKT3},
	{"PIN73",	"PIN73",		"GPIO_PIN73",				PMB8876_GPIO_PIN73},
	{"PIN74",	"PIN74",		"GPIO_PIN74",				PMB8876_GPIO_PIN74},
	{"PIN75",	"PIN75",		"GPIO_PIN75",				PMB8876_GPIO_PIN75},
	{"PIN76",	"PIN76",		"GPIO_PIN76",				PMB8876_GPIO_PIN76},
	{"PIN77",	"FCDP_RB",		"GPIO_PIN77_FCDP_RB",		PMB8876_GPIO_FCDP_RB},
	{"PIN78",	"CIF_D0",		"GPIO_PIN78_CIF_D0",		PMB8876_GPIO_CIF_D0},
	{"PIN79",	"CIF_D1",		"GPIO_PIN79_CIF_D1",		PMB8876_GPIO_CIF_D1},
	{"PIN80",	"CIF_D2",		"GPIO_PIN80_CIF_D2",		PMB8876_GPIO_CIF_D2},
	{"PIN81",	"CIF_D3",		"GPIO_PIN81_CIF_D3",		PMB8876_GPIO_CIF_D3},
	{"PIN82",	"CIF_D4",		"GPIO_PIN82_CIF_D4",		PMB8876_GPIO_CIF_D4},
	{"PIN83",	"CIF_D5",		"GPIO_PIN83_CIF_D5",		PMB8876_GPIO_CIF_D5},
	{"PIN84",	"CIF_D6",		"GPIO_PIN84_CIF_D6",		PMB8876_GPIO_CIF_D6},
	{"PIN85",	"CIF_D7",		"GPIO_PIN85_CIF_D7",		PMB8876_GPIO_CIF_D7},
	{"PIN86",	"CIF_PCLK",		"GPIO_PIN86_CIF_PCLK",		PMB8876_GPIO_CIF_PCLK},
	{"PIN87",	"CIF_HSYNC",	"GPIO_PIN87_CIF_HSYNC",		PMB8876_GPIO_CIF_HSYNC},
	{"PIN88",	"CIF_VSYNC",	"GPIO_PIN88_CIF_VSYNC",		PMB8876_GPIO_CIF_VSYNC},
	{"PIN89",	"CLKOUT2",		"GPIO_PIN89_CLKOUT2",		PMB8876_GPIO_CLKOUT2},
	{"PIN90",	"PIN90",		"GPIO_PIN90",				PMB8876_GPIO_PIN90},
	{"PIN91",	"DIF_D3",		"GPIO_PIN91_DIF_D3",		PMB8876_GPIO_DIF_D3},
	{"PIN92",	"DIF_D4",		"GPIO_PIN92_DIF_D4",		PMB8876_GPIO_DIF_D4},
	{"PIN93",	"DIF_D5",		"GPIO_PIN93_DIF_D5",		PMB8876_GPIO_DIF_D5},
	{"PIN94",	"DIF_D6",		"GPIO_PIN94_DIF_D6",		PMB8876_GPIO_DIF_D6},
	{"PIN95",	"DIF_D7",		"GPIO_PIN95_DIF_D7",		PMB8876_GPIO_DIF_D7},
	{"PIN96",	"PIN96",		"GPIO_PIN96",				PMB8876_GPIO_PIN96},
	{"PIN97",	"DIF_WR",		"GPIO_PIN97_DIF_WR",		PMB8876_GPIO_DIF_WR},
	{"PIN98",	"DIF_RD",		"GPIO_PIN98_DIF_RD",		PMB8876_GPIO_DIF_RD},
	{"PIN99",	"MMCI_DAT1",	"GPIO_PIN99_MMCI_DAT1",		PMB8876_GPIO_MMCI_DAT1},
	{"PIN100",	"DIF_VD",		"GPIO_PIN100_DIF_VD",		PMB8876_GPIO_DIF_VD},
	{"PIN101",	"PIN101",		"GPIO_PIN101",				PMB8876_GPIO_PIN101},
	{"PIN102",	"PIN102",		"GPIO_PIN102",				PMB8876_GPIO_PIN102},
	{"PIN103",	"PIN103",		"GPIO_PIN103",				PMB8876_GPIO_PIN103},
	{"PIN104",	"MMCI_CMD",		"GPIO_PIN104_MMCI_CMD",		PMB8876_GPIO_MMCI_CMD},
	{"PIN105",	"MMCI_DAT0",	"GPIO_PIN105_MMCI_DAT0",	PMB8876_GPIO_MMCI_DAT0},
	{"PIN106",	"MMCI_CLK",		"GPIO_PIN106_MMCI_CLK",		PMB8876_GPIO_MMCI_CLK},
	{"PIN107",	"PIN107",		"GPIO_PIN107",				PMB8876_GPIO_PIN107},
	{"PIN108",	"PIN108",		"GPIO_PIN108",				PMB8876_GPIO_PIN108},
	{"PIN109",	"PIN109",		"GPIO_PIN109",				PMB8876_GPIO_PIN109},
	{"PIN110",	"PIN110",		"GPIO_PIN110",				PMB8876_GPIO_PIN110},
	{"PIN111",	"PIN111",		"GPIO_PIN111",				PMB8876_GPIO_PIN111},
	{"PIN112",	"I2S1_CLK1",	"GPIO_PIN112_I2S1_CLK1",	PMB8876_GPIO_I2S1_CLK1},
	{"PIN113",	"CIF_PD",		"GPIO_PIN113_CIF_PD",		PMB8876_GPIO_CIF_PD},
};

static const pmb887x_module_t pmb8876_modules[] = {
	{"EBU",		PMB8876_EBU_BASE,		EBU_IO_SIZE,	ebu_regs,		ARRAY_SIZE(ebu_regs)},
	{"USART0",	PMB8876_USART0_BASE,	USART_IO_SIZE,	usart_regs,		ARRAY_SIZE(usart_regs)},
	{"SIM",		PMB8876_SIM_BASE,		SIM_IO_SIZE,	sim_regs,		ARRAY_SIZE(sim_regs)},
	{"USART1",	PMB8876_USART1_BASE,	USART_IO_SIZE,	usart_regs,		ARRAY_SIZE(usart_regs)},
	{"USB",		PMB8876_USB_BASE,		USB_IO_SIZE,	usb_regs,		ARRAY_SIZE(usb_regs)},
	{"NVIC",	PMB8876_NVIC_BASE,		NVIC_IO_SIZE,	nvic_regs,		ARRAY_SIZE(nvic_regs)},
	{"DMAC",	PMB8876_DMAC_BASE,		DMAC_IO_SIZE,	dmac_regs,		ARRAY_SIZE(dmac_regs)},
	{"CAPCOM0",	PMB8876_CAPCOM0_BASE,	CAPCOM_IO_SIZE,	capcom_regs,	ARRAY_SIZE(capcom_regs)},
	{"CAPCOM1",	PMB8876_CAPCOM1_BASE,	CAPCOM_IO_SIZE,	capcom_regs,	ARRAY_SIZE(capcom_regs)},
	{"GPIO",	PMB8876_GPIO_BASE,		GPIO_IO_SIZE,	gpio_regs,		ARRAY_SIZE(gpio_regs)},
	{"SCU",		PMB8876_SCU_BASE,		SCU_IO_SIZE,	scu_regs,		ARRAY_SIZE(scu_regs)},
	{"PLL",		PMB8876_PLL_BASE,		PLL_IO_SIZE,	pll_regs,		ARRAY_SIZE(pll_regs)},
	{"SCCU",	PMB8876_SCCU_BASE,		SCCU_IO_SIZE,	sccu_regs,		ARRAY_SIZE(sccu_regs)},
	{"RTC",		PMB8876_RTC_BASE,		RTC_IO_SIZE,	rtc_regs,		ARRAY_SIZE(rtc_regs)},
	{"GPTU0",	PMB8876_GPTU0_BASE,		GPTU_IO_SIZE,	gptu_regs,		ARRAY_SIZE(gptu_regs)},
	{"GPTU1",	PMB8876_GPTU1_BASE,		GPTU_IO_SIZE,	gptu_regs,		ARRAY_SIZE(gptu_regs)},
	{"STM",		PMB8876_STM_BASE,		STM_IO_SIZE,	stm_regs,		ARRAY_SIZE(stm_regs)},
	{"ADC",		PMB8876_ADC_BASE,		ADC_IO_SIZE,	adc_regs,		ARRAY_SIZE(adc_regs)},
	{"KEYPAD",	PMB8876_KEYPAD_BASE,	KEYPAD_IO_SIZE,	keypad_regs,	ARRAY_SIZE(keypad_regs)},
	{"DSP",		PMB8876_DSP_BASE,		DSP_IO_SIZE,	dsp_regs,		ARRAY_SIZE(dsp_regs)},
	{"GPRSCU",	PMB8876_GPRSCU_BASE,	GPRSCU_IO_SIZE,	gprscu_regs,	ARRAY_SIZE(gprscu_regs)},
	{"AFC",		PMB8876_AFC_BASE,		AFC_IO_SIZE,	afc_regs,		ARRAY_SIZE(afc_regs)},
	{"TPU",		PMB8876_TPU_BASE,		TPU_IO_SIZE,	tpu_regs,		ARRAY_SIZE(tpu_regs)},
	{"CIF",		PMB8876_CIF_BASE,		CIF_IO_SIZE,	cif_regs,		ARRAY_SIZE(cif_regs)},
	{"DIF",		PMB8876_DIF_BASE,		DIF_IO_SIZE,	dif_regs,		ARRAY_SIZE(dif_regs)},
	{"MMCI",	PMB8876_MMCI_BASE,		MMCI_IO_SIZE,	mmci_regs,		ARRAY_SIZE(mmci_regs)},
	{"MCI",		PMB8876_MCI_BASE,		MCI_IO_SIZE,	mci_regs,		ARRAY_SIZE(mci_regs)},
	{"I2C",		PMB8876_I2C_BASE,		I2Cv2_IO_SIZE,	i2cv2_regs,		ARRAY_SIZE(i2cv2_regs)},
	{"MMICIF",	PMB8876_MMICIF_BASE,	MMCIF_IO_SIZE,	mmcif_regs,		ARRAY_SIZE(mmcif_regs)},
};

static const pmb887x_cpu_meta_t cpus_metadata[] = {
	{"pmb8875",	pmb8875_irqs,	ARRAY_SIZE(pmb8875_irqs),	pmb8875_gpios,	ARRAY_SIZE(pmb8875_gpios),	pmb8875_modules,	ARRAY_SIZE(pmb8875_modules)},
	{"pmb8876",	pmb8876_irqs,	ARRAY_SIZE(pmb8876_irqs),	pmb8876_gpios,	ARRAY_SIZE(pmb8876_gpios),	pmb8876_modules,	ARRAY_SIZE(pmb8876_modules)},
};

const pmb887x_cpu_meta_t *pmb887x_get_cpu_meta(int cpu) {
	return &cpus_metadata[cpu];
}

