{
  "track_id": "system-verilog",
  "language": "SystemVerilog",
  "slug": "system-verilog",
  "active": false,
  "status": {
    "concept_exercises": false,
    "test_runner": false,
    "representer": false,
    "analyzer": false
  },
  "blurb": "SystemVerilog is a hybrid of the Hardware Description Language (HDL) and the Hardware Verification Language (HVL), which is abbreviated as HDVL. That is, it describes the form and behaviour of electronic circuits while also verifying electronic circuits expressed in a Hardware Description Language.",
  "version": 3,
  "online_editor": {
    "indent_style": "space",
    "indent_size": 4,
    "highlightjs_language": "verilog"
  },
  "exercises": {
    "concept": [],
    "practice": []
  },
  "concepts": [],
  "key_features": [],
  "tags": [
    "paradigm/imperative",
    "paradigm/object_oriented",
    "typing/static"
    "typing/dynamic",
    "typing/weak",
    "execution_mode/compiled",
    "platform/windows",
    "platform/mac",
    "platform/linux",
    "used_for/backends",
    "used_for/embedded_systems",
    "used_for/robotics",
    "used_for/scientific_calculations",
    "used_for/guis",
    "used_for/mobile",
    "used_for/scripts"
  ]
}
