// Seed: 226393369
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output tri id_2,
    output supply1 id_3
);
  assign id_2 = id_1 ? 1'b0 : 1 - 1;
  id_5 :
  assert property (@(posedge 1) $display(1, (id_5) ^ id_1, 1))
  else $display;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1
    , id_19,
    output tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input uwire id_10,
    output tri1 id_11,
    input wire id_12,
    output tri id_13,
    output logic id_14,
    input tri1 id_15,
    input tri id_16,
    input wire id_17
);
  always @(1 or posedge ~1'b0) id_14 = #id_20 id_19;
  module_0(
      id_5, id_1, id_11, id_13
  );
endmodule
