Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Aug 25 14:38:24 2018
| Host         : DESKTOP-AI64EI3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ov7670_vga_timing_summary_routed.rpt -rpx ov7670_vga_timing_summary_routed.rpx
| Design       : ov7670_vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 53 register/latch pins with no clock driven by root clock pin: camera_pclk (HIGH)

 There are 12756 register/latch pins with no clock driven by root clock pin: clk100M (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Moter_X/clk_PWM_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Motor_Y/clk_PWM_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.830        0.000                      0                 2326        0.105        0.000                      0                 2326        3.000        0.000                       0                   693  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0    {0.000 40.000}       80.000          12.500          
  clk_out4_clk_wiz_0    {0.000 80.000}       160.000         6.250           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0         15.830        0.000                      0                  981        0.124        0.000                      0                  981       19.020        0.000                       0                   218  
  clk_out3_clk_wiz_0         71.664        0.000                      0                 1345        0.105        0.000                      0                 1345       39.500        0.000                       0                   471  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0/inst/clk_in1
  To Clock:  clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.830ns  (required time - arrival time)
  Source:                 VGA/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/bar_data_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 fall@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.952ns (24.852%)  route 2.879ns (75.148%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.615     1.615    VGA/camera_xclk_OBUF
    SLICE_X4Y24          FDRE                                         r  VGA/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     2.071 r  VGA/x_cnt_reg[5]/Q
                         net (fo=19, routed)          1.115     3.187    VGA/x_cnt_reg_n_0_[5]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  VGA/bar_data[15]_i_10/O
                         net (fo=1, routed)           0.656     3.967    VGA/bar_data[15]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124     4.091 r  VGA/bar_data[15]_i_6/O
                         net (fo=3, routed)           0.335     4.426    VGA/bar_data[15]_i_6_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.550 r  VGA/bar_data[15]_i_5/O
                         net (fo=1, routed)           0.430     4.980    VGA/bar_data[15]_i_5_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     5.104 r  VGA/bar_data[15]_i_1/O
                         net (fo=4, routed)           0.342     5.446    VGA/bar_data[15]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  VGA/bar_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    21.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    18.328 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    19.909    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.500    21.500    VGA/camera_xclk_OBUF
    SLICE_X4Y25          FDRE                                         r  VGA/bar_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.080    21.580    
                         clock uncertainty           -0.102    21.478    
    SLICE_X4Y25          FDRE (Setup_fdre_C_CE)      -0.202    21.276    VGA/bar_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                 15.830    

Slack (MET) :             15.972ns  (required time - arrival time)
  Source:                 VGA/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/bar_data_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 fall@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.794%)  route 2.739ns (74.206%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.615     1.615    VGA/camera_xclk_OBUF
    SLICE_X4Y24          FDRE                                         r  VGA/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     2.071 r  VGA/x_cnt_reg[5]/Q
                         net (fo=19, routed)          1.115     3.187    VGA/x_cnt_reg_n_0_[5]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  VGA/bar_data[15]_i_10/O
                         net (fo=1, routed)           0.656     3.967    VGA/bar_data[15]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124     4.091 r  VGA/bar_data[15]_i_6/O
                         net (fo=3, routed)           0.335     4.426    VGA/bar_data[15]_i_6_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.550 r  VGA/bar_data[15]_i_5/O
                         net (fo=1, routed)           0.430     4.980    VGA/bar_data[15]_i_5_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     5.104 r  VGA/bar_data[15]_i_1/O
                         net (fo=4, routed)           0.202     5.306    VGA/bar_data[15]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    21.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    18.328 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    19.909    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.502    21.502    VGA/camera_xclk_OBUF
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.080    21.582    
                         clock uncertainty           -0.102    21.480    
    SLICE_X4Y26          FDRE (Setup_fdre_C_CE)      -0.202    21.278    VGA/bar_data_reg[10]
  -------------------------------------------------------------------
                         required time                         21.278    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                 15.972    

Slack (MET) :             15.972ns  (required time - arrival time)
  Source:                 VGA/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/bar_data_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 fall@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.794%)  route 2.739ns (74.206%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.615     1.615    VGA/camera_xclk_OBUF
    SLICE_X4Y24          FDRE                                         r  VGA/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     2.071 r  VGA/x_cnt_reg[5]/Q
                         net (fo=19, routed)          1.115     3.187    VGA/x_cnt_reg_n_0_[5]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  VGA/bar_data[15]_i_10/O
                         net (fo=1, routed)           0.656     3.967    VGA/bar_data[15]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124     4.091 r  VGA/bar_data[15]_i_6/O
                         net (fo=3, routed)           0.335     4.426    VGA/bar_data[15]_i_6_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.550 r  VGA/bar_data[15]_i_5/O
                         net (fo=1, routed)           0.430     4.980    VGA/bar_data[15]_i_5_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     5.104 r  VGA/bar_data[15]_i_1/O
                         net (fo=4, routed)           0.202     5.306    VGA/bar_data[15]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    21.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    18.328 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    19.909    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.502    21.502    VGA/camera_xclk_OBUF
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.080    21.582    
                         clock uncertainty           -0.102    21.480    
    SLICE_X4Y26          FDRE (Setup_fdre_C_CE)      -0.202    21.278    VGA/bar_data_reg[15]
  -------------------------------------------------------------------
                         required time                         21.278    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                 15.972    

Slack (MET) :             15.972ns  (required time - arrival time)
  Source:                 VGA/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/bar_data_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 fall@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.794%)  route 2.739ns (74.206%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.615     1.615    VGA/camera_xclk_OBUF
    SLICE_X4Y24          FDRE                                         r  VGA/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     2.071 r  VGA/x_cnt_reg[5]/Q
                         net (fo=19, routed)          1.115     3.187    VGA/x_cnt_reg_n_0_[5]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  VGA/bar_data[15]_i_10/O
                         net (fo=1, routed)           0.656     3.967    VGA/bar_data[15]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124     4.091 r  VGA/bar_data[15]_i_6/O
                         net (fo=3, routed)           0.335     4.426    VGA/bar_data[15]_i_6_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.550 r  VGA/bar_data[15]_i_5/O
                         net (fo=1, routed)           0.430     4.980    VGA/bar_data[15]_i_5_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     5.104 r  VGA/bar_data[15]_i_1/O
                         net (fo=4, routed)           0.202     5.306    VGA/bar_data[15]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    21.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    18.328 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    19.909    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.502    21.502    VGA/camera_xclk_OBUF
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.080    21.582    
                         clock uncertainty           -0.102    21.480    
    SLICE_X4Y26          FDRE (Setup_fdre_C_CE)      -0.202    21.278    VGA/bar_data_reg[9]
  -------------------------------------------------------------------
                         required time                         21.278    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                 15.972    

Slack (MET) :             16.454ns  (required time - arrival time)
  Source:                 VGA/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/bar_data_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 fall@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.828ns (24.049%)  route 2.615ns (75.951%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.615     1.615    VGA/camera_xclk_OBUF
    SLICE_X4Y24          FDRE                                         r  VGA/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     2.071 r  VGA/x_cnt_reg[5]/Q
                         net (fo=19, routed)          1.115     3.187    VGA/x_cnt_reg_n_0_[5]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  VGA/bar_data[15]_i_10/O
                         net (fo=1, routed)           0.656     3.967    VGA/bar_data[15]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124     4.091 r  VGA/bar_data[15]_i_6/O
                         net (fo=3, routed)           0.844     4.934    VGA/bar_data[15]_i_6_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     5.058 r  VGA/bar_data[10]_i_1/O
                         net (fo=1, routed)           0.000     5.058    VGA/bar_data[10]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    21.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    18.328 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    19.909    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.502    21.502    VGA/camera_xclk_OBUF
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.080    21.582    
                         clock uncertainty           -0.102    21.480    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.032    21.512    VGA/bar_data_reg[10]
  -------------------------------------------------------------------
                         required time                         21.512    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                 16.454    

Slack (MET) :             16.463ns  (required time - arrival time)
  Source:                 VGA/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/bar_data_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 fall@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.828ns (24.100%)  route 2.608ns (75.900%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.615     1.615    VGA/camera_xclk_OBUF
    SLICE_X4Y24          FDRE                                         r  VGA/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     2.071 r  VGA/x_cnt_reg[5]/Q
                         net (fo=19, routed)          1.115     3.187    VGA/x_cnt_reg_n_0_[5]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  VGA/bar_data[15]_i_10/O
                         net (fo=1, routed)           0.656     3.967    VGA/bar_data[15]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124     4.091 r  VGA/bar_data[15]_i_6/O
                         net (fo=3, routed)           0.837     4.927    VGA/bar_data[15]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.051 r  VGA/bar_data[15]_i_2/O
                         net (fo=1, routed)           0.000     5.051    VGA/bar_data[15]_i_2_n_0
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    21.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    18.328 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    19.909    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.502    21.502    VGA/camera_xclk_OBUF
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.080    21.582    
                         clock uncertainty           -0.102    21.480    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.034    21.514    VGA/bar_data_reg[15]
  -------------------------------------------------------------------
                         required time                         21.514    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 16.463    

Slack (MET) :             16.641ns  (required time - arrival time)
  Source:                 VGA/vga_dis_mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_g_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 fall@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 1.024ns (31.295%)  route 2.248ns (68.705%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 21.506 - 20.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.618     1.618    VGA/camera_xclk_OBUF
    SLICE_X5Y27          FDRE                                         r  VGA/vga_dis_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456     2.074 r  VGA/vga_dis_mode_reg[3]/Q
                         net (fo=21, routed)          1.045     3.119    VGA/vga_dis_mode_reg_n_0_[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     3.243 r  VGA/vga_g_reg[5]_i_5/O
                         net (fo=2, routed)           0.601     3.844    VGA/vga_g_reg[5]_i_5_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I3_O)        0.118     3.962 r  VGA/vga_g_reg[4]_i_2/O
                         net (fo=3, routed)           0.602     4.564    VGA/vga_g_reg[4]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.326     4.890 r  VGA/vga_g_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.890    VGA/vga_g_reg[2]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  VGA/vga_g_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    21.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    18.328 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    19.909    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.506    21.506    VGA/camera_xclk_OBUF
    SLICE_X5Y29          FDRE                                         r  VGA/vga_g_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.093    21.599    
                         clock uncertainty           -0.102    21.497    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.034    21.531    VGA/vga_g_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.531    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 16.641    

Slack (MET) :             16.658ns  (required time - arrival time)
  Source:                 VGA/vga_dis_mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vga_g_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 fall@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.024ns (31.575%)  route 2.219ns (68.425%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.618     1.618    VGA/camera_xclk_OBUF
    SLICE_X5Y27          FDRE                                         r  VGA/vga_dis_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456     2.074 r  VGA/vga_dis_mode_reg[3]/Q
                         net (fo=21, routed)          1.045     3.119    VGA/vga_dis_mode_reg_n_0_[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     3.243 r  VGA/vga_g_reg[5]_i_5/O
                         net (fo=2, routed)           0.601     3.844    VGA/vga_g_reg[5]_i_5_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I3_O)        0.118     3.962 r  VGA/vga_g_reg[4]_i_2/O
                         net (fo=3, routed)           0.573     4.535    VGA/vga_g_reg[4]_i_2_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.326     4.861 r  VGA/vga_g_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.861    VGA/vga_g_reg[3]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  VGA/vga_g_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    21.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    18.328 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    19.909    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.507    21.507    VGA/camera_xclk_OBUF
    SLICE_X3Y28          FDRE                                         r  VGA/vga_g_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.080    21.587    
                         clock uncertainty           -0.102    21.485    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.034    21.519    VGA/vga_g_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 16.658    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 VGA/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/bar_data_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 fall@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.194ns (37.314%)  route 2.006ns (62.686%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.615     1.615    VGA/camera_xclk_OBUF
    SLICE_X5Y24          FDRE                                         r  VGA/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.419     2.034 r  VGA/x_cnt_reg[2]/Q
                         net (fo=15, routed)          0.973     3.007    VGA/x_cnt_reg_n_0_[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.325     3.332 r  VGA/bar_data[9]_i_4/O
                         net (fo=1, routed)           0.354     3.686    VGA/bar_data[9]_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.326     4.012 r  VGA/bar_data[9]_i_2/O
                         net (fo=2, routed)           0.679     4.691    VGA/bar_data[9]_i_2_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     4.815 r  VGA/bar_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.815    VGA/bar_data[4]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  VGA/bar_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    21.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    18.328 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    19.909    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.500    21.500    VGA/camera_xclk_OBUF
    SLICE_X4Y25          FDRE                                         r  VGA/bar_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.080    21.580    
                         clock uncertainty           -0.102    21.478    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.034    21.512    VGA/bar_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.512    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             16.800ns  (required time - arrival time)
  Source:                 VGA/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/bar_data_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 fall@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 1.220ns (38.817%)  route 1.923ns (61.183%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.615     1.615    VGA/camera_xclk_OBUF
    SLICE_X5Y24          FDRE                                         r  VGA/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.419     2.034 r  VGA/x_cnt_reg[2]/Q
                         net (fo=15, routed)          0.973     3.007    VGA/x_cnt_reg_n_0_[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.325     3.332 r  VGA/bar_data[9]_i_4/O
                         net (fo=1, routed)           0.354     3.686    VGA/bar_data[9]_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.326     4.012 r  VGA/bar_data[9]_i_2/O
                         net (fo=2, routed)           0.596     4.608    VGA/bar_data[9]_i_2_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.150     4.758 r  VGA/bar_data[9]_i_1/O
                         net (fo=1, routed)           0.000     4.758    VGA/bar_data[9]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    21.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    18.328 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    19.909    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         1.502    21.502    VGA/camera_xclk_OBUF
    SLICE_X4Y26          FDRE                                         r  VGA/bar_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.080    21.582    
                         clock uncertainty           -0.102    21.480    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.078    21.558    VGA/bar_data_reg[9]
  -------------------------------------------------------------------
                         required time                         21.558    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                 16.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.293%)  route 0.218ns (60.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.558     0.558    I_CFG_OV7670/I_CFG_REG/camera_xclk_OBUF
    SLICE_X9Y19          FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[7]/Q
                         net (fo=1, routed)           0.218     0.916    I_CFG_OV7670/I_CFG_REG/cntr_reg_rep_n_0_[7]
    RAMB36_X0Y4          RAMB36E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.863     0.863    I_CFG_OV7670/I_CFG_REG/camera_xclk_OBUF
    RAMB36_X0Y4          RAMB36E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/CLKARDCLK
                         clock pessimism             -0.254     0.609    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.792    I_CFG_OV7670/I_CFG_REG/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_SCCB_sender/dr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.084%)  route 0.130ns (47.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.583     0.583    I_CFG_OV7670/I_SCCB_sender/camera_xclk_OBUF
    SLICE_X4Y21          FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  I_CFG_OV7670/I_SCCB_sender/dr_reg[23]/Q
                         net (fo=2, routed)           0.130     0.853    I_CFG_OV7670/I_SCCB_sender/dr_reg_n_0_[23]
    SLICE_X2Y20          SRL16E                                       r  I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.855     0.855    I_CFG_OV7670/I_SCCB_sender/camera_xclk_OBUF
    SLICE_X2Y20          SRL16E                                       r  I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/CLK
                         clock pessimism             -0.234     0.621    
    SLICE_X2Y20          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.723    I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_SCCB_sender/dr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/dr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.556     0.556    I_CFG_OV7670/I_SCCB_sender/camera_xclk_OBUF
    SLICE_X9Y21          FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  I_CFG_OV7670/I_SCCB_sender/dr_reg[12]/Q
                         net (fo=1, routed)           0.091     0.788    I_CFG_OV7670/I_SCCB_sender/dr_reg_n_0_[12]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.833 r  I_CFG_OV7670/I_SCCB_sender/dr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.833    I_CFG_OV7670/I_SCCB_sender/p_1_in[13]
    SLICE_X8Y21          FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.824     0.824    I_CFG_OV7670/I_SCCB_sender/camera_xclk_OBUF
    SLICE_X8Y21          FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[13]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.121     0.690    I_CFG_OV7670/I_SCCB_sender/dr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DATA_processing/addrb_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.189%)  route 0.249ns (63.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.557     0.557    DATA_processing/camera_xclk_OBUF
    SLICE_X9Y29          FDRE                                         r  DATA_processing/addrb_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.698 r  DATA_processing/addrb_y_reg[5]/Q
                         net (fo=44, routed)          0.249     0.946    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y5          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.863     0.863    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.254     0.609    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.792    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DATA_processing/addrb_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.892%)  route 0.263ns (65.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.557     0.557    DATA_processing/camera_xclk_OBUF
    SLICE_X9Y29          FDRE                                         r  DATA_processing/addrb_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.698 r  DATA_processing/addrb_y_reg[5]/Q
                         net (fo=44, routed)          0.263     0.961    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y6          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.869     0.869    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.254     0.615    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.798    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 VGA/y_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vsync_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.585     0.585    VGA/camera_xclk_OBUF
    SLICE_X3Y27          FDRE                                         r  VGA/y_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  VGA/y_cnt_reg[5]/Q
                         net (fo=10, routed)          0.110     0.836    VGA/y_cnt_reg_n_0_[5]
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.045     0.881 r  VGA/vsync_de_i_1/O
                         net (fo=1, routed)           0.000     0.881    VGA/vsync_de_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  VGA/vsync_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.853     0.853    VGA/camera_xclk_OBUF
    SLICE_X2Y27          FDRE                                         r  VGA/vsync_de_reg/C
                         clock pessimism             -0.255     0.598    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120     0.718    VGA/vsync_de_reg
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.655%)  route 0.266ns (65.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.558     0.558    I_CFG_OV7670/I_CFG_REG/camera_xclk_OBUF
    SLICE_X9Y19          FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[4]/Q
                         net (fo=1, routed)           0.266     0.964    I_CFG_OV7670/I_CFG_REG/cntr_reg_rep_n_0_[4]
    RAMB36_X0Y4          RAMB36E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.863     0.863    I_CFG_OV7670/I_CFG_REG/camera_xclk_OBUF
    RAMB36_X0Y4          RAMB36E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/CLKARDCLK
                         clock pessimism             -0.254     0.609    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.792    I_CFG_OV7670/I_CFG_REG/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.558     0.558    I_CFG_OV7670/I_CFG_REG/camera_xclk_OBUF
    SLICE_X9Y19          FDRE                                         r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[6]/Q
                         net (fo=1, routed)           0.274     0.972    I_CFG_OV7670/I_CFG_REG/cntr_reg_rep_n_0_[6]
    RAMB36_X0Y4          RAMB36E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.863     0.863    I_CFG_OV7670/I_CFG_REG/camera_xclk_OBUF
    RAMB36_X0Y4          RAMB36E1                                     r  I_CFG_OV7670/I_CFG_REG/dout_reg/CLKARDCLK
                         clock pessimism             -0.254     0.609    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.792    I_CFG_OV7670/I_CFG_REG/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 VGA/y_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/y_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.583     0.583    VGA/camera_xclk_OBUF
    SLICE_X3Y26          FDRE                                         r  VGA/y_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.724 f  VGA/y_cnt_reg[9]/Q
                         net (fo=8, routed)           0.145     0.868    VGA/y_cnt_reg_n_0_[9]
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.045     0.913 r  VGA/y_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.913    VGA/y_cnt[1]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  VGA/y_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.851     0.851    VGA/camera_xclk_OBUF
    SLICE_X2Y26          FDRE                                         r  VGA/y_cnt_reg[1]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120     0.716    VGA/y_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 VGA/y_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/y_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.583     0.583    VGA/camera_xclk_OBUF
    SLICE_X3Y26          FDRE                                         r  VGA/y_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  VGA/y_cnt_reg[9]/Q
                         net (fo=8, routed)           0.149     0.872    VGA/y_cnt_reg_n_0_[9]
    SLICE_X2Y26          LUT6 (Prop_lut6_I1_O)        0.045     0.917 r  VGA/y_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.917    VGA/y_cnt[0]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  VGA/y_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=217, routed)         0.851     0.851    VGA/camera_xclk_OBUF
    SLICE_X2Y26          FDRE                                         r  VGA/y_cnt_reg[0]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121     0.717    VGA/y_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13     DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14     DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y9      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y27      DATA_processing/addrb_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y27      DATA_processing/addrb_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y27      DATA_processing/addrb_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y27      DATA_processing/addrb_x_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y33     DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y25     DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y33     DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y21      I_CFG_OV7670/I_CFG_REG/m_valid_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      I_CFG_OV7670/I_SCCB_sender/dr_reg[25]_srl2___I_CFG_OV7670_I_SCCB_sender_dr_reg_r_0/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y19      I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y19      I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y19      I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y28      VGA/grid_data_1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y28      VGA/grid_data_2_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y28      VGA/vga_b_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y27      VGA/vga_b_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y27      VGA/vga_b_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       71.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.664ns  (required time - arrival time)
  Source:                 DATA_processing/addra_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 0.478ns (6.465%)  route 6.916ns (93.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 81.468 - 80.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.557     1.557    DATA_processing/CLK
    SLICE_X10Y19         FDRE                                         r  DATA_processing/addra_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  DATA_processing/addra_x_reg[1]/Q
                         net (fo=48, routed)          6.916     8.952    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y13         RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    81.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    78.328 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    79.909    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    80.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.468    81.468    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    81.468    
                         clock uncertainty           -0.115    81.353    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.737    80.616    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         80.616    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 71.664    

Slack (MET) :             71.684ns  (required time - arrival time)
  Source:                 DATA_processing/addra_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.398ns  (logic 0.478ns (6.461%)  route 6.920ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 81.490 - 80.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.557     1.557    DATA_processing/CLK
    SLICE_X10Y19         FDRE                                         r  DATA_processing/addra_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  DATA_processing/addra_x_reg[3]/Q
                         net (fo=46, routed)          6.920     8.955    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y0          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    81.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    78.328 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    79.909    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    80.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.490    81.490    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    81.498    
                         clock uncertainty           -0.115    81.382    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.743    80.639    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         80.639    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                 71.684    

Slack (MET) :             71.731ns  (required time - arrival time)
  Source:                 DATA_processing/addra_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 0.580ns (7.578%)  route 7.073ns (92.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 81.490 - 80.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.555     1.555    DATA_processing/CLK
    SLICE_X11Y28         FDRE                                         r  DATA_processing/addra_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  DATA_processing/addra_y_reg[6]/Q
                         net (fo=44, routed)          6.424     8.436    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           0.649     9.209    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    81.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    78.328 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    79.909    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    80.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.490    81.490    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    81.498    
                         clock uncertainty           -0.115    81.382    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    80.939    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         80.939    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                 71.731    

Slack (MET) :             71.892ns  (required time - arrival time)
  Source:                 DATA_processing/addra_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 0.518ns (7.032%)  route 6.849ns (92.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 81.490 - 80.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.557     1.557    DATA_processing/CLK
    SLICE_X10Y19         FDRE                                         r  DATA_processing/addra_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     2.075 r  DATA_processing/addra_x_reg[4]/Q
                         net (fo=45, routed)          6.849     8.924    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    81.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    78.328 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    79.909    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    80.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.490    81.490    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    81.498    
                         clock uncertainty           -0.115    81.382    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    80.816    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         80.816    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                 71.892    

Slack (MET) :             71.929ns  (required time - arrival time)
  Source:                 DATA_processing/addra_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 0.580ns (7.782%)  route 6.873ns (92.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 81.488 - 80.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.555     1.555    DATA_processing/CLK
    SLICE_X11Y28         FDRE                                         r  DATA_processing/addra_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     2.011 f  DATA_processing/addra_y_reg[6]/Q
                         net (fo=44, routed)          6.431     8.443    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addra[14]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.124     8.567 r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.441     9.008    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    81.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    78.328 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    79.909    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    80.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.488    81.488    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    81.496    
                         clock uncertainty           -0.115    81.380    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    80.937    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         80.937    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                 71.929    

Slack (MET) :             72.008ns  (required time - arrival time)
  Source:                 DATA_processing/addra_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 0.478ns (6.774%)  route 6.578ns (93.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 81.474 - 80.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.557     1.557    DATA_processing/CLK
    SLICE_X10Y19         FDRE                                         r  DATA_processing/addra_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  DATA_processing/addra_x_reg[1]/Q
                         net (fo=48, routed)          6.578     8.614    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y12         RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    81.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    78.328 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    79.909    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    80.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.474    81.474    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    81.474    
                         clock uncertainty           -0.115    81.359    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.737    80.622    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         80.622    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                 72.008    

Slack (MET) :             72.020ns  (required time - arrival time)
  Source:                 DATA_processing/addra_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 0.478ns (6.771%)  route 6.582ns (93.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 81.488 - 80.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.557     1.557    DATA_processing/CLK
    SLICE_X10Y19         FDRE                                         r  DATA_processing/addra_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  DATA_processing/addra_x_reg[3]/Q
                         net (fo=46, routed)          6.582     8.617    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y1          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    81.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    78.328 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    79.909    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    80.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.488    81.488    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    81.496    
                         clock uncertainty           -0.115    81.380    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.743    80.637    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         80.637    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                 72.020    

Slack (MET) :             72.207ns  (required time - arrival time)
  Source:                 DATA_processing/addra_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 0.580ns (8.103%)  route 6.578ns (91.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 81.471 - 80.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.555     1.555    DATA_processing/CLK
    SLICE_X11Y28         FDRE                                         r  DATA_processing/addra_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  DATA_processing/addra_y_reg[6]/Q
                         net (fo=44, routed)          5.849     7.860    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[14]
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.984 r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=1, routed)           0.729     8.714    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    81.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    78.328 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    79.909    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    80.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.471    81.471    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    81.479    
                         clock uncertainty           -0.115    81.363    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    80.920    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         80.920    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                 72.207    

Slack (MET) :             72.228ns  (required time - arrival time)
  Source:                 DATA_processing/addra_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 0.518ns (7.370%)  route 6.511ns (92.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 81.488 - 80.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.557     1.557    DATA_processing/CLK
    SLICE_X10Y19         FDRE                                         r  DATA_processing/addra_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518     2.075 r  DATA_processing/addra_x_reg[4]/Q
                         net (fo=45, routed)          6.511     8.586    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y1          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    81.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    78.328 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    79.909    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    80.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.488    81.488    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008    81.496    
                         clock uncertainty           -0.115    81.380    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    80.814    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         80.814    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                 72.228    

Slack (MET) :             72.349ns  (required time - arrival time)
  Source:                 DATA_processing/addra_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clk_wiz_0 rise@80.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.478ns (7.115%)  route 6.240ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 81.477 - 80.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.575     1.575    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.557     1.557    DATA_processing/CLK
    SLICE_X10Y19         FDRE                                         r  DATA_processing/addra_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  DATA_processing/addra_x_reg[1]/Q
                         net (fo=48, routed)          6.240     8.276    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y11         RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    80.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       1.457    81.457    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    78.328 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    79.909    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    80.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         1.477    81.477    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    81.477    
                         clock uncertainty           -0.115    81.362    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.737    80.625    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         80.625    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 72.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DATA_processing/addra_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.662%)  route 0.224ns (61.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.556     0.556    DATA_processing/CLK
    SLICE_X11Y28         FDRE                                         r  DATA_processing/addra_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  DATA_processing/addra_y_reg[6]/Q
                         net (fo=44, routed)          0.224     0.920    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X0Y5          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.866     0.866    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.815    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DATA_processing/addra_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.844%)  route 0.204ns (59.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.559     0.559    DATA_processing/CLK
    SLICE_X9Y18          FDRE                                         r  DATA_processing/addra_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     0.700 r  DATA_processing/addra_x_reg[7]/Q
                         net (fo=45, routed)          0.204     0.904    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y3          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.869     0.869    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.615    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.798    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Coordinate_calculate/Y_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Coordinate_calculate/Y_target_Sum_estimate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.252ns (50.922%)  route 0.243ns (49.078%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.551     0.551    Coordinate_calculate/clk12_5M
    SLICE_X33Y26         FDRE                                         r  Coordinate_calculate/Y_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  Coordinate_calculate/Y_count_reg[6]/Q
                         net (fo=7, routed)           0.243     0.934    Coordinate_calculate/Y_count_reg_n_0_[6]
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.979 r  Coordinate_calculate/Y_target_Sum_estimate[7]_i_3/O
                         net (fo=1, routed)           0.000     0.979    Coordinate_calculate/Y_target_Sum_estimate[7]_i_3_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.045 r  Coordinate_calculate/Y_target_Sum_estimate_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.045    Coordinate_calculate/Y_target_Sum_estimate0[6]
    SLICE_X39Y22         FDRE                                         r  Coordinate_calculate/Y_target_Sum_estimate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.819     0.819    Coordinate_calculate/clk12_5M
    SLICE_X39Y22         FDRE                                         r  Coordinate_calculate/Y_target_Sum_estimate_reg[6]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.105     0.919    Coordinate_calculate/Y_target_Sum_estimate_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Coordinate_calculate/Y_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Coordinate_calculate/Y_target_Sum_estimate_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.252ns (51.233%)  route 0.240ns (48.767%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.556     0.556    Coordinate_calculate/clk12_5M
    SLICE_X33Y31         FDRE                                         r  Coordinate_calculate/Y_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  Coordinate_calculate/Y_count_reg[26]/Q
                         net (fo=6, routed)           0.240     0.936    Coordinate_calculate/Y_count_reg_n_0_[26]
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.981 r  Coordinate_calculate/Y_target_Sum_estimate[27]_i_3/O
                         net (fo=1, routed)           0.000     0.981    Coordinate_calculate/Y_target_Sum_estimate[27]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.047 r  Coordinate_calculate/Y_target_Sum_estimate_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.047    Coordinate_calculate/Y_target_Sum_estimate0[26]
    SLICE_X39Y27         FDRE                                         r  Coordinate_calculate/Y_target_Sum_estimate_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.819     0.819    Coordinate_calculate/clk12_5M
    SLICE_X39Y27         FDRE                                         r  Coordinate_calculate/Y_target_Sum_estimate_reg[26]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.105     0.919    Coordinate_calculate/Y_target_Sum_estimate_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Coordinate_calculate/Y_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Coordinate_calculate/Y_target_Sum_estimate_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.252ns (51.227%)  route 0.240ns (48.773%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.557     0.557    Coordinate_calculate/clk12_5M
    SLICE_X33Y32         FDRE                                         r  Coordinate_calculate/Y_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  Coordinate_calculate/Y_count_reg[30]/Q
                         net (fo=6, routed)           0.240     0.938    Coordinate_calculate/Y_count_reg_n_0_[30]
    SLICE_X39Y28         LUT2 (Prop_lut2_I1_O)        0.045     0.983 r  Coordinate_calculate/Y_target_Sum_estimate[31]_i_3/O
                         net (fo=1, routed)           0.000     0.983    Coordinate_calculate/Y_target_Sum_estimate[31]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.049 r  Coordinate_calculate/Y_target_Sum_estimate_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.049    Coordinate_calculate/Y_target_Sum_estimate0[30]
    SLICE_X39Y28         FDRE                                         r  Coordinate_calculate/Y_target_Sum_estimate_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.820     0.820    Coordinate_calculate/clk12_5M
    SLICE_X39Y28         FDRE                                         r  Coordinate_calculate/Y_target_Sum_estimate_reg[30]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.105     0.920    Coordinate_calculate/Y_target_Sum_estimate_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Coordinate_calculate/Y_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Coordinate_calculate/Y_target_Sum_estimate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.252ns (49.697%)  route 0.255ns (50.303%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.550     0.550    Coordinate_calculate/clk12_5M
    SLICE_X33Y25         FDRE                                         r  Coordinate_calculate/Y_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  Coordinate_calculate/Y_count_reg[2]/Q
                         net (fo=7, routed)           0.255     0.946    Coordinate_calculate/Y_count_reg_n_0_[2]
    SLICE_X39Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.991 r  Coordinate_calculate/Y_target_Sum_estimate[3]_i_3/O
                         net (fo=1, routed)           0.000     0.991    Coordinate_calculate/Y_target_Sum_estimate[3]_i_3_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.057 r  Coordinate_calculate/Y_target_Sum_estimate_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.057    Coordinate_calculate/Y_target_Sum_estimate0[2]
    SLICE_X39Y21         FDRE                                         r  Coordinate_calculate/Y_target_Sum_estimate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.820     0.820    Coordinate_calculate/clk12_5M
    SLICE_X39Y21         FDRE                                         r  Coordinate_calculate/Y_target_Sum_estimate_reg[2]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.105     0.920    Coordinate_calculate/Y_target_Sum_estimate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Coordinate_calculate/Y_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Coordinate_calculate/Y_target_Sum_estimate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.252ns (49.485%)  route 0.257ns (50.515%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.553     0.553    Coordinate_calculate/clk12_5M
    SLICE_X33Y27         FDRE                                         r  Coordinate_calculate/Y_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  Coordinate_calculate/Y_count_reg[10]/Q
                         net (fo=6, routed)           0.257     0.951    Coordinate_calculate/Y_count_reg_n_0_[10]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.996 r  Coordinate_calculate/Y_target_Sum_estimate[11]_i_3/O
                         net (fo=1, routed)           0.000     0.996    Coordinate_calculate/Y_target_Sum_estimate[11]_i_3_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.062 r  Coordinate_calculate/Y_target_Sum_estimate_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.062    Coordinate_calculate/Y_target_Sum_estimate0[10]
    SLICE_X39Y23         FDRE                                         r  Coordinate_calculate/Y_target_Sum_estimate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.817     0.817    Coordinate_calculate/clk12_5M
    SLICE_X39Y23         FDRE                                         r  Coordinate_calculate/Y_target_Sum_estimate_reg[10]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.105     0.917    Coordinate_calculate/Y_target_Sum_estimate_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DATA_processing/addra_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.229%)  route 0.248ns (63.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.559     0.559    DATA_processing/CLK
    SLICE_X9Y18          FDRE                                         r  DATA_processing/addra_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     0.700 r  DATA_processing/addra_x_reg[9]/Q
                         net (fo=43, routed)          0.248     0.948    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y3          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.869     0.869    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.615    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.798    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DATA_processing/addra_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.519%)  route 0.256ns (64.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.559     0.559    DATA_processing/CLK
    SLICE_X9Y18          FDRE                                         r  DATA_processing/addra_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     0.700 r  DATA_processing/addra_x_reg[6]/Q
                         net (fo=46, routed)          0.256     0.956    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y3          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.869     0.869    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.615    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.798    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DATA_processing/addra_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.306%)  route 0.282ns (66.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.549     0.549    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.060    -0.512 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.557     0.557    DATA_processing/CLK
    SLICE_X11Y29         FDRE                                         r  DATA_processing/addra_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  DATA_processing/addra_y_reg[5]/Q
                         net (fo=45, routed)          0.282     0.980    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X0Y6          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100M_BUFG_inst/O
                         net (fo=12757, routed)       0.817     0.817    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=469, routed)         0.871     0.871    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.820    DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         80.000      77.108     RAMB36_X0Y13     DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         80.000      77.108     RAMB36_X0Y14     DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         80.000      77.108     RAMB36_X1Y9      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         80.000      77.108     RAMB36_X1Y10     DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         80.000      77.108     RAMB36_X1Y0      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         80.000      77.108     RAMB36_X1Y1      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         80.000      77.108     RAMB36_X0Y0      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         80.000      77.108     RAMB36_X0Y1      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         80.000      77.108     RAMB36_X0Y5      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         80.000      77.108     RAMB36_X0Y6      DATA_processing/your_instance_name/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y32     Coordinate_calculate/Edge_X_left_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y32     Coordinate_calculate/Edge_X_left_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y32     Coordinate_calculate/Edge_X_left_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y32     Coordinate_calculate/Edge_X_left_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y28     Coordinate_calculate/Edge_Y_up_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y28     Coordinate_calculate/Edge_Y_up_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y28     Coordinate_calculate/Edge_Y_up_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y28     Coordinate_calculate/Edge_Y_up_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y30     Coordinate_calculate/HS_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X13Y33     Coordinate_calculate/Judge_threshold_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X46Y31     Coordinate_calculate/Edge_X_left_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y31     Coordinate_calculate/Edge_X_left_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y31     Coordinate_calculate/Edge_X_left_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y31     Coordinate_calculate/Edge_X_left_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y32     Coordinate_calculate/Edge_X_left_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y32     Coordinate_calculate/Edge_X_left_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y32     Coordinate_calculate/Edge_X_left_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y32     Coordinate_calculate/Edge_X_left_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y33     Coordinate_calculate/Edge_X_left_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y33     Coordinate_calculate/Edge_X_left_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



