{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 17:03:13 2015 " "Info: Processing started: Wed May 06 17:03:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cs701 -c cs701 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cs701 -c cs701" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cs701 EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"cs701\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8022 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8024 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8026 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8028 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8030 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "Critical Warning: No exact pin location assignment(s) for 52 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Load_Ir " "Info: Pin Load_Ir not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { Load_Ir } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -144 544 720 -128 "Load_Ir" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Load_Ir } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 84 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ER " "Info: Pin ER not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ER } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 184 792 960 200 "ER" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 87 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[15\] " "Info: Pin out_sop\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[15] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 52 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[14\] " "Info: Pin out_sop\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[14] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 53 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[13\] " "Info: Pin out_sop\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[13] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 54 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[12\] " "Info: Pin out_sop\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[12] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 55 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[11\] " "Info: Pin out_sop\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[11] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 56 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[10\] " "Info: Pin out_sop\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[10] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 57 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[9\] " "Info: Pin out_sop\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[9] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 58 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[8\] " "Info: Pin out_sop\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[8] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 59 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[7\] " "Info: Pin out_sop\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[7] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 60 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[6\] " "Info: Pin out_sop\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[6] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 61 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[5\] " "Info: Pin out_sop\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[5] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 62 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[4\] " "Info: Pin out_sop\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[4] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 63 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[3\] " "Info: Pin out_sop\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[3] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 64 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[2\] " "Info: Pin out_sop\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[2] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 65 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[1\] " "Info: Pin out_sop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[1] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 66 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sop\[0\] " "Info: Pin out_sop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_sop[0] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -72 1280 1456 -56 "out_sop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_sop[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 67 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[15\] " "Info: Pin out_svop\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[15] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 68 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[14\] " "Info: Pin out_svop\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[14] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 69 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[13\] " "Info: Pin out_svop\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[13] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 70 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[12\] " "Info: Pin out_svop\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[12] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 71 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[11\] " "Info: Pin out_svop\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[11] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 72 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[10\] " "Info: Pin out_svop\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[10] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[9\] " "Info: Pin out_svop\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[9] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 74 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[8\] " "Info: Pin out_svop\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[8] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 75 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[7\] " "Info: Pin out_svop\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[7] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 76 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[6\] " "Info: Pin out_svop\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[6] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 77 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[5\] " "Info: Pin out_svop\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[5] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 78 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[4\] " "Info: Pin out_svop\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[4] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 79 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[3\] " "Info: Pin out_svop\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[3] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 80 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[2\] " "Info: Pin out_svop\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[2] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 81 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[1\] " "Info: Pin out_svop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[1] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 82 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_svop\[0\] " "Info: Pin out_svop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { out_svop[0] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -56 1280 1456 -40 "out_svop" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_svop[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 83 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { RST } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -96 -272 -104 -80 "RST" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 86 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -112 -184 -16 -96 "CLK" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 85 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[15\] " "Info: Pin SIPi\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[15] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 36 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[14\] " "Info: Pin SIPi\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[14] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 37 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[13\] " "Info: Pin SIPi\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[13] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 38 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[12\] " "Info: Pin SIPi\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[12] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 39 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[11\] " "Info: Pin SIPi\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[11] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 40 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[10\] " "Info: Pin SIPi\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[10] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 41 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[9\] " "Info: Pin SIPi\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[9] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 42 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[8\] " "Info: Pin SIPi\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[8] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 43 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[7\] " "Info: Pin SIPi\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[7] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 44 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[6\] " "Info: Pin SIPi\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[6] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 45 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[5\] " "Info: Pin SIPi\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[5] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 46 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[4\] " "Info: Pin SIPi\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[4] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 47 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[3\] " "Info: Pin SIPi\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[3] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 48 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[2\] " "Info: Pin SIPi\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[2] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 49 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[1\] " "Info: Pin SIPi\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[1] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 50 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIPi\[0\] " "Info: Pin SIPi\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { SIPi[0] } } } { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 360 792 960 376 "SIPi" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIPi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 51 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_en\|combout " "Warning: Node \"inst5\|wr_en\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[0\]\|combout " "Warning: Node \"inst5\|wr_dest\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[1\]\|combout " "Warning: Node \"inst5\|wr_dest\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[2\]\|combout " "Warning: Node \"inst5\|wr_dest\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|wr_dest\[3\]\|combout " "Warning: Node \"inst5\|wr_dest\[3\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[0\]\|combout " "Warning: Node \"inst5\|sel_x\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[1\]\|combout " "Warning: Node \"inst5\|sel_x\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[2\]\|combout " "Warning: Node \"inst5\|sel_x\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_x\[3\]\|combout " "Warning: Node \"inst5\|sel_x\[3\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_RF_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_RF_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_RF_sel\[1\]\|combout " "Warning: Node \"inst5\|mux_RF_sel\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_RF_sel\[2\]\|combout " "Warning: Node \"inst5\|mux_RF_sel\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_A_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_A_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[0\]\|combout " "Warning: Node \"inst5\|sel_z\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[1\]\|combout " "Warning: Node \"inst5\|sel_z\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[2\]\|combout " "Warning: Node \"inst5\|sel_z\[2\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_z\[3\]\|combout " "Warning: Node \"inst5\|sel_z\[3\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|SIP_Ld_Reg\|combout " "Warning: Node \"inst5\|SIP_Ld_Reg\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|ld_IR\|combout " "Warning: Node \"inst5\|ld_IR\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|sel_ir\|combout " "Warning: Node \"inst5\|sel_ir\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|alu_op\[1\]\|combout " "Warning: Node \"inst5\|alu_op\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|alu_op\[0\]\|combout " "Warning: Node \"inst5\|alu_op\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DMR_sel\|combout " "Warning: Node \"inst5\|mux_DMR_sel\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_PC_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_PC_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|PC_reg_ld\|combout " "Warning: Node \"inst5\|PC_reg_ld\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_PC_sel\[1\]\|combout " "Warning: Node \"inst5\|mux_PC_sel\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DM_Data_sel\[1\]\|combout " "Warning: Node \"inst5\|mux_DM_Data_sel\[1\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DM_Data_sel\[0\]\|combout " "Warning: Node \"inst5\|mux_DM_Data_sel\[0\]\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|mux_DMW_sel\|combout " "Warning: Node \"inst5\|mux_DMW_sel\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|data_write\|combout " "Warning: Node \"inst5\|data_write\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|SOP_Ld_Reg\|combout " "Warning: Node \"inst5\|SOP_Ld_Reg\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|SVOP_Ld_Reg\|combout " "Warning: Node \"inst5\|SVOP_Ld_Reg\|combout\" is a latch" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cs701.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'cs701.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.T2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CONTROLUNIT:inst5\|STATE.E0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 231 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[31\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[31\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 232 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|STATE.T0 " "Info: Destination node CONTROLUNIT:inst5\|STATE.T0" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|STATE.T0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 337 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|STATE.T1 " "Info: Destination node CONTROLUNIT:inst5\|STATE.T1" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|STATE.T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 338 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 225 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[26\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[26\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 227 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[25\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[25\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 226 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[28\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[28\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 229 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[29\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[29\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 230 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|instruction_register:b2v_inst1\|output\[27\] " "Info: Destination node Datapath:inst\|instruction_register:b2v_inst1\|output\[27\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|instruction_register:b2v_inst1|output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 228 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -112 -184 -16 -96 "CLK" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 8000 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|Selector42~9  " "Info: Automatically promoted node CONTROLUNIT:inst5\|Selector42~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|Selector42~10 " "Info: Destination node CONTROLUNIT:inst5\|Selector42~10" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector42~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1691 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector42~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1370 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|sel_x\[3\]~5  " "Info: Automatically promoted node CONTROLUNIT:inst5\|sel_x\[3\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|sel_x[3]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1453 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|sel_z\[3\]~2  " "Info: Automatically promoted node CONTROLUNIT:inst5\|sel_z\[3\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|sel_z[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1514 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|Selector20~5  " "Info: Automatically promoted node CONTROLUNIT:inst5\|Selector20~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|Selector20~6 " "Info: Destination node CONTROLUNIT:inst5\|Selector20~6" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector20~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1692 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector20~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1523 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|alu_op\[1\]~3  " "Info: Automatically promoted node CONTROLUNIT:inst5\|alu_op\[1\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|alu_op[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1395 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|Selector15~2  " "Info: Automatically promoted node CONTROLUNIT:inst5\|Selector15~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector15~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1688 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLUNIT:inst5\|STATE.E2  " "Info: Automatically promoted node CONTROLUNIT:inst5\|STATE.E2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|STATE.T0 " "Info: Destination node CONTROLUNIT:inst5\|STATE.T0" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|STATE.T0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 337 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|Selector1~0 " "Info: Destination node CONTROLUNIT:inst5\|Selector1~0" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 82 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1356 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLUNIT:inst5\|Selector38~0 " "Info: Destination node CONTROLUNIT:inst5\|Selector38~0" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 134 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|Selector38~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 1510 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLUNIT:inst5|STATE.E2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 336 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Info: Automatically promoted node RST~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[0\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[0\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 164 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[1\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[1\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 165 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[2\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[2\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 166 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[3\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[3\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 167 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[4\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[4\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 168 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[5\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[5\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 169 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[6\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[6\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 170 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[7\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[7\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 171 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[8\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[8\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 172 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[9\] " "Info: Destination node Datapath:inst\|single_register:b2v_PC_REGISTER\|output\[9\]" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 18 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|single_register:b2v_PC_REGISTER|output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 173 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -96 -272 -104 -80 "RST" "" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/COMPSYS_701/" { { 0 { 0 ""} 0 7999 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 2.5V 17 33 0 " "Info: Number of I/O pins in group: 50 (unused VREF, 2.5V VCCIO, 17 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X58_Y24 X68_Y36 " "Info: Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/COMPSYS_701/cs701.fit.smsg " "Info: Generated suppressed messages file D:/COMPSYS_701/cs701.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Info: Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 17:03:40 2015 " "Info: Processing ended: Wed May 06 17:03:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Info: Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
