{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686168995163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686168995163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 17:16:34 2023 " "Processing started: Wed Jun 07 17:16:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686168995163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686168995163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_sta ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686168995163 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686168995310 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1686168996234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168996288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168996288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoB5quarta.sdc " "Synopsys Design Constraints File file not found: 'ProjetoB5quarta.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1686168996849 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168996850 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[2\] clks\[2\] " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[2\] clks\[2\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1686168996853 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 171 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 171 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1686168996853 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1686168996853 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686168996853 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168996853 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_count\[8\] clock_count\[8\] " "create_clock -period 1.000 -name clock_count\[8\] clock_count\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686168996854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clks\[0\] clks\[0\] " "create_clock -period 1.000 -name clks\[0\] clks\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686168996854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clks\[1\] clks\[1\] " "create_clock -period 1.000 -name clks\[1\] clks\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686168996854 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686168996854 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686168996858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686168996858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686168996858 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686168996858 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1686168996860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686168996875 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686168996876 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686168996886 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686168996950 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686168996950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.708 " "Worst-case setup slack is -4.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.708            -567.438 clks\[1\]  " "   -4.708            -567.438 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.589             -13.439 clks\[0\]  " "   -4.589             -13.439 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.122           -1498.876 clock_count\[8\]  " "   -4.122           -1498.876 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.724               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.724               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168996953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 clks\[1\]  " "    0.281               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.325               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 clock_count\[8\]  " "    0.461               0.000 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 clks\[0\]  " "    0.798               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168996961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.270 " "Worst-case recovery slack is -3.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.270             -86.959 clock_count\[8\]  " "   -3.270             -86.959 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168996967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.541 " "Worst-case removal slack is 2.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.541               0.000 clock_count\[8\]  " "    2.541               0.000 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168996971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2041.810 clock_count\[8\]  " "   -2.636           -2041.810 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -117.348 clks\[1\]  " "   -0.538            -117.348 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.998 clks\[0\]  " "   -0.538              -6.998 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.916               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.916               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clks\[2\]  " "    9.949               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168996977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168996977 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686168997003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686168997052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686168999018 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686168999145 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686168999145 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686168999145 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686168999145 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686168999161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686168999178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686168999178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.613 " "Worst-case setup slack is -4.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.613            -549.634 clks\[1\]  " "   -4.613            -549.634 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.469             -14.032 clks\[0\]  " "   -4.469             -14.032 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.183           -1458.655 clock_count\[8\]  " "   -4.183           -1458.655 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.746               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.746               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168999181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 clks\[1\]  " "    0.265               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.393               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 clock_count\[8\]  " "    0.439               0.000 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 clks\[0\]  " "    0.777               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168999189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.359 " "Worst-case recovery slack is -3.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.359             -88.434 clock_count\[8\]  " "   -3.359             -88.434 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168999197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.679 " "Worst-case removal slack is 2.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.679               0.000 clock_count\[8\]  " "    2.679               0.000 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168999203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2032.370 clock_count\[8\]  " "   -2.636           -2032.370 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -117.986 clks\[1\]  " "   -0.538            -117.986 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -7.218 clks\[0\]  " "   -0.538              -7.218 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.898               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.898               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clks\[2\]  " "    9.980               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686168999211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686168999211 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686168999239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686168999445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686169001217 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686169001339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686169001339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686169001339 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686169001339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686169001354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686169001360 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686169001360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.101 " "Worst-case setup slack is -3.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.101              -3.666 clks\[0\]  " "   -3.101              -3.666 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094            -228.205 clks\[1\]  " "   -2.094            -228.205 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.828            -622.716 clock_count\[8\]  " "   -1.828            -622.716 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.359               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.359               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686169001363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 clks\[1\]  " "    0.022               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clock_count\[8\]  " "    0.152               0.000 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.233               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clks\[0\]  " "    0.304               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686169001372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.445 " "Worst-case recovery slack is -1.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445             -37.570 clock_count\[8\]  " "   -1.445             -37.570 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686169001377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.264 " "Worst-case removal slack is 1.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.264               0.000 clock_count\[8\]  " "    1.264               0.000 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686169001387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1613.628 clock_count\[8\]  " "   -2.174           -1613.628 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.331              -1.039 clks\[0\]  " "   -0.331              -1.039 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101             -14.856 clks\[1\]  " "   -0.101             -14.856 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.374               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.374               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clks\[2\]  " "    9.643               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686169001390 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686169001417 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686169001643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686169001643 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686169001643 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686169001643 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686169001658 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686169001662 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686169001662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.601 " "Worst-case setup slack is -2.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.601              -2.980 clks\[0\]  " "   -2.601              -2.980 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.794            -190.217 clks\[1\]  " "   -1.794            -190.217 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.689            -542.236 clock_count\[8\]  " "   -1.689            -542.236 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.433               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.433               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686169001665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.169 " "Worst-case hold slack is -0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -7.137 clks\[1\]  " "   -0.169              -7.137 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clock_count\[8\]  " "    0.126               0.000 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.233               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 clks\[0\]  " "    0.296               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686169001672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.378 " "Worst-case recovery slack is -1.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378             -35.929 clock_count\[8\]  " "   -1.378             -35.929 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686169001691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.250 " "Worst-case removal slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 clock_count\[8\]  " "    1.250               0.000 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686169001694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1601.767 clock_count\[8\]  " "   -2.174           -1601.767 clock_count\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.336              -1.060 clks\[0\]  " "   -0.336              -1.060 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100             -14.725 clks\[1\]  " "   -0.100             -14.725 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.379               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.379               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clks\[2\]  " "    9.632               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686169001701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686169001701 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686169004337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686169004338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5117 " "Peak virtual memory: 5117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686169004441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 17:16:44 2023 " "Processing ended: Wed Jun 07 17:16:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686169004441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686169004441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686169004441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686169004441 ""}
