Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 01:19:24 2021
| Host         : DESKTOP-QBRTL6S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_control_sets_placed.rpt
| Design       : lab8
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           11 |
| Yes          | No                    | No                     |             259 |          145 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             518 |          241 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|         Clock Signal         |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  hash0/P_next_reg[2]_i_2_n_0 |                              |                            |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG               |                              |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               | lcd0/icode                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | lcd0/tcode[3]_i_1_n_0        |                            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG               | row_A[126]_i_1_n_0           | lcd0/reset_n               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG               | hash0/i[6]_i_1_n_0           | hash0/clear                |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG               | lcd0/lcd_initialized_reg_n_0 | lcd0/reset_n               |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG               |                              | lcd0/reset_n               |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG               | row_A[126]_i_1_n_0           | row_B[73]_i_1_n_0          |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG               | row_A[126]_i_1_n_0           |                            |               11 |             15 |         1.36 |
|  clk_IBUF_BUFG               | counter[16]_i_1_n_0          | lcd0/reset_n               |                6 |             17 |         2.83 |
|  clk_IBUF_BUFG               | row_A[126]_i_1_n_0           | row_B[77]_i_1_n_0          |               14 |             19 |         1.36 |
|  clk_IBUF_BUFG               | row_A[126]_i_1_n_0           | row_A[51]_i_1_n_0          |               17 |             20 |         1.18 |
|  clk_IBUF_BUFG               | row_A[126]_i_1_n_0           | row_A[59]_i_1_n_0          |               17 |             21 |         1.24 |
|  clk_IBUF_BUFG               |                              | btn_db0/clear              |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG               | clock[0]_i_1_n_0             | lcd0/reset_n               |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG               | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG               | counter_show                 |                            |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG               | lcd0/init_e_i_1_n_0          | lcd0/reset_n               |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG               | hash0/f[31]_i_1_n_0          |                            |               24 |             36 |         1.50 |
|  clk_IBUF_BUFG               | hash0/word[0][31]_i_1_n_0    |                            |               32 |             40 |         1.25 |
|  clk_IBUF_BUFG               | hash0/b[31]_i_1_n_0          |                            |               58 |            128 |         2.21 |
|  clk_IBUF_BUFG               | hash0/h1[0]_i_2_n_0          | hash0/clear                |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG               | hash0/passwd_try0            | lcd0/reset_n               |              115 |            204 |         1.77 |
+------------------------------+------------------------------+----------------------------+------------------+----------------+--------------+


