<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='79' type='bool llvm::AMDGPURegisterBankInfo::applyMappingImage(llvm::MachineInstr &amp; MI, const llvm::RegisterBankInfo::OperandsMapper &amp; OpdMapper, llvm::MachineRegisterInfo &amp; MRI, int RSrcIdx) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1280' ll='1305' type='bool llvm::AMDGPURegisterBankInfo::applyMappingImage(llvm::MachineInstr &amp; MI, const AMDGPURegisterBankInfo::OperandsMapper &amp; OpdMapper, llvm::MachineRegisterInfo &amp; MRI, int RsrcIdx) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3034' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3090' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
