Warning: When compiling code please add the following flags to nvcc:
         -gencode arch=compute_35,code=[compute_35,sm_35] \
         -gencode arch=compute_61,code=[compute_61,sm_61] 
         -gencode arch=compute_70,code=[compute_70,sm_70] 
+ SANDER=pmemd.cuda
+ INP=07_prod_rest.in
+ TOP=4xfx_sep_solv.prmtop
+ CRD=06_prod.rst
+ OUT=07_prod
+ pmemd.cuda -O -i 07_prod_rest.in -p 4xfx_sep_solv.prmtop -c 06_prod.rst -r 07_prod.rst -o 07_prod.out -e 07_prod.ene -v 07_prod.vel -inf 07_prod.nfo -x 07_prod.nc
Note: The following floating-point exceptions are signalling: IEEE_UNDERFLOW_FLAG IEEE_DENORMAL
+ echo 'parm 4xfx_sep_solv.prmtop'
+ echo 'trajin 07_prod.nc'
+ echo 'unwrap :1-462'
+ echo 'center :1-462 mass origin'
+ echo 'image origin center familiar'
+ echo 'strip :WAT,Na+,Cl-'
+ echo 'trajout 07_prod_dry.nc'
+ echo go
+ echo quit
+ cpptraj -i strip_07.in
+ sbatch h2p_1gpu_prod_08.slurm
