#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 18 17:42:24 2020
# Process ID: 15432
# Current directory: D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.runs/synth_1
# Command line: vivado.exe -log BCD_counter_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BCD_counter_top.tcl
# Log file: D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.runs/synth_1/BCD_counter_top.vds
# Journal file: D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source BCD_counter_top.tcl -notrace
Command: synth_design -top BCD_counter_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16888 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 369.773 ; gain = 100.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BCD_counter_top' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_counter' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:23]
WARNING: [Synth 8-5788] Register Cout_reg in module BCD_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:53]
INFO: [Synth 8-6155] done synthesizing module 'BCD_counter' (1#1) [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD_counter_top' (2#1) [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter_top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 425.613 ; gain = 156.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 425.613 ; gain = 156.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 425.613 ; gain = 156.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 425.613 ; gain = 156.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BCD_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u0_BCD_counter/Cout_reg' (FDE) to 'u1_BCD_counter/Cout_reg'
INFO: [Synth 8-3886] merging instance 'u1_BCD_counter/Cout_reg' (FDE) to 'u2_BCD_counter/Cout_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2_BCD_counter/Cout_reg )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u0_BCD_counter/cnt_reg[0]/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:51]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u0_BCD_counter/cnt_reg[3]__0/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u0_BCD_counter/cnt_reg[2]__0/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u0_BCD_counter/cnt_reg[1]__0/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u1_BCD_counter/cnt_reg[0]/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:51]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u1_BCD_counter/cnt_reg[3]__0/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u1_BCD_counter/cnt_reg[2]__0/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u1_BCD_counter/cnt_reg[1]__0/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u2_BCD_counter/cnt_reg[0]/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:51]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u2_BCD_counter/cnt_reg[3]__0/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u2_BCD_counter/cnt_reg[2]__0/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u2_BCD_counter/cnt_reg[1]__0/Q' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sources_1/new/BCD_counter.v:38]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 554.348 ; gain = 284.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 554.348 ; gain = 284.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 563.027 ; gain = 293.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 563.027 ; gain = 293.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 563.027 ; gain = 293.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 563.027 ; gain = 293.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 563.027 ; gain = 293.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 563.027 ; gain = 293.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 563.027 ; gain = 293.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    13|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    13|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 563.027 ; gain = 293.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 563.027 ; gain = 293.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 563.027 ; gain = 293.539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 672.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 672.852 ; gain = 415.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 672.852 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.runs/synth_1/BCD_counter_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BCD_counter_top_utilization_synth.rpt -pb BCD_counter_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 18 17:42:37 2020...
