{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616662914909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616662914912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 12:01:54 2021 " "Processing started: Thu Mar 25 12:01:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616662914912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616662914912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab1 -c lab1 " "Command: quartus_sta lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616662914912 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616662914957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616662915022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616662915022 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1616662915055 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1616662915056 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1616662915150 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1616662915155 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1616662915155 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name R R " "create_clock -period 1.000 -name R R" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616662915155 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616662915155 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst5~0\|combout " "Node \"inst\|inst3\|inst5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915155 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst3~5\|datad " "Node \"inst\|inst3\|inst3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915155 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst3~5\|combout " "Node \"inst\|inst3\|inst3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915155 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst5~0\|datac " "Node \"inst\|inst3\|inst5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915155 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst1~1\|datac " "Node \"inst\|inst3\|inst1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915155 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst1~1\|combout " "Node \"inst\|inst3\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915155 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst1~1\|datad " "Node \"inst\|inst3\|inst1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915155 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst5~0\|datad " "Node \"inst\|inst3\|inst5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915155 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 272 408 472 320 "inst5" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 312 248 312 360 "inst3" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 168 248 312 216 "inst1" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616662915155 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst10~0\|combout " "Node \"inst39\|inst3\|inst10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst8~3\|datad " "Node \"inst39\|inst3\|inst8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst8~3\|combout " "Node \"inst39\|inst3\|inst8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst10~0\|datac " "Node \"inst39\|inst3\|inst10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst6~1\|datac " "Node \"inst39\|inst3\|inst6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst6~1\|combout " "Node \"inst39\|inst3\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst10~0\|datad " "Node \"inst39\|inst3\|inst10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst6~1\|datad " "Node \"inst39\|inst3\|inst6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 592 408 472 640 "inst10" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 632 248 312 680 "inst8" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 488 248 312 536 "inst6" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616662915156 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst6~1\|combout " "Node \"inst\|inst3\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst6~1\|datad " "Node \"inst\|inst3\|inst6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst10~0\|datad " "Node \"inst\|inst3\|inst10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst10~0\|combout " "Node \"inst\|inst3\|inst10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst8~2\|datac " "Node \"inst\|inst3\|inst8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst8~2\|combout " "Node \"inst\|inst3\|inst8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst10~0\|datac " "Node \"inst\|inst3\|inst10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst3\|inst6~1\|datac " "Node \"inst\|inst3\|inst6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 488 248 312 536 "inst6" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 592 408 472 640 "inst10" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 632 248 312 680 "inst8" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616662915156 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst2\|datad " "Node \"inst39\|inst3\|inst2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst2\|combout " "Node \"inst39\|inst3\|inst2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~2\|datab " "Node \"inst39\|inst3\|inst3~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~2\|combout " "Node \"inst39\|inst3\|inst3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst1~1\|dataa " "Node \"inst39\|inst3\|inst1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst1~1\|combout " "Node \"inst39\|inst3\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst2\|datac " "Node \"inst39\|inst3\|inst2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst1~1\|datac " "Node \"inst39\|inst3\|inst1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~1\|datab " "Node \"inst39\|inst4\|inst3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~1\|combout " "Node \"inst39\|inst4\|inst3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~2\|dataa " "Node \"inst39\|inst4\|inst3~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~2\|combout " "Node \"inst39\|inst4\|inst3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst1~1\|datab " "Node \"inst39\|inst4\|inst1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst1~1\|combout " "Node \"inst39\|inst4\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst1~1\|dataa " "Node \"inst39\|inst4\|inst1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst2\|datac " "Node \"inst39\|inst4\|inst2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst2\|combout " "Node \"inst39\|inst4\|inst2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst5\|datab " "Node \"inst39\|inst4\|inst5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst5\|combout " "Node \"inst39\|inst4\|inst5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~1\|datad " "Node \"inst39\|inst3\|inst3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~1\|combout " "Node \"inst39\|inst3\|inst3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst3\|inst3~2\|datac " "Node \"inst39\|inst3\|inst3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst3~2\|datab " "Node \"inst39\|inst4\|inst3~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""} { "Warning" "WSTA_SCC_NODE" "inst39\|inst4\|inst2\|datad " "Node \"inst39\|inst4\|inst2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915156 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 240 248 312 288 "inst2" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 312 248 312 360 "inst3" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 168 248 312 216 "inst1" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 272 408 472 320 "inst5" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616662915156 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst1~1\|combout " "Node \"inst\|inst4\|inst1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915157 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3~1\|datad " "Node \"inst\|inst4\|inst3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915157 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3~1\|combout " "Node \"inst\|inst4\|inst3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915157 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3\|datad " "Node \"inst\|inst4\|inst3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915157 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3\|combout " "Node \"inst\|inst4\|inst3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915157 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst3~1\|datac " "Node \"inst\|inst4\|inst3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915157 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst1~1\|datac " "Node \"inst\|inst4\|inst1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915157 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst4\|inst1~1\|datad " "Node \"inst\|inst4\|inst1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616662915157 ""}  } { { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 168 248 312 216 "inst1" "" } } } } { "k155tm2.bdf" "" { Schematic "c:/_schematics/series_k155/k155tm2.bdf" { { 312 248 312 360 "inst3" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616662915157 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1616662915158 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1616662915159 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616662915159 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616662915162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616662915163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616662915166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616662915167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616662915168 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616662915168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.271 " "Worst-case recovery slack is -10.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.271             -19.949 R  " "  -10.271             -19.949 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616662915169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.666 " "Worst-case removal slack is -2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.666              -4.935 R  " "   -2.666              -4.935 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616662915170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.575 " "Worst-case minimum pulse width slack is -3.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.575             -44.139 R  " "   -3.575             -44.139 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616662915171 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616662915181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616662915196 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616662915412 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1616662915428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616662915429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616662915431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616662915432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616662915433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616662915433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.193 " "Worst-case recovery slack is -9.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.193             -17.844 R  " "   -9.193             -17.844 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616662915434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.350 " "Worst-case removal slack is -2.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.350              -4.395 R  " "   -2.350              -4.395 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616662915435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.171 " "Worst-case minimum pulse width slack is -3.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.171             -38.750 R  " "   -3.171             -38.750 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616662915436 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616662915446 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1616662915495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616662915523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616662915526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616662915527 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616662915527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.375 " "Worst-case recovery slack is -5.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.375             -10.631 R  " "   -5.375             -10.631 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616662915527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.449 " "Worst-case removal slack is -1.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.449              -2.559 R  " "   -1.449              -2.559 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616662915529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.176 R  " "   -3.000             -21.176 R " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616662915530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616662915530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616662915774 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616662915774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 67 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616662915796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 12:01:55 2021 " "Processing ended: Thu Mar 25 12:01:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616662915796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616662915796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616662915796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616662915796 ""}
