<stg><name>generate_udp<64></name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln82"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2">
<![CDATA[
entry:13 %state_4_load = load i2 %state_4

]]></Node>
<StgValue><ssdm name="state_4_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16">
<![CDATA[
entry:14 %header_idx_3_load = load i16 %header_idx_3

]]></Node>
<StgValue><ssdm name="header_idx_3_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
entry:15 %currWord_data_V = load i64 %header_header_V_3

]]></Node>
<StgValue><ssdm name="currWord_data_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:16 %switch_ln96 = switch i2 %state_4_load, void %sw.bb.i, i2 3, void %sw.bb18.i, i2 1, void %sw.bb3.i, i2 2, void %sw.bb9.i

]]></Node>
<StgValue><ssdm name="switch_ln96"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb9.i:0 %tmp_i_262 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2udpFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_262"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb9.i:1 %br_ln126 = br i1 %tmp_i_262, void %if.end17.i, void %if.then11.i

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then11.i:0 %tx_shift2udpFifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2udpFifo

]]></Node>
<StgValue><ssdm name="tx_shift2udpFifo_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="128">
<![CDATA[
if.then11.i:1 %currWord_data_V_19 = trunc i128 %tx_shift2udpFifo_read_1

]]></Node>
<StgValue><ssdm name="currWord_data_V_19"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then11.i:2 %currWord_last_V_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2udpFifo_read_1, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V_20"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
if.then11.i:3 %shl_ln76_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_3_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln76_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="23" op_0_bw="22">
<![CDATA[
if.then11.i:4 %zext_ln76_3 = zext i22 %shl_ln76_3

]]></Node>
<StgValue><ssdm name="zext_ln76_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then11.i:5 %add_ln76_3 = add i23 %zext_ln76_3, i23 64

]]></Node>
<StgValue><ssdm name="add_ln76_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then11.i:6 %icmp_ln76_3 = icmp_ult  i23 %add_ln76_3, i23 65

]]></Node>
<StgValue><ssdm name="icmp_ln76_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then11.i:7 %br_ln76 = br i1 %icmp_ln76_3, void %if.else.i167.i, void %if.then.i164.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
<literal name="icmp_ln76_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else.i167.i:0 %icmp_ln82_3 = icmp_eq  i16 %header_idx_3_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln82_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
<literal name="icmp_ln76_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i167.i:1 %br_ln82 = br i1 %icmp_ln82_3, void %_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i, void %if.then19.i171.i

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
<literal name="icmp_ln76_3" val="0"/>
<literal name="icmp_ln82_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then19.i171.i:0 %store_ln85 = store i16 1, i16 %header_idx_3

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
<literal name="icmp_ln76_3" val="0"/>
<literal name="icmp_ln82_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
if.then19.i171.i:1 %br_ln86 = br void %_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
<literal name="icmp_ln76_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i164.i:0 %add_ln79_3 = add i16 %header_idx_3_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln79_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
<literal name="icmp_ln76_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then.i164.i:1 %store_ln79 = store i16 %add_ln79_3, i16 %header_idx_3

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
<literal name="icmp_ln76_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
if.then.i164.i:2 %br_ln80 = br void %_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i:1 %tmp = partselect i9 @_ssdm_op_PartSelect.i9.i128.i32.i32, i128 %tx_shift2udpFifo_read_1, i32 64, i32 72

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i:5 %xor_ln132 = xor i1 %currWord_last_V_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i:6 %select_ln132_cast_i = select i1 %xor_ln132, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln132_cast_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i:7 %store_ln132 = store i2 %select_ln132_cast_i, i2 %state_4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.end17.i:0 %br_ln137 = br void %generate_udp<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
sw.bb3.i:0 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_3_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="23" op_0_bw="22">
<![CDATA[
sw.bb3.i:1 %zext_ln76 = zext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb3.i:2 %add_ln76 = add i23 %zext_ln76, i23 64

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb3.i:3 %icmp_ln76 = icmp_ult  i23 %add_ln76, i23 65

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb3.i:4 %br_ln76 = br i1 %icmp_ln76, void %if.else.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else.i.i:0 %icmp_ln82 = icmp_eq  i16 %header_idx_3_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i:1 %br_ln82 = br i1 %icmp_ln82, void %if.then5.i, void %if.then19.i.i

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then19.i.i:0 %store_ln85 = store i16 1, i16 %header_idx_3

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
if.then19.i.i:1 %br_ln0 = br void %if.then5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i.i:0 %add_ln79 = add i16 %header_idx_3_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then.i.i:1 %store_ln79 = store i16 %add_ln79, i16 %header_idx_3

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
if.then.i.i:2 %shl_ln8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %add_ln79, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="22">
<![CDATA[
if.then.i.i:3 %zext_ln80 = zext i22 %shl_ln8

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then.i.i:4 %sub_ln80 = sub i23 64, i23 %zext_ln80

]]></Node>
<StgValue><ssdm name="sub_ln80"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="23">
<![CDATA[
if.then.i.i:5 %trunc_ln80 = trunc i23 %sub_ln80

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
if.then.i.i:6 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln80, i32 22

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i.i:7 %sub_ln80_5 = sub i11 0, i11 %trunc_ln80

]]></Node>
<StgValue><ssdm name="sub_ln80_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:8 %trunc_ln80_1 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln80_5, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln80_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i.i:9 %sub_ln80_6 = sub i8 0, i8 %trunc_ln80_1

]]></Node>
<StgValue><ssdm name="sub_ln80_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:10 %tmp_63 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sub_ln80_6, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:11 %tmp_64 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %sub_ln80, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.then.i.i:12 %select_ln80 = select i1 %tmp_62, i5 %tmp_63, i5 %tmp_64

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then.i.i:13 %icmp_ln80 = icmp_eq  i5 %select_ln80, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i:14 %br_ln117 = br i1 %icmp_ln80, void %if.end6.i, void %if.then5.i

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then5.i:0 %store_ln119 = store i2 2, i2 %state_4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp><and_exp><literal name="state_4_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
if.then5.i:1 %br_ln120 = br void %if.end6.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb18.i:0 %tmp_194_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2udpFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_194_i"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb18.i:1 %br_ln139 = br i1 %tmp_194_i, void %if.end26.i, void %if.then20.i

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-1"/>
<literal name="tmp_194_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then20.i:0 %tx_shift2udpFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2udpFifo

]]></Node>
<StgValue><ssdm name="tx_shift2udpFifo_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-1"/>
<literal name="tmp_194_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then20.i:1 %currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2udpFifo_read, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-1"/>
<literal name="tmp_194_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then20.i:3 %br_ln143 = br i1 %currWord_last_V, void %if.end25.i, void %if.then24.i

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-1"/>
<literal name="tmp_194_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then24.i:0 %store_ln145 = store i2 0, i2 %state_4

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-1"/>
<literal name="tmp_194_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
if.then24.i:1 %br_ln146 = br void %if.end25.i

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-1"/>
<literal name="tmp_194_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
if.end25.i:0 %br_ln147 = br void %if.end26.i

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
if.end26.i:0 %br_ln148 = br void %generate_udp<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %tx_udpMetaFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln99 = br i1 %tmp_i, void %if.end.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then.i:0 %tx_udpMetaFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %tx_udpMetaFifo

]]></Node>
<StgValue><ssdm name="tx_udpMetaFifo_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then.i:1 %store_ln162 = store i16 0, i16 %header_idx_3

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:2 %tmp_195_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_195_i"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="64">
<![CDATA[
if.then.i:3 %trunc_ln628 = trunc i64 %tx_udpMetaFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i:4 %p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln628, i8 %tmp_195_i

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i:5 %p_Result_35 = partset i64 @_ssdm_op_PartSet.i64.i64.i16.i32.i32, i64 %currWord_data_V, i16 %p_Result_s, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:6 %tmp_197_i9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_197_i9"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:7 %tmp_198_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_198_i"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i:8 %p_Result_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_198_i, i8 %tmp_197_i9

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i:9 %p_Result_37 = partset i64 @_ssdm_op_PartSet.i64.i64.i16.i32.i32, i64 %p_Result_35, i16 %p_Result_36, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:10 %tmp_199_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_199_i"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:11 %tmp_200_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_200_i"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i:12 %p_Result_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_200_i, i8 %tmp_199_i

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i:13 %p_Result_14 = partset i64 @_ssdm_op_PartSet.i64.i64.i16.i32.i32, i64 %p_Result_37, i16 %p_Result_38, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then.i:14 %store_ln368 = store i64 %p_Result_14, i64 %header_header_V_3

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then.i:15 %store_ln108 = store i2 1, i2 %state_4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:16 %br_ln114 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln115 = br void %generate_udp<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i:0 %currWord_data_V_18 = phi i64 %currWord_data_V, void %if.then.i164.i, i64 %currWord_data_V, void %if.then19.i171.i, i64 %currWord_data_V_19, void %if.else.i167.i

]]></Node>
<StgValue><ssdm name="currWord_data_V_18"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="73" op_0_bw="73" op_1_bw="9" op_2_bw="64">
<![CDATA[
_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i:2 %tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 %tmp, i64 %currWord_data_V_18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="128" op_0_bw="73">
<![CDATA[
_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i:3 %zext_ln130 = zext i73 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i:4 %write_ln130 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_udp2ipFifo, i128 %zext_ln130

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-2"/>
<literal name="tmp_i_262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i:8 %br_ln136 = br void %if.end17.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.end6.i:0 %or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %currWord_data_V

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="72" op_0_bw="65">
<![CDATA[
if.end6.i:1 %sext_ln123 = sext i65 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="128" op_0_bw="72">
<![CDATA[
if.end6.i:2 %zext_ln123 = zext i72 %sext_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end6.i:3 %write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_udp2ipFifo, i128 %zext_ln123

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.end6.i:4 %br_ln124 = br void %generate_udp<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_4_load" val="-1"/>
<literal name="tmp_194_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then20.i:2 %write_ln142 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_udp2ipFifo, i128 %tx_shift2udpFifo_read

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0">
<![CDATA[
generate_udp<64>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
