<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `iomuxc` mod in crate `imxrt_ral`."><title>imxrt_ral::iomuxc - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module iomuxc</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.1</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module iomuxc</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#functions" title="Functions">Functions</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate imxrt_<wbr>ral</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">imxrt_ral</a></div><h1>Module <span>iomuxc</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/imxrt_ral/imxrt1011.rs.html#920">Source</a> </span></div><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><dl class="item-table"><dt><a class="mod" href="FLEXPWM1_PWMA_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA_SELECT_INPUT_0">FLEXPW<wbr>M1_<wbr>PWMA_<wbr>SELECT_<wbr>INPUT_<wbr>0</a></dt><dd>FLEXPWM1_PWMA_SELECT_INPUT_0 DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMA_SELECT_INPUT_1/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA_SELECT_INPUT_1">FLEXPW<wbr>M1_<wbr>PWMA_<wbr>SELECT_<wbr>INPUT_<wbr>1</a></dt><dd>FLEXPWM1_PWMA_SELECT_INPUT_1 DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMA_SELECT_INPUT_2/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA_SELECT_INPUT_2">FLEXPW<wbr>M1_<wbr>PWMA_<wbr>SELECT_<wbr>INPUT_<wbr>2</a></dt><dd>FLEXPWM1_PWMA_SELECT_INPUT_2 DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMA_SELECT_INPUT_3/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA_SELECT_INPUT_3">FLEXPW<wbr>M1_<wbr>PWMA_<wbr>SELECT_<wbr>INPUT_<wbr>3</a></dt><dd>FLEXPWM1_PWMA_SELECT_INPUT_3 DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMB_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB_SELECT_INPUT_0">FLEXPW<wbr>M1_<wbr>PWMB_<wbr>SELECT_<wbr>INPUT_<wbr>0</a></dt><dd>FLEXPWM1_PWMB_SELECT_INPUT_0 DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMB_SELECT_INPUT_1/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB_SELECT_INPUT_1">FLEXPW<wbr>M1_<wbr>PWMB_<wbr>SELECT_<wbr>INPUT_<wbr>1</a></dt><dd>FLEXPWM1_PWMB_SELECT_INPUT_1 DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMB_SELECT_INPUT_2/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB_SELECT_INPUT_2">FLEXPW<wbr>M1_<wbr>PWMB_<wbr>SELECT_<wbr>INPUT_<wbr>2</a></dt><dd>FLEXPWM1_PWMB_SELECT_INPUT_2 DAISY Register</dd><dt><a class="mod" href="FLEXPWM1_PWMB_SELECT_INPUT_3/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB_SELECT_INPUT_3">FLEXPW<wbr>M1_<wbr>PWMB_<wbr>SELECT_<wbr>INPUT_<wbr>3</a></dt><dd>FLEXPWM1_PWMB_SELECT_INPUT_3 DAISY Register</dd><dt><a class="mod" href="FLEXSPI_DQS_FA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI_DQS_FA_SELECT_INPUT">FLEXSPI_<wbr>DQS_<wbr>FA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI_DQS_FA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="FLEXSPI_DQS_FB_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI_DQS_FB_SELECT_INPUT">FLEXSPI_<wbr>DQS_<wbr>FB_<wbr>SELECT_<wbr>INPUT</a></dt><dd>FLEXSPI_DQS_FB_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="KPP_COL_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::KPP_COL_SELECT_INPUT_0">KPP_<wbr>COL_<wbr>SELECT_<wbr>INPUT_<wbr>0</a></dt><dd>KPP_COL_SELECT_INPUT_0 DAISY Register</dd><dt><a class="mod" href="KPP_COL_SELECT_INPUT_1/index.html" title="mod imxrt_ral::iomuxc::KPP_COL_SELECT_INPUT_1">KPP_<wbr>COL_<wbr>SELECT_<wbr>INPUT_<wbr>1</a></dt><dd>KPP_COL_SELECT_INPUT_1 DAISY Register</dd><dt><a class="mod" href="KPP_COL_SELECT_INPUT_2/index.html" title="mod imxrt_ral::iomuxc::KPP_COL_SELECT_INPUT_2">KPP_<wbr>COL_<wbr>SELECT_<wbr>INPUT_<wbr>2</a></dt><dd>KPP_COL_SELECT_INPUT_2 DAISY Register</dd><dt><a class="mod" href="KPP_COL_SELECT_INPUT_3/index.html" title="mod imxrt_ral::iomuxc::KPP_COL_SELECT_INPUT_3">KPP_<wbr>COL_<wbr>SELECT_<wbr>INPUT_<wbr>3</a></dt><dd>KPP_COL_SELECT_INPUT_3 DAISY Register</dd><dt><a class="mod" href="KPP_ROW_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::KPP_ROW_SELECT_INPUT_0">KPP_<wbr>ROW_<wbr>SELECT_<wbr>INPUT_<wbr>0</a></dt><dd>KPP_ROW_SELECT_INPUT_0 DAISY Register</dd><dt><a class="mod" href="KPP_ROW_SELECT_INPUT_1/index.html" title="mod imxrt_ral::iomuxc::KPP_ROW_SELECT_INPUT_1">KPP_<wbr>ROW_<wbr>SELECT_<wbr>INPUT_<wbr>1</a></dt><dd>KPP_ROW_SELECT_INPUT_1 DAISY Register</dd><dt><a class="mod" href="KPP_ROW_SELECT_INPUT_2/index.html" title="mod imxrt_ral::iomuxc::KPP_ROW_SELECT_INPUT_2">KPP_<wbr>ROW_<wbr>SELECT_<wbr>INPUT_<wbr>2</a></dt><dd>KPP_ROW_SELECT_INPUT_2 DAISY Register</dd><dt><a class="mod" href="KPP_ROW_SELECT_INPUT_3/index.html" title="mod imxrt_ral::iomuxc::KPP_ROW_SELECT_INPUT_3">KPP_<wbr>ROW_<wbr>SELECT_<wbr>INPUT_<wbr>3</a></dt><dd>KPP_ROW_SELECT_INPUT_3 DAISY Register</dd><dt><a class="mod" href="LPI2C1_HREQ_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C1_HREQ_SELECT_INPUT">LPI2<wbr>C1_<wbr>HREQ_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C1_HREQ_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C1_SCL_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C1_SCL_SELECT_INPUT">LPI2<wbr>C1_<wbr>SCL_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C1_SCL_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C1_SDA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C1_SDA_SELECT_INPUT">LPI2<wbr>C1_<wbr>SDA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C1_SDA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C2_SCL_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C2_SCL_SELECT_INPUT">LPI2<wbr>C2_<wbr>SCL_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C2_SCL_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPI2C2_SDA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C2_SDA_SELECT_INPUT">LPI2<wbr>C2_<wbr>SDA_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPI2C2_SDA_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI1_PCS_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_PCS_SELECT_INPUT_0">LPSP<wbr>I1_<wbr>PCS_<wbr>SELECT_<wbr>INPUT_<wbr>0</a></dt><dd>LPSPI1_PCS_SELECT_INPUT_0 DAISY Register</dd><dt><a class="mod" href="LPSPI1_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_SCK_SELECT_INPUT">LPSP<wbr>I1_<wbr>SCK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI1_SCK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI1_SDI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_SDI_SELECT_INPUT">LPSP<wbr>I1_<wbr>SDI_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI1_SDI_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI1_SDO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_SDO_SELECT_INPUT">LPSP<wbr>I1_<wbr>SDO_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI1_SDO_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI2_PCS_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_PCS_SELECT_INPUT_0">LPSP<wbr>I2_<wbr>PCS_<wbr>SELECT_<wbr>INPUT_<wbr>0</a></dt><dd>LPSPI2_PCS_SELECT_INPUT_0 DAISY Register</dd><dt><a class="mod" href="LPSPI2_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_SCK_SELECT_INPUT">LPSP<wbr>I2_<wbr>SCK_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI2_SCK_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI2_SDI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_SDI_SELECT_INPUT">LPSP<wbr>I2_<wbr>SDI_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI2_SDI_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPSPI2_SDO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_SDO_SELECT_INPUT">LPSP<wbr>I2_<wbr>SDO_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPSPI2_SDO_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART1_RXD_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART1_RXD_SELECT_INPUT">LPUAR<wbr>T1_<wbr>RXD_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART1_RXD_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART1_TXD_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART1_TXD_SELECT_INPUT">LPUAR<wbr>T1_<wbr>TXD_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART1_TXD_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART2_RXD_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART2_RXD_SELECT_INPUT">LPUAR<wbr>T2_<wbr>RXD_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART2_RXD_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART2_TXD_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART2_TXD_SELECT_INPUT">LPUAR<wbr>T2_<wbr>TXD_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART2_TXD_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART3_RXD_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART3_RXD_SELECT_INPUT">LPUAR<wbr>T3_<wbr>RXD_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART3_RXD_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART3_TXD_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART3_TXD_SELECT_INPUT">LPUAR<wbr>T3_<wbr>TXD_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART3_TXD_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART4_RXD_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART4_RXD_SELECT_INPUT">LPUAR<wbr>T4_<wbr>RXD_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART4_RXD_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="LPUART4_TXD_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART4_TXD_SELECT_INPUT">LPUAR<wbr>T4_<wbr>TXD_<wbr>SELECT_<wbr>INPUT</a></dt><dd>LPUART4_TXD_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="NMI_GLUE_NMI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::NMI_GLUE_NMI_SELECT_INPUT">NMI_<wbr>GLUE_<wbr>NMI_<wbr>SELECT_<wbr>INPUT</a></dt><dd>NMI_GLUE_NMI_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SPDIF_IN1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SPDIF_IN1_SELECT_INPUT">SPDIF_<wbr>IN1_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SPDIF_IN1_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SPDIF_TX_CLK2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SPDIF_TX_CLK2_SELECT_INPUT">SPDIF_<wbr>TX_<wbr>CLK2_<wbr>SELECT_<wbr>INPUT</a></dt><dd>SPDIF_TX_CLK2_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_08">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>08</a></dt><dd>SW_MUX_CTL_PAD_GPIO_08 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_09">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>09</a></dt><dd>SW_MUX_CTL_PAD_GPIO_09 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_10">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>10</a></dt><dd>SW_MUX_CTL_PAD_GPIO_10 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_11">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>11</a></dt><dd>SW_MUX_CTL_PAD_GPIO_11 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_12">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>12</a></dt><dd>SW_MUX_CTL_PAD_GPIO_12 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_13">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>13</a></dt><dd>SW_MUX_CTL_PAD_GPIO_13 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_08">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>08</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_08 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_09">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>09</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_09 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_10">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>10</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_10 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_11">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>11</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_11 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_12">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>12</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_12 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_13">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>13</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_13 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_14">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>14</a></dt><dd>SW_MUX_CTL_PAD_GPIO_AD_14 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_00">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>00</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_00 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_01">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>01</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_01 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_02">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>02</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_02 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_03">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>03</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_03 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_04">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>04</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_04 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_05">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>05</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_05 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_06">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>06</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_06 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_07">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>07</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_07 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_08">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>08</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_08 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_09">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>09</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_09 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_10">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>10</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_10 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_11">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>11</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_11 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_12">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>12</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_12 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_13">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>13</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_13 SW MUX Control Register</dd><dt><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_14">SW_<wbr>MUX_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>14</a></dt><dd>SW_MUX_CTL_PAD_GPIO_SD_14 SW MUX Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_07 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_08">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>08</a></dt><dd>SW_PAD_CTL_PAD_GPIO_08 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_09">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>09</a></dt><dd>SW_PAD_CTL_PAD_GPIO_09 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_10">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>10</a></dt><dd>SW_PAD_CTL_PAD_GPIO_10 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_11">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>11</a></dt><dd>SW_PAD_CTL_PAD_GPIO_11 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_12">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>12</a></dt><dd>SW_PAD_CTL_PAD_GPIO_12 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_13">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>13</a></dt><dd>SW_PAD_CTL_PAD_GPIO_13 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_07 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_08">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>08</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_08 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_09">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>09</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_09 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_10">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>10</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_10 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_11">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>11</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_11 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_12">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>12</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_12 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_13">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>13</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_13 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_14">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>AD_<wbr>14</a></dt><dd>SW_PAD_CTL_PAD_GPIO_AD_14 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_00">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>00</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_00 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_01">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>01</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_01 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_02">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>02</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_02 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_03">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>03</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_03 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_04">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>04</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_04 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_05">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>05</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_05 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_06">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>06</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_06 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_07">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>07</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_07 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_08">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>08</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_08 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_09">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>09</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_09 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_10">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>10</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_10 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_11">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>11</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_11 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_12">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>12</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_12 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_13">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>13</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_13 SW PAD Control Register</dd><dt><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_14">SW_<wbr>PAD_<wbr>CTL_<wbr>PAD_<wbr>GPIO_<wbr>SD_<wbr>14</a></dt><dd>SW_PAD_CTL_PAD_GPIO_SD_14 SW PAD Control Register</dd><dt><a class="mod" href="USB_OTG_ID_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USB_OTG_ID_SELECT_INPUT">USB_<wbr>OTG_<wbr>ID_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USB_OTG_ID_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="USB_OTG_OC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USB_OTG_OC_SELECT_INPUT">USB_<wbr>OTG_<wbr>OC_<wbr>SELECT_<wbr>INPUT</a></dt><dd>USB_OTG_OC_SELECT_INPUT DAISY Register</dd><dt><a class="mod" href="XEV_GLUE_RXEV_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XEV_GLUE_RXEV_SELECT_INPUT">XEV_<wbr>GLUE_<wbr>RXEV_<wbr>SELECT_<wbr>INPUT</a></dt><dd>XEV_GLUE_RXEV_SELECT_INPUT DAISY Register</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">Register<wbr>Block</a></dt><dd>IOMUXC</dd></dl><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">§</a></h2><dl class="item-table"><dt><a class="constant" href="constant.IOMUXC.html" title="constant imxrt_ral::iomuxc::IOMUXC">IOMUXC</a></dt><dd>IOMUXC</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.number.html" title="fn imxrt_ral::iomuxc::number">number</a></dt><dd>Returns the instance number <code>N</code> for a peripheral instance.</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.IOMUXC.html" title="type imxrt_ral::iomuxc::IOMUXC">IOMUXC</a></dt><dt><a class="type" href="type.Instance.html" title="type imxrt_ral::iomuxc::Instance">Instance</a></dt></dl></section></div></main></body></html>