INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'golden_bus_ROM' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'golden_bus_ROM'...
WARNING:sim - A core named 'golden_bus_ROM' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'golden_bus_ROM'...
Delivering associated files for 'golden_bus_ROM'...
Delivering EJava files for 'golden_bus_ROM'...
Generating implementation netlist for 'golden_bus_ROM'...
INFO:sim - Pre-processing HDL files for 'golden_bus_ROM'...
Running synthesis for 'golden_bus_ROM'
Running ngcbuild...
Writing VHO instantiation template for 'golden_bus_ROM'...
Writing VHDL behavioral simulation model for 'golden_bus_ROM'...
WARNING:sim - Overwriting existing file
   /home/brb/lapo2/incRam/tmp/_cg/golden_bus_ROM/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory /home/brb/lapo2/incRam/tmp/_cg/golden_bus_ROM
Generating ASY schematic symbol...
ERROR:sim:938 - Error while preparing for IP customization
ERROR:sim - Failed to initialize IP model.
WARNING:sim:946 - Failed to initialise IP Model for ASY schematic symbol
ERROR:sim:944 - Failed to generate ASY schematic symbol.
ERROR:sim - Failed to generate 'golden_bus_ROM'.  Failed to initialise IP Model
   for ASY schematic symbol

Wrote CGP file for project 'golden_bus_ROM'.
