Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Aug 20 23:22:31 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SpaceWire_light_AXI_timing_summary_routed.rpt -pb SpaceWire_light_AXI_timing_summary_routed.pb -rpx SpaceWire_light_AXI_timing_summary_routed.rpx -warn_on_violation
| Design       : SpaceWire_light_AXI
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: s_axi_controlregister_aclk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: s_axi_stream_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_axi_controlregister_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.293ns  (logic 3.098ns (58.526%)  route 2.195ns (41.474%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_awready_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_awready_reg/Q
                         net (fo=6, routed)           2.195     2.713    s_axi_controlregister_awready_OBUF
    U6                   OBUF (Prop_obuf_I_O)         2.580     5.293 r  s_axi_controlregister_awready_OBUF_inst/O
                         net (fo=0)                   0.000     5.293    s_axi_controlregister_awready
    U6                                                                r  s_axi_controlregister_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_axi_controlregister_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.284ns  (logic 3.105ns (58.772%)  route 2.178ns (41.228%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           2.178     2.696    s_axi_controlregister_bvalid_OBUF
    V4                   OBUF (Prop_obuf_I_O)         2.587     5.284 r  s_axi_controlregister_bvalid_OBUF_inst/O
                         net (fo=0)                   0.000     5.284    s_axi_controlregister_bvalid
    V4                                                                r  s_axi_controlregister_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_axi_stream_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.074ns  (logic 3.133ns (61.739%)  route 1.942ns (38.261%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/Q
                         net (fo=3, routed)           1.942     2.460    s_axi_stream_tready_OBUF
    T4                   OBUF (Prop_obuf_I_O)         2.615     5.074 r  s_axi_stream_tready_OBUF_inst/O
                         net (fo=0)                   0.000     5.074    s_axi_stream_tready
    T4                                                                r  s_axi_stream_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_axi_controlregister_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.993ns  (logic 3.106ns (62.203%)  route 1.887ns (37.797%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_wready_reg/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_wready_reg/Q
                         net (fo=1, routed)           1.887     2.405    s_axi_controlregister_wready_OBUF
    U4                   OBUF (Prop_obuf_I_O)         2.588     4.993 r  s_axi_controlregister_wready_OBUF_inst/O
                         net (fo=0)                   0.000     4.993    s_axi_controlregister_wready
    U4                                                                r  s_axi_controlregister_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_axi_controlregister_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.982ns  (logic 3.098ns (62.169%)  route 1.885ns (37.831%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/Q
                         net (fo=5, routed)           1.885     2.403    s_axi_controlregister_arready_OBUF
    U5                   OBUF (Prop_obuf_I_O)         2.580     4.982 r  s_axi_controlregister_arready_OBUF_inst/O
                         net (fo=0)                   0.000     4.982    s_axi_controlregister_arready
    U5                                                                r  s_axi_controlregister_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_axi_controlregister_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.853ns  (logic 3.101ns (63.901%)  route 1.752ns (36.099%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_rvalid_reg/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           1.752     2.270    s_axi_controlregister_rvalid_OBUF
    V5                   OBUF (Prop_obuf_I_O)         2.583     4.853 r  s_axi_controlregister_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     4.853    s_axi_controlregister_rvalid
    V5                                                                r  s_axi_controlregister_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_controlregister_wvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.723ns  (logic 1.214ns (32.602%)  route 2.509ns (67.398%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  s_axi_controlregister_wvalid (IN)
                         net (fo=0)                   0.000     0.000    s_axi_controlregister_wvalid
    AB5                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  s_axi_controlregister_wvalid_IBUF_inst/O
                         net (fo=6, routed)           1.516     2.482    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/s_axi_controlregister_wvalid_IBUF
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.606 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_i_3/O
                         net (fo=1, routed)           0.994     3.599    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     3.723 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     3.723    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_controlregister_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.405ns  (logic 1.088ns (31.948%)  route 2.317ns (68.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 f  s_axi_controlregister_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_controlregister_aresetn
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  s_axi_controlregister_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.085     2.049    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/s_axi_controlregister_aresetn_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.173 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.232     3.405    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X1Y15          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_controlregister_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.405ns  (logic 1.088ns (31.948%)  route 2.317ns (68.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 f  s_axi_controlregister_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_controlregister_aresetn
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  s_axi_controlregister_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.085     2.049    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/s_axi_controlregister_aresetn_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.173 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.232     3.405    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_controlregister_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.405ns  (logic 1.088ns (31.948%)  route 2.317ns (68.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 f  s_axi_controlregister_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_controlregister_aresetn
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  s_axi_controlregister_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.085     2.049    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/s_axi_controlregister_aresetn_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.173 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.232     3.405    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_wready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.434%)  route 0.150ns (51.566%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDSE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/C
    SLICE_X1Y15          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.150     0.291    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_wready
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDSE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/C
    SLICE_X1Y15          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.110     0.251    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_wready
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.296 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_wready_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.126%)  route 0.210ns (59.874%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDSE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/C
    SLICE_X1Y15          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.210     0.351    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_wready
    SLICE_X0Y14          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_wready_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read_reg[1]/Q
                         net (fo=4, routed)           0.149     0.313    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/state_read[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read[1]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.149     0.313    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/s_axi_controlregister_bvalid_OBUF
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.045     0.358 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     0.358    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (58.084%)  route 0.151ns (41.916%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read_reg[1]/Q
                         net (fo=4, routed)           0.151     0.315    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/state_read[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.360 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_rvalid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.457%)  route 0.161ns (43.543%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/Q
                         net (fo=5, routed)           0.161     0.325    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/s_axi_controlregister_arready_OBUF
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.370 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     0.370    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_rvalid_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.154%)  route 0.163ns (43.846%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/Q
                         net (fo=5, routed)           0.163     0.327    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/s_axi_controlregister_arready_OBUF
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_i_1/O
                         net (fo=1, routed)           0.000     0.372    SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/writes_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/Q
                         net (fo=3, routed)           0.177     0.341    SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/s_axi_stream_tready_OBUF
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.043     0.384 r  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/writes_done_i_1/O
                         net (fo=1, routed)           0.000     0.384    SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/writes_done_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/writes_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/Q
                         net (fo=3, routed)           0.177     0.341    SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/s_axi_stream_tready_OBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.045     0.386 r  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_i_1/O
                         net (fo=1, routed)           0.000     0.386    SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst/mst_exec_state_reg/D
  -------------------------------------------------------------------    -------------------





