# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_2  "../../../decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v"
verilog fifo_generator_v12_0  "../../../decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v"
verilog fifo_generator_v12_0  "../../../decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v"
verilog blk_mem_gen_v8_2  "../../../decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v"
verilog xil_defaultlib  "../../../decompression_testbench.srcs/sources_1/dma_controller.v"
verilog xil_defaultlib  "../../../decompression_testbench.srcs/sources_1/new/dummy_decompression.v"
verilog xil_defaultlib  "../../../decompression_testbench.srcs/sim_1/new/decompression_testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
