verilog-auto-inout-comp is a compiled Lisp function in `verilog-mode.el'.<br/><br/>(verilog-auto-inout-comp)<br/><br/>Expand AUTOINOUTCOMP statements, as part of M-x verilog-auto.<br/>Take input/output/inout statements from the specified module and<br/>insert the inverse into the current module (inputs become outputs<br/>and vice-versa.)  This is useful for making test and stimulus<br/>modules which need to have complementing I/O with another module.<br/>Any I/O which are already defined in this module will not be<br/>redefined.  For the complement of this function, see<br/>`verilog-auto-inout-module'.<br/><br/>Limitations:<br/>  If placed inside the parenthesis of a module declaration, it creates<br/>  Verilog 2001 style, else uses Verilog 1995 style.<br/><br/>  Concatenation and outputting partial buses is not supported.<br/><br/>  Module names must be resolvable to filenames.  See `verilog-auto-inst'.<br/><br/>  Signals are not inserted in the same order as in the original module,<br/>  though they will appear to be in the same order to an AUTOINST<br/>  instantiating either module.<br/><br/>An example:<br/><br/>	module ExampShell (/*AUTOARG*/);<br/>	   /*AUTOINOUTCOMP("ExampMain")*/<br/>	endmodule<br/><br/>	module ExampMain (i,o,io);<br/>          input i;<br/>          output o;<br/>          inout io;<br/>        endmodule<br/><br/>Typing M-x verilog-auto will make this into:<br/><br/>	module ExampShell (/*AUTOARG*/i,o,io);<br/>	   /*AUTOINOUTCOMP("ExampMain")*/<br/>           // Beginning of automatic in/out/inouts (from specific module)<br/>           output i;<br/>           inout io;<br/>           input o;<br/>	   // End of automatics<br/>	endmodule<br/><br/>You may also provide an optional regular expression, in which case only<br/>signals matching the regular expression will be included.  For example the<br/>same expansion will result from only extracting signals starting with i:<br/><br/>	   /*AUTOINOUTCOMP("ExampMain","^i")*/