// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cutVLAN_cutVLAN,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.546000,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1812,HLS_SYN_LUT=312,HLS_VERSION=2022_1}" *)

module cutVLAN (
        ap_clk,
        ap_rst_n,
        p_in_TDATA,
        p_in_TVALID,
        p_in_TREADY,
        p_in_TKEEP,
        p_in_TSTRB,
        p_in_TLAST,
        p_out_TDATA,
        p_out_TVALID,
        p_out_TREADY,
        p_out_TKEEP,
        p_out_TSTRB,
        p_out_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst_n;
input  [511:0] p_in_TDATA;
input   p_in_TVALID;
output   p_in_TREADY;
input  [63:0] p_in_TKEEP;
input  [63:0] p_in_TSTRB;
input  [0:0] p_in_TLAST;
output  [511:0] p_out_TDATA;
output   p_out_TVALID;
input   p_out_TREADY;
output  [63:0] p_out_TKEEP;
output  [63:0] p_out_TSTRB;
output  [0:0] p_out_TLAST;

 reg    ap_rst_n_inv;
reg   [1:0] current_stream;
reg   [511:0] dataholder_V;
reg   [0:0] cutpacket_V;
reg   [59:0] leftbyteskeep;
reg    p_out_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [1:0] current_stream_load_reg_502;
reg   [0:0] p_vld_reg_533;
reg   [0:0] icmp_ln1065_reg_542;
reg   [0:0] tmp_last_V_2_reg_537;
reg    ap_enable_reg_pp0_iter2;
reg   [1:0] current_stream_load_reg_502_pp0_iter1_reg;
reg   [0:0] p_vld_reg_533_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_reg_542_pp0_iter1_reg;
reg   [0:0] tmp_last_V_2_reg_537_pp0_iter1_reg;
reg   [0:0] p_vld8_reg_510;
reg   [0:0] cutpacket_V_load_reg_506;
reg   [0:0] p_vld8_reg_510_pp0_iter1_reg;
reg   [0:0] cutpacket_V_load_reg_506_pp0_iter1_reg;
reg   [511:0] reg_266;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op68_write_state2;
reg    ap_predicate_op77_write_state2;
reg    ap_predicate_op83_write_state2;
reg    ap_predicate_op90_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg    ap_predicate_op97_write_state3;
reg    ap_predicate_op98_write_state3;
reg    ap_predicate_op100_write_state3;
reg    ap_predicate_op101_write_state3;
wire    regslice_both_p_out_V_data_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] current_stream_load_load_fu_282_p1;
reg   [63:0] reg_271;
reg   [63:0] reg_277;
wire   [0:0] cutpacket_V_load_load_fu_286_p1;
wire   [0:0] grp_fu_236_p1;
wire   [0:0] grp_fu_252_p1;
reg   [0:0] tmp_last_V_reg_514;
wire   [511:0] zext_ln232_fu_296_p1;
wire   [0:0] icmp_ln1073_fu_310_p2;
reg   [0:0] icmp_ln1073_reg_524;
wire   [511:0] zext_ln232_1_fu_332_p1;
wire   [0:0] icmp_ln1065_fu_364_p2;
wire   [511:0] p_Result_1_fu_403_p5;
wire   [63:0] zext_ln13_fu_434_p1;
wire   [511:0] p_Result_s_fu_467_p5;
wire   [63:0] zext_ln1715_fu_491_p1;
reg    ap_block_pp0_stage0_subdone;
reg   [511:0] ap_phi_mux_dataholder_V_new_2_phi_fu_141_p6;
reg   [511:0] ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138;
wire   [511:0] ap_phi_reg_pp0_iter0_dataholder_V_new_2_reg_138;
reg   [63:0] ap_phi_mux_temp_p_keep_V_phi_fu_154_p6;
wire   [63:0] p_Result_2_fu_421_p3;
reg   [63:0] ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149;
wire   [63:0] ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_149;
reg   [0:0] ap_phi_mux_temp_p_last_V_phi_fu_170_p6;
reg   [0:0] ap_phi_reg_pp0_iter1_temp_p_last_V_reg_165;
wire   [0:0] ap_phi_reg_pp0_iter0_temp_p_last_V_reg_165;
reg   [0:0] ap_phi_mux_dataholder_V_flag_5_phi_fu_187_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_dataholder_V_flag_5_reg_183;
reg   [0:0] ap_phi_reg_pp0_iter1_dataholder_V_flag_5_reg_183;
reg   [511:0] ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14;
wire   [511:0] ap_phi_reg_pp0_iter1_dataholder_V_new_5_reg_210;
wire   [0:0] grp_nbread_fu_108_p5_0;
reg    ap_block_pp0_stage0_01001;
wire   [479:0] grp_fu_256_p4;
wire   [59:0] tmp_1_fu_300_p4;
wire   [15:0] tmp_fu_354_p4;
wire   [31:0] trunc_ln674_1_fu_399_p1;
wire   [3:0] trunc_ln674_2_fu_417_p1;
wire   [383:0] tmp_s_fu_449_p4;
wire   [95:0] trunc_ln674_fu_445_p1;
wire   [479:0] tmp_2_fu_459_p3;
wire   [59:0] r_V_fu_481_p4;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_p_in_V_data_V_U_apdone_blk;
wire   [511:0] p_in_TDATA_int_regslice;
wire    p_in_TVALID_int_regslice;
reg    p_in_TREADY_int_regslice;
wire    regslice_both_p_in_V_data_V_U_ack_in;
wire    regslice_both_p_in_V_keep_V_U_apdone_blk;
wire   [63:0] p_in_TKEEP_int_regslice;
wire    regslice_both_p_in_V_keep_V_U_vld_out;
wire    regslice_both_p_in_V_keep_V_U_ack_in;
wire    regslice_both_p_in_V_strb_V_U_apdone_blk;
wire   [63:0] p_in_TSTRB_int_regslice;
wire    regslice_both_p_in_V_strb_V_U_vld_out;
wire    regslice_both_p_in_V_strb_V_U_ack_in;
wire    regslice_both_p_in_V_last_V_U_apdone_blk;
wire   [0:0] p_in_TLAST_int_regslice;
wire    regslice_both_p_in_V_last_V_U_vld_out;
wire    regslice_both_p_in_V_last_V_U_ack_in;
reg   [511:0] p_out_TDATA_int_regslice;
reg    p_out_TVALID_int_regslice;
wire    p_out_TREADY_int_regslice;
wire    regslice_both_p_out_V_data_V_U_vld_out;
wire    regslice_both_p_out_V_keep_V_U_apdone_blk;
reg   [63:0] p_out_TKEEP_int_regslice;
wire    regslice_both_p_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_p_out_V_keep_V_U_vld_out;
wire    regslice_both_p_out_V_strb_V_U_apdone_blk;
reg   [63:0] p_out_TSTRB_int_regslice;
wire    regslice_both_p_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_p_out_V_strb_V_U_vld_out;
wire    regslice_both_p_out_V_last_V_U_apdone_blk;
reg   [0:0] p_out_TLAST_int_regslice;
wire    regslice_both_p_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_p_out_V_last_V_U_vld_out;
reg    ap_condition_236;
reg    ap_condition_226;
reg    ap_condition_189;
reg    ap_condition_629;
reg    ap_condition_633;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 current_stream = 2'd0;
#0 dataholder_V = 512'd0;
#0 cutpacket_V = 1'd0;
#0 leftbyteskeep = 60'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

cutVLAN_regslice_both #(
    .DataWidth( 512 ))
regslice_both_p_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_in_TDATA),
    .vld_in(p_in_TVALID),
    .ack_in(regslice_both_p_in_V_data_V_U_ack_in),
    .data_out(p_in_TDATA_int_regslice),
    .vld_out(p_in_TVALID_int_regslice),
    .ack_out(p_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_p_in_V_data_V_U_apdone_blk)
);

cutVLAN_regslice_both #(
    .DataWidth( 64 ))
regslice_both_p_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_in_TKEEP),
    .vld_in(p_in_TVALID),
    .ack_in(regslice_both_p_in_V_keep_V_U_ack_in),
    .data_out(p_in_TKEEP_int_regslice),
    .vld_out(regslice_both_p_in_V_keep_V_U_vld_out),
    .ack_out(p_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_p_in_V_keep_V_U_apdone_blk)
);

cutVLAN_regslice_both #(
    .DataWidth( 64 ))
regslice_both_p_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_in_TSTRB),
    .vld_in(p_in_TVALID),
    .ack_in(regslice_both_p_in_V_strb_V_U_ack_in),
    .data_out(p_in_TSTRB_int_regslice),
    .vld_out(regslice_both_p_in_V_strb_V_U_vld_out),
    .ack_out(p_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_p_in_V_strb_V_U_apdone_blk)
);

cutVLAN_regslice_both #(
    .DataWidth( 1 ))
regslice_both_p_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_in_TLAST),
    .vld_in(p_in_TVALID),
    .ack_in(regslice_both_p_in_V_last_V_U_ack_in),
    .data_out(p_in_TLAST_int_regslice),
    .vld_out(regslice_both_p_in_V_last_V_U_vld_out),
    .ack_out(p_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_p_in_V_last_V_U_apdone_blk)
);

cutVLAN_regslice_both #(
    .DataWidth( 512 ))
regslice_both_p_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_out_TDATA_int_regslice),
    .vld_in(p_out_TVALID_int_regslice),
    .ack_in(p_out_TREADY_int_regslice),
    .data_out(p_out_TDATA),
    .vld_out(regslice_both_p_out_V_data_V_U_vld_out),
    .ack_out(p_out_TREADY),
    .apdone_blk(regslice_both_p_out_V_data_V_U_apdone_blk)
);

cutVLAN_regslice_both #(
    .DataWidth( 64 ))
regslice_both_p_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_out_TKEEP_int_regslice),
    .vld_in(p_out_TVALID_int_regslice),
    .ack_in(regslice_both_p_out_V_keep_V_U_ack_in_dummy),
    .data_out(p_out_TKEEP),
    .vld_out(regslice_both_p_out_V_keep_V_U_vld_out),
    .ack_out(p_out_TREADY),
    .apdone_blk(regslice_both_p_out_V_keep_V_U_apdone_blk)
);

cutVLAN_regslice_both #(
    .DataWidth( 64 ))
regslice_both_p_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_out_TSTRB_int_regslice),
    .vld_in(p_out_TVALID_int_regslice),
    .ack_in(regslice_both_p_out_V_strb_V_U_ack_in_dummy),
    .data_out(p_out_TSTRB),
    .vld_out(regslice_both_p_out_V_strb_V_U_vld_out),
    .ack_out(p_out_TREADY),
    .apdone_blk(regslice_both_p_out_V_strb_V_U_apdone_blk)
);

cutVLAN_regslice_both #(
    .DataWidth( 1 ))
regslice_both_p_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_out_TLAST_int_regslice),
    .vld_in(p_out_TVALID_int_regslice),
    .ack_in(regslice_both_p_out_V_last_V_U_ack_in_dummy),
    .data_out(p_out_TLAST),
    .vld_out(regslice_both_p_out_V_last_V_U_vld_out),
    .ack_out(p_out_TREADY),
    .apdone_blk(regslice_both_p_out_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1065_fu_364_p2 == 1'd0) & (grp_fu_236_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | (~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_236_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_236_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_236_p1 == 1'd1) & (cutpacket_V_load_load_fu_286_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_dataholder_V_flag_5_reg_183 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_dataholder_V_flag_5_reg_183 <= ap_phi_reg_pp0_iter0_dataholder_V_flag_5_reg_183;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_189)) begin
        if ((1'b1 == ap_condition_226)) begin
            ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138 <= zext_ln232_fu_296_p1;
        end else if ((1'b1 == ap_condition_236)) begin
            ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138 <= zext_ln232_1_fu_332_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138 <= ap_phi_reg_pp0_iter0_dataholder_V_new_2_reg_138;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_189)) begin
        if ((1'b1 == ap_condition_226)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149 <= p_in_TKEEP_int_regslice;
        end else if ((1'b1 == ap_condition_236)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149 <= 64'd18446744073709551615;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149 <= ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_149;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_fu_310_p2 == 1'd0) & (grp_fu_252_p1 == 1'd1) & (grp_fu_236_p1 == 1'd1) & (cutpacket_V_load_load_fu_286_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_252_p1 == 1'd0) & (grp_fu_236_p1 == 1'd1) & (cutpacket_V_load_load_fu_286_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_temp_p_last_V_reg_165 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_temp_p_last_V_reg_165 <= ap_phi_reg_pp0_iter0_temp_p_last_V_reg_165;
    end
end

always @ (posedge ap_clk) begin
    if (((~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1065_fu_364_p2 == 1'd1) & (grp_fu_252_p1 == 1'd0) & (grp_fu_236_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | (~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1065_fu_364_p2 == 1'd0) & (grp_fu_252_p1 == 1'd0) & (grp_fu_236_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) begin
        current_stream <= 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd2) & (1'b1 == 1'b1))) begin
        current_stream <= 2'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_fu_310_p2 == 1'd1) & (grp_fu_252_p1 == 1'd1) & (grp_fu_236_p1 == 1'd1) & (cutpacket_V_load_load_fu_286_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1))) begin
        current_stream <= 2'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_fu_310_p2 == 1'd0) & (grp_fu_252_p1 == 1'd1) & (grp_fu_236_p1 == 1'd1) & (cutpacket_V_load_load_fu_286_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1))) begin
        current_stream <= 2'd2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_252_p1 == 1'd1) & (grp_fu_236_p1 == 1'd1) & (cutpacket_V_load_load_fu_286_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1))) begin
        current_stream <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_629)) begin
        if ((icmp_ln1065_fu_364_p2 == 1'd1)) begin
            cutpacket_V <= 1'd1;
        end else if ((icmp_ln1065_fu_364_p2 == 1'd0)) begin
            cutpacket_V <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_633)) begin
            leftbyteskeep <= {{p_in_TKEEP_int_regslice[63:4]}};
        end else if (((current_stream_load_reg_502 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            leftbyteskeep <= 60'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        current_stream_load_reg_502 <= current_stream;
        current_stream_load_reg_502_pp0_iter1_reg <= current_stream_load_reg_502;
        cutpacket_V_load_reg_506 <= cutpacket_V;
        cutpacket_V_load_reg_506_pp0_iter1_reg <= cutpacket_V_load_reg_506;
        icmp_ln1065_reg_542_pp0_iter1_reg <= icmp_ln1065_reg_542;
        p_vld8_reg_510_pp0_iter1_reg <= p_vld8_reg_510;
        p_vld_reg_533_pp0_iter1_reg <= p_vld_reg_533;
        tmp_last_V_2_reg_537_pp0_iter1_reg <= tmp_last_V_2_reg_537;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_dataholder_V_flag_5_phi_fu_187_p14 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataholder_V <= ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14;
    end
end

always @ (posedge ap_clk) begin
    if ((~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_236_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1065_reg_542 <= icmp_ln1065_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_252_p1 == 1'd1) & (grp_fu_236_p1 == 1'd1) & (cutpacket_V_load_load_fu_286_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1))) begin
        icmp_ln1073_reg_524 <= icmp_ln1073_fu_310_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1))) begin
        p_vld8_reg_510 <= grp_nbread_fu_108_p5_0;
        tmp_last_V_reg_514 <= p_in_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        p_vld_reg_533 <= grp_nbread_fu_108_p5_0;
        tmp_last_V_2_reg_537 <= p_in_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1)))) begin
        reg_266 <= p_in_TDATA_int_regslice;
        reg_271 <= p_in_TKEEP_int_regslice;
        reg_277 <= p_in_TSTRB_int_regslice;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((cutpacket_V_load_reg_506 == 1'd1) & (p_vld8_reg_510 == 1'd1) & (current_stream_load_reg_502 == 2'd1)) | (~(current_stream_load_reg_502 == 2'd1) & ~(current_stream_load_reg_502 == 2'd2) & (icmp_ln1065_reg_542 == 1'd1) & (p_vld_reg_533 == 1'd1)))) begin
        ap_phi_mux_dataholder_V_flag_5_phi_fu_187_p14 = 1'd1;
    end else begin
        ap_phi_mux_dataholder_V_flag_5_phi_fu_187_p14 = ap_phi_reg_pp0_iter1_dataholder_V_flag_5_reg_183;
    end
end

always @ (*) begin
    if (((cutpacket_V_load_reg_506 == 1'd1) & (p_vld8_reg_510 == 1'd1) & (current_stream_load_reg_502 == 2'd1) & (icmp_ln1073_reg_524 == 1'd1) & (tmp_last_V_reg_514 == 1'd1))) begin
        ap_phi_mux_dataholder_V_new_2_phi_fu_141_p6 = p_Result_1_fu_403_p5;
    end else begin
        ap_phi_mux_dataholder_V_new_2_phi_fu_141_p6 = ap_phi_reg_pp0_iter1_dataholder_V_new_2_reg_138;
    end
end

always @ (*) begin
    if (((cutpacket_V_load_reg_506 == 1'd1) & (p_vld8_reg_510 == 1'd1) & (current_stream_load_reg_502 == 2'd1))) begin
        ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14 = ap_phi_mux_dataholder_V_new_2_phi_fu_141_p6;
    end else if ((~(current_stream_load_reg_502 == 2'd1) & ~(current_stream_load_reg_502 == 2'd2) & (icmp_ln1065_reg_542 == 1'd1) & (p_vld_reg_533 == 1'd1))) begin
        ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14 = p_Result_s_fu_467_p5;
    end else begin
        ap_phi_mux_dataholder_V_new_5_phi_fu_214_p14 = ap_phi_reg_pp0_iter1_dataholder_V_new_5_reg_210;
    end
end

always @ (*) begin
    if (((cutpacket_V_load_reg_506 == 1'd1) & (p_vld8_reg_510 == 1'd1) & (current_stream_load_reg_502 == 2'd1) & (icmp_ln1073_reg_524 == 1'd1) & (tmp_last_V_reg_514 == 1'd1))) begin
        ap_phi_mux_temp_p_keep_V_phi_fu_154_p6 = p_Result_2_fu_421_p3;
    end else begin
        ap_phi_mux_temp_p_keep_V_phi_fu_154_p6 = ap_phi_reg_pp0_iter1_temp_p_keep_V_reg_149;
    end
end

always @ (*) begin
    if (((cutpacket_V_load_reg_506 == 1'd1) & (p_vld8_reg_510 == 1'd1) & (current_stream_load_reg_502 == 2'd1) & (icmp_ln1073_reg_524 == 1'd1) & (tmp_last_V_reg_514 == 1'd1))) begin
        ap_phi_mux_temp_p_last_V_phi_fu_170_p6 = 1'd1;
    end else begin
        ap_phi_mux_temp_p_last_V_phi_fu_170_p6 = ap_phi_reg_pp0_iter1_temp_p_last_V_reg_165;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (((p_in_TVALID_int_regslice == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1)) | (~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) | (~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) | (~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) | (~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))))) begin
        p_in_TREADY_int_regslice = 1'b1;
    end else begin
        p_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((cutpacket_V_load_reg_506 == 1'd1) & (p_vld8_reg_510 == 1'd1) & (current_stream_load_reg_502 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(current_stream_load_reg_502_pp0_iter1_reg == 2'd1) & ~(current_stream_load_reg_502_pp0_iter1_reg == 2'd2) & (icmp_ln1065_reg_542_pp0_iter1_reg == 1'd0) & (p_vld_reg_533_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~(current_stream_load_reg_502_pp0_iter1_reg == 2'd1) & ~(current_stream_load_reg_502_pp0_iter1_reg == 2'd2) & (tmp_last_V_2_reg_537_pp0_iter1_reg == 1'd1) & (icmp_ln1065_reg_542_pp0_iter1_reg == 1'd1) & (p_vld_reg_533_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((current_stream_load_reg_502_pp0_iter1_reg == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cutpacket_V_load_reg_506_pp0_iter1_reg == 1'd0) & (p_vld8_reg_510_pp0_iter1_reg == 1'd1)) | ((current_stream_load_reg_502_pp0_iter1_reg == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cutpacket_V_load_reg_506_pp0_iter1_reg == 1'd1) & (p_vld8_reg_510_pp0_iter1_reg == 1'd1)) | ((current_stream_load_reg_502_pp0_iter1_reg == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~(current_stream_load_reg_502 == 2'd1) & ~(current_stream_load_reg_502 == 2'd2) & (icmp_ln1065_reg_542 == 1'd0) & (p_vld_reg_533 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(current_stream_load_reg_502 == 2'd1) & ~(current_stream_load_reg_502 == 2'd2) & (tmp_last_V_2_reg_537 == 1'd1) & (icmp_ln1065_reg_542 == 1'd1) & (p_vld_reg_533 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((current_stream_load_reg_502 == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((cutpacket_V_load_reg_506 == 1'd0) & (p_vld8_reg_510 == 1'd1) & (current_stream_load_reg_502 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_out_TDATA_blk_n = p_out_TREADY_int_regslice;
    end else begin
        p_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1))) begin
        p_out_TDATA_int_regslice = p_Result_s_fu_467_p5;
    end else if (((current_stream_load_reg_502 == 2'd2) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_TDATA_int_regslice = dataholder_V;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op77_write_state2 == 1'b1))) begin
        p_out_TDATA_int_regslice = p_Result_1_fu_403_p5;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op83_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1)))) begin
        p_out_TDATA_int_regslice = reg_266;
    end else begin
        p_out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1))) begin
        p_out_TKEEP_int_regslice = zext_ln1715_fu_491_p1;
    end else if (((current_stream_load_reg_502 == 2'd2) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_TKEEP_int_regslice = zext_ln13_fu_434_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op77_write_state2 == 1'b1))) begin
        p_out_TKEEP_int_regslice = ap_phi_mux_temp_p_keep_V_phi_fu_154_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op83_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1)))) begin
        p_out_TKEEP_int_regslice = reg_271;
    end else begin
        p_out_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op83_write_state2 == 1'b1))) begin
        p_out_TLAST_int_regslice = tmp_last_V_2_reg_537;
    end else if ((((current_stream_load_reg_502 == 2'd2) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1)))) begin
        p_out_TLAST_int_regslice = 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op77_write_state2 == 1'b1))) begin
        p_out_TLAST_int_regslice = ap_phi_mux_temp_p_last_V_phi_fu_170_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1))) begin
        p_out_TLAST_int_regslice = tmp_last_V_reg_514;
    end else begin
        p_out_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((current_stream_load_reg_502 == 2'd2) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_TSTRB_int_regslice = 64'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op83_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1)))) begin
        p_out_TSTRB_int_regslice = reg_277;
    end else begin
        p_out_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((current_stream_load_reg_502 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op83_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1)))) begin
        p_out_TVALID_int_regslice = 1'b1;
    end else begin
        p_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_p_out_V_data_V_U_apdone_blk == 1'b1) | ((current_stream_load_reg_502_pp0_iter1_reg == 2'd2) & (p_out_TREADY_int_regslice == 1'b0)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op101_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op98_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op97_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((p_out_TREADY_int_regslice == 1'b0) & (current_stream_load_reg_502 == 2'd2)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op83_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op68_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | (regslice_both_p_out_V_data_V_U_apdone_blk == 1'b1) | ((current_stream_load_reg_502_pp0_iter1_reg == 2'd2) & (p_out_TREADY_int_regslice == 1'b0)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op101_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op98_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op97_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((p_out_TREADY_int_regslice == 1'b0) & (current_stream_load_reg_502 == 2'd2)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op83_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op68_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | (regslice_both_p_out_V_data_V_U_apdone_blk == 1'b1) | ((current_stream_load_reg_502_pp0_iter1_reg == 2'd2) & (p_out_TREADY_int_regslice == 1'b0)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op101_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op98_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op97_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((p_out_TREADY_int_regslice == 1'b0) & (current_stream_load_reg_502 == 2'd2)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op83_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op68_write_state2 == 1'b1)))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = (((p_out_TREADY_int_regslice == 1'b0) & (current_stream_load_reg_502 == 2'd2)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op83_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op68_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((p_out_TREADY_int_regslice == 1'b0) & (current_stream_load_reg_502 == 2'd2)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op83_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op77_write_state2 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op68_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = (((current_stream_load_reg_502_pp0_iter1_reg == 2'd2) & (p_out_TREADY_int_regslice == 1'b0)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op101_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op98_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op97_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_p_out_V_data_V_U_apdone_blk == 1'b1) | ((current_stream_load_reg_502_pp0_iter1_reg == 2'd2) & (p_out_TREADY_int_regslice == 1'b0)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op101_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op98_write_state3 == 1'b1)) | ((p_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op97_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_189 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_condition_226 = ((grp_fu_252_p1 == 1'd0) & (grp_fu_236_p1 == 1'd1) & (cutpacket_V_load_load_fu_286_p1 == 1'd1) & (current_stream_load_load_fu_282_p1 == 2'd1));
end

always @ (*) begin
    ap_condition_236 = ((icmp_ln1073_fu_310_p2 == 1'd0) & (grp_fu_252_p1 == 1'd1) & (grp_fu_236_p1 == 1'd1) & (cutpacket_V_load_load_fu_286_p1 == 1'd1) & (current_stream_load_load_fu_282_p1 == 2'd1));
end

always @ (*) begin
    ap_condition_629 = (~(current_stream_load_load_fu_282_p1 == 2'd2) & ~(current_stream_load_load_fu_282_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_252_p1 == 1'd0) & (grp_fu_236_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_condition_633 = ((icmp_ln1073_fu_310_p2 == 1'd0) & (grp_fu_252_p1 == 1'd1) & (grp_fu_236_p1 == 1'd1) & (cutpacket_V_load_load_fu_286_p1 == 1'd1) & (current_stream_load_load_fu_282_p1 == 2'd1) & (1'b1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_dataholder_V_flag_5_reg_183 = 'bx;

assign ap_phi_reg_pp0_iter0_dataholder_V_new_2_reg_138 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_p_keep_V_reg_149 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_p_last_V_reg_165 = 'bx;

assign ap_phi_reg_pp0_iter1_dataholder_V_new_5_reg_210 = 'bx;

always @ (*) begin
    ap_predicate_op100_write_state3 = (~(current_stream_load_reg_502_pp0_iter1_reg == 2'd1) & ~(current_stream_load_reg_502_pp0_iter1_reg == 2'd2) & (icmp_ln1065_reg_542_pp0_iter1_reg == 1'd0) & (p_vld_reg_533_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op101_write_state3 = (~(current_stream_load_reg_502_pp0_iter1_reg == 2'd1) & ~(current_stream_load_reg_502_pp0_iter1_reg == 2'd2) & (tmp_last_V_2_reg_537_pp0_iter1_reg == 1'd1) & (icmp_ln1065_reg_542_pp0_iter1_reg == 1'd1) & (p_vld_reg_533_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op68_write_state2 = ((cutpacket_V_load_reg_506 == 1'd0) & (p_vld8_reg_510 == 1'd1) & (current_stream_load_reg_502 == 2'd1));
end

always @ (*) begin
    ap_predicate_op77_write_state2 = ((cutpacket_V_load_reg_506 == 1'd1) & (p_vld8_reg_510 == 1'd1) & (current_stream_load_reg_502 == 2'd1));
end

always @ (*) begin
    ap_predicate_op83_write_state2 = (~(current_stream_load_reg_502 == 2'd1) & ~(current_stream_load_reg_502 == 2'd2) & (icmp_ln1065_reg_542 == 1'd0) & (p_vld_reg_533 == 1'd1));
end

always @ (*) begin
    ap_predicate_op90_write_state2 = (~(current_stream_load_reg_502 == 2'd1) & ~(current_stream_load_reg_502 == 2'd2) & (tmp_last_V_2_reg_537 == 1'd1) & (icmp_ln1065_reg_542 == 1'd1) & (p_vld_reg_533 == 1'd1));
end

always @ (*) begin
    ap_predicate_op97_write_state3 = ((current_stream_load_reg_502_pp0_iter1_reg == 2'd1) & (cutpacket_V_load_reg_506_pp0_iter1_reg == 1'd0) & (p_vld8_reg_510_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op98_write_state3 = ((current_stream_load_reg_502_pp0_iter1_reg == 2'd1) & (cutpacket_V_load_reg_506_pp0_iter1_reg == 1'd1) & (p_vld8_reg_510_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign current_stream_load_load_fu_282_p1 = current_stream;

assign cutpacket_V_load_load_fu_286_p1 = cutpacket_V;

assign grp_fu_236_p1 = grp_nbread_fu_108_p5_0;

assign grp_fu_252_p1 = p_in_TLAST_int_regslice;

assign grp_fu_256_p4 = {{p_in_TDATA_int_regslice[511:32]}};

assign grp_nbread_fu_108_p5_0 = p_in_TVALID_int_regslice;

assign icmp_ln1065_fu_364_p2 = ((tmp_fu_354_p4 == 16'd129) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_310_p2 = ((tmp_1_fu_300_p4 == 60'd0) ? 1'b1 : 1'b0);

assign p_Result_1_fu_403_p5 = {{trunc_ln674_1_fu_399_p1}, {dataholder_V[479:0]}};

assign p_Result_2_fu_421_p3 = {{trunc_ln674_2_fu_417_p1}, {60'd1152921504606846975}};

assign p_Result_s_fu_467_p5 = {{dataholder_V[511:480]}, {tmp_2_fu_459_p3}};

assign p_in_TREADY = regslice_both_p_in_V_data_V_U_ack_in;

assign p_out_TVALID = regslice_both_p_out_V_data_V_U_vld_out;

assign r_V_fu_481_p4 = {{reg_271[63:4]}};

assign tmp_1_fu_300_p4 = {{p_in_TKEEP_int_regslice[63:4]}};

assign tmp_2_fu_459_p3 = {{tmp_s_fu_449_p4}, {trunc_ln674_fu_445_p1}};

assign tmp_fu_354_p4 = {{p_in_TDATA_int_regslice[111:96]}};

assign tmp_s_fu_449_p4 = {{reg_266[511:128]}};

assign trunc_ln674_1_fu_399_p1 = reg_266[31:0];

assign trunc_ln674_2_fu_417_p1 = reg_271[3:0];

assign trunc_ln674_fu_445_p1 = reg_266[95:0];

assign zext_ln13_fu_434_p1 = leftbyteskeep;

assign zext_ln1715_fu_491_p1 = r_V_fu_481_p4;

assign zext_ln232_1_fu_332_p1 = grp_fu_256_p4;

assign zext_ln232_fu_296_p1 = grp_fu_256_p4;


reg find_kernel_block = 0;
// synthesis translate_off
`include "cutVLAN_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //cutVLAN

