The aim of this project is to design an Elevator simulator for the Digital Systems Design Course.

This project was implemented in ISE Simulator (VHDL language) and tested on a FPGA Nexys 4 board.
