| Wirelist created using version 5.4.
| Sch_Warning - Writing wir file harlemshakedetector.1 with unlimited text lengt
+ h support.  This functionality may not be supported by all applications.
V 5.4
K 235001075000 newschematic
DW harlemshakedetector
Q Case
Q UTL
|Q Electrical:v_constant 1
AS Electrical:v_constant PINORDER=POS NEG
AS Electrical:v_constant SIMMODEL=VHDL
AS Electrical:v_constant VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_constant VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0
AS Electrical:v_constant VHDL_GENERIC_LEVEL=VOLTAGE
AS Electrical:v_constant VHDLFILE=V_CONSTANT.VHD
AS Electrical:v_constant VHDL=EDULIB.V_CONSTANT
AS Electrical:v_constant DESCRIPTION=CONSTANT VOLTAGE SOURCE
AS Electrical:v_constant REFDES=V?
AS Electrical:v_constant INOV_VER_REC=17:40_10-2-03
AP Electrical:v_constant 1 PINTYPE=TERMINAL
AP Electrical:v_constant 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_constant 2 PINTYPE=TERMINAL
AP Electrical:v_constant 2 VHDL_TYPE=ELECTRICAL
|Q Via_Models:via_cmp_oa 1
AS Via_Models:via_cmp_oa PLOT_QUANTITIES=STRESS_RATIO_AVDD3
AS Via_Models:via_cmp_oa VHDL_GENERIC_TC_VOS=INTEGER_VECTOR:=(20,20,20)
AS Via_Models:via_cmp_oa VHDL_GENERIC_TC_GM=INTEGER_VECTOR:=(-1400,-1400,-1400)
AS Via_Models:via_cmp_oa VHDL_GENERIC_GM=REAL_VECTOR:=(12.7E-3,12.7E-3,12.7E-3)
AS Via_Models:via_cmp_oa VHDL_GENERIC_TC_IDD=INTEGER_VECTOR:=(-1071,-1071,-1071)
+ 
AS Via_Models:via_cmp_oa VHDL_GENERIC_IDD=REAL_VECTOR:=(350.0,420.0,280.0)
AS Via_Models:via_cmp_oa VHDL_GENERIC_CIN=REAL_VECTOR:=(0.36,0.288,0.432)
AS Via_Models:via_cmp_oa VHDL_GENERIC_RIN=REAL_VECTOR:=(1.0,0.8,1.2)
AS Via_Models:via_cmp_oa MODEL
AS Via_Models:via_cmp_oa PRECOMPILE_FILES=VIADESIGNER_PLATFORM.VHD
AS Via_Models:via_cmp_oa PINORDER=AVDD AVSS DOUT EN INN INP
AS Via_Models:via_cmp_oa VHDL_GENERIC_AREA=INTEGER:=7800
AS Via_Models:via_cmp_oa VHDL_GENERIC_VOS=REAL_VECTOR:=(13.2,13.2,13.2)
AS Via_Models:via_cmp_oa VHDL_GENERIC_IDDNOM=INTEGER:=350
AS Via_Models:via_cmp_oa VHDL_GENERIC_COMPTYPE=STRING:=OA
AS Via_Models:via_cmp_oa VHDL_GENERIC_WIZARD=STRING:=COMP
AS Via_Models:via_cmp_oa SIMMODEL=VHDL
AS Via_Models:via_cmp_oa VHDL=WORK.VIA_CMP_OA(LEVEL_2)
AS Via_Models:via_cmp_oa VHDLFILE=VIA_CMP_OA.VHD
AS Via_Models:via_cmp_oa REFDES=CMP?
AS Via_Models:via_cmp_oa VHDL_GENERIC_VHYST=VOLTAGE:=0.0
AS Via_Models:via_cmp_oa INOV_VER_REC=13:58_11-30-12
AP Via_Models:via_cmp_oa 3 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_cmp_oa 3 PINTYPE=TERMINAL
AP Via_Models:via_cmp_oa 5 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_cmp_oa 5 PINTYPE=TERMINAL
AP Via_Models:via_cmp_oa 6 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_cmp_oa 6 PINTYPE=TERMINAL
|Q Electrical:v_vs_time_from_file 1
AS Electrical:v_vs_time_from_file PINORDER=POS NEG
AS Electrical:v_vs_time_from_file VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_vs_time_from_file VHDL_GENERIC_AC_MAG=REAL:=0.0
AS Electrical:v_vs_time_from_file VHDL_GENERIC_PERIODIC_ON=BOOLEAN:=FALSE
AS Electrical:v_vs_time_from_file VHDL_GENERIC_END_ROW_NUMBER=INTEGER:=-1
AS Electrical:v_vs_time_from_file VHDL_GENERIC_START_ROW_NUMBER=INTEGER:=1
AS Electrical:v_vs_time_from_file VHDL_GENERIC_VOLTAGE_COLUMN_NUMBER=INTEGER:=2
AS Electrical:v_vs_time_from_file VHDL_GENERIC_TIME_COLUMN_NUMBER=INTEGER:=1
AS Electrical:v_vs_time_from_file VHDL_GENERIC_TEXT_FILE_NAME=STRING:=DATA.TXT
AS Electrical:v_vs_time_from_file VHDL_GENERIC_IN_CSV_FORMAT=BOOLEAN:=FALSE
AS Electrical:v_vs_time_from_file SIMMODEL=VHDL
AS Electrical:v_vs_time_from_file VHDL=EDULIB.V_VS_TIME_FROM_FILE(IDEAL)
AS Electrical:v_vs_time_from_file VHDLFILE=V_VS_TIME_FROM_FILE.VHD
AS Electrical:v_vs_time_from_file INOV_VER_REC=0:30_9-13-09
AP Electrical:v_vs_time_from_file 1 #=1
AP Electrical:v_vs_time_from_file 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_vs_time_from_file 1 PINTYPE=TERMINAL
AP Electrical:v_vs_time_from_file 2 #=2
AP Electrical:v_vs_time_from_file 2 VHDL_TYPE=ELECTRICAL
AP Electrical:v_vs_time_from_file 2 PINTYPE=TERMINAL
|Q Via_Models:via_dl_dffr 1
AS Via_Models:via_dl_dffr PRECOMPILE_FILES=VIADESIGNER_PLATFORM.VHD
AS Via_Models:via_dl_dffr REFDES=DL?
AS Via_Models:via_dl_dffr VHDL_GENERIC_DELAY=REAL:=100.0E-12
AS Via_Models:via_dl_dffr VHDL_GENERIC_THRESRATIO=REAL:=0.5
AS Via_Models:via_dl_dffr VHDL_GENERIC_SIGNALTYPE=STRING:=DIGITAL
AS Via_Models:via_dl_dffr VHDL_GENERIC_LOGICTYPE=STRING:=DFFR
AS Via_Models:via_dl_dffr VHDL_GENERIC_WIZARD=STRING:=ANALOG LOGIC
AS Via_Models:via_dl_dffr VHDL_GENERIC_AREA=INTEGER:=882
AS Via_Models:via_dl_dffr MODEL
AS Via_Models:via_dl_dffr PINORDER=D CLK RN Q
AS Via_Models:via_dl_dffr VHDL=WORK.VIA_DL_DFFR(LEVEL_2)
AS Via_Models:via_dl_dffr VHDLFILE=VIA_DL_LIB.VHD
AS Via_Models:via_dl_dffr SIMMODEL=VHDL
AS Via_Models:via_dl_dffr INOV_VER_REC=16:20_8-23-12
AP Via_Models:via_dl_dffr 1 VHDL_TYPE=STD_LOGIC
AP Via_Models:via_dl_dffr 1 PINTYPE=IN
AP Via_Models:via_dl_dffr 2 VHDL_TYPE=STD_LOGIC
AP Via_Models:via_dl_dffr 2 PINTYPE=IN
AP Via_Models:via_dl_dffr 3 VHDL_TYPE=STD_LOGIC
AP Via_Models:via_dl_dffr 3 PINTYPE=IN
AP Via_Models:via_dl_dffr 4 VHDL_TYPE=STD_LOGIC
AP Via_Models:via_dl_dffr 4 PINTYPE=OUT
|Q Via_Models:via_flt_ct_bp 1
AS Via_Models:via_flt_ct_bp PLOT_QUANTITIES=STRESS_RATIO_AVDD3
AS Via_Models:via_flt_ct_bp PRECOMPILE_FILES=VIADESIGNER_PLATFORM.VHD
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SETTLETIMETEMPCO=REAL:=-500.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SETTLETIME=REAL_VECTOR:=(0.0000056,0.00
+ 00010,0.0000100)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_COEFFTEMPCO=REAL:=-5000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ISUPTEMPCO=REAL:=-2000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ISUP=REAL_VECTOR:=(950.0,1200.0,700.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ISUPNOM=INTEGER:=950
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_GAINBWTEMPCO=REAL:=-1000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_GAINBW=REAL_VECTOR:=(10000000.0,2500000
+ 0.0,5000000.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_OPENLOOPGAINTEMPCO=REAL:=-1000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_OPENLOOPGAIN=REAL_VECTOR:=(10000.0,1000
+ 00.0,1000.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SPECIFYSTARTSTOP=STRING:=TRUE
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_OFFSETDIST=REAL:=0.2
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_OFFSETNOM=REAL:=0.01
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_MINOUTTEMPCO=REAL:=-100.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_MINOUT=REAL_VECTOR:=(0.1,0.05,0.2)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_MAXOUTTEMPCO=REAL:=-100.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_MAXOUT=REAL_VECTOR:=(0.1,0.05,0.2)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SLEWDOWNTEMPCO=REAL:=-1000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SLEWDOWN=REAL_VECTOR:=(-1000000.0,-2000
+ 000.0,-500000.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SLEWUPTEMPCO=REAL:=-1000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SLEWUP=REAL_VECTOR:=(1000000.0,2000000.
+ 0,500000.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ROUTTEMPCO=REAL:=-1000.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_INITDELAY=REAL:=0.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_NORMALIZINGGAIN=REAL:=1.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB9=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB9=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB8=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB8=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB7=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB7=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB6=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB6=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB5=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB5=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB4=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB4=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB0=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB0=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BW=REAL:=400.0
AS Via_Models:via_flt_ct_bp MODEL
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_COEFFPROCESS=REAL_VECTOR:=(0.0,-0.3,0.3
+ )
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BF=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AF=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB3=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB3=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB2=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB2=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_BB1=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AB1=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_AREA=INTEGER:=129510
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_COEFFLL=REAL:=-0.02
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_COEFFUL=REAL:=0.02
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ROUT=REAL_VECTOR:=(1000.0,900.0,1100.0)
+ 
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_WIZARD=STRING:=FILTER
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_STYLE=STRING:=BUTTER
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_ORDER=INTEGER:=2
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_STOPATTEN=REAL:=40.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_PASSRIPPLE=REAL:=1.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_FILTERTYPE=STRING
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SAMPLEFREQ=REAL:=2500.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_SIGTYPE=STRING:=CONTINUOUS
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_B=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_A=REAL_VECTOR:=(0.0,0.0)
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_FC=REAL:=100.0
AS Via_Models:via_flt_ct_bp PINORDER=EN VIN VOUT AVDD AVSS VCM
AS Via_Models:via_flt_ct_bp SIMMODEL=VHDL
AS Via_Models:via_flt_ct_bp VHDL=WORK.VIA_FILTER_CONTINUOUS(LEVEL_2)
AS Via_Models:via_flt_ct_bp VHDLFILE=VIA_FLT_CT.VHD
AS Via_Models:via_flt_ct_bp REFDES=FLTR?
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_FSTART=REAL:=100.0
AS Via_Models:via_flt_ct_bp VHDL_GENERIC_FSTOP=REAL:=500.0
AS Via_Models:via_flt_ct_bp INOV_VER_REC=19:01_11-20-12
AP Via_Models:via_flt_ct_bp 2 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_flt_ct_bp 2 PINTYPE=TERMINAL
AP Via_Models:via_flt_ct_bp 3 VHDL_TYPE=ELECTRICAL
AP Via_Models:via_flt_ct_bp 3 PINTYPE=TERMINAL
G ELECTRICAL_REF
M Electrical:v_constant $1I9
I $1I9 Electrical:v_constant VCM AVSS VHDL_GENERIC_LEVEL=VOLTAGE:=1.65`VHDL=EDUL
+ IB.V_CONSTANT(IDEAL)`LABEL=V2`REFDES=V?`
|R 17:40_10-2-03
M Via_Models:via_cmp_oa $1I60
I $1I60 Via_Models:via_cmp_oa AVDD AVSS DEEP_VOICE_DETECTED AVDD SLICE_LEVEL DEE
+ P_VOICE_FILTERED LEVEL=0`VHDL=WORK.VIA_CMP_OA(LEVEL_0)`HAS_WARNINGS=FALSE`VHDL
+ _GENERIC_VHYST=VOLTAGE:=50`VHDL_GENERIC_GM=REAL_VECTOR:=(12.7E-3,10.8E-3,14.86
+ E-3)`REFDES=CMP1`LABEL=CMP1`
|R 13:58_11-30-12
M Electrical:v_constant $1I68
I $1I68 Electrical:v_constant SLICE_LEVEL ELECTRICAL_REF VHDL_GENERIC_LEVEL=VOLT
+ AGE:=1.7`VHDL=EDULIB.V_CONSTANT(IDEAL)`LABEL=V4`REFDES=V?`
|R 17:40_10-2-03
M Electrical:v_constant $1I11
I $1I11 Electrical:v_constant AVDD VCM VHDL_GENERIC_LEVEL=VOLTAGE:=1.65`VHDL=EDU
+ LIB.V_CONSTANT(IDEAL)`LABEL=V3`REFDES=V?`
|R 17:40_10-2-03
M Electrical:v_vs_time_from_file $1I43
I $1I43 Electrical:v_vs_time_from_file MUSIC VCM 
|R 0:30_9-13-09
API $1I43 Electrical:v_vs_time_from_file 1 #=1
API $1I43 Electrical:v_vs_time_from_file 2 #=2
M Electrical:v_constant $1I5
I $1I5 Electrical:v_constant AVSS ELECTRICAL_REF VHDL_GENERIC_LEVEL=VOLTAGE:=0.0
+ `VHDL=EDULIB.V_CONSTANT(IDEAL)`LABEL=V1`REFDES=V?`
|R 17:40_10-2-03
M Via_Models:via_dl_dffr $1I126
I $1I126 Via_Models:via_dl_dffr AVDD DEEP_VOICE_DETECTED AVDD DO_THE_HARLEM_SHAK
+ E HAS_WARNINGS=FALSE`VHDL_GENERIC_DELAY=REAL:=0.1800E-9`VHDL_GENERIC_SIGNALTYP
+ E=STRING:=ANALOG`REFDES=AL1`LABEL=AL1`
|R 16:20_8-23-12
M Via_Models:via_flt_ct_bp $1I51
I $1I51 Via_Models:via_flt_ct_bp AVDD MUSIC DEEP_VOICE_FILTERED AVDD AVSS VCM VH
+ DL_GENERIC_FSTOP=REAL:=250`VHDL_GENERIC_STOPATTEN=REAL:=60`VHDL_GENERIC_STYLE=
+ STRING:=ELLIP`VHDL_GENERIC_BW=REAL:=150.0`LEVEL=0`VHDL=WORK.VIA_FILTER_CONTINU
+ OUS(LEVEL_0)`HAS_WARNINGS=FALSE`VHDL_GENERIC_A=REAL_VECTOR:=(8.76995679608E+59
+ ,7.62397855445E+56,1.18475482273E+55,9.10242494647E+51,6.82744365675E+49,4.561
+ 65284385E+46,2.1957548253E+44,1.25002687542E+41,4.33682265797E+38,2.0499686162
+ 5E+35,5.46958267798E+32,2.07705246628E+29,4.45217444485E+26,1.3002297964E+23,2
+ .31411461013E+20,4.87106028026E+16,7.3868563328E+13,9978353579.54,13159231.346
+ 7,857.993420542,1.0)`VHDL_GENERIC_B=REAL_VECTOR:=(8.76688554048E+56,0.0,2.4981
+ 1726295E+52,0.0,2.40350009005E+47,0.0,1.11661512337E+42,0.0,2.79493536401E+36,
+ 0.0,3.84917080404E+30,0.0,2.869275685E+24,0.0,1.17680505179E+18,0.0,2600433010
+ 32.0,0.0,27746.9248182,0.0,0.000999649798092)`VHDL_GENERIC_FILTERTYPE=STRING:=
+ BANDPASS`VHDL_GENERIC_FC=REAL:=158.1`VHDL_GENERIC_ORDER=INTEGER:=10`VHDL_GENER
+ IC_AREA=INTEGER:=3070200`VHDL_GENERIC_ISUPNOM=INTEGER:=9500`VHDL_GENERIC_SETTL
+ ETIME=REAL_VECTOR:=(5.6E-06,1E-06,1E-05)`REFDES=FLTR2`LABEL=FLTR2`
|R 19:01_11-20-12
EW
