#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000016f8891be40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000016f8891bfd0 .scope module, "tb" "tb" 3 47;
 .timescale -12 -12;
L_0000016f88973b60 .functor NOT 1, L_0000016f889cee80, C4<0>, C4<0>, C4<0>;
L_0000016f889d0f20 .functor XOR 1, L_0000016f889cff60, L_0000016f889cede0, C4<0>, C4<0>;
L_0000016f889d1070 .functor XOR 1, L_0000016f889d0f20, L_0000016f889cfe20, C4<0>, C4<0>;
v0000016f889d0000_0 .net *"_ivl_10", 0 0, L_0000016f889cfe20;  1 drivers
v0000016f889cf060_0 .net *"_ivl_12", 0 0, L_0000016f889d1070;  1 drivers
v0000016f889d05a0_0 .net *"_ivl_2", 0 0, L_0000016f889cf9c0;  1 drivers
v0000016f889cea20_0 .net *"_ivl_4", 0 0, L_0000016f889cff60;  1 drivers
v0000016f889cfc40_0 .net *"_ivl_6", 0 0, L_0000016f889cede0;  1 drivers
v0000016f889cf1a0_0 .net *"_ivl_8", 0 0, L_0000016f889d0f20;  1 drivers
v0000016f889cfba0_0 .var "clk", 0 0;
v0000016f889d03c0_0 .var/2u "stats1", 159 0;
v0000016f889d0320_0 .var/2u "strobe", 0 0;
v0000016f889ceac0_0 .net "tb_match", 0 0, L_0000016f889cee80;  1 drivers
v0000016f889ceb60_0 .net "tb_mismatch", 0 0, L_0000016f88973b60;  1 drivers
v0000016f889cfce0_0 .net "wavedrom_enable", 0 0, v0000016f88959ae0_0;  1 drivers
v0000016f889d0640_0 .net "wavedrom_title", 511 0, v0000016f889595e0_0;  1 drivers
v0000016f889ceca0_0 .net "x", 0 0, v0000016f88959b80_0;  1 drivers
v0000016f889cf240_0 .net "z_dut", 0 0, L_0000016f889d0820;  1 drivers
v0000016f889ced40_0 .net "z_ref", 0 0, L_0000016f889cfd80;  1 drivers
L_0000016f889cf9c0 .concat [ 1 0 0 0], L_0000016f889cfd80;
L_0000016f889cff60 .concat [ 1 0 0 0], L_0000016f889cfd80;
L_0000016f889cede0 .concat [ 1 0 0 0], L_0000016f889d0820;
L_0000016f889cfe20 .concat [ 1 0 0 0], L_0000016f889cfd80;
L_0000016f889cee80 .cmp/eeq 1, L_0000016f889cf9c0, L_0000016f889d1070;
S_0000016f8896baf0 .scope module, "good1" "RefModule" 3 86, 4 2 0, S_0000016f8891bfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0000016f88959ea0_0 .net "clk", 0 0, v0000016f889cfba0_0;  1 drivers
v0000016f8895a1c0_0 .var "s", 2 0;
v0000016f88959400_0 .net "x", 0 0, v0000016f88959b80_0;  alias, 1 drivers
v0000016f889594a0_0 .net "z", 0 0, L_0000016f889cfd80;  alias, 1 drivers
E_0000016f8897bbe0 .event posedge, v0000016f88959ea0_0;
L_0000016f889cfd80 .reduce/nor v0000016f8895a1c0_0;
S_0000016f8896bc80 .scope module, "stim1" "stimulus_gen" 3 82, 3 6 0, S_0000016f8891bfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0000016f88959360_0 .net "clk", 0 0, v0000016f889cfba0_0;  alias, 1 drivers
v0000016f88959ae0_0 .var "wavedrom_enable", 0 0;
v0000016f889595e0_0 .var "wavedrom_title", 511 0;
v0000016f88959b80_0 .var "x", 0 0;
E_0000016f8897b6a0/0 .event negedge, v0000016f88959ea0_0;
E_0000016f8897b6a0/1 .event posedge, v0000016f88959ea0_0;
E_0000016f8897b6a0 .event/or E_0000016f8897b6a0/0, E_0000016f8897b6a0/1;
E_0000016f8897b9e0 .event negedge, v0000016f88959ea0_0;
S_0000016f8896be10 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000016f8896bc80;
 .timescale -12 -12;
v0000016f88959f40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000016f889646c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000016f8896bc80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000016f88964850 .scope module, "top_module1" "TopModule" 3 91, 5 3 0, S_0000016f8891bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0000016f88973540 .functor XOR 1, v0000016f88959b80_0, v0000016f889cfa60_0, C4<0>, C4<0>;
L_0000016f88973d20 .functor NOT 1, v0000016f889d0500_0, C4<0>, C4<0>, C4<0>;
L_0000016f88973bd0 .functor AND 1, v0000016f88959b80_0, L_0000016f88973d20, C4<1>, C4<1>;
L_0000016f88973fc0 .functor NOT 1, v0000016f889d0460_0, C4<0>, C4<0>, C4<0>;
L_0000016f88973850 .functor OR 1, v0000016f88959b80_0, L_0000016f88973fc0, C4<0>, C4<0>;
L_0000016f88973700 .functor OR 1, v0000016f889cfa60_0, v0000016f889d0500_0, C4<0>, C4<0>;
L_0000016f889d0a50 .functor OR 1, L_0000016f88973700, v0000016f889d0460_0, C4<0>, C4<0>;
L_0000016f889d0820 .functor NOT 1, L_0000016f889d0a50, C4<0>, C4<0>, C4<0>;
v0000016f88959680_0 .net *"_ivl_16", 0 0, L_0000016f88973700;  1 drivers
v0000016f889597c0_0 .net *"_ivl_18", 0 0, L_0000016f889d0a50;  1 drivers
v0000016f889cf100_0 .net *"_ivl_2", 0 0, L_0000016f88973d20;  1 drivers
v0000016f889cf560_0 .net *"_ivl_6", 0 0, L_0000016f88973fc0;  1 drivers
v0000016f889ce840_0 .net "and_out", 0 0, L_0000016f88973bd0;  1 drivers
v0000016f889ce8e0_0 .net "clk", 0 0, v0000016f889cfba0_0;  alias, 1 drivers
v0000016f889cfa60_0 .var "d1", 0 0;
v0000016f889d0500_0 .var "d2", 0 0;
v0000016f889d0460_0 .var "d3", 0 0;
v0000016f889d0280_0 .net "or_out", 0 0, L_0000016f88973850;  1 drivers
v0000016f889cf880_0 .net "q1", 0 0, v0000016f889cfa60_0;  1 drivers
v0000016f889ce7a0_0 .net "q2", 0 0, v0000016f889d0500_0;  1 drivers
v0000016f889cec00_0 .net "q3", 0 0, v0000016f889d0460_0;  1 drivers
v0000016f889cefc0_0 .net "x", 0 0, v0000016f88959b80_0;  alias, 1 drivers
v0000016f889cfec0_0 .net "xor_out", 0 0, L_0000016f88973540;  1 drivers
v0000016f889ce980_0 .net "z", 0 0, L_0000016f889d0820;  alias, 1 drivers
S_0000016f88976610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0000016f8891bfd0;
 .timescale -12 -12;
E_0000016f8897aea0 .event edge, v0000016f889d0320_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000016f889d0320_0;
    %nor/r;
    %assign/vec4 v0000016f889d0320_0, 0;
    %wait E_0000016f8897aea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000016f8896bc80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f88959b80_0, 0;
    %wait E_0000016f8897b9e0;
    %wait E_0000016f8897bbe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f88959b80_0, 0;
    %wait E_0000016f8897bbe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f88959b80_0, 0;
    %wait E_0000016f8897bbe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f88959b80_0, 0;
    %wait E_0000016f8897bbe0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016f88959b80_0, 0;
    %wait E_0000016f8897bbe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016f88959b80_0, 0;
    %wait E_0000016f8897bbe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016f88959b80_0, 0;
    %wait E_0000016f8897bbe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016f88959b80_0, 0;
    %wait E_0000016f8897bbe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016f88959b80_0, 0;
    %wait E_0000016f8897b9e0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000016f889646c0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000016f8897b6a0;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000016f88959b80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000016f8896baf0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016f8895a1c0_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0000016f8896baf0;
T_5 ;
    %wait E_0000016f8897bbe0;
    %load/vec4 v0000016f8895a1c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000016f88959400_0;
    %xor;
    %load/vec4 v0000016f8895a1c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0000016f88959400_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016f8895a1c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0000016f88959400_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000016f8895a1c0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000016f88964850;
T_6 ;
    %wait E_0000016f8897bbe0;
    %load/vec4 v0000016f889cfec0_0;
    %assign/vec4 v0000016f889cfa60_0, 0;
    %load/vec4 v0000016f889ce840_0;
    %assign/vec4 v0000016f889d0500_0, 0;
    %load/vec4 v0000016f889d0280_0;
    %assign/vec4 v0000016f889d0460_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000016f8891bfd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f889cfba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f889d0320_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0000016f8891bfd0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0000016f889cfba0_0;
    %inv;
    %store/vec4 v0000016f889cfba0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000016f8891bfd0;
T_9 ;
    %vpi_call/w 3 74 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 75 "$dumpvars", 32'sb00000000000000000000000000000001, v0000016f88959360_0, v0000016f889ceb60_0, v0000016f889cfba0_0, v0000016f889ceca0_0, v0000016f889ced40_0, v0000016f889cf240_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000016f8891bfd0;
T_10 ;
    %load/vec4 v0000016f889d03c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v0000016f889d03c0_0, 64, 32>, &PV<v0000016f889d03c0_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000016f889d03c0_0, 128, 32>, &PV<v0000016f889d03c0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", &PV<v0000016f889d03c0_0, 128, 32>, &PV<v0000016f889d03c0_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0000016f8891bfd0;
T_11 ;
    %wait E_0000016f8897b6a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016f889d03c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016f889d03c0_0, 4, 32;
    %load/vec4 v0000016f889ceac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000016f889d03c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016f889d03c0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016f889d03c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016f889d03c0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0000016f889ced40_0;
    %load/vec4 v0000016f889ced40_0;
    %load/vec4 v0000016f889cf240_0;
    %xor;
    %load/vec4 v0000016f889ced40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0000016f889d03c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016f889d03c0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0000016f889d03c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016f889d03c0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000016f8891bfd0;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 135 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob074_ece241_2014_q4_test.sv";
    "dataset_code-complete-iccad2023/Prob074_ece241_2014_q4_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv";
