# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../newCNNZ7.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../newCNNZ7.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../newCNNZ7.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "E:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../newCNNZ7.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../../newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../../newCNNZ7.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../../newCNNZ7.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../newCNNZ7.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../newCNNZ7.ip_user_files/bd/design_1/ipshared/3ade/src/CNNAccelerator.v" \
"../../../../newCNNZ7.ip_user_files/bd/design_1/ipshared/3ade/src/CNNAccelerator_v1_0_S00_AXI.v" \
"../../../../newCNNZ7.ip_user_files/bd/design_1/ipshared/3ade/src/CNNAccelerator_v1_0.v" \
"../../../../newCNNZ7.ip_user_files/bd/design_1/ip/design_1_cnnRandomMem_0_0/sim/design_1_cnnRandomMem_0_0.v" \
"../../../../newCNNZ7.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../newCNNZ7.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../newCNNZ7.srcs/sim_1/new/topsim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
