

================================================================
== Vitis HLS Report for 'max_pooling'
================================================================
* Date:           Sun Jan 17 13:41:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn_hls_pynq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      793|      793|  7.930 us|  7.930 us|  793|  793|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      791|      791|        12|          4|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_stream_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_stream_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln15 = br void" [05-Vitis-HLS/pool.cc:15]   --->   Operation 17 'br' 'br_ln15' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %add_ln15, void %.split6" [05-Vitis-HLS/pool.cc:15]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln15 = add i8 %indvar_flatten, i8 1" [05-Vitis-HLS/pool.cc:15]   --->   Operation 19 'add' 'add_ln15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.55ns)   --->   "%icmp_ln15 = icmp_eq  i8 %indvar_flatten, i8 196" [05-Vitis-HLS/pool.cc:15]   --->   Operation 21 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split6, void" [05-Vitis-HLS/pool.cc:15]   --->   Operation 22 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 23 [1/1] (3.56ns)   --->   "%conv_to_pool_stream_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %conv_to_pool_stream_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'conv_to_pool_stream_V_read' <Predicate = (!icmp_ln15)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 24 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %conv_to_pool_stream_V_read, i32 1.17549e-38" [05-Vitis-HLS/pool.cc:28]   --->   Operation 24 'fcmp' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (3.56ns)   --->   "%conv_to_pool_stream_V_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %conv_to_pool_stream_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'conv_to_pool_stream_V_read_1' <Predicate = (!icmp_ln15)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %conv_to_pool_stream_V_read" [05-Vitis-HLS/pool.cc:28]   --->   Operation 26 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 28 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp_ne  i8 %tmp, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 29 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp_eq  i23 %trunc_ln28, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 30 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %conv_to_pool_stream_V_read, i32 1.17549e-38" [05-Vitis-HLS/pool.cc:28]   --->   Operation 31 'fcmp' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (3.56ns)   --->   "%conv_to_pool_stream_V_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %conv_to_pool_stream_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'conv_to_pool_stream_V_read_2' <Predicate = (!icmp_ln15)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, i1 %icmp_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 33 'or' 'or_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, i1 %tmp_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 34 'and' 'and_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, i32 %conv_to_pool_stream_V_read, i32 1.17549e-38" [05-Vitis-HLS/pool.cc:28]   --->   Operation 35 'select' 'select_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 36 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %conv_to_pool_stream_V_read_1, i32 %select_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 36 'fcmp' 'tmp_4' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (3.56ns)   --->   "%conv_to_pool_stream_V_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %conv_to_pool_stream_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'conv_to_pool_stream_V_read_3' <Predicate = (!icmp_ln15)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i32 %conv_to_pool_stream_V_read_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 38 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_1, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 39 'partselect' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 40 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast i32 %select_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 41 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_2, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 42 'partselect' 'tmp_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 43 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp_ne  i8 %tmp_2, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 44 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp_eq  i23 %trunc_ln28_1, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 45 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, i1 %icmp_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 46 'or' 'or_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp_ne  i8 %tmp_3, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 47 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp_eq  i23 %trunc_ln28_2, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 48 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, i1 %icmp_ln28_4" [05-Vitis-HLS/pool.cc:28]   --->   Operation 49 'or' 'or_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, i1 %or_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 50 'and' 'and_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %conv_to_pool_stream_V_read_1, i32 %select_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 51 'fcmp' 'tmp_4' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, i1 %tmp_4" [05-Vitis-HLS/pool.cc:28]   --->   Operation 52 'and' 'and_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, i32 %conv_to_pool_stream_V_read_1, i32 %select_ln28" [05-Vitis-HLS/pool.cc:28]   --->   Operation 53 'select' 'select_ln28_1' <Predicate = (!icmp_ln15)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 54 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %conv_to_pool_stream_V_read_2, i32 %select_ln28_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 54 'fcmp' 'tmp_7' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast i32 %conv_to_pool_stream_V_read_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 55 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_3, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 56 'partselect' 'tmp_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3" [05-Vitis-HLS/pool.cc:28]   --->   Operation 57 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast i32 %select_ln28_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 58 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_4, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 59 'partselect' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_4" [05-Vitis-HLS/pool.cc:28]   --->   Operation 60 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp_ne  i8 %tmp_5, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 61 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp_eq  i23 %trunc_ln28_3, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 62 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, i1 %icmp_ln28_6" [05-Vitis-HLS/pool.cc:28]   --->   Operation 63 'or' 'or_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp_ne  i8 %tmp_6, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 64 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp_eq  i23 %trunc_ln28_4, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 65 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, i1 %icmp_ln28_8" [05-Vitis-HLS/pool.cc:28]   --->   Operation 66 'or' 'or_ln28_4' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, i1 %or_ln28_4" [05-Vitis-HLS/pool.cc:28]   --->   Operation 67 'and' 'and_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %conv_to_pool_stream_V_read_2, i32 %select_ln28_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 68 'fcmp' 'tmp_7' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, i1 %tmp_7" [05-Vitis-HLS/pool.cc:28]   --->   Operation 69 'and' 'and_ln28_4' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, i32 %conv_to_pool_stream_V_read_2, i32 %select_ln28_1" [05-Vitis-HLS/pool.cc:28]   --->   Operation 70 'select' 'select_ln28_2' <Predicate = (!icmp_ln15)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast i32 %conv_to_pool_stream_V_read_3" [05-Vitis-HLS/pool.cc:28]   --->   Operation 71 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_5, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 72 'partselect' 'tmp_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_5" [05-Vitis-HLS/pool.cc:28]   --->   Operation 73 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp_ne  i8 %tmp_8, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 74 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp_eq  i23 %trunc_ln28_5, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 75 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 76 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %conv_to_pool_stream_V_read_3, i32 %select_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 76 'fcmp' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.10>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast i32 %select_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 77 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_6, i32 23, i32 30" [05-Vitis-HLS/pool.cc:28]   --->   Operation 78 'partselect' 'tmp_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_6" [05-Vitis-HLS/pool.cc:28]   --->   Operation 79 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, i1 %icmp_ln28_10" [05-Vitis-HLS/pool.cc:28]   --->   Operation 80 'or' 'or_ln28_5' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp_ne  i8 %tmp_9, i8 255" [05-Vitis-HLS/pool.cc:28]   --->   Operation 81 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln15)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp_eq  i23 %trunc_ln28_6, i23 0" [05-Vitis-HLS/pool.cc:28]   --->   Operation 82 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln15)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, i1 %icmp_ln28_12" [05-Vitis-HLS/pool.cc:28]   --->   Operation 83 'or' 'or_ln28_6' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, i1 %or_ln28_6" [05-Vitis-HLS/pool.cc:28]   --->   Operation 84 'and' 'and_ln28_5' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %conv_to_pool_stream_V_read_3, i32 %select_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 85 'fcmp' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, i1 %tmp_s" [05-Vitis-HLS/pool.cc:28]   --->   Operation 86 'and' 'and_ln28_6' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, i32 %conv_to_pool_stream_V_read_3, i32 %select_ln28_2" [05-Vitis-HLS/pool.cc:28]   --->   Operation 87 'select' 'select_ln28_3' <Predicate = (!icmp_ln15)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.62>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pool_for_rows_pool_for_cols_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [05-Vitis-HLS/pool.cc:12]   --->   Operation 91 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (3.62ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %pool_to_flat_stream_V, i32 %select_ln28_3" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (!icmp_ln15)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [05-Vitis-HLS/pool.cc:35]   --->   Operation 94 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_to_pool_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface    ) [ 000000000000000]
specinterface_ln0            (specinterface    ) [ 000000000000000]
br_ln15                      (br               ) [ 011111111111110]
indvar_flatten               (phi              ) [ 001000000000000]
add_ln15                     (add              ) [ 011111111111110]
specpipeline_ln0             (specpipeline     ) [ 000000000000000]
icmp_ln15                    (icmp             ) [ 001111111111110]
br_ln15                      (br               ) [ 000000000000000]
conv_to_pool_stream_V_read   (read             ) [ 001011100000000]
conv_to_pool_stream_V_read_1 (read             ) [ 001101110000000]
bitcast_ln28                 (bitcast          ) [ 000000000000000]
tmp                          (partselect       ) [ 000000000000000]
trunc_ln28                   (trunc            ) [ 000000000000000]
icmp_ln28                    (icmp             ) [ 001000100000000]
icmp_ln28_1                  (icmp             ) [ 001000100000000]
tmp_1                        (fcmp             ) [ 001000100000000]
conv_to_pool_stream_V_read_2 (read             ) [ 001111111110000]
or_ln28                      (or               ) [ 000000000000000]
and_ln28                     (and              ) [ 000000000000000]
select_ln28                  (select           ) [ 000100010000000]
conv_to_pool_stream_V_read_3 (read             ) [ 001111011111100]
bitcast_ln28_1               (bitcast          ) [ 000000000000000]
tmp_2                        (partselect       ) [ 000000000000000]
trunc_ln28_1                 (trunc            ) [ 000000000000000]
bitcast_ln28_2               (bitcast          ) [ 000000000000000]
tmp_3                        (partselect       ) [ 000000000000000]
trunc_ln28_2                 (trunc            ) [ 000000000000000]
icmp_ln28_2                  (icmp             ) [ 000000000000000]
icmp_ln28_3                  (icmp             ) [ 000000000000000]
or_ln28_1                    (or               ) [ 000000000000000]
icmp_ln28_4                  (icmp             ) [ 000000000000000]
icmp_ln28_5                  (icmp             ) [ 000000000000000]
or_ln28_2                    (or               ) [ 000000000000000]
and_ln28_1                   (and              ) [ 000000000000000]
tmp_4                        (fcmp             ) [ 000000000000000]
and_ln28_2                   (and              ) [ 000000000000000]
select_ln28_1                (select           ) [ 001011001110000]
bitcast_ln28_3               (bitcast          ) [ 000000000000000]
tmp_5                        (partselect       ) [ 000000000000000]
trunc_ln28_3                 (trunc            ) [ 000000000000000]
bitcast_ln28_4               (bitcast          ) [ 000000000000000]
tmp_6                        (partselect       ) [ 000000000000000]
trunc_ln28_4                 (trunc            ) [ 000000000000000]
icmp_ln28_6                  (icmp             ) [ 000000000000000]
icmp_ln28_7                  (icmp             ) [ 000000000000000]
or_ln28_3                    (or               ) [ 000000000000000]
icmp_ln28_8                  (icmp             ) [ 000000000000000]
icmp_ln28_9                  (icmp             ) [ 000000000000000]
or_ln28_4                    (or               ) [ 000000000000000]
and_ln28_3                   (and              ) [ 000000000000000]
tmp_7                        (fcmp             ) [ 000000000000000]
and_ln28_4                   (and              ) [ 000000000000000]
select_ln28_2                (select           ) [ 000110000001100]
bitcast_ln28_5               (bitcast          ) [ 000000000000000]
tmp_8                        (partselect       ) [ 000000000000000]
trunc_ln28_5                 (trunc            ) [ 000000000000000]
icmp_ln28_10                 (icmp             ) [ 000110000001100]
icmp_ln28_11                 (icmp             ) [ 000110000001100]
bitcast_ln28_6               (bitcast          ) [ 000000000000000]
tmp_9                        (partselect       ) [ 000000000000000]
trunc_ln28_6                 (trunc            ) [ 000000000000000]
or_ln28_5                    (or               ) [ 000000000000000]
icmp_ln28_12                 (icmp             ) [ 000000000000000]
icmp_ln28_13                 (icmp             ) [ 000000000000000]
or_ln28_6                    (or               ) [ 000000000000000]
and_ln28_5                   (and              ) [ 000000000000000]
tmp_s                        (fcmp             ) [ 000000000000000]
and_ln28_6                   (and              ) [ 000000000000000]
select_ln28_3                (select           ) [ 000001000000010]
specloopname_ln0             (specloopname     ) [ 000000000000000]
empty                        (speclooptripcount) [ 000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000]
specloopname_ln12            (specloopname     ) [ 000000000000000]
write_ln174                  (write            ) [ 000000000000000]
br_ln0                       (br               ) [ 011111111111110]
ret_ln35                     (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_to_pool_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_to_flat_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_for_rows_pool_for_cols_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_to_pool_stream_V_read/3 conv_to_pool_stream_V_read_1/4 conv_to_pool_stream_V_read_2/5 conv_to_pool_stream_V_read_3/6 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln174_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="1"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="67" class="1005" name="indvar_flatten_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="1"/>
<pin id="69" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="indvar_flatten_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/4 tmp_4/6 tmp_7/9 tmp_s/11 "/>
</bind>
</comp>

<comp id="83" class="1004" name="add_ln15_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln15_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="7" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="bitcast_ln28_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="2"/>
<pin id="97" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="0" index="3" bw="6" slack="0"/>
<pin id="103" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln28_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln28_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln28_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="23" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="or_ln28_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="1" slack="1"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="and_ln28_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="1"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln28_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="3"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="bitcast_ln28_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="3"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="0" index="3" bw="6" slack="0"/>
<pin id="149" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln28_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bitcast_ln28_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="0" index="3" bw="6" slack="0"/>
<pin id="166" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln28_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln28_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln28_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="23" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="or_ln28_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln28_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln28_5_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="23" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="or_ln28_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="and_ln28_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="and_ln28_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln28_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="3"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="bitcast_ln28_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="5"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln28_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bitcast_ln28_4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="3"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_6_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln28_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/10 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln28_6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln28_7_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="23" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="or_ln28_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln28_8_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln28_9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="23" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln28_4_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="and_ln28_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="and_ln28_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln28_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="5"/>
<pin id="314" dir="0" index="2" bw="32" slack="3"/>
<pin id="315" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="bitcast_ln28_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="4"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/10 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_8_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln28_5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln28_10_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln28_11_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="23" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="bitcast_ln28_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_9_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="0" index="3" bw="6" slack="0"/>
<pin id="354" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln28_6_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_6/12 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_ln28_5_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="2"/>
<pin id="365" dir="0" index="1" bw="1" slack="2"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln28_12_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_12/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln28_13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="23" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_13/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="or_ln28_6_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="and_ln28_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln28_6_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_6/12 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln28_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="6"/>
<pin id="400" dir="0" index="2" bw="32" slack="2"/>
<pin id="401" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/12 "/>
</bind>
</comp>

<comp id="403" class="1005" name="add_ln15_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln15_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="412" class="1005" name="conv_to_pool_stream_V_read_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_to_pool_stream_V_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="conv_to_pool_stream_V_read_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_to_pool_stream_V_read_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="icmp_ln28_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="431" class="1005" name="icmp_ln28_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="conv_to_pool_stream_V_read_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="4"/>
<pin id="443" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_to_pool_stream_V_read_2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="select_ln28_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="455" class="1005" name="conv_to_pool_stream_V_read_3_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="4"/>
<pin id="457" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_to_pool_stream_V_read_3 "/>
</bind>
</comp>

<comp id="462" class="1005" name="select_ln28_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2"/>
<pin id="464" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="select_ln28_2_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln28_10_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="2"/>
<pin id="478" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln28_10 "/>
</bind>
</comp>

<comp id="481" class="1005" name="icmp_ln28_11_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="2"/>
<pin id="483" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln28_11 "/>
</bind>
</comp>

<comp id="486" class="1005" name="select_ln28_3_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="52" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="71" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="71" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="111"><net_src comp="95" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="98" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="108" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="132"><net_src comp="124" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="141" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="144" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="154" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="175" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="161" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="171" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="193" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="187" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="78" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="245"><net_src comp="229" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="246" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="232" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="242" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="263" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="249" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="259" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="281" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="275" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="78" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="317" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="320" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="330" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="362"><net_src comp="346" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="371"><net_src comp="349" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="359" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="367" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="363" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="78" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="83" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="411"><net_src comp="89" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="54" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="422"><net_src comp="54" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="429"><net_src comp="112" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="434"><net_src comp="118" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="439"><net_src comp="78" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="444"><net_src comp="54" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="451"><net_src comp="133" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="458"><net_src comp="54" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="465"><net_src comp="223" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="472"><net_src comp="311" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="479"><net_src comp="334" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="484"><net_src comp="340" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="489"><net_src comp="397" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="60" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_to_flat_stream_V | {13 }
 - Input state : 
	Port: max_pooling : conv_to_pool_stream_V | {3 4 5 6 }
  - Chain level:
	State 1
	State 2
		add_ln15 : 1
		icmp_ln15 : 1
		br_ln15 : 2
	State 3
	State 4
	State 5
		tmp : 1
		trunc_ln28 : 1
		icmp_ln28 : 2
		icmp_ln28_1 : 2
	State 6
		tmp_4 : 1
	State 7
		tmp_2 : 1
		trunc_ln28_1 : 1
		tmp_3 : 1
		trunc_ln28_2 : 1
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		icmp_ln28_4 : 2
		icmp_ln28_5 : 2
		or_ln28_2 : 3
		and_ln28_1 : 3
		and_ln28_2 : 3
		select_ln28_1 : 3
	State 8
	State 9
	State 10
		tmp_5 : 1
		trunc_ln28_3 : 1
		tmp_6 : 1
		trunc_ln28_4 : 1
		icmp_ln28_6 : 2
		icmp_ln28_7 : 2
		or_ln28_3 : 3
		icmp_ln28_8 : 2
		icmp_ln28_9 : 2
		or_ln28_4 : 3
		and_ln28_3 : 3
		and_ln28_4 : 3
		select_ln28_2 : 3
		tmp_8 : 1
		trunc_ln28_5 : 1
		icmp_ln28_10 : 2
		icmp_ln28_11 : 2
	State 11
	State 12
		tmp_9 : 1
		trunc_ln28_6 : 1
		icmp_ln28_12 : 2
		icmp_ln28_13 : 2
		or_ln28_6 : 3
		and_ln28_5 : 3
		and_ln28_6 : 3
		select_ln28_3 : 3
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln15_fu_89     |    0    |    11   |
|          |     icmp_ln28_fu_112    |    0    |    11   |
|          |    icmp_ln28_1_fu_118   |    0    |    15   |
|          |    icmp_ln28_2_fu_175   |    0    |    11   |
|          |    icmp_ln28_3_fu_181   |    0    |    15   |
|          |    icmp_ln28_4_fu_193   |    0    |    11   |
|          |    icmp_ln28_5_fu_199   |    0    |    15   |
|   icmp   |    icmp_ln28_6_fu_263   |    0    |    11   |
|          |    icmp_ln28_7_fu_269   |    0    |    15   |
|          |    icmp_ln28_8_fu_281   |    0    |    11   |
|          |    icmp_ln28_9_fu_287   |    0    |    15   |
|          |   icmp_ln28_10_fu_334   |    0    |    11   |
|          |   icmp_ln28_11_fu_340   |    0    |    15   |
|          |   icmp_ln28_12_fu_367   |    0    |    11   |
|          |   icmp_ln28_13_fu_373   |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |    select_ln28_fu_133   |    0    |    32   |
|  select  |   select_ln28_1_fu_223  |    0    |    32   |
|          |   select_ln28_2_fu_311  |    0    |    32   |
|          |   select_ln28_3_fu_397  |    0    |    32   |
|----------|-------------------------|---------|---------|
|    add   |      add_ln15_fu_83     |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |      or_ln28_fu_124     |    0    |    2    |
|          |     or_ln28_1_fu_187    |    0    |    2    |
|          |     or_ln28_2_fu_205    |    0    |    2    |
|    or    |     or_ln28_3_fu_275    |    0    |    2    |
|          |     or_ln28_4_fu_293    |    0    |    2    |
|          |     or_ln28_5_fu_363    |    0    |    2    |
|          |     or_ln28_6_fu_379    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     and_ln28_fu_128     |    0    |    2    |
|          |    and_ln28_1_fu_211    |    0    |    2    |
|          |    and_ln28_2_fu_217    |    0    |    2    |
|    and   |    and_ln28_3_fu_299    |    0    |    2    |
|          |    and_ln28_4_fu_305    |    0    |    2    |
|          |    and_ln28_5_fu_385    |    0    |    2    |
|          |    and_ln28_6_fu_391    |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |      grp_read_fu_54     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_60 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   fcmp   |        grp_fu_78        |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_98        |    0    |    0    |
|          |       tmp_2_fu_144      |    0    |    0    |
|          |       tmp_3_fu_161      |    0    |    0    |
|partselect|       tmp_5_fu_232      |    0    |    0    |
|          |       tmp_6_fu_249      |    0    |    0    |
|          |       tmp_8_fu_320      |    0    |    0    |
|          |       tmp_9_fu_349      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln28_fu_108    |    0    |    0    |
|          |   trunc_ln28_1_fu_154   |    0    |    0    |
|          |   trunc_ln28_2_fu_171   |    0    |    0    |
|   trunc  |   trunc_ln28_3_fu_242   |    0    |    0    |
|          |   trunc_ln28_4_fu_259   |    0    |    0    |
|          |   trunc_ln28_5_fu_330   |    0    |    0    |
|          |   trunc_ln28_6_fu_359   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   364   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln15_reg_403          |    8   |
|conv_to_pool_stream_V_read_1_reg_419|   32   |
|conv_to_pool_stream_V_read_2_reg_441|   32   |
|conv_to_pool_stream_V_read_3_reg_455|   32   |
| conv_to_pool_stream_V_read_reg_412 |   32   |
|          icmp_ln15_reg_408         |    1   |
|        icmp_ln28_10_reg_476        |    1   |
|        icmp_ln28_11_reg_481        |    1   |
|         icmp_ln28_1_reg_431        |    1   |
|          icmp_ln28_reg_426         |    1   |
|        indvar_flatten_reg_67       |    8   |
|        select_ln28_1_reg_462       |   32   |
|        select_ln28_2_reg_469       |   32   |
|        select_ln28_3_reg_486       |   32   |
|         select_ln28_reg_448        |   32   |
|            tmp_1_reg_436           |    1   |
+------------------------------------+--------+
|                Total               |   278  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_78 |  p0  |   4  |  32  |   128  ||    20   |
| grp_fu_78 |  p1  |   5  |  32  |   160  ||    25   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   288  ||  3.7725 ||    45   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   364  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   45   |
|  Register |    -   |   278  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   278  |   409  |
+-----------+--------+--------+--------+
