Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Nov 29 18:45:13 2023
| Host         : jason-XPS-13-9343 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OffRAMPS_top_timing_summary_routed.rpt -pb OffRAMPS_top_timing_summary_routed.pb -rpx OffRAMPS_top_timing_summary_routed.rpx -warn_on_violation
| Design       : OffRAMPS_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.359        0.000                      0                  365        0.128        0.000                      0                  365        4.500        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
Uart_TX/inst_clk/inst/clk_in1  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0           {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0           {0.000 41.666}       83.333          12.000          
sys_clk_pin                    {0.000 41.660}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Uart_TX/inst_clk/inst/clk_in1                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0                 5.359        0.000                      0                  358        0.128        0.000                      0                  358        4.500        0.000                       0                   155  
  clkfbout_clk_wiz_0                                                                                                                                                            16.667        0.000                       0                     3  
sys_clk_pin                         80.813        0.000                      0                    7        0.235        0.000                      0                    7       41.160        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Uart_TX/inst_clk/inst/clk_in1
  To Clock:  Uart_TX/inst_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Uart_TX/inst_clk/inst/clk_in1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { Uart_TX/inst_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.828ns (20.991%)  route 3.117ns (79.009%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 7.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.630    -2.339    Uart_TX/CLK_100
    SLICE_X5Y36          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  Uart_TX/RESET_COUNTER_reg[5]/Q
                         net (fo=2, routed)           1.189    -0.694    Uart_TX/RESET_COUNTER_reg[5]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124    -0.570 f  Uart_TX/RESET_COUNTER[0]_i_5/O
                         net (fo=2, routed)           0.774     0.204    Uart_TX/RESET_COUNTER[0]_i_5_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     0.328 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.429     0.757    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.124     0.881 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.724     1.606    Uart_TX/RESET_COUNTER0
    SLICE_X5Y35          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                  IBUF                         0.000    10.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162    11.162    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.512     7.131    Uart_TX/CLK_100
    SLICE_X5Y35          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[0]/C
                         clock pessimism              0.505     7.636    
                         clock uncertainty           -0.243     7.394    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429     6.965    Uart_TX/RESET_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.828ns (20.991%)  route 3.117ns (79.009%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 7.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.630    -2.339    Uart_TX/CLK_100
    SLICE_X5Y36          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  Uart_TX/RESET_COUNTER_reg[5]/Q
                         net (fo=2, routed)           1.189    -0.694    Uart_TX/RESET_COUNTER_reg[5]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124    -0.570 f  Uart_TX/RESET_COUNTER[0]_i_5/O
                         net (fo=2, routed)           0.774     0.204    Uart_TX/RESET_COUNTER[0]_i_5_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     0.328 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.429     0.757    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.124     0.881 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.724     1.606    Uart_TX/RESET_COUNTER0
    SLICE_X5Y35          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                  IBUF                         0.000    10.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162    11.162    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.512     7.131    Uart_TX/CLK_100
    SLICE_X5Y35          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[1]/C
                         clock pessimism              0.505     7.636    
                         clock uncertainty           -0.243     7.394    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429     6.965    Uart_TX/RESET_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.828ns (20.991%)  route 3.117ns (79.009%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 7.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.630    -2.339    Uart_TX/CLK_100
    SLICE_X5Y36          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  Uart_TX/RESET_COUNTER_reg[5]/Q
                         net (fo=2, routed)           1.189    -0.694    Uart_TX/RESET_COUNTER_reg[5]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124    -0.570 f  Uart_TX/RESET_COUNTER[0]_i_5/O
                         net (fo=2, routed)           0.774     0.204    Uart_TX/RESET_COUNTER[0]_i_5_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     0.328 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.429     0.757    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.124     0.881 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.724     1.606    Uart_TX/RESET_COUNTER0
    SLICE_X5Y35          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                  IBUF                         0.000    10.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162    11.162    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.512     7.131    Uart_TX/CLK_100
    SLICE_X5Y35          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[2]/C
                         clock pessimism              0.505     7.636    
                         clock uncertainty           -0.243     7.394    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429     6.965    Uart_TX/RESET_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.828ns (20.991%)  route 3.117ns (79.009%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 7.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.630    -2.339    Uart_TX/CLK_100
    SLICE_X5Y36          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  Uart_TX/RESET_COUNTER_reg[5]/Q
                         net (fo=2, routed)           1.189    -0.694    Uart_TX/RESET_COUNTER_reg[5]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124    -0.570 f  Uart_TX/RESET_COUNTER[0]_i_5/O
                         net (fo=2, routed)           0.774     0.204    Uart_TX/RESET_COUNTER[0]_i_5_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     0.328 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.429     0.757    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.124     0.881 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.724     1.606    Uart_TX/RESET_COUNTER0
    SLICE_X5Y35          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                  IBUF                         0.000    10.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162    11.162    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.512     7.131    Uart_TX/CLK_100
    SLICE_X5Y35          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[3]/C
                         clock pessimism              0.505     7.636    
                         clock uncertainty           -0.243     7.394    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429     6.965    Uart_TX/RESET_COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/FSM_sequential_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.210ns (27.231%)  route 3.233ns (72.769%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 7.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.630    -2.339    Uart_TX/CLK_100
    SLICE_X5Y36          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  Uart_TX/RESET_COUNTER_reg[5]/Q
                         net (fo=2, routed)           1.189    -0.694    Uart_TX/RESET_COUNTER_reg[5]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124    -0.570 f  Uart_TX/RESET_COUNTER[0]_i_5/O
                         net (fo=2, routed)           0.803     0.233    Uart_TX/RESET_COUNTER[0]_i_5_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.124     0.357 r  Uart_TX/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.000     0.357    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_STATE_reg[2]_1
    SLICE_X8Y37          MUXF7 (Prop_muxf7_I0_O)      0.209     0.566 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_STATE_reg[2]_i_2/O
                         net (fo=3, routed)           1.242     1.808    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_STATE_reg[2]_i_2_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.297     2.105 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.105    Uart_TX/Inst_UART_TX_CTRL_n_1
    SLICE_X2Y38          FDRE                                         r  Uart_TX/FSM_sequential_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                  IBUF                         0.000    10.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162    11.162    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.516     7.135    Uart_TX/CLK_100
    SLICE_X2Y38          FDRE                                         r  Uart_TX/FSM_sequential_STATE_reg[1]/C
                         clock pessimism              0.492     7.627    
                         clock uncertainty           -0.243     7.385    
    SLICE_X2Y38          FDRE (Setup_fdre_C_D)        0.079     7.464    Uart_TX/FSM_sequential_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -2.105    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.828ns (21.256%)  route 3.067ns (78.744%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.634    -2.335    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -1.879 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.259    -0.620    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.124    -0.496 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.303    -0.193    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124    -0.069 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.334     0.265    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.124     0.389 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          1.172     1.560    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y34          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                  IBUF                         0.000    10.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162    11.162    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.513     7.132    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y34          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]/C
                         clock pessimism              0.506     7.638    
                         clock uncertainty           -0.243     7.396    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429     6.967    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.828ns (21.256%)  route 3.067ns (78.744%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.634    -2.335    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -1.879 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.259    -0.620    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.124    -0.496 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.303    -0.193    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124    -0.069 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.334     0.265    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.124     0.389 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          1.172     1.560    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y34          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                  IBUF                         0.000    10.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162    11.162    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.513     7.132    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y34          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]/C
                         clock pessimism              0.506     7.638    
                         clock uncertainty           -0.243     7.396    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429     6.967    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.828ns (21.256%)  route 3.067ns (78.744%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.634    -2.335    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -1.879 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.259    -0.620    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.124    -0.496 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.303    -0.193    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124    -0.069 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.334     0.265    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.124     0.389 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          1.172     1.560    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y34          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                  IBUF                         0.000    10.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162    11.162    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.513     7.132    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y34          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]/C
                         clock pessimism              0.506     7.638    
                         clock uncertainty           -0.243     7.396    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429     6.967    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.828ns (21.256%)  route 3.067ns (78.744%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.634    -2.335    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y37          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -1.879 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.259    -0.620    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[13]
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.124    -0.496 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.303    -0.193    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124    -0.069 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.334     0.265    Uart_TX/Inst_UART_TX_CTRL/eqOp__12
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.124     0.389 r  Uart_TX/Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          1.172     1.560    Uart_TX/Inst_UART_TX_CTRL/bitTmr
    SLICE_X0Y34          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                  IBUF                         0.000    10.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162    11.162    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.513     7.132    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X0Y34          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]/C
                         clock pessimism              0.506     7.638    
                         clock uncertainty           -0.243     7.396    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429     6.967    Uart_TX/Inst_UART_TX_CTRL/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 Uart_TX/RESET_COUNTER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.828ns (21.265%)  route 3.066ns (78.735%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 7.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.630    -2.339    Uart_TX/CLK_100
    SLICE_X5Y36          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456    -1.883 f  Uart_TX/RESET_COUNTER_reg[5]/Q
                         net (fo=2, routed)           1.189    -0.694    Uart_TX/RESET_COUNTER_reg[5]
    SLICE_X4Y36          LUT5 (Prop_lut5_I0_O)        0.124    -0.570 f  Uart_TX/RESET_COUNTER[0]_i_5/O
                         net (fo=2, routed)           0.774     0.204    Uart_TX/RESET_COUNTER[0]_i_5_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.124     0.328 r  Uart_TX/RESET_COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.429     0.757    Uart_TX/RESET_COUNTER[0]_i_3_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.124     0.881 r  Uart_TX/RESET_COUNTER[0]_i_1/O
                         net (fo=18, routed)          0.673     1.555    Uart_TX/RESET_COUNTER0
    SLICE_X5Y39          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                  IBUF                         0.000    10.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162    11.162    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.515     7.134    Uart_TX/CLK_100
    SLICE_X5Y39          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[16]/C
                         clock pessimism              0.505     7.639    
                         clock uncertainty           -0.243     7.397    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.429     6.968    Uart_TX/RESET_COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                          -1.555    
  -------------------------------------------------------------------
                         slack                                  5.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Uart_TX/EVENT_DET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/FSM_sequential_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593    -0.815    Uart_TX/CLK_100
    SLICE_X3Y38          FDRE                                         r  Uart_TX/EVENT_DET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  Uart_TX/EVENT_DET_reg/Q
                         net (fo=3, routed)           0.076    -0.597    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_STATE_reg[1]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.552 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.552    Uart_TX/Inst_UART_TX_CTRL_n_1
    SLICE_X2Y38          FDRE                                         r  Uart_TX/FSM_sequential_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.864    -1.239    Uart_TX/CLK_100
    SLICE_X2Y38          FDRE                                         r  Uart_TX/FSM_sequential_STATE_reg[1]/C
                         clock pessimism              0.437    -0.802    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121    -0.681    Uart_TX/FSM_sequential_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.591    -0.817    Uart_TX/CLK_100
    SLICE_X3Y36          FDRE                                         r  Uart_TX/uartData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  Uart_TX/uartData_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.566    Uart_TX/Inst_UART_TX_CTRL/Q[5]
    SLICE_X2Y35          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.861    -1.242    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X2Y35          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism              0.440    -0.802    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.053    -0.749    Uart_TX/Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.591    -0.817    Uart_TX/CLK_100
    SLICE_X2Y34          FDRE                                         r  Uart_TX/uartData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.653 r  Uart_TX/uartData_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.541    Uart_TX/Inst_UART_TX_CTRL/Q[6]
    SLICE_X2Y35          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.861    -1.242    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X2Y35          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism              0.440    -0.802    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.064    -0.738    Uart_TX/Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Uart_TX/EVENT_DET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/FSM_sequential_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.400%)  route 0.162ns (46.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593    -0.815    Uart_TX/CLK_100
    SLICE_X3Y38          FDRE                                         r  Uart_TX/EVENT_DET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.674 f  Uart_TX/EVENT_DET_reg/Q
                         net (fo=3, routed)           0.162    -0.511    Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_STATE_reg[1]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.466 r  Uart_TX/Inst_UART_TX_CTRL/FSM_sequential_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.466    Uart_TX/Inst_UART_TX_CTRL_n_2
    SLICE_X2Y38          FDRE                                         r  Uart_TX/FSM_sequential_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.864    -1.239    Uart_TX/CLK_100
    SLICE_X2Y38          FDRE                                         r  Uart_TX/FSM_sequential_STATE_reg[0]/C
                         clock pessimism              0.437    -0.802    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.682    Uart_TX/FSM_sequential_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Uart_TX/EXAMPLE_COUNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/EVENT_DET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593    -0.815    Uart_TX/CLK_100
    SLICE_X3Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.687 r  Uart_TX/EXAMPLE_COUNT_EN_reg/Q
                         net (fo=3, routed)           0.082    -0.605    Uart_TX/EXAMPLE_COUNT_EN_reg_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.099    -0.506 r  Uart_TX/EVENT_DET_i_1/O
                         net (fo=1, routed)           0.000    -0.506    Uart_TX/EVENT_DET_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  Uart_TX/EVENT_DET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.864    -1.239    Uart_TX/CLK_100
    SLICE_X3Y38          FDRE                                         r  Uart_TX/EVENT_DET_reg/C
                         clock pessimism              0.424    -0.815    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.092    -0.723    Uart_TX/EVENT_DET_reg
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Uart_TX/uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.546%)  route 0.198ns (58.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.591    -0.817    Uart_TX/CLK_100
    SLICE_X3Y36          FDRE                                         r  Uart_TX/uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  Uart_TX/uartData_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.477    Uart_TX/Inst_UART_TX_CTRL/Q[2]
    SLICE_X2Y35          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.861    -1.242    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X2Y35          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism              0.440    -0.802    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.083    -0.719    Uart_TX/Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Uart_TX/DATA_IDX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/uartData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.220%)  route 0.192ns (50.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.591    -0.817    Uart_TX/CLK_100
    SLICE_X1Y35          FDRE                                         r  Uart_TX/DATA_IDX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  Uart_TX/DATA_IDX_reg[2]/Q
                         net (fo=19, routed)          0.192    -0.484    Uart_TX/DATA_IDX_reg[2]
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.045    -0.439 r  Uart_TX/uartData[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.439    Uart_TX/DATA_VALUE[0]_0[1]
    SLICE_X4Y35          FDRE                                         r  Uart_TX/uartData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.859    -1.244    Uart_TX/CLK_100
    SLICE_X4Y35          FDRE                                         r  Uart_TX/uartData_reg[1]/C
                         clock pessimism              0.461    -0.783    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.091    -0.692    Uart_TX/uartData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Uart_TX/Inst_UART_TX_CTRL/bitIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.177%)  route 0.150ns (41.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.589    -0.819    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X6Y34          FDRE                                         r  Uart_TX/Inst_UART_TX_CTRL/bitIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.655 r  Uart_TX/Inst_UART_TX_CTRL/bitIndex_reg[3]/Q
                         net (fo=3, routed)           0.150    -0.505    Uart_TX/Inst_UART_TX_CTRL/bitIndex_reg[3]
    SLICE_X4Y34          LUT5 (Prop_lut5_I1_O)        0.045    -0.460 r  Uart_TX/Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000    -0.460    Uart_TX/Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X4Y34          FDSE                                         r  Uart_TX/Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.858    -1.245    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X4Y34          FDSE                                         r  Uart_TX/Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism              0.440    -0.805    
    SLICE_X4Y34          FDSE (Hold_fdse_C_D)         0.091    -0.714    Uart_TX/Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Uart_TX/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/EXAMPLE_COUNT_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.161%)  route 0.165ns (43.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593    -0.815    Uart_TX/CLK_100
    SLICE_X2Y38          FDRE                                         r  Uart_TX/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  Uart_TX/FSM_sequential_STATE_reg[0]/Q
                         net (fo=19, routed)          0.165    -0.485    Uart_TX/STATE[0]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.048    -0.437 r  Uart_TX/EXAMPLE_COUNT_EN_i_1/O
                         net (fo=1, routed)           0.000    -0.437    Uart_TX/EXAMPLE_COUNT_EN_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.864    -1.239    Uart_TX/CLK_100
    SLICE_X3Y38          FDRE                                         r  Uart_TX/EXAMPLE_COUNT_EN_reg/C
                         clock pessimism              0.437    -0.802    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.107    -0.695    Uart_TX/EXAMPLE_COUNT_EN_reg
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Uart_TX/RESET_COUNTER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uart_TX/RESET_COUNTER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.589    -0.819    Uart_TX/CLK_100
    SLICE_X5Y36          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  Uart_TX/RESET_COUNTER_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.561    Uart_TX/RESET_COUNTER_reg[7]
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.453 r  Uart_TX/RESET_COUNTER_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.453    Uart_TX/RESET_COUNTER_reg[4]_i_1_n_4
    SLICE_X5Y36          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.859    -1.244    Uart_TX/CLK_100
    SLICE_X5Y36          FDRE                                         r  Uart_TX/RESET_COUNTER_reg[7]/C
                         clock pessimism              0.425    -0.819    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.105    -0.714    Uart_TX/RESET_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Uart_TX/inst_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y35      Uart_TX/DATA_IDX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y37      Uart_TX/DATA_IDX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y37      Uart_TX/DATA_IDX_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y39      Uart_TX/DATA_IDX_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      Uart_TX/DATA_IDX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      Uart_TX/DATA_IDX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      Uart_TX/DATA_IDX_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      Uart_TX/DATA_IDX_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      Uart_TX/DATA_IDX_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      Uart_TX/DATA_IDX_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      Uart_TX/DATA_IDX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      Uart_TX/DATA_IDX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      Uart_TX/DATA_IDX_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      Uart_TX/DATA_IDX_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      Uart_TX/DATA_IDX_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37      Uart_TX/DATA_IDX_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y38      Uart_TX/DATA_IDX_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    Uart_TX/inst_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.813ns  (required time - arrival time)
  Source:                 HomingDetector/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/s_homing_complete_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.773ns (44.443%)  route 0.966ns (55.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 87.107 - 83.330 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           3.005     4.481    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.478     4.959 r  HomingDetector/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.468     5.427    HomingDetector/FSM_sequential_state_reg_n_0_[0]
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.295     5.722 r  HomingDetector/s_homing_complete_i_1/O
                         net (fo=1, routed)           0.498     6.220    HomingDetector/next_state0
    SLICE_X41Y77         FDSE                                         r  HomingDetector/s_homing_complete_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.372    87.107    HomingDetector/sysclk
    SLICE_X41Y77         FDSE                                         r  HomingDetector/s_homing_complete_reg/C
                         clock pessimism              0.391    87.498    
                         clock uncertainty           -0.035    87.462    
    SLICE_X41Y77         FDSE (Setup_fdse_C_S)       -0.429    87.033    HomingDetector/s_homing_complete_reg
  -------------------------------------------------------------------
                         required time                         87.033    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                 80.813    

Slack (MET) :             81.675ns  (required time - arrival time)
  Source:                 HomingDetector/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.773ns (45.562%)  route 0.924ns (54.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 87.294 - 83.330 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           3.005     4.481    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.478     4.959 r  HomingDetector/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.924     5.882    HomingDetector/FSM_sequential_state_reg_n_0_[0]
    SLICE_X42Y77         LUT5 (Prop_lut5_I4_O)        0.295     6.177 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.177    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.559    87.294    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C
                         clock pessimism              0.517    87.811    
                         clock uncertainty           -0.035    87.776    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)        0.077    87.853    HomingDetector/FSM_sequential_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         87.853    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                 81.675    

Slack (MET) :             81.682ns  (required time - arrival time)
  Source:                 HomingDetector/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.773ns (45.643%)  route 0.921ns (54.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 87.294 - 83.330 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           3.005     4.481    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.478     4.959 r  HomingDetector/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.921     5.879    HomingDetector/FSM_sequential_state_reg_n_0_[0]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.295     6.174 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.174    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.559    87.294    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
                         clock pessimism              0.517    87.811    
                         clock uncertainty           -0.035    87.776    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)        0.081    87.857    HomingDetector/FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         87.856    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                 81.682    

Slack (MET) :             81.842ns  (required time - arrival time)
  Source:                 HomingDetector/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.518ns (36.404%)  route 0.905ns (63.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 87.294 - 83.330 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           3.005     4.481    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     4.999 r  HomingDetector/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.905     5.904    HomingDetector/next_state[1]
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.559    87.294    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.517    87.811    
                         clock uncertainty           -0.035    87.776    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)       -0.030    87.746    HomingDetector/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         87.745    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                 81.842    

Slack (MET) :             81.978ns  (required time - arrival time)
  Source:                 HomingDetector/FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.824%)  route 0.783ns (60.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 87.294 - 83.330 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           3.005     4.481    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     4.999 r  HomingDetector/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.783     5.782    HomingDetector/next_state[0]
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.559    87.294    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.517    87.811    
                         clock uncertainty           -0.035    87.776    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)       -0.016    87.760    HomingDetector/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         87.759    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                 81.978    

Slack (MET) :             82.062ns  (required time - arrival time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            bypass_mode_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.718ns (56.927%)  route 0.543ns (43.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 87.249 - 83.330 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.419     4.844 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.543     5.387    button_debounce[0]
    SLICE_X40Y78         LUT3 (Prop_lut3_I1_O)        0.299     5.686 r  bypass_mode_en_i_1/O
                         net (fo=1, routed)           0.000     5.686    bypass_mode_en_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.513    87.249    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
                         clock pessimism              0.507    87.755    
                         clock uncertainty           -0.035    87.720    
    SLICE_X40Y78         FDRE (Setup_fdre_C_D)        0.029    87.749    bypass_mode_en_reg
  -------------------------------------------------------------------
                         required time                         87.749    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 82.062    

Slack (MET) :             82.237ns  (required time - arrival time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_debounce_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 87.249 - 83.330 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.419     4.844 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.382     5.226    button_debounce[0]
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.513    87.249    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[1]/C
                         clock pessimism              0.507    87.755    
                         clock uncertainty           -0.035    87.720    
    SLICE_X40Y78         FDRE (Setup_fdre_C_D)       -0.256    87.464    button_debounce_reg[1]
  -------------------------------------------------------------------
                         required time                         87.464    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                 82.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_debounce_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.119     1.730    button_debounce[0]
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.443     1.875    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[1]/C
                         clock pessimism             -0.392     1.483    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.012     1.495    button_debounce_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            bypass_mode_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.199     1.823    o_UART_TX_TRI
    SLICE_X40Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.868 r  bypass_mode_en_i_1/O
                         net (fo=1, routed)           0.000     1.868    bypass_mode_en_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.443     1.875    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
                         clock pessimism             -0.392     1.483    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.091     1.574    bypass_mode_en_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.431%)  route 0.263ns (61.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.256     1.500    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  HomingDetector/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.263     1.926    HomingDetector/next_state[0]
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.462     1.894    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.394     1.500    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.060     1.560    HomingDetector/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.247ns (48.979%)  route 0.257ns (51.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.256     1.500    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  HomingDetector/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.257     1.905    HomingDetector/FSM_sequential_state_reg_n_0_[1]
    SLICE_X42Y77         LUT3 (Prop_lut3_I1_O)        0.099     2.004 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.004    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.462     1.894    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
                         clock pessimism             -0.394     1.500    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.121     1.621    HomingDetector/FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.247ns (48.498%)  route 0.262ns (51.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.256     1.500    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  HomingDetector/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.262     1.910    HomingDetector/FSM_sequential_state_reg_n_0_[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I3_O)        0.099     2.009 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.009    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.462     1.894    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C
                         clock pessimism             -0.394     1.500    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.120     1.620    HomingDetector/FSM_sequential_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.938%)  route 0.334ns (67.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.256     1.500    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  HomingDetector/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.334     1.998    HomingDetector/next_state[1]
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.462     1.894    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.394     1.500    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.053     1.553    HomingDetector/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/s_homing_complete_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.247ns (46.538%)  route 0.284ns (53.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.256     1.500    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  HomingDetector/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.122     1.770    HomingDetector/FSM_sequential_state_reg_n_0_[1]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.099     1.869 r  HomingDetector/s_homing_complete_i_1/O
                         net (fo=1, routed)           0.161     2.030    HomingDetector/next_state0
    SLICE_X41Y77         FDSE                                         r  HomingDetector/s_homing_complete_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.371     1.802    HomingDetector/sysclk
    SLICE_X41Y77         FDSE                                         r  HomingDetector/s_homing_complete_reg/C
                         clock pessimism             -0.340     1.463    
    SLICE_X41Y77         FDSE (Hold_fdse_C_S)        -0.018     1.445    HomingDetector/s_homing_complete_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.586    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y78  button_debounce_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y78  button_debounce_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y78  bypass_mode_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X42Y77  HomingDetector/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X42Y77  HomingDetector/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X42Y77  HomingDetector/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X42Y77  HomingDetector/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X41Y77  HomingDetector/s_homing_complete_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y78  button_debounce_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y78  button_debounce_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y78  button_debounce_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y78  button_debounce_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y78  bypass_mode_en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y78  bypass_mode_en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X42Y77  HomingDetector/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X42Y77  HomingDetector/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X42Y77  HomingDetector/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X42Y77  HomingDetector/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y78  button_debounce_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y78  button_debounce_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y78  button_debounce_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y78  button_debounce_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y78  bypass_mode_en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y78  bypass_mode_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X42Y77  HomingDetector/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X42Y77  HomingDetector/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X42Y77  HomingDetector/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X42Y77  HomingDetector/FSM_sequential_next_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Z_EN
                            (input port)
  Destination:            o_Z_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.976ns  (logic 5.304ns (37.948%)  route 8.673ns (62.052%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  i_Z_EN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_EN
    U3                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  i_Z_EN_IBUF_inst/O
                         net (fo=1, routed)           3.381     4.830    i_Z_EN_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.146     4.976 r  o_Z_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.291    10.268    o_Z_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.709    13.976 r  o_Z_EN_OBUF_inst/O
                         net (fo=0)                   0.000    13.976    o_Z_EN
    C15                                                               r  o_Z_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.359ns  (logic 5.075ns (37.991%)  route 8.283ns (62.009%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           4.429     5.877    i_Y_MIN_IBUF
    SLICE_X46Y76         LUT2 (Prop_lut2_I0_O)        0.124     6.001 r  o_Y_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.855     9.856    o_Y_MIN_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.359 r  o_Y_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    13.359    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_DIR
                            (input port)
  Destination:            o_Y_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.266ns  (logic 5.114ns (38.548%)  route 8.152ns (61.452%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  i_Y_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_Y_DIR
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_Y_DIR_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    i_Y_DIR_IBUF
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.534 r  o_Y_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.207     9.741    o_Y_DIR_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    13.266 r  o_Y_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    13.266    o_Y_DIR
    B15                                                               r  o_Y_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_STEP
                            (input port)
  Destination:            o_Y_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.101ns  (logic 5.329ns (40.680%)  route 7.771ns (59.320%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  i_Y_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Y_STEP
    W4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Y_STEP_IBUF_inst/O
                         net (fo=1, routed)           3.143     4.599    i_Y_STEP_IBUF
    SLICE_X46Y76         LUT2 (Prop_lut2_I0_O)        0.150     4.749 r  o_Y_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.628     9.377    o_Y_STEP_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.724    13.101 r  o_Y_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    13.101    o_Y_STEP
    A14                                                               r  o_Y_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_MIN
                            (input port)
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.864ns  (logic 5.111ns (43.081%)  route 6.753ns (56.919%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  i_Z_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_MIN
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Z_MIN_IBUF_inst/O
                         net (fo=2, routed)           3.339     4.794    i_Z_MIN_IBUF
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.918 r  o_Z_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.414     8.332    o_Z_MIN_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.864 r  o_Z_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    11.864    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_EN
                            (input port)
  Destination:            o_X_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.606ns  (logic 5.340ns (50.352%)  route 5.266ns (49.648%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  i_X_EN (IN)
                         net (fo=0)                   0.000     0.000    i_X_EN
    J19                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  i_X_EN_IBUF_inst/O
                         net (fo=1, routed)           2.475     3.944    i_X_EN_IBUF
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.150     4.094 r  o_X_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.791     6.885    o_X_EN_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.721    10.606 r  o_X_EN_OBUF_inst/O
                         net (fo=0)                   0.000    10.606    o_X_EN
    H19                                                               r  o_X_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_STEP
                            (input port)
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.314ns  (logic 5.330ns (51.674%)  route 4.984ns (48.326%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_Z_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Z_STEP
    L18                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  i_Z_STEP_IBUF_inst/O
                         net (fo=1, routed)           2.252     3.701    i_Z_STEP_IBUF
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.150     3.851 r  o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.732     6.583    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.731    10.314 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    10.314    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_DIR
                            (input port)
  Destination:            o_X_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.159ns  (logic 5.100ns (50.201%)  route 5.059ns (49.799%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  i_X_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_X_DIR
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_X_DIR_IBUF_inst/O
                         net (fo=1, routed)           1.737     3.195    i_X_DIR_IBUF
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.124     3.319 r  o_X_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.322     6.641    o_X_DIR_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.518    10.159 r  o_X_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    10.159    o_X_DIR
    P3                                                                r  o_X_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_EN
                            (input port)
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.970ns  (logic 5.338ns (53.536%)  route 4.633ns (46.464%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_E0_EN (IN)
                         net (fo=0)                   0.000     0.000    i_E0_EN
    U8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  i_E0_EN_IBUF_inst/O
                         net (fo=1, routed)           2.721     4.201    i_E0_EN_IBUF
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.152     4.353 r  o_E0_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.912     6.265    o_E0_EN_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.705     9.970 r  o_E0_EN_OBUF_inst/O
                         net (fo=0)                   0.000     9.970    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_EN
                            (input port)
  Destination:            o_Y_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.522ns  (logic 5.337ns (56.051%)  route 4.185ns (43.949%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  i_Y_EN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_EN
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  i_Y_EN_IBUF_inst/O
                         net (fo=1, routed)           2.325     3.794    i_Y_EN_IBUF
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.154     3.948 r  o_Y_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.860     5.807    o_Y_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.714     9.522 r  o_Y_EN_OBUF_inst/O
                         net (fo=0)                   0.000     9.522    o_Y_EN
    M1                                                                r  o_Y_EN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_E0_DIR
                            (input port)
  Destination:            o_E0_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.478ns (63.591%)  route 0.846ns (36.409%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  i_E0_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_E0_DIR
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_E0_DIR_IBUF_inst/O
                         net (fo=1, routed)           0.565     0.774    i_E0_DIR_IBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.045     0.819 r  o_E0_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.282     1.100    o_E0_DIR_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.325 r  o_E0_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     2.325    o_E0_DIR
    G19                                                               r  o_E0_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_DIR
                            (input port)
  Destination:            o_Z_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.484ns (63.646%)  route 0.847ns (36.354%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Z_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_Z_DIR
    K18                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_Z_DIR_IBUF_inst/O
                         net (fo=1, routed)           0.521     0.753    i_Z_DIR_IBUF
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.045     0.798 r  o_Z_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.326     1.124    o_Z_DIR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.331 r  o_Z_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     2.331    o_Z_DIR
    H17                                                               r  o_Z_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_UART_TX
                            (input port)
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.419ns (60.592%)  route 0.923ns (39.408%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  i_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_TX
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           0.923     1.135    o_UART_TX_OBUF
    J1                   OBUFT (Prop_obuft_I_O)       1.206     2.341 r  o_UART_TX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.341    o_UART_TX
    J1                                                                r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_MIN
                            (input port)
  Destination:            o_X_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.474ns (54.768%)  route 1.218ns (45.232%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  i_X_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_X_MIN
    N3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_X_MIN_IBUF_inst/O
                         net (fo=2, routed)           0.390     0.611    i_X_MIN_IBUF
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.656 r  o_X_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.827     1.483    o_X_MIN_OBUF
    U1                   OBUF (Prop_obuf_I_O)         1.209     2.692 r  o_X_MIN_OBUF_inst/O
                         net (fo=0)                   0.000     2.692    o_X_MIN
    U1                                                                r  o_X_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.422ns (49.936%)  route 1.426ns (50.064%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_UART_RX_IBUF_inst/O
                         net (fo=1, routed)           1.426     1.643    o_UART_RX_OBUF
    V5                   OBUFT (Prop_obuft_I_O)       1.206     2.848 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.848    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_STEP
                            (input port)
  Destination:            o_X_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.546ns (54.026%)  route 1.315ns (45.974%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  i_X_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_X_STEP
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_X_STEP_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.124    i_X_STEP_IBUF
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.043     1.167 r  o_X_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.415     1.582    o_X_STEP_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.279     2.861 r  o_X_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.861    o_X_STEP
    M2                                                                r  o_X_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_EN
                            (input port)
  Destination:            o_Y_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.557ns (53.658%)  route 1.345ns (46.342%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  i_Y_EN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_EN
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  i_Y_EN_IBUF_inst/O
                         net (fo=1, routed)           0.923     1.160    i_Y_EN_IBUF
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.043     1.203 r  o_Y_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.624    o_Y_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.277     2.902 r  o_Y_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.902    o_Y_EN
    M1                                                                r  o_Y_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_STEP
                            (input port)
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.507ns (51.544%)  route 1.417ns (48.456%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_E0_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_E0_STEP
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  i_E0_STEP_IBUF_inst/O
                         net (fo=1, routed)           0.994     1.243    i_E0_STEP_IBUF
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.288 r  o_E0_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.710    o_E0_STEP_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     2.924 r  o_E0_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.924    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_EN
                            (input port)
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.559ns (50.636%)  route 1.520ns (49.364%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_E0_EN (IN)
                         net (fo=0)                   0.000     0.000    i_E0_EN
    U8                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  i_E0_EN_IBUF_inst/O
                         net (fo=1, routed)           1.079     1.327    i_E0_EN_IBUF
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.044     1.371 r  o_E0_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.441     1.812    o_E0_EN_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.266     3.078 r  o_E0_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.078    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_STEP
                            (input port)
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.410ns  (logic 1.555ns (45.591%)  route 1.855ns (54.409%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_Z_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Z_STEP
    L18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_Z_STEP_IBUF_inst/O
                         net (fo=1, routed)           0.993     1.210    i_Z_STEP_IBUF
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.046     1.256 r  o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.862     2.118    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.292     3.410 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     3.410    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uart_TX/Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 3.981ns (68.359%)  route 1.843ns (31.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         1.628    -2.341    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X4Y34          FDSE                                         r  Uart_TX/Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDSE (Prop_fdse_C_Q)         0.456    -1.885 r  Uart_TX/Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           1.843    -0.042    UART_TXD_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     3.482 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     3.482    UART_TXD
    J18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uart_TX/Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.367ns (78.040%)  route 0.385ns (21.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    Uart_TX/inst_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    Uart_TX/inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uart_TX/inst_clk/inst/clkout1_buf/O
                         net (fo=153, routed)         0.589    -0.819    Uart_TX/Inst_UART_TX_CTRL/clk_out1
    SLICE_X4Y34          FDSE                                         r  Uart_TX/Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDSE (Prop_fdse_C_Q)         0.141    -0.678 r  Uart_TX/Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           0.385    -0.293    UART_TXD_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     0.932 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     0.932    UART_TXD
    J18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                  IBUF                         0.000    41.667 f  sysclk_IBUF_inst/O
                         net (fo=9, routed)           0.480    42.147    Uart_TX/inst_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.001 f  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.535    Uart_TX/inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.564 f  Uart_TX/inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.380    Uart_TX/inst_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.162     1.162    Uart_TX/inst_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    Uart_TX/inst_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  Uart_TX/inst_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    Uart_TX/inst_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  Uart_TX/inst_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.275ns  (logic 4.281ns (32.247%)  route 8.994ns (67.753%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.881 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          3.703     8.584    o_UART_TX_TRI
    SLICE_X2Y39          LUT2 (Prop_lut2_I1_O)        0.116     8.700 r  o_Z_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.291    13.991    o_Z_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.709    17.700 r  o_Z_EN_OBUF_inst/O
                         net (fo=0)                   0.000    17.700    o_Z_EN
    C15                                                               r  o_Z_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.777ns  (logic 4.105ns (38.089%)  route 6.672ns (61.911%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.881 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.465     6.346    o_UART_TX_TRI
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  o_Y_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.207    11.677    o_Y_DIR_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    15.202 r  o_Y_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    15.202    o_Y_DIR
    B15                                                               r  o_Y_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.167ns  (logic 4.111ns (40.441%)  route 6.055ns (59.559%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.881 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          2.641     7.522    o_UART_TX_TRI
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.646 r  o_Z_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.414    11.060    o_Z_MIN_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.592 r  o_Z_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    14.592    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.106ns  (logic 4.330ns (42.844%)  route 5.776ns (57.156%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.881 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.148     6.029    o_UART_TX_TRI
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.150     6.179 r  o_Y_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.628    10.807    o_Y_STEP_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.724    14.531 r  o_Y_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    14.531    o_Y_STEP
    A14                                                               r  o_Y_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.023ns  (logic 4.104ns (40.943%)  route 5.919ns (59.057%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.881 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          4.391     9.272    o_UART_TX_TRI
    SLICE_X0Y41          LUT2 (Prop_lut2_I1_O)        0.124     9.396 r  o_E0_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529    10.924    o_E0_DIR_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.448 r  o_E0_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    14.448    o_E0_DIR
    G19                                                               r  o_E0_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.962ns  (logic 4.098ns (41.135%)  route 5.864ns (58.864%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.881 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          2.542     7.423    o_UART_TX_TRI
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124     7.547 r  o_X_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.322    10.869    o_X_DIR_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.388 r  o_X_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    14.388    o_X_DIR
    P3                                                                r  o_X_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.678ns  (logic 4.305ns (44.481%)  route 5.373ns (55.519%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.881 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          2.641     7.522    o_UART_TX_TRI
    SLICE_X39Y38         LUT2 (Prop_lut2_I1_O)        0.118     7.640 r  o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.732    10.372    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.731    14.104 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    14.104    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.662ns  (logic 4.329ns (44.807%)  route 5.333ns (55.193%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.881 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          2.542     7.423    o_UART_TX_TRI
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.152     7.575 r  o_X_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.791    10.366    o_X_EN_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.721    14.087 r  o_X_EN_OBUF_inst/O
                         net (fo=0)                   0.000    14.087    o_X_EN
    H19                                                               r  o_X_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 4.085ns (43.161%)  route 5.380ns (56.839%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.881 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          3.703     8.584    o_UART_TX_TRI
    SLICE_X2Y39          LUT2 (Prop_lut2_I1_O)        0.124     8.708 r  o_Z_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.677    10.385    o_Z_DIR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.891 r  o_Z_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    13.891    o_Z_DIR
    H17                                                               r  o_Z_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.086ns  (logic 4.083ns (44.936%)  route 5.003ns (55.064%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.949     4.425    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     4.881 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.148     6.029    o_UART_TX_TRI
    SLICE_X46Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.153 r  o_Y_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.855    10.008    o_Y_MIN_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.511 r  o_Y_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    13.511    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 0.965ns (41.409%)  route 1.365ns (58.591%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.365     2.989    o_UART_TX_TRI
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.813 r  o_UART_TX_OBUFT_inst/O
                         net (fo=0)                   0.000     3.813    o_UART_TX
    J1                                                                r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.469ns (56.682%)  route 1.123ns (43.318%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.701     2.325    o_UART_TX_TRI
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.051     2.376 r  o_Y_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     2.798    o_Y_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.277     4.075 r  o_Y_EN_OBUF_inst/O
                         net (fo=0)                   0.000     4.075    o_Y_EN
    M1                                                                r  o_Y_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.345ns (51.751%)  route 1.254ns (48.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.254     2.878    o_UART_TX_TRI
    B16                  OBUF (Prop_obuf_I_O)         1.204     4.083 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     4.083    led0_g
    B16                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.399ns (52.572%)  route 1.262ns (47.428%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.840     2.464    o_UART_TX_TRI
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.509 r  o_E0_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     2.931    o_E0_STEP_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     4.145 r  o_E0_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     4.145    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.465ns (53.884%)  route 1.254ns (46.116%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.839     2.463    o_UART_TX_TRI
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.508 r  o_X_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.415     2.923    o_X_STEP_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.279     4.203 r  o_X_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     4.203    o_X_STEP
    M2                                                                r  o_X_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/s_homing_complete_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.350ns (48.369%)  route 1.441ns (51.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.180     1.424    HomingDetector/sysclk
    SLICE_X41Y77         FDSE                                         r  HomingDetector/s_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDSE (Prop_fdse_C_Q)         0.141     1.565 r  HomingDetector/s_homing_complete_reg/Q
                         net (fo=1, routed)           1.441     3.006    led_0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.215 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.215    led_0
    A17                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.451ns (53.119%)  route 1.281ns (46.881%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.840     2.464    o_UART_TX_TRI
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.044     2.508 r  o_E0_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.441     2.949    o_E0_EN_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.266     4.215 r  o_E0_EN_OBUF_inst/O
                         net (fo=0)                   0.000     4.215    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.390ns (48.582%)  route 1.472ns (51.418%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.153     2.777    o_UART_TX_TRI
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.045     2.822 r  led0_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     3.141    led0_r_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.204     4.345 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     4.345    led0_r
    C17                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.061ns  (logic 1.395ns (45.563%)  route 1.666ns (54.437%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.839     2.463    o_UART_TX_TRI
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.508 r  o_X_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.827     3.335    o_X_MIN_OBUF
    U1                   OBUF (Prop_obuf_I_O)         1.209     4.544 r  o_X_MIN_OBUF_inst/O
                         net (fo=0)                   0.000     4.544    o_X_MIN
    U1                                                                r  o_X_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.065ns  (logic 0.965ns (31.484%)  route 2.100ns (68.516%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.239     1.483    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  bypass_mode_en_reg/Q
                         net (fo=20, routed)          2.100     3.724    o_UART_TX_TRI
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.548 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     4.548    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.572ns (27.882%)  route 4.067ns (72.118%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           4.067     5.515    HomingDetector/i_Y_MIN_IBUF
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124     5.639 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.639    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.559     3.964    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C

Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.572ns (27.897%)  route 4.064ns (72.103%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           4.064     5.512    HomingDetector/i_Y_MIN_IBUF
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.124     5.636 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.636    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.559     3.964    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.674ns  (logic 1.463ns (31.298%)  route 3.211ns (68.702%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           3.211     4.674    btn0_IBUF
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           2.513     3.919    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_X_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.266ns (23.921%)  route 0.845ns (76.079%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 f  i_X_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_X_MIN
    N3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  i_X_MIN_IBUF_inst/O
                         net (fo=2, routed)           0.845     1.066    HomingDetector/i_X_MIN_IBUF
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.111 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.111    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.462     1.894    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.231ns (14.451%)  route 1.367ns (85.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           1.367     1.598    btn0_IBUF
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.443     1.875    sysclk_IBUF
    SLICE_X40Y78         FDRE                                         r  button_debounce_reg[0]/C

Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.995ns  (logic 0.261ns (13.101%)  route 1.734ns (86.899%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           1.734     1.950    HomingDetector/i_Y_MIN_IBUF
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.045     1.995 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.995    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=9, routed)           1.462     1.894    HomingDetector/sysclk
    SLICE_X42Y77         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C





