Release 14.5 - Bitgen P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.5\ISE_DS\ISE\.
   "module_1_stub" is an NCD, version 3.2, device xc7z020, package clg484, speed
-1
Opened constraints file module_1_stub.pcf.

Thu Sep 05 11:18:26 2013

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\bitgen.exe -w -intstyle pa module_1_stub_routed.ncd module_1_stub.bit module_1_stub.pcf 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable*              |
+----------------------+----------------------+
| StartupClk           | Cclk*                |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup*              |
+----------------------+----------------------+
| InitPin              | Pullup*              |
+----------------------+----------------------+
| TckPin               | Pullup*              |
+----------------------+----------------------+
| TdiPin               | Pullup*              |
+----------------------+----------------------+
| TdoPin               | Pullup*              |
+----------------------+----------------------+
| TmsPin               | Pullup*              |
+----------------------+----------------------+
| UnusedPin            | Pulldown*            |
+----------------------+----------------------+
| GWE_cycle            | 6*                   |
+----------------------+----------------------+
| GTS_cycle            | 5*                   |
+----------------------+----------------------+
| OverTempPowerDown    | Disable*             |
+----------------------+----------------------+
| LCK_cycle            | NoWait*              |
+----------------------+----------------------+
| Match_cycle          | NoWait               |
+----------------------+----------------------+
| DONE_cycle           | 4*                   |
+----------------------+----------------------+
| DonePipe             | Yes*                 |
+----------------------+----------------------+
| Security             | None*                |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF*          |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired*          |
+----------------------+----------------------+
| ICAP_Select          | Auto*                |
+----------------------+----------------------+
| InitSignalsError     | Enable*              |
+----------------------+----------------------+
| XADCPartialReconfig  | Disable*             |
+----------------------+----------------------+
| XADCEnhancedLinearity | Off*                 |
+----------------------+----------------------+
| JTAG_XADC            | Enable*              |
+----------------------+----------------------+
| Disable_JTAG         | No*                  |
+----------------------+----------------------+
| XADCPowerDown        | Disable*             |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| USR_ACCESS           | None*                |
+----------------------+----------------------+
| TimeStamp            | Default*             |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No*                  |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from module_1_stub.pcf.


Running DRC.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/AdcToplevel_I_AdcClock/AdcClock_I_Isrds_Master>:<ISERDESE2_ISERDE
   SE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being
   ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/AdcToplevel_I_AdcFrame/AdcFrame_I_Isrds_n>:<ISERDESE2_ISERDESE2>.
    Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being
   ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/AdcToplevel_I_AdcFrame/AdcFrame_I_Isrds_p>:<ISERDESE2_ISERDESE2>.
    Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being
   ignored.
WARNING:PhysDesignRules:367 - The signal
   <ADC1/Gen_2[0].AdcToplevel_I_AdcMem/GLOBAL_LOGIC0> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ADC1/Gen_2[1].AdcToplevel_I_AdcMem/GLOBAL_LOGIC0> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_p>:<ISERDESE2_I
   SERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is
   being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_n>:<ISERDESE2_I
   SERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is
   being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D1_p>:<ISERDESE2_I
   SERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is
   being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D1_n>:<ISERDESE2_I
   SERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is
   being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/Gen_2[1].AdcToplevel_I_AdcData/AdcData_I_Isrds_D1_p>:<ISERDESE2_I
   SERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is
   being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/Gen_2[1].AdcToplevel_I_AdcData/AdcData_I_Isrds_D1_n>:<ISERDESE2_I
   SERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is
   being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/Gen_2[1].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_p>:<ISERDESE2_I
   SERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is
   being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<ADC1/Gen_2[1].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_n>:<ISERDESE2_I
   SERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is
   being ignored.
DRC detected 0 errors and 13 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "module_1_stub.bit".
Bitstream generation is complete.
