Warning (10268): Verilog HDL information at banco_regs.v(38): always construct contains both blocking and non-blocking assignments File: /home/beatriz/Documentos/processador/banco_regs.v Line: 38
