# computation-structures
50.002 Computation Structures @ SUTD

* Construction of a 1-bit full adder with an FPGA tester `(/1-bit-full-adder-FPGA/)`
* Implementation of an 8-bit ALU design on an FPGA `(/8-bit-ALU/)`
* Design and prototype of an electronic game using the 8-bit ALU
