<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMISelDAGToDAG.cpp source code [llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMISelDAGToDAG.cpp.html'>ARMISelDAGToDAG.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMISelDAGToDAG.cpp - A dag to dag inst selector for ARM ----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines an instruction selector for the ARM target.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMTargetMachine.h.html">"ARMTargetMachine.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="Utils/ARMBaseInfo.h.html">"Utils/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/StringSwitch.h.html">"llvm/ADT/StringSwitch.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAG.h.html">"llvm/CodeGen/SelectionDAG.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html">"llvm/CodeGen/SelectionDAGISel.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/IR/DerivedTypes.h.html">"llvm/IR/DerivedTypes.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/Intrinsics.h.html">"llvm/IR/Intrinsics.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "arm-isel"</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="42">42</th><td><dfn class="tu decl def" id="DisableShifterOp" title='DisableShifterOp' data-type='cl::opt&lt;bool&gt;' data-ref="DisableShifterOp">DisableShifterOp</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-shifter-op"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="43">43</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable isel of shifter-op"</q>),</td></tr>
<tr><th id="44">44</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="47">47</th><td><i>/// ARMDAGToDAGISel - ARM specific code to select ARM machine</i></td></tr>
<tr><th id="48">48</th><td><i>/// instructions for SelectionDAG operations.</i></td></tr>
<tr><th id="49">49</th><td><i>///</i></td></tr>
<tr><th id="50">50</th><td><b>namespace</b> {</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a> {</td></tr>
<tr><th id="53">53</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">/// Subtarget - Keep a pointer to the ARMSubtarget around so that we can</i></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">  /// make the right decision when generating code for different targets.</i></td></tr>
<tr><th id="55">55</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-type='const llvm::ARMSubtarget *' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>public</b>:</td></tr>
<tr><th id="58">58</th><td>  <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISelC1ERN4llvm20ARMBaseTargetMachineENS1_10CodeGenOpt5LevelE" title='(anonymous namespace)::ARMDAGToDAGISel::ARMDAGToDAGISel' data-type='void (anonymous namespace)::ARMDAGToDAGISel::ARMDAGToDAGISel(llvm::ARMBaseTargetMachine &amp; tm, CodeGenOpt::Level OptLevel)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISelC1ERN4llvm20ARMBaseTargetMachineENS1_10CodeGenOpt5LevelE">ARMDAGToDAGISel</dfn>(<a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="local col1 decl" id="1tm" title='tm' data-type='llvm::ARMBaseTargetMachine &amp;' data-ref="1tm">tm</dfn>, <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col2 decl" id="2OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="2OptLevel">OptLevel</dfn>)</td></tr>
<tr><th id="59">59</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISelC1ERNS_13TargetMachineENS_10CodeGenOpt5LevelE" title='llvm::SelectionDAGISel::SelectionDAGISel' data-ref="_ZN4llvm16SelectionDAGISelC1ERNS_13TargetMachineENS_10CodeGenOpt5LevelE">(</a><a class="local col1 ref" href="#1tm" title='tm' data-ref="1tm">tm</a>, <a class="local col2 ref" href="#2OptLevel" title='OptLevel' data-ref="2OptLevel">OptLevel</a>) {}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::ARMDAGToDAGISel::runOnMachineFunction' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>) override {</td></tr>
<tr><th id="62">62</th><td>    <i>// Reset the subtarget each time through.</i></td></tr>
<tr><th id="63">63</th><td>    Subtarget = &amp;MF.getSubtarget&lt;ARMSubtarget&gt;();</td></tr>
<tr><th id="64">64</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::SelectionDAGISel::runOnMachineFunction' data-ref="_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</a>(<span class='refarg'><a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a></span>);</td></tr>
<tr><th id="65">65</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel11getPassNameEv" title='(anonymous namespace)::ARMDAGToDAGISel::getPassName' data-type='llvm::StringRef (anonymous namespace)::ARMDAGToDAGISel::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ARM Instruction Selection"</q>; }</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel17PreprocessISelDAGEv" title='(anonymous namespace)::ARMDAGToDAGISel::PreprocessISelDAG' data-type='void (anonymous namespace)::ARMDAGToDAGISel::PreprocessISelDAG()' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17PreprocessISelDAGEv">PreprocessISelDAG</a>() override;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE">/// getI32Imm - Return a target constant of type i32 with the specified</i></td></tr>
<tr><th id="73">73</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE">  /// value.</i></td></tr>
<tr><th id="74">74</th><td>  <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" title='(anonymous namespace)::ARMDAGToDAGISel::getI32Imm' data-type='llvm::SDValue (anonymous namespace)::ARMDAGToDAGISel::getI32Imm(unsigned int Imm, const llvm::SDLoc &amp; dl)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE">getI32Imm</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4Imm" title='Imm' data-type='unsigned int' data-ref="4Imm">Imm</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="5dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="5dl">dl</dfn>) {</td></tr>
<tr><th id="75">75</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col4 ref" href="#4Imm" title='Imm' data-ref="4Imm">Imm</a>, <a class="local col5 ref" href="#5dl" title='dl' data-ref="5dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel6SelectEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::Select' data-type='void (anonymous namespace)::ARMDAGToDAGISel::Select(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel6SelectEPN4llvm6SDNodeE">Select</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="6N" title='N' data-type='llvm::SDNode *' data-ref="6N">N</dfn>) override;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18hasNoVMLxHazardUseEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::hasNoVMLxHazardUse' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::hasNoVMLxHazardUse(llvm::SDNode * N) const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18hasNoVMLxHazardUseEPN4llvm6SDNodeE">hasNoVMLxHazardUse</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="7N" title='N' data-type='llvm::SDNode *' data-ref="7N">N</dfn>) <em>const</em>;</td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj" title='(anonymous namespace)::ARMDAGToDAGISel::isShifterOpProfitable' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::isShifterOpProfitable(const llvm::SDValue &amp; Shift, ARM_AM::ShiftOpc ShOpcVal, unsigned int ShAmt)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj">isShifterOpProfitable</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="8Shift" title='Shift' data-type='const llvm::SDValue &amp;' data-ref="8Shift">Shift</dfn>,</td></tr>
<tr><th id="82">82</th><td>                             <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col9 decl" id="9ShOpcVal" title='ShOpcVal' data-type='ARM_AM::ShiftOpc' data-ref="9ShOpcVal">ShOpcVal</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10ShAmt" title='ShAmt' data-type='unsigned int' data-ref="10ShAmt">ShAmt</dfn>);</td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectRegShifterOperandEN4llvm7SDValueERS2_S3_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::SelectRegShifterOperand' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectRegShifterOperand(llvm::SDValue N, llvm::SDValue &amp; A, llvm::SDValue &amp; B, llvm::SDValue &amp; C, bool CheckProfitability = true)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectRegShifterOperandEN4llvm7SDValueERS2_S3_S3_b">SelectRegShifterOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="11N" title='N' data-type='llvm::SDValue' data-ref="11N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="12A" title='A' data-type='llvm::SDValue &amp;' data-ref="12A">A</dfn>,</td></tr>
<tr><th id="84">84</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="13B" title='B' data-type='llvm::SDValue &amp;' data-ref="13B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="14C" title='C' data-type='llvm::SDValue &amp;' data-ref="14C">C</dfn>,</td></tr>
<tr><th id="85">85</th><td>                               <em>bool</em> <dfn class="local col5 decl" id="15CheckProfitability" title='CheckProfitability' data-type='bool' data-ref="15CheckProfitability">CheckProfitability</dfn> = <b>true</b>);</td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::SelectImmShifterOperand' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectImmShifterOperand(llvm::SDValue N, llvm::SDValue &amp; A, llvm::SDValue &amp; B, bool CheckProfitability = true)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b">SelectImmShifterOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="16N" title='N' data-type='llvm::SDValue' data-ref="16N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="17A" title='A' data-type='llvm::SDValue &amp;' data-ref="17A">A</dfn>,</td></tr>
<tr><th id="87">87</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="18B" title='B' data-type='llvm::SDValue &amp;' data-ref="18B">B</dfn>, <em>bool</em> <dfn class="local col9 decl" id="19CheckProfitability" title='CheckProfitability' data-type='bool' data-ref="19CheckProfitability">CheckProfitability</dfn> = <b>true</b>);</td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectShiftRegShifterOperandEN4llvm7SDValueERS2_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectShiftRegShifterOperand' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectShiftRegShifterOperand(llvm::SDValue N, llvm::SDValue &amp; A, llvm::SDValue &amp; B, llvm::SDValue &amp; C)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectShiftRegShifterOperandEN4llvm7SDValueERS2_S3_S3_">SelectShiftRegShifterOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="20N" title='N' data-type='llvm::SDValue' data-ref="20N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="21A" title='A' data-type='llvm::SDValue &amp;' data-ref="21A">A</dfn>,</td></tr>
<tr><th id="89">89</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="22B" title='B' data-type='llvm::SDValue &amp;' data-ref="22B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="23C" title='C' data-type='llvm::SDValue &amp;' data-ref="23C">C</dfn>) {</td></tr>
<tr><th id="90">90</th><td>    <i>// Don't apply the profitability check</i></td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectRegShifterOperandEN4llvm7SDValueERS2_S3_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::SelectRegShifterOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectRegShifterOperandEN4llvm7SDValueERS2_S3_S3_b">SelectRegShifterOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#20N" title='N' data-ref="20N">N</a>, <span class='refarg'><a class="local col1 ref" href="#21A" title='A' data-ref="21A">A</a></span>, <span class='refarg'><a class="local col2 ref" href="#22B" title='B' data-ref="22B">B</a></span>, <span class='refarg'><a class="local col3 ref" href="#23C" title='C' data-ref="23C">C</a></span>, <b>false</b>);</td></tr>
<tr><th id="92">92</th><td>  }</td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectShiftImmShifterOperandEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectShiftImmShifterOperand' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectShiftImmShifterOperand(llvm::SDValue N, llvm::SDValue &amp; A, llvm::SDValue &amp; B)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectShiftImmShifterOperandEN4llvm7SDValueERS2_S3_">SelectShiftImmShifterOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="24N" title='N' data-type='llvm::SDValue' data-ref="24N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="25A" title='A' data-type='llvm::SDValue &amp;' data-ref="25A">A</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="26B" title='B' data-type='llvm::SDValue &amp;' data-ref="26B">B</dfn>) {</td></tr>
<tr><th id="95">95</th><td>    <i>// Don't apply the profitability check</i></td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::SelectImmShifterOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b">SelectImmShifterOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#24N" title='N' data-ref="24N">N</a>, <span class='refarg'><a class="local col5 ref" href="#25A" title='A' data-ref="25A">A</a></span>, <span class='refarg'><a class="local col6 ref" href="#26B" title='B' data-ref="26B">B</a></span>, <b>false</b>);</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddLikeOrEPN4llvm6SDNodeENS1_7SDValueERS4_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddLikeOr' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddLikeOr(llvm::SDNode * Parent, llvm::SDValue N, llvm::SDValue &amp; Out)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddLikeOrEPN4llvm6SDNodeENS1_7SDValueERS4_">SelectAddLikeOr</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="27Parent" title='Parent' data-type='llvm::SDNode *' data-ref="27Parent">Parent</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="28N" title='N' data-type='llvm::SDValue' data-ref="28N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="29Out" title='Out' data-type='llvm::SDValue &amp;' data-ref="29Out">Out</dfn>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19SelectAddrModeImm12EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrModeImm12' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrModeImm12(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19SelectAddrModeImm12EN4llvm7SDValueERS2_S3_">SelectAddrModeImm12</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="30N" title='N' data-type='llvm::SDValue' data-ref="30N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="31Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="31Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="32OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="32OffImm">OffImm</dfn>);</td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectLdStSORegEN4llvm7SDValueERS2_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectLdStSOReg' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectLdStSOReg(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectLdStSORegEN4llvm7SDValueERS2_S3_S3_">SelectLdStSOReg</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="33N" title='N' data-type='llvm::SDValue' data-ref="33N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="34Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="34Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="35Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="35Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="36Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="36Opc">Opc</dfn>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel14SelectCMOVPredEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectCMOVPred' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectCMOVPred(llvm::SDValue N, llvm::SDValue &amp; Pred, llvm::SDValue &amp; Reg)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel14SelectCMOVPredEN4llvm7SDValueERS2_S3_">SelectCMOVPred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="37N" title='N' data-type='llvm::SDValue' data-ref="37N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="38Pred" title='Pred' data-type='llvm::SDValue &amp;' data-ref="38Pred">Pred</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="39Reg" title='Reg' data-type='llvm::SDValue &amp;' data-ref="39Reg">Reg</dfn>) {</td></tr>
<tr><th id="105">105</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col0 decl" id="40CN" title='CN' data-type='const llvm::ConstantSDNode *' data-ref="40CN">CN</dfn> = cast&lt;ConstantSDNode&gt;(N);</td></tr>
<tr><th id="106">106</th><td>    <a class="local col8 ref" href="#38Pred" title='Pred' data-ref="38Pred">Pred</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#40CN" title='CN' data-ref="40CN">CN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>(), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#37N" title='N' data-ref="37N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="107">107</th><td>    Reg = CurDAG-&gt;getRegister(ARM::CPSR, MVT::i32);</td></tr>
<tr><th id="108">108</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="109">109</th><td>  }</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetRegEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetReg' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetReg(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetRegEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetReg</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="41Op" title='Op' data-type='llvm::SDNode *' data-ref="41Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="42N" title='N' data-type='llvm::SDValue' data-ref="42N">N</dfn>,</td></tr>
<tr><th id="112">112</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="43Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="43Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="44Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="44Opc">Opc</dfn>);</td></tr>
<tr><th id="113">113</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetImmEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImm' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImm(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetImmEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetImm</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="45Op" title='Op' data-type='llvm::SDNode *' data-ref="45Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="46N" title='N' data-type='llvm::SDValue' data-ref="46N">N</dfn>,</td></tr>
<tr><th id="114">114</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="47Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="47Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="48Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="48Opc">Opc</dfn>);</td></tr>
<tr><th id="115">115</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel27SelectAddrMode2OffsetImmPreEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImmPre' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImmPre(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel27SelectAddrMode2OffsetImmPreEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetImmPre</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="49Op" title='Op' data-type='llvm::SDNode *' data-ref="49Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="50N" title='N' data-type='llvm::SDValue' data-ref="50N">N</dfn>,</td></tr>
<tr><th id="116">116</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="51Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="51Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="52Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="52Opc">Opc</dfn>);</td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectAddrOffsetNoneEN4llvm7SDValueERS2_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrOffsetNone' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrOffsetNone(llvm::SDValue N, llvm::SDValue &amp; Base)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectAddrOffsetNoneEN4llvm7SDValueERS2_">SelectAddrOffsetNone</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="53N" title='N' data-type='llvm::SDValue' data-ref="53N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="54Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="54Base">Base</dfn>);</td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode3EN4llvm7SDValueERS2_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode3' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode3(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode3EN4llvm7SDValueERS2_S3_S3_">SelectAddrMode3</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="55N" title='N' data-type='llvm::SDValue' data-ref="55N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="56Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="56Base">Base</dfn>,</td></tr>
<tr><th id="119">119</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="57Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="57Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="58Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="58Opc">Opc</dfn>);</td></tr>
<tr><th id="120">120</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode3OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode3Offset' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode3Offset(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode3OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode3Offset</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="59Op" title='Op' data-type='llvm::SDNode *' data-ref="59Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="60N" title='N' data-type='llvm::SDValue' data-ref="60N">N</dfn>,</td></tr>
<tr><th id="121">121</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="61Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="61Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="62Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="62Opc">Opc</dfn>);</td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::IsAddressingMode5' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::IsAddressingMode5(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, bool FP16)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b">IsAddressingMode5</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="63N" title='N' data-type='llvm::SDValue' data-ref="63N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="64Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="64Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="65Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="65Offset">Offset</dfn>, <em>bool</em> <dfn class="local col6 decl" id="66FP16" title='FP16' data-type='bool' data-ref="66FP16">FP16</dfn>);</td></tr>
<tr><th id="123">123</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode5EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode5' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode5(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode5EN4llvm7SDValueERS2_S3_">SelectAddrMode5</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="67N" title='N' data-type='llvm::SDValue' data-ref="67N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="68Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="68Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="69Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="69Offset">Offset</dfn>);</td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19SelectAddrMode5FP16EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode5FP16' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode5FP16(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19SelectAddrMode5FP16EN4llvm7SDValueERS2_S3_">SelectAddrMode5FP16</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="70N" title='N' data-type='llvm::SDValue' data-ref="70N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="71Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="71Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="72Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="72Offset">Offset</dfn>);</td></tr>
<tr><th id="125">125</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6(llvm::SDNode * Parent, llvm::SDValue N, llvm::SDValue &amp; Addr, llvm::SDValue &amp; Align)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode6</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="73Parent" title='Parent' data-type='llvm::SDNode *' data-ref="73Parent">Parent</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="74N" title='N' data-type='llvm::SDValue' data-ref="74N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="75Addr" title='Addr' data-type='llvm::SDValue &amp;' data-ref="75Addr">Addr</dfn>,<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="76Align" title='Align' data-type='llvm::SDValue &amp;' data-ref="76Align">Align</dfn>);</td></tr>
<tr><th id="126">126</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode6OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6Offset' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6Offset(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; Offset)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode6OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_">SelectAddrMode6Offset</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="77Op" title='Op' data-type='llvm::SDNode *' data-ref="77Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="78N" title='N' data-type='llvm::SDValue' data-ref="78N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="79Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="79Offset">Offset</dfn>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel16SelectAddrModePCEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrModePC' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrModePC(llvm::SDValue N, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Label)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16SelectAddrModePCEN4llvm7SDValueERS2_S3_">SelectAddrModePC</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="80N" title='N' data-type='llvm::SDValue' data-ref="80N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="81Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="81Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="82Label" title='Label' data-type='llvm::SDValue &amp;' data-ref="82Label">Label</dfn>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectThumbAddrModeRREN4llvm7SDValueERS2_S3_">// Thumb Addressing Modes:</i></td></tr>
<tr><th id="131">131</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectThumbAddrModeRREN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeRR' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeRR(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectThumbAddrModeRREN4llvm7SDValueERS2_S3_">SelectThumbAddrModeRR</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="83N" title='N' data-type='llvm::SDValue' data-ref="83N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="84Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="84Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="85Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="85Offset">Offset</dfn>);</td></tr>
<tr><th id="132">132</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeRRSextEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeRRSext' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeRRSext(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeRRSextEN4llvm7SDValueERS2_S3_">SelectThumbAddrModeRRSext</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="86N" title='N' data-type='llvm::SDValue' data-ref="86N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="87Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="87Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="88Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="88Offset">Offset</dfn>);</td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S(llvm::SDValue N, unsigned int Scale, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_">SelectThumbAddrModeImm5S</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="89N" title='N' data-type='llvm::SDValue' data-ref="89N">N</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="90Scale" title='Scale' data-type='unsigned int' data-ref="90Scale">Scale</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="91Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="91Base">Base</dfn>,</td></tr>
<tr><th id="134">134</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="92OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="92OffImm">OffImm</dfn>);</td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S1EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S1' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S1(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S1EN4llvm7SDValueERS2_S3_">SelectThumbAddrModeImm5S1</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="93N" title='N' data-type='llvm::SDValue' data-ref="93N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="94Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="94Base">Base</dfn>,</td></tr>
<tr><th id="136">136</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="95OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="95OffImm">OffImm</dfn>);</td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S2EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S2' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S2(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S2EN4llvm7SDValueERS2_S3_">SelectThumbAddrModeImm5S2</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="96N" title='N' data-type='llvm::SDValue' data-ref="96N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="97Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="97Base">Base</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="98OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="98OffImm">OffImm</dfn>);</td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S4EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S4' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S4(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S4EN4llvm7SDValueERS2_S3_">SelectThumbAddrModeImm5S4</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="99N" title='N' data-type='llvm::SDValue' data-ref="99N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="100Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="100Base">Base</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="101OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="101OffImm">OffImm</dfn>);</td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectThumbAddrModeSPEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeSP' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeSP(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectThumbAddrModeSPEN4llvm7SDValueERS2_S3_">SelectThumbAddrModeSP</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="102N" title='N' data-type='llvm::SDValue' data-ref="102N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="103Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="103Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="104OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="104OffImm">OffImm</dfn>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeImm12EN4llvm7SDValueERS2_S3_">// Thumb 2 Addressing Modes:</i></td></tr>
<tr><th id="144">144</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeImm12EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm12' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm12(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeImm12EN4llvm7SDValueERS2_S3_">SelectT2AddrModeImm12</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="105N" title='N' data-type='llvm::SDValue' data-ref="105N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="106Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="106Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="107OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="107OffImm">OffImm</dfn>);</td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectT2AddrModeImm8EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm8' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm8(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectT2AddrModeImm8EN4llvm7SDValueERS2_S3_">SelectT2AddrModeImm8</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="108N" title='N' data-type='llvm::SDValue' data-ref="108N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="109Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="109Base">Base</dfn>,</td></tr>
<tr><th id="146">146</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="110OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="110OffImm">OffImm</dfn>);</td></tr>
<tr><th id="147">147</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel26SelectT2AddrModeImm8OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm8Offset' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm8Offset(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel26SelectT2AddrModeImm8OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_">SelectT2AddrModeImm8Offset</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="111Op" title='Op' data-type='llvm::SDNode *' data-ref="111Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="112N" title='N' data-type='llvm::SDValue' data-ref="112N">N</dfn>,</td></tr>
<tr><th id="148">148</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="113OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="113OffImm">OffImm</dfn>);</td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeSoRegEN4llvm7SDValueERS2_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeSoReg' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeSoReg(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffReg, llvm::SDValue &amp; ShImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeSoRegEN4llvm7SDValueERS2_S3_S3_">SelectT2AddrModeSoReg</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="114N" title='N' data-type='llvm::SDValue' data-ref="114N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="115Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="115Base">Base</dfn>,</td></tr>
<tr><th id="150">150</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="116OffReg" title='OffReg' data-type='llvm::SDValue &amp;' data-ref="116OffReg">OffReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="117ShImm" title='ShImm' data-type='llvm::SDValue &amp;' data-ref="117ShImm">ShImm</dfn>);</td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectT2AddrModeExclusiveEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeExclusive' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeExclusive(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectT2AddrModeExclusiveEN4llvm7SDValueERS2_S3_">SelectT2AddrModeExclusive</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="118N" title='N' data-type='llvm::SDValue' data-ref="118N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="119Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="119Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="120OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="120OffImm">OffImm</dfn>);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel9is_so_immEj" title='(anonymous namespace)::ARMDAGToDAGISel::is_so_imm' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::is_so_imm(unsigned int Imm) const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel9is_so_immEj">is_so_imm</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="121Imm" title='Imm' data-type='unsigned int' data-ref="121Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="154">154</th><td>    <b>return</b> <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col1 ref" href="#121Imm" title='Imm' data-ref="121Imm">Imm</a>) != -<var>1</var>;</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel13is_so_imm_notEj" title='(anonymous namespace)::ARMDAGToDAGISel::is_so_imm_not' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::is_so_imm_not(unsigned int Imm) const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel13is_so_imm_notEj">is_so_imm_not</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="122Imm" title='Imm' data-type='unsigned int' data-ref="122Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(~<a class="local col2 ref" href="#122Imm" title='Imm' data-ref="122Imm">Imm</a>) != -<var>1</var>;</td></tr>
<tr><th id="159">159</th><td>  }</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel12is_t2_so_immEj" title='(anonymous namespace)::ARMDAGToDAGISel::is_t2_so_imm' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::is_t2_so_imm(unsigned int Imm) const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel12is_t2_so_immEj">is_t2_so_imm</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="123Imm" title='Imm' data-type='unsigned int' data-ref="123Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="162">162</th><td>    <b>return</b> <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col3 ref" href="#123Imm" title='Imm' data-ref="123Imm">Imm</a>) != -<var>1</var>;</td></tr>
<tr><th id="163">163</th><td>  }</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel16is_t2_so_imm_notEj" title='(anonymous namespace)::ARMDAGToDAGISel::is_t2_so_imm_not' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::is_t2_so_imm_not(unsigned int Imm) const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel16is_t2_so_imm_notEj">is_t2_so_imm_not</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="124Imm" title='Imm' data-type='unsigned int' data-ref="124Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(~<a class="local col4 ref" href="#124Imm" title='Imm' data-ref="124Imm">Imm</a>) != -<var>1</var>;</td></tr>
<tr><th id="167">167</th><td>  }</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i>// Include the pieces autogenerated from the target description.</i></td></tr>
<tr><th id="170">170</th><td><u>#include <span class='error' title="&apos;ARMGenDAGISel.inc&apos; file not found">"ARMGenDAGISel.inc"</span></u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><b>private</b>:</td></tr>
<tr><th id="173">173</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19transferMemOperandsEPN4llvm6SDNodeES3_" title='(anonymous namespace)::ARMDAGToDAGISel::transferMemOperands' data-type='void (anonymous namespace)::ARMDAGToDAGISel::transferMemOperands(llvm::SDNode * Src, llvm::SDNode * Dst)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19transferMemOperandsEPN4llvm6SDNodeES3_">transferMemOperands</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="125Src" title='Src' data-type='llvm::SDNode *' data-ref="125Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="126Dst" title='Dst' data-type='llvm::SDNode *' data-ref="126Dst">Dst</dfn>);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17tryARMIndexedLoadEPN4llvm6SDNodeE">/// Indexed (pre/post inc/dec) load matching code for ARM.</i></td></tr>
<tr><th id="176">176</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel17tryARMIndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryARMIndexedLoad' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryARMIndexedLoad(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17tryARMIndexedLoadEPN4llvm6SDNodeE">tryARMIndexedLoad</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="127N" title='N' data-type='llvm::SDNode *' data-ref="127N">N</dfn>);</td></tr>
<tr><th id="177">177</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT1IndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryT1IndexedLoad' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryT1IndexedLoad(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT1IndexedLoadEPN4llvm6SDNodeE">tryT1IndexedLoad</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="128N" title='N' data-type='llvm::SDNode *' data-ref="128N">N</dfn>);</td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT2IndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryT2IndexedLoad' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryT2IndexedLoad(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT2IndexedLoadEPN4llvm6SDNodeE">tryT2IndexedLoad</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="129N" title='N' data-type='llvm::SDNode *' data-ref="129N">N</dfn>);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_">/// SelectVLD - Select NEON load intrinsics.  NumVecs should be</i></td></tr>
<tr><th id="181">181</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_">  /// 1, 2, 3 or 4.  The opcode arrays specify the instructions used for</i></td></tr>
<tr><th id="182">182</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_">  /// loads of D registers and even subregs and odd subregs of Q registers.</i></td></tr>
<tr><th id="183">183</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_">  /// For NumVecs &lt;= 2, QOpcodes1 is not used.</i></td></tr>
<tr><th id="184">184</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLD' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectVLD(llvm::SDNode * N, bool isUpdating, unsigned int NumVecs, const uint16_t * DOpcodes, const uint16_t * QOpcodes0, const uint16_t * QOpcodes1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVLD</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="130N" title='N' data-type='llvm::SDNode *' data-ref="130N">N</dfn>, <em>bool</em> <dfn class="local col1 decl" id="131isUpdating" title='isUpdating' data-type='bool' data-ref="131isUpdating">isUpdating</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="132NumVecs" title='NumVecs' data-type='unsigned int' data-ref="132NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="185">185</th><td>                 <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col3 decl" id="133DOpcodes" title='DOpcodes' data-type='const uint16_t *' data-ref="133DOpcodes">DOpcodes</dfn>, <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col4 decl" id="134QOpcodes0" title='QOpcodes0' data-type='const uint16_t *' data-ref="134QOpcodes0">QOpcodes0</dfn>,</td></tr>
<tr><th id="186">186</th><td>                 <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col5 decl" id="135QOpcodes1" title='QOpcodes1' data-type='const uint16_t *' data-ref="135QOpcodes1">QOpcodes1</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_">/// SelectVST - Select NEON store intrinsics.  NumVecs should</i></td></tr>
<tr><th id="189">189</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_">  /// be 1, 2, 3 or 4.  The opcode arrays specify the instructions used for</i></td></tr>
<tr><th id="190">190</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_">  /// stores of D registers and even subregs and odd subregs of Q registers.</i></td></tr>
<tr><th id="191">191</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_">  /// For NumVecs &lt;= 2, QOpcodes1 is not used.</i></td></tr>
<tr><th id="192">192</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVST' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectVST(llvm::SDNode * N, bool isUpdating, unsigned int NumVecs, const uint16_t * DOpcodes, const uint16_t * QOpcodes0, const uint16_t * QOpcodes1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVST</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="136N" title='N' data-type='llvm::SDNode *' data-ref="136N">N</dfn>, <em>bool</em> <dfn class="local col7 decl" id="137isUpdating" title='isUpdating' data-type='bool' data-ref="137isUpdating">isUpdating</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="138NumVecs" title='NumVecs' data-type='unsigned int' data-ref="138NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="193">193</th><td>                 <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col9 decl" id="139DOpcodes" title='DOpcodes' data-type='const uint16_t *' data-ref="139DOpcodes">DOpcodes</dfn>, <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col0 decl" id="140QOpcodes0" title='QOpcodes0' data-type='const uint16_t *' data-ref="140QOpcodes0">QOpcodes0</dfn>,</td></tr>
<tr><th id="194">194</th><td>                 <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col1 decl" id="141QOpcodes1" title='QOpcodes1' data-type='const uint16_t *' data-ref="141QOpcodes1">QOpcodes1</dfn>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">/// SelectVLDSTLane - Select NEON load/store lane intrinsics.  NumVecs should</i></td></tr>
<tr><th id="197">197</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">  /// be 2, 3 or 4.  The opcode arrays specify the instructions used for</i></td></tr>
<tr><th id="198">198</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">  /// load/store of D registers and Q registers.</i></td></tr>
<tr><th id="199">199</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDSTLane' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectVLDSTLane(llvm::SDNode * N, bool IsLoad, bool isUpdating, unsigned int NumVecs, const uint16_t * DOpcodes, const uint16_t * QOpcodes)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">SelectVLDSTLane</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="142N" title='N' data-type='llvm::SDNode *' data-ref="142N">N</dfn>, <em>bool</em> <dfn class="local col3 decl" id="143IsLoad" title='IsLoad' data-type='bool' data-ref="143IsLoad">IsLoad</dfn>, <em>bool</em> <dfn class="local col4 decl" id="144isUpdating" title='isUpdating' data-type='bool' data-ref="144isUpdating">isUpdating</dfn>,</td></tr>
<tr><th id="200">200</th><td>                       <em>unsigned</em> <dfn class="local col5 decl" id="145NumVecs" title='NumVecs' data-type='unsigned int' data-ref="145NumVecs">NumVecs</dfn>, <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col6 decl" id="146DOpcodes" title='DOpcodes' data-type='const uint16_t *' data-ref="146DOpcodes">DOpcodes</dfn>,</td></tr>
<tr><th id="201">201</th><td>                       <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col7 decl" id="147QOpcodes" title='QOpcodes' data-type='const uint16_t *' data-ref="147QOpcodes">QOpcodes</dfn>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">/// SelectVLDDup - Select NEON load-duplicate intrinsics.  NumVecs</i></td></tr>
<tr><th id="204">204</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">  /// should be 1, 2, 3 or 4.  The opcode array specifies the instructions used</i></td></tr>
<tr><th id="205">205</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">  /// for loading D registers.</i></td></tr>
<tr><th id="206">206</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup(llvm::SDNode * N, bool IsIntrinsic, bool isUpdating, unsigned int NumVecs, const uint16_t * DOpcodes, const uint16_t * QOpcodes0 = nullptr, const uint16_t * QOpcodes1 = nullptr)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">SelectVLDDup</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="148N" title='N' data-type='llvm::SDNode *' data-ref="148N">N</dfn>, <em>bool</em> <dfn class="local col9 decl" id="149IsIntrinsic" title='IsIntrinsic' data-type='bool' data-ref="149IsIntrinsic">IsIntrinsic</dfn>, <em>bool</em> <dfn class="local col0 decl" id="150isUpdating" title='isUpdating' data-type='bool' data-ref="150isUpdating">isUpdating</dfn>,</td></tr>
<tr><th id="207">207</th><td>                    <em>unsigned</em> <dfn class="local col1 decl" id="151NumVecs" title='NumVecs' data-type='unsigned int' data-ref="151NumVecs">NumVecs</dfn>, <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col2 decl" id="152DOpcodes" title='DOpcodes' data-type='const uint16_t *' data-ref="152DOpcodes">DOpcodes</dfn>,</td></tr>
<tr><th id="208">208</th><td>                    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col3 decl" id="153QOpcodes0" title='QOpcodes0' data-type='const uint16_t *' data-ref="153QOpcodes0">QOpcodes0</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="209">209</th><td>                    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col4 decl" id="154QOpcodes1" title='QOpcodes1' data-type='const uint16_t *' data-ref="154QOpcodes1">QOpcodes1</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb">/// Try to select SBFX/UBFX instructions for ARM.</i></td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb" title='(anonymous namespace)::ARMDAGToDAGISel::tryV6T2BitfieldExtractOp' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryV6T2BitfieldExtractOp(llvm::SDNode * N, bool isSigned)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb">tryV6T2BitfieldExtractOp</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="155N" title='N' data-type='llvm::SDNode *' data-ref="155N">N</dfn>, <em>bool</em> <dfn class="local col6 decl" id="156isSigned" title='isSigned' data-type='bool' data-ref="156isSigned">isSigned</dfn>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">// Select special operations if node forms integer ABS pattern</i></td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryABSOp' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryABSOp(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">tryABSOp</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="157N" title='N' data-type='llvm::SDNode *' data-ref="157N">N</dfn>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryReadRegister' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryReadRegister(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">tryReadRegister</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="158N" title='N' data-type='llvm::SDNode *' data-ref="158N">N</dfn>);</td></tr>
<tr><th id="218">218</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryWriteRegister' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryWriteRegister(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">tryWriteRegister</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="159N" title='N' data-type='llvm::SDNode *' data-ref="159N">N</dfn>);</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12tryInlineAsmEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryInlineAsm' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryInlineAsm(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12tryInlineAsmEPN4llvm6SDNodeE">tryInlineAsm</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="160N" title='N' data-type='llvm::SDNode *' data-ref="160N">N</dfn>);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCMPZEPN4llvm6SDNodeERb" title='(anonymous namespace)::ARMDAGToDAGISel::SelectCMPZ' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectCMPZ(llvm::SDNode * N, bool &amp; SwitchEQNEToPLMI)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCMPZEPN4llvm6SDNodeERb">SelectCMPZ</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="161N" title='N' data-type='llvm::SDNode *' data-ref="161N">N</dfn>, <em>bool</em> &amp;<dfn class="local col2 decl" id="162SwitchEQNEToPLMI" title='SwitchEQNEToPLMI' data-type='bool &amp;' data-ref="162SwitchEQNEToPLMI">SwitchEQNEToPLMI</dfn>);</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::SelectCMP_SWAP' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectCMP_SWAP(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE">SelectCMP_SWAP</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="163N" title='N' data-type='llvm::SDNode *' data-ref="163N">N</dfn>);</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE">/// SelectInlineAsmMemoryOperand - Implement addressing mode selection for</i></td></tr>
<tr><th id="227">227</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE">  /// inline asm expressions.</i></td></tr>
<tr><th id="228">228</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE" title='(anonymous namespace)::ARMDAGToDAGISel::SelectInlineAsmMemoryOperand' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectInlineAsmMemoryOperand(const llvm::SDValue &amp; Op, unsigned int ConstraintID, std::vector&lt;SDValue&gt; &amp; OutOps)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE">SelectInlineAsmMemoryOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="164Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="164Op">Op</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="165ConstraintID" title='ConstraintID' data-type='unsigned int' data-ref="165ConstraintID">ConstraintID</dfn>,</td></tr>
<tr><th id="229">229</th><td>                                    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col6 decl" id="166OutOps" title='OutOps' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="166OutOps">OutOps</dfn>) override;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17createGPRPairNodeEN4llvm3EVTENS1_7SDValueES3_">// Form pairs of consecutive R, S, D, or Q registers.</i></td></tr>
<tr><th id="232">232</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel17createGPRPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createGPRPairNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createGPRPairNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17createGPRPairNodeEN4llvm3EVTENS1_7SDValueES3_">createGPRPairNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="167VT" title='VT' data-type='llvm::EVT' data-ref="167VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="168V0" title='V0' data-type='llvm::SDValue' data-ref="168V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="169V1" title='V1' data-type='llvm::SDValue' data-ref="169V1">V1</dfn>);</td></tr>
<tr><th id="233">233</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createSRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createSRegPairNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createSRegPairNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createSRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createSRegPairNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="170VT" title='VT' data-type='llvm::EVT' data-ref="170VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="171V0" title='V0' data-type='llvm::SDValue' data-ref="171V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="172V1" title='V1' data-type='llvm::SDValue' data-ref="172V1">V1</dfn>);</td></tr>
<tr><th id="234">234</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createDRegPairNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createDRegPairNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createDRegPairNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="173VT" title='VT' data-type='llvm::EVT' data-ref="173VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="174V0" title='V0' data-type='llvm::SDValue' data-ref="174V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="175V1" title='V1' data-type='llvm::SDValue' data-ref="175V1">V1</dfn>);</td></tr>
<tr><th id="235">235</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createQRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQRegPairNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createQRegPairNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createQRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createQRegPairNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="176VT" title='VT' data-type='llvm::EVT' data-ref="176VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="177V0" title='V0' data-type='llvm::SDValue' data-ref="177V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="178V1" title='V1' data-type='llvm::SDValue' data-ref="178V1">V1</dfn>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadSRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">// Form sequences of 4 consecutive S, D, or Q registers.</i></td></tr>
<tr><th id="238">238</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadSRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadSRegsNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createQuadSRegsNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1, llvm::SDValue V2, llvm::SDValue V3)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadSRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadSRegsNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="179VT" title='VT' data-type='llvm::EVT' data-ref="179VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="180V0" title='V0' data-type='llvm::SDValue' data-ref="180V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="181V1" title='V1' data-type='llvm::SDValue' data-ref="181V1">V1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="182V2" title='V2' data-type='llvm::SDValue' data-ref="182V2">V2</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="183V3" title='V3' data-type='llvm::SDValue' data-ref="183V3">V3</dfn>);</td></tr>
<tr><th id="239">239</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadDRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadDRegsNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createQuadDRegsNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1, llvm::SDValue V2, llvm::SDValue V3)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadDRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadDRegsNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="184VT" title='VT' data-type='llvm::EVT' data-ref="184VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="185V0" title='V0' data-type='llvm::SDValue' data-ref="185V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="186V1" title='V1' data-type='llvm::SDValue' data-ref="186V1">V1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="187V2" title='V2' data-type='llvm::SDValue' data-ref="187V2">V2</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="188V3" title='V3' data-type='llvm::SDValue' data-ref="188V3">V3</dfn>);</td></tr>
<tr><th id="240">240</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadQRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadQRegsNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createQuadQRegsNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1, llvm::SDValue V2, llvm::SDValue V3)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadQRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadQRegsNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="189VT" title='VT' data-type='llvm::EVT' data-ref="189VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="190V0" title='V0' data-type='llvm::SDValue' data-ref="190V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="191V1" title='V1' data-type='llvm::SDValue' data-ref="191V1">V1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="192V2" title='V2' data-type='llvm::SDValue' data-ref="192V2">V2</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="193V3" title='V3' data-type='llvm::SDValue' data-ref="193V3">V3</dfn>);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb">// Get the alignment operand for a NEON VLD or VST instruction.</i></td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb" title='(anonymous namespace)::ARMDAGToDAGISel::GetVLDSTAlign' data-type='llvm::SDValue (anonymous namespace)::ARMDAGToDAGISel::GetVLDSTAlign(llvm::SDValue Align, const llvm::SDLoc &amp; dl, unsigned int NumVecs, bool is64BitVector)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb">GetVLDSTAlign</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="194Align" title='Align' data-type='llvm::SDValue' data-ref="194Align">Align</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="195dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="195dl">dl</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="196NumVecs" title='NumVecs' data-type='unsigned int' data-ref="196NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="244">244</th><td>                        <em>bool</em> <dfn class="local col7 decl" id="197is64BitVector" title='is64BitVector' data-type='bool' data-ref="197is64BitVector">is64BitVector</dfn>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj">/// Returns the number of instructions required to materialize the given</i></td></tr>
<tr><th id="247">247</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj">  /// constant in a register, or 3 if a literal pool load is needed.</i></td></tr>
<tr><th id="248">248</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj" title='(anonymous namespace)::ARMDAGToDAGISel::ConstantMaterializationCost' data-type='unsigned int (anonymous namespace)::ARMDAGToDAGISel::ConstantMaterializationCost(unsigned int Val) const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj">ConstantMaterializationCost</a>(<em>unsigned</em> <dfn class="local col8 decl" id="198Val" title='Val' data-type='unsigned int' data-ref="198Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_">/// Checks if N is a multiplication by a constant where we can extract out a</i></td></tr>
<tr><th id="251">251</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_">  /// power of two from the constant so that it can be used in a shift, but only</i></td></tr>
<tr><th id="252">252</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_">  /// if it simplifies the materialization of the constant. Returns true if it</i></td></tr>
<tr><th id="253">253</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_">  /// is, and assigns to PowerOfTwo the power of two that should be extracted</i></td></tr>
<tr><th id="254">254</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_">  /// out and to NewMulConst the new constant to be multiplied by.</i></td></tr>
<tr><th id="255">255</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_" title='(anonymous namespace)::ARMDAGToDAGISel::canExtractShiftFromMul' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::canExtractShiftFromMul(const llvm::SDValue &amp; N, unsigned int MaxShift, unsigned int &amp; PowerOfTwo, llvm::SDValue &amp; NewMulConst) const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_">canExtractShiftFromMul</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="199N" title='N' data-type='const llvm::SDValue &amp;' data-ref="199N">N</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="200MaxShift" title='MaxShift' data-type='unsigned int' data-ref="200MaxShift">MaxShift</dfn>,</td></tr>
<tr><th id="256">256</th><td>                              <em>unsigned</em> &amp;<dfn class="local col1 decl" id="201PowerOfTwo" title='PowerOfTwo' data-type='unsigned int &amp;' data-ref="201PowerOfTwo">PowerOfTwo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="202NewMulConst" title='NewMulConst' data-type='llvm::SDValue &amp;' data-ref="202NewMulConst">NewMulConst</dfn>) <em>const</em>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_">/// Replace N with M in CurDAG, in a way that also ensures that M gets</i></td></tr>
<tr><th id="259">259</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_">  /// selected when N would have been selected.</i></td></tr>
<tr><th id="260">260</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_" title='(anonymous namespace)::ARMDAGToDAGISel::replaceDAGValue' data-type='void (anonymous namespace)::ARMDAGToDAGISel::replaceDAGValue(const llvm::SDValue &amp; N, llvm::SDValue M)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_">replaceDAGValue</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="203N" title='N' data-type='const llvm::SDValue &amp;' data-ref="203N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="204M" title='M' data-type='llvm::SDValue' data-ref="204M">M</dfn>);</td></tr>
<tr><th id="261">261</th><td>};</td></tr>
<tr><th id="262">262</th><td>}</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i class="doc" data-doc="_ZL16isInt32ImmediatePN4llvm6SDNodeERj">/// isInt32Immediate - This method tests to see if the node is a 32-bit constant</i></td></tr>
<tr><th id="265">265</th><td><i class="doc" data-doc="_ZL16isInt32ImmediatePN4llvm6SDNodeERj">/// operand. If so Imm will receive the 32-bit value.</i></td></tr>
<tr><th id="266">266</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isInt32ImmediatePN4llvm6SDNodeERj" title='isInt32Immediate' data-type='bool isInt32Immediate(llvm::SDNode * N, unsigned int &amp; Imm)' data-ref="_ZL16isInt32ImmediatePN4llvm6SDNodeERj">isInt32Immediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="205N" title='N' data-type='llvm::SDNode *' data-ref="205N">N</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="206Imm" title='Imm' data-type='unsigned int &amp;' data-ref="206Imm">Imm</dfn>) {</td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (<a class="local col5 ref" href="#205N" title='N' data-ref="205N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a> &amp;&amp; <a class="local col5 ref" href="#205N" title='N' data-ref="205N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="268">268</th><td>    <a class="local col6 ref" href="#206Imm" title='Imm' data-ref="206Imm">Imm</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col5 ref" href="#205N" title='N' data-ref="205N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="269">269</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="270">270</th><td>  }</td></tr>
<tr><th id="271">271</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="272">272</th><td>}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i  data-doc="_ZL16isInt32ImmediateN4llvm7SDValueERj">// isInt32Immediate - This method tests to see if a constant operand.</i></td></tr>
<tr><th id="275">275</th><td><i  data-doc="_ZL16isInt32ImmediateN4llvm7SDValueERj">// If so Imm will receive the 32 bit value.</i></td></tr>
<tr><th id="276">276</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isInt32ImmediateN4llvm7SDValueERj" title='isInt32Immediate' data-type='bool isInt32Immediate(llvm::SDValue N, unsigned int &amp; Imm)' data-ref="_ZL16isInt32ImmediateN4llvm7SDValueERj">isInt32Immediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="207N" title='N' data-type='llvm::SDValue' data-ref="207N">N</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="208Imm" title='Imm' data-type='unsigned int &amp;' data-ref="208Imm">Imm</dfn>) {</td></tr>
<tr><th id="277">277</th><td>  <b>return</b> <a class="tu ref" href="#_ZL16isInt32ImmediatePN4llvm6SDNodeERj" title='isInt32Immediate' data-use='c' data-ref="_ZL16isInt32ImmediatePN4llvm6SDNodeERj">isInt32Immediate</a>(<a class="local col7 ref" href="#207N" title='N' data-ref="207N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col8 ref" href="#208Imm" title='Imm' data-ref="208Imm">Imm</a></span>);</td></tr>
<tr><th id="278">278</th><td>}</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i  data-doc="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">// isOpcWithIntImmediate - This method tests to see if the node is a specific</i></td></tr>
<tr><th id="281">281</th><td><i  data-doc="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">// opcode and that it has a immediate integer right operand.</i></td></tr>
<tr><th id="282">282</th><td><i  data-doc="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">// If so Imm will receive the 32 bit value.</i></td></tr>
<tr><th id="283">283</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj" title='isOpcWithIntImmediate' data-type='bool isOpcWithIntImmediate(llvm::SDNode * N, unsigned int Opc, unsigned int &amp; Imm)' data-ref="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">isOpcWithIntImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="209N" title='N' data-type='llvm::SDNode *' data-ref="209N">N</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="210Opc" title='Opc' data-type='unsigned int' data-ref="210Opc">Opc</dfn>, <em>unsigned</em>&amp; <dfn class="local col1 decl" id="211Imm" title='Imm' data-type='unsigned int &amp;' data-ref="211Imm">Imm</dfn>) {</td></tr>
<tr><th id="284">284</th><td>  <b>return</b> <a class="local col9 ref" href="#209N" title='N' data-ref="209N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <a class="local col0 ref" href="#210Opc" title='Opc' data-ref="210Opc">Opc</a> &amp;&amp;</td></tr>
<tr><th id="285">285</th><td>         <a class="tu ref" href="#_ZL16isInt32ImmediatePN4llvm6SDNodeERj" title='isInt32Immediate' data-use='c' data-ref="_ZL16isInt32ImmediatePN4llvm6SDNodeERj">isInt32Immediate</a>(<a class="local col9 ref" href="#209N" title='N' data-ref="209N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col1 ref" href="#211Imm" title='Imm' data-ref="211Imm">Imm</a></span>);</td></tr>
<tr><th id="286">286</th><td>}</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i class="doc" data-doc="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">/// Check whether a particular node is a constant value representable as</i></td></tr>
<tr><th id="289">289</th><td><i class="doc" data-doc="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">/// (N * Scale) where (N in <span class="command">[\p</span> <span class="arg">RangeMin,</span><span class="command"> \p</span> <span class="arg">RangeMax).</span></i></td></tr>
<tr><th id="290">290</th><td><i class="doc" data-doc="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">///</i></td></tr>
<tr><th id="291">291</th><td><i class="doc" data-doc="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">/// <span class="command">\param</span> <span class="arg">ScaledConstant</span> [out] - On success, the pre-scaled constant value.</i></td></tr>
<tr><th id="292">292</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-type='bool isScaledConstantInRange(llvm::SDValue Node, int Scale, int RangeMin, int RangeMax, int &amp; ScaledConstant)' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="212Node" title='Node' data-type='llvm::SDValue' data-ref="212Node">Node</dfn>, <em>int</em> <dfn class="local col3 decl" id="213Scale" title='Scale' data-type='int' data-ref="213Scale">Scale</dfn>,</td></tr>
<tr><th id="293">293</th><td>                                    <em>int</em> <dfn class="local col4 decl" id="214RangeMin" title='RangeMin' data-type='int' data-ref="214RangeMin">RangeMin</dfn>, <em>int</em> <dfn class="local col5 decl" id="215RangeMax" title='RangeMax' data-type='int' data-ref="215RangeMax">RangeMax</dfn>,</td></tr>
<tr><th id="294">294</th><td>                                    <em>int</em> &amp;<dfn class="local col6 decl" id="216ScaledConstant" title='ScaledConstant' data-type='int &amp;' data-ref="216ScaledConstant">ScaledConstant</dfn>) {</td></tr>
<tr><th id="295">295</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Scale &gt; 0 &amp;&amp; &quot;Invalid scale!&quot;) ? void (0) : __assert_fail (&quot;Scale &gt; 0 &amp;&amp; \&quot;Invalid scale!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 295, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#213Scale" title='Scale' data-ref="213Scale">Scale</a> &gt; <var>0</var> &amp;&amp; <q>"Invalid scale!"</q>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <i>// Check that this is a constant.</i></td></tr>
<tr><th id="298">298</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col7 decl" id="217C" title='C' data-type='const llvm::ConstantSDNode *' data-ref="217C">C</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col2 ref" href="#212Node" title='Node' data-ref="212Node">Node</a></span>);</td></tr>
<tr><th id="299">299</th><td>  <b>if</b> (!<a class="local col7 ref" href="#217C" title='C' data-ref="217C">C</a>)</td></tr>
<tr><th id="300">300</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <a class="local col6 ref" href="#216ScaledConstant" title='ScaledConstant' data-ref="216ScaledConstant">ScaledConstant</a> = (<em>int</em>) <a class="local col7 ref" href="#217C" title='C' data-ref="217C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="303">303</th><td>  <b>if</b> ((<a class="local col6 ref" href="#216ScaledConstant" title='ScaledConstant' data-ref="216ScaledConstant">ScaledConstant</a> % <a class="local col3 ref" href="#213Scale" title='Scale' data-ref="213Scale">Scale</a>) != <var>0</var>)</td></tr>
<tr><th id="304">304</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <a class="local col6 ref" href="#216ScaledConstant" title='ScaledConstant' data-ref="216ScaledConstant">ScaledConstant</a> /= <a class="local col3 ref" href="#213Scale" title='Scale' data-ref="213Scale">Scale</a>;</td></tr>
<tr><th id="307">307</th><td>  <b>return</b> <a class="local col6 ref" href="#216ScaledConstant" title='ScaledConstant' data-ref="216ScaledConstant">ScaledConstant</a> &gt;= <a class="local col4 ref" href="#214RangeMin" title='RangeMin' data-ref="214RangeMin">RangeMin</a> &amp;&amp; <a class="local col6 ref" href="#216ScaledConstant" title='ScaledConstant' data-ref="216ScaledConstant">ScaledConstant</a> &lt; <a class="local col5 ref" href="#215RangeMax" title='RangeMax' data-ref="215RangeMax">RangeMax</a>;</td></tr>
<tr><th id="308">308</th><td>}</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17PreprocessISelDAGEv" title='(anonymous namespace)::ARMDAGToDAGISel::PreprocessISelDAG' data-type='void (anonymous namespace)::ARMDAGToDAGISel::PreprocessISelDAG()' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17PreprocessISelDAGEv">PreprocessISelDAG</dfn>() {</td></tr>
<tr><th id="311">311</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>())</td></tr>
<tr><th id="312">312</th><td>    <b>return</b>;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <em>bool</em> <dfn class="local col8 decl" id="218isThumb2" title='isThumb2' data-type='bool' data-ref="218isThumb2">isThumb2</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>();</td></tr>
<tr><th id="315">315</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a>::<a class="typedef" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG::allnodes_iterator" title='llvm::SelectionDAG::allnodes_iterator' data-type='ilist&lt;SDNode&gt;::iterator' data-ref="llvm::SelectionDAG::allnodes_iterator">allnodes_iterator</a> <dfn class="local col9 decl" id="219I" title='I' data-type='SelectionDAG::allnodes_iterator' data-ref="219I">I</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14allnodes_beginEv" title='llvm::SelectionDAG::allnodes_begin' data-ref="_ZN4llvm12SelectionDAG14allnodes_beginEv">allnodes_begin</a>(),</td></tr>
<tr><th id="316">316</th><td>       <dfn class="local col0 decl" id="220E" title='E' data-type='SelectionDAG::allnodes_iterator' data-ref="220E">E</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12allnodes_endEv" title='llvm::SelectionDAG::allnodes_end' data-ref="_ZN4llvm12SelectionDAG12allnodes_endEv">allnodes_end</a>(); <a class="local col9 ref" href="#219I" title='I' data-ref="219I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#220E" title='E' data-ref="220E">E</a>; ) {</td></tr>
<tr><th id="317">317</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="221N" title='N' data-type='llvm::SDNode *' data-ref="221N">N</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#219I" title='I' data-ref="219I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEi">++</a>; <i>// Preincrement iterator to avoid invalidation issues.</i></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (<a class="local col1 ref" href="#221N" title='N' data-ref="221N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>)</td></tr>
<tr><th id="320">320</th><td>      <b>continue</b>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>    <i>// Look for (add X1, (and (srl X2, c1), c2)) where c2 is constant with</i></td></tr>
<tr><th id="323">323</th><td><i>    // leading zeros, followed by consecutive set bits, followed by 1 or 2</i></td></tr>
<tr><th id="324">324</th><td><i>    // trailing zeros, e.g. 1020.</i></td></tr>
<tr><th id="325">325</th><td><i>    // Transform the expression to</i></td></tr>
<tr><th id="326">326</th><td><i>    // (add X1, (shl (and (srl X2, c1), (c2&gt;&gt;tz)), tz)) where tz is the number</i></td></tr>
<tr><th id="327">327</th><td><i>    // of trailing zeros of c2. The left shift would be folded as an shifter</i></td></tr>
<tr><th id="328">328</th><td><i>    // operand of 'add' and the 'and' and 'srl' would become a bits extraction</i></td></tr>
<tr><th id="329">329</th><td><i>    // node (UBFX).</i></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="222N0" title='N0' data-type='llvm::SDValue' data-ref="222N0">N0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#221N" title='N' data-ref="221N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="332">332</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="223N1" title='N1' data-type='llvm::SDValue' data-ref="223N1">N1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#221N" title='N' data-ref="221N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="333">333</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="224And_imm" title='And_imm' data-type='unsigned int' data-ref="224And_imm">And_imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="334">334</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">isOpcWithIntImmediate</a>(<a class="local col3 ref" href="#223N1" title='N1' data-ref="223N1">N1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col4 ref" href="#224And_imm" title='And_imm' data-ref="224And_imm">And_imm</a></span>)) {</td></tr>
<tr><th id="335">335</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">isOpcWithIntImmediate</a>(<a class="local col2 ref" href="#222N0" title='N0' data-ref="222N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col4 ref" href="#224And_imm" title='And_imm' data-ref="224And_imm">And_imm</a></span>))</td></tr>
<tr><th id="336">336</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#222N0" title='N0' data-ref="222N0">N0</a></span>, <span class='refarg'><a class="local col3 ref" href="#223N1" title='N1' data-ref="223N1">N1</a></span>);</td></tr>
<tr><th id="337">337</th><td>    }</td></tr>
<tr><th id="338">338</th><td>    <b>if</b> (!<a class="local col4 ref" href="#224And_imm" title='And_imm' data-ref="224And_imm">And_imm</a>)</td></tr>
<tr><th id="339">339</th><td>      <b>continue</b>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>    <i>// Check if the AND mask is an immediate of the form: 000.....1111111100</i></td></tr>
<tr><th id="342">342</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="225TZ" title='TZ' data-type='unsigned int' data-ref="225TZ">TZ</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col4 ref" href="#224And_imm" title='And_imm' data-ref="224And_imm">And_imm</a>);</td></tr>
<tr><th id="343">343</th><td>    <b>if</b> (<a class="local col5 ref" href="#225TZ" title='TZ' data-ref="225TZ">TZ</a> != <var>1</var> &amp;&amp; <a class="local col5 ref" href="#225TZ" title='TZ' data-ref="225TZ">TZ</a> != <var>2</var>)</td></tr>
<tr><th id="344">344</th><td>      <i>// Be conservative here. Shifter operands aren't always free. e.g. On</i></td></tr>
<tr><th id="345">345</th><td><i>      // Swift, left shifter operand of 1 / 2 for free but others are not.</i></td></tr>
<tr><th id="346">346</th><td><i>      // e.g.</i></td></tr>
<tr><th id="347">347</th><td><i>      //  ubfx   r3, r1, #16, #8</i></td></tr>
<tr><th id="348">348</th><td><i>      //  ldr.w  r3, [r0, r3, lsl #2]</i></td></tr>
<tr><th id="349">349</th><td><i>      // vs.</i></td></tr>
<tr><th id="350">350</th><td><i>      //  mov.w  r9, #1020</i></td></tr>
<tr><th id="351">351</th><td><i>      //  and.w  r2, r9, r1, lsr #14</i></td></tr>
<tr><th id="352">352</th><td><i>      //  ldr    r2, [r0, r2]</i></td></tr>
<tr><th id="353">353</th><td>      <b>continue</b>;</td></tr>
<tr><th id="354">354</th><td>    <a class="local col4 ref" href="#224And_imm" title='And_imm' data-ref="224And_imm">And_imm</a> &gt;&gt;= <a class="local col5 ref" href="#225TZ" title='TZ' data-ref="225TZ">TZ</a>;</td></tr>
<tr><th id="355">355</th><td>    <b>if</b> (<a class="local col4 ref" href="#224And_imm" title='And_imm' data-ref="224And_imm">And_imm</a> &amp; (<a class="local col4 ref" href="#224And_imm" title='And_imm' data-ref="224And_imm">And_imm</a> + <var>1</var>))</td></tr>
<tr><th id="356">356</th><td>      <b>continue</b>;</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>    <i>// Look for (and (srl X, c1), c2).</i></td></tr>
<tr><th id="359">359</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="226Srl" title='Srl' data-type='llvm::SDValue' data-ref="226Srl">Srl</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#223N1" title='N1' data-ref="223N1">N1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="360">360</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="227Srl_imm" title='Srl_imm' data-type='unsigned int' data-ref="227Srl_imm">Srl_imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="361">361</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">isOpcWithIntImmediate</a>(<a class="local col6 ref" href="#226Srl" title='Srl' data-ref="226Srl">Srl</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <span class='refarg'><a class="local col7 ref" href="#227Srl_imm" title='Srl_imm' data-ref="227Srl_imm">Srl_imm</a></span>) ||</td></tr>
<tr><th id="362">362</th><td>        (<a class="local col7 ref" href="#227Srl_imm" title='Srl_imm' data-ref="227Srl_imm">Srl_imm</a> &lt;= <var>2</var>))</td></tr>
<tr><th id="363">363</th><td>      <b>continue</b>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <i>// Make sure first operand is not a shifter operand which would prevent</i></td></tr>
<tr><th id="366">366</th><td><i>    // folding of the left shift.</i></td></tr>
<tr><th id="367">367</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col8 decl" id="228CPTmp0" title='CPTmp0' data-type='llvm::SDValue' data-ref="228CPTmp0">CPTmp0</dfn>;</td></tr>
<tr><th id="368">368</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col9 decl" id="229CPTmp1" title='CPTmp1' data-type='llvm::SDValue' data-ref="229CPTmp1">CPTmp1</dfn>;</td></tr>
<tr><th id="369">369</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col0 decl" id="230CPTmp2" title='CPTmp2' data-type='llvm::SDValue' data-ref="230CPTmp2">CPTmp2</dfn>;</td></tr>
<tr><th id="370">370</th><td>    <b>if</b> (<a class="local col8 ref" href="#218isThumb2" title='isThumb2' data-ref="218isThumb2">isThumb2</a>) {</td></tr>
<tr><th id="371">371</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::SelectImmShifterOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b">SelectImmShifterOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#222N0" title='N0' data-ref="222N0">N0</a>, <span class='refarg'><a class="local col8 ref" href="#228CPTmp0" title='CPTmp0' data-ref="228CPTmp0">CPTmp0</a></span>, <span class='refarg'><a class="local col9 ref" href="#229CPTmp1" title='CPTmp1' data-ref="229CPTmp1">CPTmp1</a></span>))</td></tr>
<tr><th id="372">372</th><td>        <b>continue</b>;</td></tr>
<tr><th id="373">373</th><td>    } <b>else</b> {</td></tr>
<tr><th id="374">374</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::SelectImmShifterOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b">SelectImmShifterOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#222N0" title='N0' data-ref="222N0">N0</a>, <span class='refarg'><a class="local col8 ref" href="#228CPTmp0" title='CPTmp0' data-ref="228CPTmp0">CPTmp0</a></span>, <span class='refarg'><a class="local col9 ref" href="#229CPTmp1" title='CPTmp1' data-ref="229CPTmp1">CPTmp1</a></span>) ||</td></tr>
<tr><th id="375">375</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectRegShifterOperandEN4llvm7SDValueERS2_S3_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::SelectRegShifterOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectRegShifterOperandEN4llvm7SDValueERS2_S3_S3_b">SelectRegShifterOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#222N0" title='N0' data-ref="222N0">N0</a>, <span class='refarg'><a class="local col8 ref" href="#228CPTmp0" title='CPTmp0' data-ref="228CPTmp0">CPTmp0</a></span>, <span class='refarg'><a class="local col9 ref" href="#229CPTmp1" title='CPTmp1' data-ref="229CPTmp1">CPTmp1</a></span>, <span class='refarg'><a class="local col0 ref" href="#230CPTmp2" title='CPTmp2' data-ref="230CPTmp2">CPTmp2</a></span>))</td></tr>
<tr><th id="376">376</th><td>        <b>continue</b>;</td></tr>
<tr><th id="377">377</th><td>    }</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>    <i>// Now make the transformation.</i></td></tr>
<tr><th id="380">380</th><td>    <a class="local col6 ref" href="#226Srl" title='Srl' data-ref="226Srl">Srl</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#226Srl" title='Srl' data-ref="226Srl">Srl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="381">381</th><td>                          <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#226Srl" title='Srl' data-ref="226Srl">Srl</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="382">382</th><td>                          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col7 ref" href="#227Srl_imm" title='Srl_imm' data-ref="227Srl_imm">Srl_imm</a> + <a class="local col5 ref" href="#225TZ" title='TZ' data-ref="225TZ">TZ</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#226Srl" title='Srl' data-ref="226Srl">Srl</a>),</td></tr>
<tr><th id="383">383</th><td>                                              <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="384">384</th><td>    <a class="local col3 ref" href="#223N1" title='N1' data-ref="223N1">N1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#223N1" title='N1' data-ref="223N1">N1</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="385">385</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#226Srl" title='Srl' data-ref="226Srl">Srl</a>,</td></tr>
<tr><th id="386">386</th><td>                         <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col4 ref" href="#224And_imm" title='And_imm' data-ref="224And_imm">And_imm</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#226Srl" title='Srl' data-ref="226Srl">Srl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="387">387</th><td>    <a class="local col3 ref" href="#223N1" title='N1' data-ref="223N1">N1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE">getNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#223N1" title='N1' data-ref="223N1">N1</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="388">388</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#223N1" title='N1' data-ref="223N1">N1</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col5 ref" href="#225TZ" title='TZ' data-ref="225TZ">TZ</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#226Srl" title='Srl' data-ref="226Srl">Srl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="389">389</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18UpdateNodeOperandsEPNS_6SDNodeENS_7SDValueES3_" title='llvm::SelectionDAG::UpdateNodeOperands' data-ref="_ZN4llvm12SelectionDAG18UpdateNodeOperandsEPNS_6SDNodeENS_7SDValueES3_">UpdateNodeOperands</a>(<a class="local col1 ref" href="#221N" title='N' data-ref="221N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#222N0" title='N0' data-ref="222N0">N0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#223N1" title='N1' data-ref="223N1">N1</a>);</td></tr>
<tr><th id="390">390</th><td>  }</td></tr>
<tr><th id="391">391</th><td>}</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18hasNoVMLxHazardUseEPN4llvm6SDNodeE">/// hasNoVMLxHazardUse - Return true if it's desirable to select a FP MLA / MLS</i></td></tr>
<tr><th id="394">394</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18hasNoVMLxHazardUseEPN4llvm6SDNodeE">/// node. VFP / NEON fp VMLA / VMLS instructions have special RAW hazards (at</i></td></tr>
<tr><th id="395">395</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18hasNoVMLxHazardUseEPN4llvm6SDNodeE">/// least on current ARM implementations) which should be avoidded.</i></td></tr>
<tr><th id="396">396</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18hasNoVMLxHazardUseEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::hasNoVMLxHazardUse' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::hasNoVMLxHazardUse(llvm::SDNode * N) const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18hasNoVMLxHazardUseEPN4llvm6SDNodeE">hasNoVMLxHazardUse</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="231N" title='N' data-type='llvm::SDNode *' data-ref="231N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="397">397</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OptLevel" title='llvm::SelectionDAGISel::OptLevel' data-ref="llvm::SelectionDAGISel::OptLevel">OptLevel</a> == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="398">398</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14hasVMLxHazardsEv" title='llvm::ARMSubtarget::hasVMLxHazards' data-ref="_ZNK4llvm12ARMSubtarget14hasVMLxHazardsEv">hasVMLxHazards</a>())</td></tr>
<tr><th id="401">401</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <b>if</b> (!<a class="local col1 ref" href="#231N" title='N' data-ref="231N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9hasOneUseEv" title='llvm::SDNode::hasOneUse' data-ref="_ZNK4llvm6SDNode9hasOneUseEv">hasOneUse</a>())</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="232Use" title='Use' data-type='llvm::SDNode *' data-ref="232Use">Use</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratordeEv" title='llvm::SDNode::use_iterator::operator*' data-ref="_ZNK4llvm6SDNode12use_iteratordeEv">*</a><a class="local col1 ref" href="#231N" title='N' data-ref="231N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9use_beginEv" title='llvm::SDNode::use_begin' data-ref="_ZNK4llvm6SDNode9use_beginEv">use_begin</a>();</td></tr>
<tr><th id="407">407</th><td>  <b>if</b> (<a class="local col2 ref" href="#232Use" title='Use' data-ref="232Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>)</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (<a class="local col2 ref" href="#232Use" title='Use' data-ref="232Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="410">410</th><td>    <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> *<dfn class="local col3 decl" id="233TII" title='TII' data-type='const llvm::ARMBaseInstrInfo *' data-ref="233TII">TII</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::ARMBaseInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseInstrInfo *&gt;(</td></tr>
<tr><th id="411">411</th><td>        CurDAG-&gt;getSubtarget().getInstrInfo());</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="234MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="234MCID">MCID</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Use-&gt;getMachineOpcode());</td></tr>
<tr><th id="414">414</th><td>    <b>if</b> (<a class="local col4 ref" href="#234MCID" title='MCID' data-ref="234MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>())</td></tr>
<tr><th id="415">415</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="416">416</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="235Opcode" title='Opcode' data-type='unsigned int' data-ref="235Opcode">Opcode</dfn> = <a class="local col4 ref" href="#234MCID" title='MCID' data-ref="234MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="417">417</th><td>    <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;VMOVRS&apos; in namespace &apos;llvm::ARM&apos;">VMOVRS</span> || Opcode == ARM::<span class='error' title="no member named &apos;VMOVRRD&apos; in namespace &apos;llvm::ARM&apos;">VMOVRRD</span>)</td></tr>
<tr><th id="418">418</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="419">419</th><td>    <i>// vmlx feeding into another vmlx. We actually want to unfold</i></td></tr>
<tr><th id="420">420</th><td><i>    // the use later in the MLxExpansion pass. e.g.</i></td></tr>
<tr><th id="421">421</th><td><i>    // vmla</i></td></tr>
<tr><th id="422">422</th><td><i>    // vmla (stall 8 cycles)</i></td></tr>
<tr><th id="423">423</th><td><i>    //</i></td></tr>
<tr><th id="424">424</th><td><i>    // vmul (5 cycles)</i></td></tr>
<tr><th id="425">425</th><td><i>    // vadd (5 cycles)</i></td></tr>
<tr><th id="426">426</th><td><i>    // vmla</i></td></tr>
<tr><th id="427">427</th><td><i>    // This adds up to about 18 - 19 cycles.</i></td></tr>
<tr><th id="428">428</th><td><i>    //</i></td></tr>
<tr><th id="429">429</th><td><i>    // vmla</i></td></tr>
<tr><th id="430">430</th><td><i>    // vmul (stall 4 cycles)</i></td></tr>
<tr><th id="431">431</th><td><i>    // vadd adds up to about 14 cycles.</i></td></tr>
<tr><th id="432">432</th><td>    <b>return</b> <a class="local col3 ref" href="#233TII" title='TII' data-ref="233TII">TII</a>-&gt;<a class="ref" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEj" title='llvm::ARMBaseInstrInfo::isFpMLxInstruction' data-ref="_ZNK4llvm16ARMBaseInstrInfo18isFpMLxInstructionEj">isFpMLxInstruction</a>(<a class="local col5 ref" href="#235Opcode" title='Opcode' data-ref="235Opcode">Opcode</a>);</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj" title='(anonymous namespace)::ARMDAGToDAGISel::isShifterOpProfitable' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::isShifterOpProfitable(const llvm::SDValue &amp; Shift, ARM_AM::ShiftOpc ShOpcVal, unsigned int ShAmt)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj">isShifterOpProfitable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="236Shift" title='Shift' data-type='const llvm::SDValue &amp;' data-ref="236Shift">Shift</dfn>,</td></tr>
<tr><th id="439">439</th><td>                                            <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col7 decl" id="237ShOpcVal" title='ShOpcVal' data-type='ARM_AM::ShiftOpc' data-ref="237ShOpcVal">ShOpcVal</dfn>,</td></tr>
<tr><th id="440">440</th><td>                                            <em>unsigned</em> <dfn class="local col8 decl" id="238ShAmt" title='ShAmt' data-type='unsigned int' data-ref="238ShAmt">ShAmt</dfn>) {</td></tr>
<tr><th id="441">441</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>())</td></tr>
<tr><th id="442">442</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="443">443</th><td>  <b>if</b> (<a class="local col6 ref" href="#236Shift" title='Shift' data-ref="236Shift">Shift</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>())</td></tr>
<tr><th id="444">444</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="445">445</th><td>  <i>// R &lt;&lt; 2 is free.</i></td></tr>
<tr><th id="446">446</th><td>  <b>return</b> <a class="local col7 ref" href="#237ShOpcVal" title='ShOpcVal' data-ref="237ShOpcVal">ShOpcVal</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a> &amp;&amp;</td></tr>
<tr><th id="447">447</th><td>         (<a class="local col8 ref" href="#238ShAmt" title='ShAmt' data-ref="238ShAmt">ShAmt</a> == <var>2</var> || (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>() &amp;&amp; <a class="local col8 ref" href="#238ShAmt" title='ShAmt' data-ref="238ShAmt">ShAmt</a> == <var>1</var>));</td></tr>
<tr><th id="448">448</th><td>}</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj" title='(anonymous namespace)::ARMDAGToDAGISel::ConstantMaterializationCost' data-type='unsigned int (anonymous namespace)::ARMDAGToDAGISel::ConstantMaterializationCost(unsigned int Val) const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj">ConstantMaterializationCost</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="239Val" title='Val' data-type='unsigned int' data-ref="239Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="451">451</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="452">452</th><td>    <b>if</b> (<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a> &lt;= <var>255</var>) <b>return</b> <var>1</var>;                               <i>// MOV</i></td></tr>
<tr><th id="453">453</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>() &amp;&amp;</td></tr>
<tr><th id="454">454</th><td>        (<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a> &lt;= <var>0xffff</var> ||                                   <i>// MOV</i></td></tr>
<tr><th id="455">455</th><td>         <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a>) != -<var>1</var> ||                <i>// MOVW</i></td></tr>
<tr><th id="456">456</th><td>         <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(~<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a>) != -<var>1</var>))                <i>// MVN</i></td></tr>
<tr><th id="457">457</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="458">458</th><td>    <b>if</b> (<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a> &lt;= <var>510</var>) <b>return</b> <var>2</var>;                               <i>// MOV + ADDi8</i></td></tr>
<tr><th id="459">459</th><td>    <b>if</b> (~<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a> &lt;= <var>255</var>) <b>return</b> <var>2</var>;                              <i>// MOV + MVN</i></td></tr>
<tr><th id="460">460</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM20isThumbImmShiftedValEj" title='llvm::ARM_AM::isThumbImmShiftedVal' data-ref="_ZN4llvm6ARM_AM20isThumbImmShiftedValEj">isThumbImmShiftedVal</a>(<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a>)) <b>return</b> <var>2</var>;        <i>// MOV + LSL</i></td></tr>
<tr><th id="461">461</th><td>  } <b>else</b> {</td></tr>
<tr><th id="462">462</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a>) != -<var>1</var>) <b>return</b> <var>1</var>;           <i>// MOV</i></td></tr>
<tr><th id="463">463</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(~<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a>) != -<var>1</var>) <b>return</b> <var>1</var>;          <i>// MVN</i></td></tr>
<tr><th id="464">464</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>() &amp;&amp; <a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a> &lt;= <var>0xffff</var>) <b>return</b> <var>1</var>; <i>// MOVW</i></td></tr>
<tr><th id="465">465</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" title='llvm::ARM_AM::isSOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj">isSOImmTwoPartVal</a>(<a class="local col9 ref" href="#239Val" title='Val' data-ref="239Val">Val</a>)) <b>return</b> <var>2</var>;           <i>// two instrs</i></td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7useMovtEv" title='llvm::ARMSubtarget::useMovt' data-ref="_ZNK4llvm12ARMSubtarget7useMovtEv">useMovt</a>()) <b>return</b> <var>2</var>; <i>// MOVW + MOVT</i></td></tr>
<tr><th id="468">468</th><td>  <b>return</b> <var>3</var>; <i>// Literal pool load</i></td></tr>
<tr><th id="469">469</th><td>}</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_" title='(anonymous namespace)::ARMDAGToDAGISel::canExtractShiftFromMul' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::canExtractShiftFromMul(const llvm::SDValue &amp; N, unsigned int MaxShift, unsigned int &amp; PowerOfTwo, llvm::SDValue &amp; NewMulConst) const' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_">canExtractShiftFromMul</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="240N" title='N' data-type='const llvm::SDValue &amp;' data-ref="240N">N</dfn>,</td></tr>
<tr><th id="472">472</th><td>                                             <em>unsigned</em> <dfn class="local col1 decl" id="241MaxShift" title='MaxShift' data-type='unsigned int' data-ref="241MaxShift">MaxShift</dfn>,</td></tr>
<tr><th id="473">473</th><td>                                             <em>unsigned</em> &amp;<dfn class="local col2 decl" id="242PowerOfTwo" title='PowerOfTwo' data-type='unsigned int &amp;' data-ref="242PowerOfTwo">PowerOfTwo</dfn>,</td></tr>
<tr><th id="474">474</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="243NewMulConst" title='NewMulConst' data-type='llvm::SDValue &amp;' data-ref="243NewMulConst">NewMulConst</dfn>) <em>const</em> {</td></tr>
<tr><th id="475">475</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N.getOpcode() == ISD::MUL) ? void (0) : __assert_fail (&quot;N.getOpcode() == ISD::MUL&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 475, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#240N" title='N' data-ref="240N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>);</td></tr>
<tr><th id="476">476</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MaxShift &gt; 0) ? void (0) : __assert_fail (&quot;MaxShift &gt; 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 476, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#241MaxShift" title='MaxShift' data-ref="241MaxShift">MaxShift</a> &gt; <var>0</var>);</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <i>// If the multiply is used in more than one place then changing the constant</i></td></tr>
<tr><th id="479">479</th><td><i>  // will make other uses incorrect, so don't.</i></td></tr>
<tr><th id="480">480</th><td>  <b>if</b> (!<a class="local col0 ref" href="#240N" title='N' data-ref="240N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="481">481</th><td>  <i>// Check if the multiply is by a constant</i></td></tr>
<tr><th id="482">482</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col4 decl" id="244MulConst" title='MulConst' data-type='llvm::ConstantSDNode *' data-ref="244MulConst">MulConst</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#240N" title='N' data-ref="240N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="483">483</th><td>  <b>if</b> (!<a class="local col4 ref" href="#244MulConst" title='MulConst' data-ref="244MulConst">MulConst</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="484">484</th><td>  <i>// If the constant is used in more than one place then modifying it will mean</i></td></tr>
<tr><th id="485">485</th><td><i>  // we need to materialize two constants instead of one, which is a bad idea.</i></td></tr>
<tr><th id="486">486</th><td>  <b>if</b> (!<a class="local col4 ref" href="#244MulConst" title='MulConst' data-ref="244MulConst">MulConst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9hasOneUseEv" title='llvm::SDNode::hasOneUse' data-ref="_ZNK4llvm6SDNode9hasOneUseEv">hasOneUse</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="487">487</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="245MulConstVal" title='MulConstVal' data-type='unsigned int' data-ref="245MulConstVal">MulConstVal</dfn> = <a class="local col4 ref" href="#244MulConst" title='MulConst' data-ref="244MulConst">MulConst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="488">488</th><td>  <b>if</b> (<a class="local col5 ref" href="#245MulConstVal" title='MulConstVal' data-ref="245MulConstVal">MulConstVal</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <i>// Find the largest power of 2 that MulConstVal is a multiple of</i></td></tr>
<tr><th id="491">491</th><td>  <a class="local col2 ref" href="#242PowerOfTwo" title='PowerOfTwo' data-ref="242PowerOfTwo">PowerOfTwo</a> = <a class="local col1 ref" href="#241MaxShift" title='MaxShift' data-ref="241MaxShift">MaxShift</a>;</td></tr>
<tr><th id="492">492</th><td>  <b>while</b> ((<a class="local col5 ref" href="#245MulConstVal" title='MulConstVal' data-ref="245MulConstVal">MulConstVal</a> % (<var>1</var> &lt;&lt; <a class="local col2 ref" href="#242PowerOfTwo" title='PowerOfTwo' data-ref="242PowerOfTwo">PowerOfTwo</a>)) != <var>0</var>) {</td></tr>
<tr><th id="493">493</th><td>    --<a class="local col2 ref" href="#242PowerOfTwo" title='PowerOfTwo' data-ref="242PowerOfTwo">PowerOfTwo</a>;</td></tr>
<tr><th id="494">494</th><td>    <b>if</b> (<a class="local col2 ref" href="#242PowerOfTwo" title='PowerOfTwo' data-ref="242PowerOfTwo">PowerOfTwo</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="495">495</th><td>  }</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <i>// Only optimise if the new cost is better</i></td></tr>
<tr><th id="498">498</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="246NewMulConstVal" title='NewMulConstVal' data-type='unsigned int' data-ref="246NewMulConstVal">NewMulConstVal</dfn> = <a class="local col5 ref" href="#245MulConstVal" title='MulConstVal' data-ref="245MulConstVal">MulConstVal</a> / (<var>1</var> &lt;&lt; <a class="local col2 ref" href="#242PowerOfTwo" title='PowerOfTwo' data-ref="242PowerOfTwo">PowerOfTwo</a>);</td></tr>
<tr><th id="499">499</th><td>  <a class="local col3 ref" href="#243NewMulConst" title='NewMulConst' data-ref="243NewMulConst">NewMulConst</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<a class="local col6 ref" href="#246NewMulConstVal" title='NewMulConstVal' data-ref="246NewMulConstVal">NewMulConstVal</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#240N" title='N' data-ref="240N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="500">500</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="247OldCost" title='OldCost' data-type='unsigned int' data-ref="247OldCost">OldCost</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj" title='(anonymous namespace)::ARMDAGToDAGISel::ConstantMaterializationCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj">ConstantMaterializationCost</a>(<a class="local col5 ref" href="#245MulConstVal" title='MulConstVal' data-ref="245MulConstVal">MulConstVal</a>);</td></tr>
<tr><th id="501">501</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="248NewCost" title='NewCost' data-type='unsigned int' data-ref="248NewCost">NewCost</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj" title='(anonymous namespace)::ARMDAGToDAGISel::ConstantMaterializationCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj">ConstantMaterializationCost</a>(<a class="local col6 ref" href="#246NewMulConstVal" title='NewMulConstVal' data-ref="246NewMulConstVal">NewMulConstVal</a>);</td></tr>
<tr><th id="502">502</th><td>  <b>return</b> <a class="local col8 ref" href="#248NewCost" title='NewCost' data-ref="248NewCost">NewCost</a> &lt; <a class="local col7 ref" href="#247OldCost" title='OldCost' data-ref="247OldCost">OldCost</a>;</td></tr>
<tr><th id="503">503</th><td>}</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_" title='(anonymous namespace)::ARMDAGToDAGISel::replaceDAGValue' data-type='void (anonymous namespace)::ARMDAGToDAGISel::replaceDAGValue(const llvm::SDValue &amp; N, llvm::SDValue M)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_">replaceDAGValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="249N" title='N' data-type='const llvm::SDValue &amp;' data-ref="249N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="250M" title='M' data-type='llvm::SDValue' data-ref="250M">M</dfn>) {</td></tr>
<tr><th id="506">506</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RepositionNodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_6SDNodeELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::SelectionDAG::RepositionNode' data-ref="_ZN4llvm12SelectionDAG14RepositionNodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_6SDNodeELb1ELb0EvEELb0ELb0EEEPS4_">RepositionNode</a>(<a class="local col9 ref" href="#249N" title='N' data-ref="249N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col0 ref" href="#250M" title='M' data-ref="250M">M</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="507">507</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#249N" title='N' data-ref="249N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#250M" title='M' data-ref="250M">M</a>);</td></tr>
<tr><th id="508">508</th><td>}</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::SelectImmShifterOperand' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectImmShifterOperand(llvm::SDValue N, llvm::SDValue &amp; BaseReg, llvm::SDValue &amp; Opc, bool CheckProfitability = true)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b">SelectImmShifterOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="251N" title='N' data-type='llvm::SDValue' data-ref="251N">N</dfn>,</td></tr>
<tr><th id="511">511</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="252BaseReg" title='BaseReg' data-type='llvm::SDValue &amp;' data-ref="252BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="512">512</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="253Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="253Opc">Opc</dfn>,</td></tr>
<tr><th id="513">513</th><td>                                              <em>bool</em> <dfn class="local col4 decl" id="254CheckProfitability" title='CheckProfitability' data-type='bool' data-ref="254CheckProfitability">CheckProfitability</dfn>) {</td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableShifterOp" title='DisableShifterOp' data-use='m' data-ref="DisableShifterOp">DisableShifterOp</a>)</td></tr>
<tr><th id="515">515</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <i>// If N is a multiply-by-constant and it's profitable to extract a shift and</i></td></tr>
<tr><th id="518">518</th><td><i>  // use it in a shifted operand do so.</i></td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (<a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>) {</td></tr>
<tr><th id="520">520</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="255PowerOfTwo" title='PowerOfTwo' data-type='unsigned int' data-ref="255PowerOfTwo">PowerOfTwo</dfn> = <var>0</var>;</td></tr>
<tr><th id="521">521</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col6 decl" id="256NewMulConst" title='NewMulConst' data-type='llvm::SDValue' data-ref="256NewMulConst">NewMulConst</dfn>;</td></tr>
<tr><th id="522">522</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_" title='(anonymous namespace)::ARMDAGToDAGISel::canExtractShiftFromMul' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_">canExtractShiftFromMul</a>(<a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>, <var>31</var>, <span class='refarg'><a class="local col5 ref" href="#255PowerOfTwo" title='PowerOfTwo' data-ref="255PowerOfTwo">PowerOfTwo</a></span>, <span class='refarg'><a class="local col6 ref" href="#256NewMulConst" title='NewMulConst' data-ref="256NewMulConst">NewMulConst</a></span>)) {</td></tr>
<tr><th id="523">523</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::HandleSDNode" title='llvm::HandleSDNode' data-ref="llvm::HandleSDNode">HandleSDNode</a> <dfn class="local col7 decl" id="257Handle" title='Handle' data-type='llvm::HandleSDNode' data-ref="257Handle">Handle</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm12HandleSDNodeC1ENS_7SDValueE" title='llvm::HandleSDNode::HandleSDNode' data-ref="_ZN4llvm12HandleSDNodeC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>);</td></tr>
<tr><th id="524">524</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="258Loc" title='Loc' data-type='llvm::SDLoc' data-ref="258Loc">Loc</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>);</td></tr>
<tr><th id="525">525</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_" title='(anonymous namespace)::ARMDAGToDAGISel::replaceDAGValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_">replaceDAGValue</a>(<a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#256NewMulConst" title='NewMulConst' data-ref="256NewMulConst">NewMulConst</a>);</td></tr>
<tr><th id="526">526</th><td>      <a class="local col2 ref" href="#252BaseReg" title='BaseReg' data-ref="252BaseReg">BaseReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#257Handle" title='Handle' data-ref="257Handle">Handle</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12HandleSDNode8getValueEv" title='llvm::HandleSDNode::getValue' data-ref="_ZNK4llvm12HandleSDNode8getValueEv">getValue</a>();</td></tr>
<tr><th id="527">527</th><td>      <a class="local col3 ref" href="#253Opc" title='Opc' data-ref="253Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(</td></tr>
<tr><th id="528">528</th><td>          <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>, <a class="local col5 ref" href="#255PowerOfTwo" title='PowerOfTwo' data-ref="255PowerOfTwo">PowerOfTwo</a>), <a class="local col8 ref" href="#258Loc" title='Loc' data-ref="258Loc">Loc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="529">529</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="530">530</th><td>    }</td></tr>
<tr><th id="531">531</th><td>  }</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col9 decl" id="259ShOpcVal" title='ShOpcVal' data-type='ARM_AM::ShiftOpc' data-ref="259ShOpcVal">ShOpcVal</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMSelectionDAGInfo.h.html#_ZN4llvm6ARM_AML18getShiftOpcForNodeEj" title='llvm::ARM_AM::getShiftOpcForNode' data-ref="_ZN4llvm6ARM_AML18getShiftOpcForNodeEj">getShiftOpcForNode</a>(<a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <i>// Don't match base register only case. That is matched to a separate</i></td></tr>
<tr><th id="536">536</th><td><i>  // lower complexity pattern with explicit register operand.</i></td></tr>
<tr><th id="537">537</th><td>  <b>if</b> (<a class="local col9 ref" href="#259ShOpcVal" title='ShOpcVal' data-ref="259ShOpcVal">ShOpcVal</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <a class="local col2 ref" href="#252BaseReg" title='BaseReg' data-ref="252BaseReg">BaseReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="540">540</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="260ShImmVal" title='ShImmVal' data-type='unsigned int' data-ref="260ShImmVal">ShImmVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="541">541</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col1 decl" id="261RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="261RHS">RHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="542">542</th><td>  <b>if</b> (!<a class="local col1 ref" href="#261RHS" title='RHS' data-ref="261RHS">RHS</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="543">543</th><td>  <a class="local col0 ref" href="#260ShImmVal" title='ShImmVal' data-ref="260ShImmVal">ShImmVal</a> = <a class="local col1 ref" href="#261RHS" title='RHS' data-ref="261RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &amp; <var>31</var>;</td></tr>
<tr><th id="544">544</th><td>  <a class="local col3 ref" href="#253Opc" title='Opc' data-ref="253Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<a class="local col9 ref" href="#259ShOpcVal" title='ShOpcVal' data-ref="259ShOpcVal">ShOpcVal</a>, <a class="local col0 ref" href="#260ShImmVal" title='ShImmVal' data-ref="260ShImmVal">ShImmVal</a>),</td></tr>
<tr><th id="545">545</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251N" title='N' data-ref="251N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="546">546</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="547">547</th><td>}</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectRegShifterOperandEN4llvm7SDValueERS2_S3_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::SelectRegShifterOperand' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectRegShifterOperand(llvm::SDValue N, llvm::SDValue &amp; BaseReg, llvm::SDValue &amp; ShReg, llvm::SDValue &amp; Opc, bool CheckProfitability = true)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectRegShifterOperandEN4llvm7SDValueERS2_S3_S3_b">SelectRegShifterOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="262N" title='N' data-type='llvm::SDValue' data-ref="262N">N</dfn>,</td></tr>
<tr><th id="550">550</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="263BaseReg" title='BaseReg' data-type='llvm::SDValue &amp;' data-ref="263BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="551">551</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="264ShReg" title='ShReg' data-type='llvm::SDValue &amp;' data-ref="264ShReg">ShReg</dfn>,</td></tr>
<tr><th id="552">552</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="265Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="265Opc">Opc</dfn>,</td></tr>
<tr><th id="553">553</th><td>                                              <em>bool</em> <dfn class="local col6 decl" id="266CheckProfitability" title='CheckProfitability' data-type='bool' data-ref="266CheckProfitability">CheckProfitability</dfn>) {</td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableShifterOp" title='DisableShifterOp' data-use='m' data-ref="DisableShifterOp">DisableShifterOp</a>)</td></tr>
<tr><th id="555">555</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col7 decl" id="267ShOpcVal" title='ShOpcVal' data-type='ARM_AM::ShiftOpc' data-ref="267ShOpcVal">ShOpcVal</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMSelectionDAGInfo.h.html#_ZN4llvm6ARM_AML18getShiftOpcForNodeEj" title='llvm::ARM_AM::getShiftOpcForNode' data-ref="_ZN4llvm6ARM_AML18getShiftOpcForNodeEj">getShiftOpcForNode</a>(<a class="local col2 ref" href="#262N" title='N' data-ref="262N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <i>// Don't match base register only case. That is matched to a separate</i></td></tr>
<tr><th id="560">560</th><td><i>  // lower complexity pattern with explicit register operand.</i></td></tr>
<tr><th id="561">561</th><td>  <b>if</b> (<a class="local col7 ref" href="#267ShOpcVal" title='ShOpcVal' data-ref="267ShOpcVal">ShOpcVal</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <a class="local col3 ref" href="#263BaseReg" title='BaseReg' data-ref="263BaseReg">BaseReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#262N" title='N' data-ref="262N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="564">564</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="268ShImmVal" title='ShImmVal' data-type='unsigned int' data-ref="268ShImmVal">ShImmVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="565">565</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col9 decl" id="269RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="269RHS">RHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#262N" title='N' data-ref="262N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="566">566</th><td>  <b>if</b> (<a class="local col9 ref" href="#269RHS" title='RHS' data-ref="269RHS">RHS</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <a class="local col4 ref" href="#264ShReg" title='ShReg' data-ref="264ShReg">ShReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#262N" title='N' data-ref="262N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="569">569</th><td>  <b>if</b> (<a class="local col6 ref" href="#266CheckProfitability" title='CheckProfitability' data-ref="266CheckProfitability">CheckProfitability</a> &amp;&amp; !<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj" title='(anonymous namespace)::ARMDAGToDAGISel::isShifterOpProfitable' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj">isShifterOpProfitable</a>(<a class="local col2 ref" href="#262N" title='N' data-ref="262N">N</a>, <a class="local col7 ref" href="#267ShOpcVal" title='ShOpcVal' data-ref="267ShOpcVal">ShOpcVal</a>, <a class="local col8 ref" href="#268ShImmVal" title='ShImmVal' data-ref="268ShImmVal">ShImmVal</a>))</td></tr>
<tr><th id="570">570</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="571">571</th><td>  <a class="local col5 ref" href="#265Opc" title='Opc' data-ref="265Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<a class="local col7 ref" href="#267ShOpcVal" title='ShOpcVal' data-ref="267ShOpcVal">ShOpcVal</a>, <a class="local col8 ref" href="#268ShImmVal" title='ShImmVal' data-ref="268ShImmVal">ShImmVal</a>),</td></tr>
<tr><th id="572">572</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#262N" title='N' data-ref="262N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="573">573</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddLikeOrEPN4llvm6SDNodeENS1_7SDValueERS4_">// Determine whether an ISD::OR's operands are suitable to turn the operation</i></td></tr>
<tr><th id="577">577</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddLikeOrEPN4llvm6SDNodeENS1_7SDValueERS4_">// into an addition, which often has more compact encodings.</i></td></tr>
<tr><th id="578">578</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddLikeOrEPN4llvm6SDNodeENS1_7SDValueERS4_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddLikeOr' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddLikeOr(llvm::SDNode * Parent, llvm::SDValue N, llvm::SDValue &amp; Out)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddLikeOrEPN4llvm6SDNodeENS1_7SDValueERS4_">SelectAddLikeOr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="270Parent" title='Parent' data-type='llvm::SDNode *' data-ref="270Parent">Parent</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="271N" title='N' data-type='llvm::SDValue' data-ref="271N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="272Out" title='Out' data-type='llvm::SDValue &amp;' data-ref="272Out">Out</dfn>) {</td></tr>
<tr><th id="579">579</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Parent-&gt;getOpcode() == ISD::OR &amp;&amp; &quot;unexpected parent&quot;) ? void (0) : __assert_fail (&quot;Parent-&gt;getOpcode() == ISD::OR &amp;&amp; \&quot;unexpected parent\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 579, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#270Parent" title='Parent' data-ref="270Parent">Parent</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a> &amp;&amp; <q>"unexpected parent"</q>);</td></tr>
<tr><th id="580">580</th><td>  <a class="local col2 ref" href="#272Out" title='Out' data-ref="272Out">Out</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#271N" title='N' data-ref="271N">N</a>;</td></tr>
<tr><th id="581">581</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG19haveNoCommonBitsSetENS_7SDValueES1_" title='llvm::SelectionDAG::haveNoCommonBitsSet' data-ref="_ZNK4llvm12SelectionDAG19haveNoCommonBitsSetENS_7SDValueES1_">haveNoCommonBitsSet</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#271N" title='N' data-ref="271N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#270Parent" title='Parent' data-ref="270Parent">Parent</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="582">582</th><td>}</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19SelectAddrModeImm12EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrModeImm12' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrModeImm12(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19SelectAddrModeImm12EN4llvm7SDValueERS2_S3_">SelectAddrModeImm12</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="273N" title='N' data-type='llvm::SDValue' data-ref="273N">N</dfn>,</td></tr>
<tr><th id="586">586</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="274Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="274Base">Base</dfn>,</td></tr>
<tr><th id="587">587</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="275OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="275OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="588">588</th><td>  <i>// Match simple R + imm12 operands.</i></td></tr>
<tr><th id="589">589</th><td><i></i></td></tr>
<tr><th id="590">590</th><td><i>  // Base only.</i></td></tr>
<tr><th id="591">591</th><td>  <b>if</b> (<a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> &amp;&amp; <a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a> &amp;&amp;</td></tr>
<tr><th id="592">592</th><td>      !<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>)) {</td></tr>
<tr><th id="593">593</th><td>    <b>if</b> (<a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="594">594</th><td>      <i>// Match frame index.</i></td></tr>
<tr><th id="595">595</th><td>      <em>int</em> <dfn class="local col6 decl" id="276FI" title='FI' data-type='int' data-ref="276FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="596">596</th><td>      <a class="local col4 ref" href="#274Base" title='Base' data-ref="274Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="597">597</th><td>          <a class="local col6 ref" href="#276FI" title='FI' data-ref="276FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="598">598</th><td>      <a class="local col5 ref" href="#275OffImm" title='OffImm' data-ref="275OffImm">OffImm</a>  <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="599">599</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="600">600</th><td>    }</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>    <b>if</b> (<a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::Wrapper" title='llvm::ARMISD::NodeType::Wrapper' data-ref="llvm::ARMISD::NodeType::Wrapper">Wrapper</a> &amp;&amp;</td></tr>
<tr><th id="603">603</th><td>        <a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetGlobalAddress" title='llvm::ISD::NodeType::TargetGlobalAddress' data-ref="llvm::ISD::NodeType::TargetGlobalAddress">TargetGlobalAddress</a> &amp;&amp;</td></tr>
<tr><th id="604">604</th><td>        <a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetExternalSymbol" title='llvm::ISD::NodeType::TargetExternalSymbol' data-ref="llvm::ISD::NodeType::TargetExternalSymbol">TargetExternalSymbol</a> &amp;&amp;</td></tr>
<tr><th id="605">605</th><td>        <a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetGlobalTLSAddress" title='llvm::ISD::NodeType::TargetGlobalTLSAddress' data-ref="llvm::ISD::NodeType::TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>) {</td></tr>
<tr><th id="606">606</th><td>      <a class="local col4 ref" href="#274Base" title='Base' data-ref="274Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="607">607</th><td>    } <b>else</b></td></tr>
<tr><th id="608">608</th><td>      <a class="local col4 ref" href="#274Base" title='Base' data-ref="274Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>;</td></tr>
<tr><th id="609">609</th><td>    <a class="local col5 ref" href="#275OffImm" title='OffImm' data-ref="275OffImm">OffImm</a>  <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="611">611</th><td>  }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col7 decl" id="277RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="277RHS"><a class="local col7 ref" href="#277RHS" title='RHS' data-ref="277RHS">RHS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="614">614</th><td>    <em>int</em> <dfn class="local col8 decl" id="278RHSC" title='RHSC' data-type='int' data-ref="278RHSC">RHSC</dfn> = (<em>int</em>)<a class="local col7 ref" href="#277RHS" title='RHS' data-ref="277RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="615">615</th><td>    <b>if</b> (<a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>)</td></tr>
<tr><th id="616">616</th><td>      <a class="local col8 ref" href="#278RHSC" title='RHSC' data-ref="278RHSC">RHSC</a> = -<a class="local col8 ref" href="#278RHSC" title='RHSC' data-ref="278RHSC">RHSC</a>;</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>    <b>if</b> (<a class="local col8 ref" href="#278RHSC" title='RHSC' data-ref="278RHSC">RHSC</a> &gt; -<var>0x1000</var> &amp;&amp; <a class="local col8 ref" href="#278RHSC" title='RHSC' data-ref="278RHSC">RHSC</a> &lt; <var>0x1000</var>) { <i>// 12 bits</i></td></tr>
<tr><th id="619">619</th><td>      <a class="local col4 ref" href="#274Base" title='Base' data-ref="274Base">Base</a>   <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="620">620</th><td>      <b>if</b> (<a class="local col4 ref" href="#274Base" title='Base' data-ref="274Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="621">621</th><td>        <em>int</em> <dfn class="local col9 decl" id="279FI" title='FI' data-type='int' data-ref="279FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#274Base" title='Base' data-ref="274Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="622">622</th><td>        <a class="local col4 ref" href="#274Base" title='Base' data-ref="274Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="623">623</th><td>            <a class="local col9 ref" href="#279FI" title='FI' data-ref="279FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="624">624</th><td>      }</td></tr>
<tr><th id="625">625</th><td>      <a class="local col5 ref" href="#275OffImm" title='OffImm' data-ref="275OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#278RHSC" title='RHSC' data-ref="278RHSC">RHSC</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="626">626</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="627">627</th><td>    }</td></tr>
<tr><th id="628">628</th><td>  }</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <i>// Base only.</i></td></tr>
<tr><th id="631">631</th><td>  <a class="local col4 ref" href="#274Base" title='Base' data-ref="274Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>;</td></tr>
<tr><th id="632">632</th><td>  <a class="local col5 ref" href="#275OffImm" title='OffImm' data-ref="275OffImm">OffImm</a>  <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#273N" title='N' data-ref="273N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="633">633</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="634">634</th><td>}</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectLdStSORegEN4llvm7SDValueERS2_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectLdStSOReg' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectLdStSOReg(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectLdStSORegEN4llvm7SDValueERS2_S3_S3_">SelectLdStSOReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="280N" title='N' data-type='llvm::SDValue' data-ref="280N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="281Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="281Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="282Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="282Offset">Offset</dfn>,</td></tr>
<tr><th id="639">639</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="283Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="283Opc">Opc</dfn>) {</td></tr>
<tr><th id="640">640</th><td>  <b>if</b> (<a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a> &amp;&amp;</td></tr>
<tr><th id="641">641</th><td>      ((!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>()) || <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>())) {</td></tr>
<tr><th id="642">642</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col4 decl" id="284RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="284RHS"><a class="local col4 ref" href="#284RHS" title='RHS' data-ref="284RHS">RHS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="643">643</th><td>      <i>// X * [3,5,9] -&gt; X + X * [2,4,8] etc.</i></td></tr>
<tr><th id="644">644</th><td>      <em>int</em> <dfn class="local col5 decl" id="285RHSC" title='RHSC' data-type='int' data-ref="285RHSC">RHSC</dfn> = (<em>int</em>)<a class="local col4 ref" href="#284RHS" title='RHS' data-ref="284RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="645">645</th><td>      <b>if</b> (<a class="local col5 ref" href="#285RHSC" title='RHSC' data-ref="285RHSC">RHSC</a> &amp; <var>1</var>) {</td></tr>
<tr><th id="646">646</th><td>        <a class="local col5 ref" href="#285RHSC" title='RHSC' data-ref="285RHSC">RHSC</a> = <a class="local col5 ref" href="#285RHSC" title='RHSC' data-ref="285RHSC">RHSC</a> &amp; ~<var>1</var>;</td></tr>
<tr><th id="647">647</th><td>        <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col6 decl" id="286AddSub" title='AddSub' data-type='ARM_AM::AddrOpc' data-ref="286AddSub">AddSub</dfn> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="648">648</th><td>        <b>if</b> (<a class="local col5 ref" href="#285RHSC" title='RHSC' data-ref="285RHSC">RHSC</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="649">649</th><td>          <a class="local col6 ref" href="#286AddSub" title='AddSub' data-ref="286AddSub">AddSub</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="650">650</th><td>          <a class="local col5 ref" href="#285RHSC" title='RHSC' data-ref="285RHSC">RHSC</a> = - <a class="local col5 ref" href="#285RHSC" title='RHSC' data-ref="285RHSC">RHSC</a>;</td></tr>
<tr><th id="651">651</th><td>        }</td></tr>
<tr><th id="652">652</th><td>        <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col5 ref" href="#285RHSC" title='RHSC' data-ref="285RHSC">RHSC</a>)) {</td></tr>
<tr><th id="653">653</th><td>          <em>unsigned</em> <dfn class="local col7 decl" id="287ShAmt" title='ShAmt' data-type='unsigned int' data-ref="287ShAmt">ShAmt</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col5 ref" href="#285RHSC" title='RHSC' data-ref="285RHSC">RHSC</a>);</td></tr>
<tr><th id="654">654</th><td>          <a class="local col1 ref" href="#281Base" title='Base' data-ref="281Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#282Offset" title='Offset' data-ref="282Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="655">655</th><td>          <a class="local col3 ref" href="#283Opc" title='Opc' data-ref="283Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj" title='llvm::ARM_AM::getAM2Opc' data-ref="_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj">getAM2Opc</a>(<a class="local col6 ref" href="#286AddSub" title='AddSub' data-ref="286AddSub">AddSub</a>, <a class="local col7 ref" href="#287ShAmt" title='ShAmt' data-ref="287ShAmt">ShAmt</a>,</td></tr>
<tr><th id="656">656</th><td>                                                            <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>),</td></tr>
<tr><th id="657">657</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="658">658</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="659">659</th><td>        }</td></tr>
<tr><th id="660">660</th><td>      }</td></tr>
<tr><th id="661">661</th><td>    }</td></tr>
<tr><th id="662">662</th><td>  }</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <b>if</b> (<a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> &amp;&amp; <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a> &amp;&amp;</td></tr>
<tr><th id="665">665</th><td>      <i>// ISD::OR that is equivalent to an ISD::ADD.</i></td></tr>
<tr><th id="666">666</th><td>      !<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>))</td></tr>
<tr><th id="667">667</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <i>// Leave simple R +/- imm12 operands for LDRi12</i></td></tr>
<tr><th id="670">670</th><td>  <b>if</b> (<a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> || <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>) {</td></tr>
<tr><th id="671">671</th><td>    <em>int</em> <dfn class="local col8 decl" id="288RHSC" title='RHSC' data-type='int' data-ref="288RHSC">RHSC</dfn>;</td></tr>
<tr><th id="672">672</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <i>/*Scale=*/</i><var>1</var>,</td></tr>
<tr><th id="673">673</th><td>                                -<var>0x1000</var>+<var>1</var>, <var>0x1000</var>, <span class='refarg'><a class="local col8 ref" href="#288RHSC" title='RHSC' data-ref="288RHSC">RHSC</a></span>)) <i>// 12 bits.</i></td></tr>
<tr><th id="674">674</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="675">675</th><td>  }</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <i>// Otherwise this is R +/- [possibly shifted] R.</i></td></tr>
<tr><th id="678">678</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col9 decl" id="289AddSub" title='AddSub' data-type='ARM_AM::AddrOpc' data-ref="289AddSub">AddSub</dfn> = <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a> ? <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>:<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="679">679</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col0 decl" id="290ShOpcVal" title='ShOpcVal' data-type='ARM_AM::ShiftOpc' data-ref="290ShOpcVal">ShOpcVal</dfn> =</td></tr>
<tr><th id="680">680</th><td>    <span class="namespace">ARM_AM::</span><a class="ref" href="ARMSelectionDAGInfo.h.html#_ZN4llvm6ARM_AML18getShiftOpcForNodeEj" title='llvm::ARM_AM::getShiftOpcForNode' data-ref="_ZN4llvm6ARM_AML18getShiftOpcForNodeEj">getShiftOpcForNode</a>(<a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="681">681</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="291ShAmt" title='ShAmt' data-type='unsigned int' data-ref="291ShAmt">ShAmt</dfn> = <var>0</var>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <a class="local col1 ref" href="#281Base" title='Base' data-ref="281Base">Base</a>   <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="684">684</th><td>  <a class="local col2 ref" href="#282Offset" title='Offset' data-ref="282Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <b>if</b> (<a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a> != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>) {</td></tr>
<tr><th id="687">687</th><td>    <i>// Check to see if the RHS of the shift is a constant, if not, we can't fold</i></td></tr>
<tr><th id="688">688</th><td><i>    // it.</i></td></tr>
<tr><th id="689">689</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col2 decl" id="292Sh" title='Sh' data-type='llvm::ConstantSDNode *' data-ref="292Sh"><a class="local col2 ref" href="#292Sh" title='Sh' data-ref="292Sh">Sh</a></dfn> =</td></tr>
<tr><th id="690">690</th><td>           <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="691">691</th><td>      <a class="local col1 ref" href="#291ShAmt" title='ShAmt' data-ref="291ShAmt">ShAmt</a> = <a class="local col2 ref" href="#292Sh" title='Sh' data-ref="292Sh">Sh</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="692">692</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj" title='(anonymous namespace)::ARMDAGToDAGISel::isShifterOpProfitable' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj">isShifterOpProfitable</a>(<a class="local col2 ref" href="#282Offset" title='Offset' data-ref="282Offset">Offset</a>, <a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a>, <a class="local col1 ref" href="#291ShAmt" title='ShAmt' data-ref="291ShAmt">ShAmt</a>))</td></tr>
<tr><th id="693">693</th><td>        <a class="local col2 ref" href="#282Offset" title='Offset' data-ref="282Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="694">694</th><td>      <b>else</b> {</td></tr>
<tr><th id="695">695</th><td>        <a class="local col1 ref" href="#291ShAmt" title='ShAmt' data-ref="291ShAmt">ShAmt</a> = <var>0</var>;</td></tr>
<tr><th id="696">696</th><td>        <a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>;</td></tr>
<tr><th id="697">697</th><td>      }</td></tr>
<tr><th id="698">698</th><td>    } <b>else</b> {</td></tr>
<tr><th id="699">699</th><td>      <a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>;</td></tr>
<tr><th id="700">700</th><td>    }</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <i>// Try matching (R shl C) + (R).</i></td></tr>
<tr><th id="704">704</th><td>  <b>if</b> (<a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a> &amp;&amp; <a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a> &amp;&amp;</td></tr>
<tr><th id="705">705</th><td>      !(<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</a>() || <a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</a>() ||</td></tr>
<tr><th id="706">706</th><td>        <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>())) {</td></tr>
<tr><th id="707">707</th><td>    <a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMSelectionDAGInfo.h.html#_ZN4llvm6ARM_AML18getShiftOpcForNodeEj" title='llvm::ARM_AM::getShiftOpcForNode' data-ref="_ZN4llvm6ARM_AML18getShiftOpcForNodeEj">getShiftOpcForNode</a>(<a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="708">708</th><td>    <b>if</b> (<a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a> != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>) {</td></tr>
<tr><th id="709">709</th><td>      <i>// Check to see if the RHS of the shift is a constant, if not, we can't</i></td></tr>
<tr><th id="710">710</th><td><i>      // fold it.</i></td></tr>
<tr><th id="711">711</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="293Sh" title='Sh' data-type='llvm::ConstantSDNode *' data-ref="293Sh"><a class="local col3 ref" href="#293Sh" title='Sh' data-ref="293Sh">Sh</a></dfn> =</td></tr>
<tr><th id="712">712</th><td>          <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="713">713</th><td>        <a class="local col1 ref" href="#291ShAmt" title='ShAmt' data-ref="291ShAmt">ShAmt</a> = <a class="local col3 ref" href="#293Sh" title='Sh' data-ref="293Sh">Sh</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="714">714</th><td>        <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj" title='(anonymous namespace)::ARMDAGToDAGISel::isShifterOpProfitable' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj">isShifterOpProfitable</a>(<a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a>, <a class="local col1 ref" href="#291ShAmt" title='ShAmt' data-ref="291ShAmt">ShAmt</a>)) {</td></tr>
<tr><th id="715">715</th><td>          <a class="local col2 ref" href="#282Offset" title='Offset' data-ref="282Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="716">716</th><td>          <a class="local col1 ref" href="#281Base" title='Base' data-ref="281Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="717">717</th><td>        } <b>else</b> {</td></tr>
<tr><th id="718">718</th><td>          <a class="local col1 ref" href="#291ShAmt" title='ShAmt' data-ref="291ShAmt">ShAmt</a> = <var>0</var>;</td></tr>
<tr><th id="719">719</th><td>          <a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>;</td></tr>
<tr><th id="720">720</th><td>        }</td></tr>
<tr><th id="721">721</th><td>      } <b>else</b> {</td></tr>
<tr><th id="722">722</th><td>        <a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>;</td></tr>
<tr><th id="723">723</th><td>      }</td></tr>
<tr><th id="724">724</th><td>    }</td></tr>
<tr><th id="725">725</th><td>  }</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>  <i>// If Offset is a multiply-by-constant and it's profitable to extract a shift</i></td></tr>
<tr><th id="728">728</th><td><i>  // and use it in a shifted operand do so.</i></td></tr>
<tr><th id="729">729</th><td>  <b>if</b> (<a class="local col2 ref" href="#282Offset" title='Offset' data-ref="282Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a> &amp;&amp; <a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="730">730</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="294PowerOfTwo" title='PowerOfTwo' data-type='unsigned int' data-ref="294PowerOfTwo">PowerOfTwo</dfn> = <var>0</var>;</td></tr>
<tr><th id="731">731</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="295NewMulConst" title='NewMulConst' data-type='llvm::SDValue' data-ref="295NewMulConst">NewMulConst</dfn>;</td></tr>
<tr><th id="732">732</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_" title='(anonymous namespace)::ARMDAGToDAGISel::canExtractShiftFromMul' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_">canExtractShiftFromMul</a>(<a class="local col2 ref" href="#282Offset" title='Offset' data-ref="282Offset">Offset</a>, <var>31</var>, <span class='refarg'><a class="local col4 ref" href="#294PowerOfTwo" title='PowerOfTwo' data-ref="294PowerOfTwo">PowerOfTwo</a></span>, <span class='refarg'><a class="local col5 ref" href="#295NewMulConst" title='NewMulConst' data-ref="295NewMulConst">NewMulConst</a></span>)) {</td></tr>
<tr><th id="733">733</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::HandleSDNode" title='llvm::HandleSDNode' data-ref="llvm::HandleSDNode">HandleSDNode</a> <dfn class="local col6 decl" id="296Handle" title='Handle' data-type='llvm::HandleSDNode' data-ref="296Handle">Handle</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm12HandleSDNodeC1ENS_7SDValueE" title='llvm::HandleSDNode::HandleSDNode' data-ref="_ZN4llvm12HandleSDNodeC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#282Offset" title='Offset' data-ref="282Offset">Offset</a>);</td></tr>
<tr><th id="734">734</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_" title='(anonymous namespace)::ARMDAGToDAGISel::replaceDAGValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_">replaceDAGValue</a>(<a class="local col2 ref" href="#282Offset" title='Offset' data-ref="282Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#295NewMulConst" title='NewMulConst' data-ref="295NewMulConst">NewMulConst</a>);</td></tr>
<tr><th id="735">735</th><td>      <a class="local col2 ref" href="#282Offset" title='Offset' data-ref="282Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#296Handle" title='Handle' data-ref="296Handle">Handle</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12HandleSDNode8getValueEv" title='llvm::HandleSDNode::getValue' data-ref="_ZNK4llvm12HandleSDNode8getValueEv">getValue</a>();</td></tr>
<tr><th id="736">736</th><td>      <a class="local col1 ref" href="#291ShAmt" title='ShAmt' data-ref="291ShAmt">ShAmt</a> = <a class="local col4 ref" href="#294PowerOfTwo" title='PowerOfTwo' data-ref="294PowerOfTwo">PowerOfTwo</a>;</td></tr>
<tr><th id="737">737</th><td>      <a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>;</td></tr>
<tr><th id="738">738</th><td>    }</td></tr>
<tr><th id="739">739</th><td>  }</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <a class="local col3 ref" href="#283Opc" title='Opc' data-ref="283Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj" title='llvm::ARM_AM::getAM2Opc' data-ref="_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj">getAM2Opc</a>(<a class="local col9 ref" href="#289AddSub" title='AddSub' data-ref="289AddSub">AddSub</a>, <a class="local col1 ref" href="#291ShAmt" title='ShAmt' data-ref="291ShAmt">ShAmt</a>, <a class="local col0 ref" href="#290ShOpcVal" title='ShOpcVal' data-ref="290ShOpcVal">ShOpcVal</a>),</td></tr>
<tr><th id="742">742</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#280N" title='N' data-ref="280N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="743">743</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="744">744</th><td>}</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetRegEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetReg' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetReg(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetRegEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="297Op" title='Op' data-type='llvm::SDNode *' data-ref="297Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="298N" title='N' data-type='llvm::SDValue' data-ref="298N">N</dfn>,</td></tr>
<tr><th id="747">747</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="299Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="299Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="300Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="300Opc">Opc</dfn>) {</td></tr>
<tr><th id="748">748</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="301Opcode" title='Opcode' data-type='unsigned int' data-ref="301Opcode">Opcode</dfn> = <a class="local col7 ref" href="#297Op" title='Op' data-ref="297Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="749">749</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> <dfn class="local col2 decl" id="302AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="302AM">AM</dfn> = (<a class="local col1 ref" href="#301Opcode" title='Opcode' data-ref="301Opcode">Opcode</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>)</td></tr>
<tr><th id="750">750</th><td>    ? <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col7 ref" href="#297Op" title='Op' data-ref="297Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>()</td></tr>
<tr><th id="751">751</th><td>    : <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a>&gt;(<a class="local col7 ref" href="#297Op" title='Op' data-ref="297Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="752">752</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col3 decl" id="303AddSub" title='AddSub' data-type='ARM_AM::AddrOpc' data-ref="303AddSub">AddSub</dfn> = (<a class="local col2 ref" href="#302AM" title='AM' data-ref="302AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_INC" title='llvm::ISD::MemIndexedMode::PRE_INC' data-ref="llvm::ISD::MemIndexedMode::PRE_INC">PRE_INC</a> || <a class="local col2 ref" href="#302AM" title='AM' data-ref="302AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::POST_INC" title='llvm::ISD::MemIndexedMode::POST_INC' data-ref="llvm::ISD::MemIndexedMode::POST_INC">POST_INC</a>)</td></tr>
<tr><th id="753">753</th><td>    ? <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a> : <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="754">754</th><td>  <em>int</em> <dfn class="local col4 decl" id="304Val" title='Val' data-type='int' data-ref="304Val">Val</dfn>;</td></tr>
<tr><th id="755">755</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#298N" title='N' data-ref="298N">N</a>, <i>/*Scale=*/</i><var>1</var>, <var>0</var>, <var>0x1000</var>, <span class='refarg'><a class="local col4 ref" href="#304Val" title='Val' data-ref="304Val">Val</a></span>))</td></tr>
<tr><th id="756">756</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <a class="local col9 ref" href="#299Offset" title='Offset' data-ref="299Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#298N" title='N' data-ref="298N">N</a>;</td></tr>
<tr><th id="759">759</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col5 decl" id="305ShOpcVal" title='ShOpcVal' data-type='ARM_AM::ShiftOpc' data-ref="305ShOpcVal">ShOpcVal</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMSelectionDAGInfo.h.html#_ZN4llvm6ARM_AML18getShiftOpcForNodeEj" title='llvm::ARM_AM::getShiftOpcForNode' data-ref="_ZN4llvm6ARM_AML18getShiftOpcForNodeEj">getShiftOpcForNode</a>(<a class="local col8 ref" href="#298N" title='N' data-ref="298N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="760">760</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="306ShAmt" title='ShAmt' data-type='unsigned int' data-ref="306ShAmt">ShAmt</dfn> = <var>0</var>;</td></tr>
<tr><th id="761">761</th><td>  <b>if</b> (<a class="local col5 ref" href="#305ShOpcVal" title='ShOpcVal' data-ref="305ShOpcVal">ShOpcVal</a> != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>) {</td></tr>
<tr><th id="762">762</th><td>    <i>// Check to see if the RHS of the shift is a constant, if not, we can't fold</i></td></tr>
<tr><th id="763">763</th><td><i>    // it.</i></td></tr>
<tr><th id="764">764</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col7 decl" id="307Sh" title='Sh' data-type='llvm::ConstantSDNode *' data-ref="307Sh"><a class="local col7 ref" href="#307Sh" title='Sh' data-ref="307Sh">Sh</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#298N" title='N' data-ref="298N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="765">765</th><td>      <a class="local col6 ref" href="#306ShAmt" title='ShAmt' data-ref="306ShAmt">ShAmt</a> = <a class="local col7 ref" href="#307Sh" title='Sh' data-ref="307Sh">Sh</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="766">766</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj" title='(anonymous namespace)::ARMDAGToDAGISel::isShifterOpProfitable' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj">isShifterOpProfitable</a>(<a class="local col8 ref" href="#298N" title='N' data-ref="298N">N</a>, <a class="local col5 ref" href="#305ShOpcVal" title='ShOpcVal' data-ref="305ShOpcVal">ShOpcVal</a>, <a class="local col6 ref" href="#306ShAmt" title='ShAmt' data-ref="306ShAmt">ShAmt</a>))</td></tr>
<tr><th id="767">767</th><td>        <a class="local col9 ref" href="#299Offset" title='Offset' data-ref="299Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#298N" title='N' data-ref="298N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="768">768</th><td>      <b>else</b> {</td></tr>
<tr><th id="769">769</th><td>        <a class="local col6 ref" href="#306ShAmt" title='ShAmt' data-ref="306ShAmt">ShAmt</a> = <var>0</var>;</td></tr>
<tr><th id="770">770</th><td>        <a class="local col5 ref" href="#305ShOpcVal" title='ShOpcVal' data-ref="305ShOpcVal">ShOpcVal</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>;</td></tr>
<tr><th id="771">771</th><td>      }</td></tr>
<tr><th id="772">772</th><td>    } <b>else</b> {</td></tr>
<tr><th id="773">773</th><td>      <a class="local col5 ref" href="#305ShOpcVal" title='ShOpcVal' data-ref="305ShOpcVal">ShOpcVal</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>;</td></tr>
<tr><th id="774">774</th><td>    }</td></tr>
<tr><th id="775">775</th><td>  }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <a class="local col0 ref" href="#300Opc" title='Opc' data-ref="300Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj" title='llvm::ARM_AM::getAM2Opc' data-ref="_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj">getAM2Opc</a>(<a class="local col3 ref" href="#303AddSub" title='AddSub' data-ref="303AddSub">AddSub</a>, <a class="local col6 ref" href="#306ShAmt" title='ShAmt' data-ref="306ShAmt">ShAmt</a>, <a class="local col5 ref" href="#305ShOpcVal" title='ShOpcVal' data-ref="305ShOpcVal">ShOpcVal</a>),</td></tr>
<tr><th id="778">778</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#298N" title='N' data-ref="298N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="779">779</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="780">780</th><td>}</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel27SelectAddrMode2OffsetImmPreEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImmPre' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImmPre(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel27SelectAddrMode2OffsetImmPreEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetImmPre</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="308Op" title='Op' data-type='llvm::SDNode *' data-ref="308Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="309N" title='N' data-type='llvm::SDValue' data-ref="309N">N</dfn>,</td></tr>
<tr><th id="783">783</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="310Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="310Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="311Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="311Opc">Opc</dfn>) {</td></tr>
<tr><th id="784">784</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="312Opcode" title='Opcode' data-type='unsigned int' data-ref="312Opcode">Opcode</dfn> = <a class="local col8 ref" href="#308Op" title='Op' data-ref="308Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="785">785</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> <dfn class="local col3 decl" id="313AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="313AM">AM</dfn> = (<a class="local col2 ref" href="#312Opcode" title='Opcode' data-ref="312Opcode">Opcode</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>)</td></tr>
<tr><th id="786">786</th><td>    ? <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col8 ref" href="#308Op" title='Op' data-ref="308Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>()</td></tr>
<tr><th id="787">787</th><td>    : <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a>&gt;(<a class="local col8 ref" href="#308Op" title='Op' data-ref="308Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="788">788</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col4 decl" id="314AddSub" title='AddSub' data-type='ARM_AM::AddrOpc' data-ref="314AddSub">AddSub</dfn> = (<a class="local col3 ref" href="#313AM" title='AM' data-ref="313AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_INC" title='llvm::ISD::MemIndexedMode::PRE_INC' data-ref="llvm::ISD::MemIndexedMode::PRE_INC">PRE_INC</a> || <a class="local col3 ref" href="#313AM" title='AM' data-ref="313AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::POST_INC" title='llvm::ISD::MemIndexedMode::POST_INC' data-ref="llvm::ISD::MemIndexedMode::POST_INC">POST_INC</a>)</td></tr>
<tr><th id="789">789</th><td>    ? <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a> : <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="790">790</th><td>  <em>int</em> <dfn class="local col5 decl" id="315Val" title='Val' data-type='int' data-ref="315Val">Val</dfn>;</td></tr>
<tr><th id="791">791</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#309N" title='N' data-ref="309N">N</a>, <i>/*Scale=*/</i><var>1</var>, <var>0</var>, <var>0x1000</var>, <span class='refarg'><a class="local col5 ref" href="#315Val" title='Val' data-ref="315Val">Val</a></span>)) { <i>// 12 bits.</i></td></tr>
<tr><th id="792">792</th><td>    <b>if</b> (<a class="local col4 ref" href="#314AddSub" title='AddSub' data-ref="314AddSub">AddSub</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>) <a class="local col5 ref" href="#315Val" title='Val' data-ref="315Val">Val</a> *= -<var>1</var>;</td></tr>
<tr><th id="793">793</th><td>    <a class="local col0 ref" href="#310Offset" title='Offset' data-ref="310Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="794">794</th><td>    <a class="local col1 ref" href="#311Opc" title='Opc' data-ref="311Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#315Val" title='Val' data-ref="315Val">Val</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#308Op" title='Op' data-ref="308Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="795">795</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="796">796</th><td>  }</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="799">799</th><td>}</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetImmEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImm' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImm(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetImmEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="316Op" title='Op' data-type='llvm::SDNode *' data-ref="316Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="317N" title='N' data-type='llvm::SDValue' data-ref="317N">N</dfn>,</td></tr>
<tr><th id="803">803</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="318Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="318Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="319Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="319Opc">Opc</dfn>) {</td></tr>
<tr><th id="804">804</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="320Opcode" title='Opcode' data-type='unsigned int' data-ref="320Opcode">Opcode</dfn> = <a class="local col6 ref" href="#316Op" title='Op' data-ref="316Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="805">805</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> <dfn class="local col1 decl" id="321AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="321AM">AM</dfn> = (<a class="local col0 ref" href="#320Opcode" title='Opcode' data-ref="320Opcode">Opcode</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>)</td></tr>
<tr><th id="806">806</th><td>    ? <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col6 ref" href="#316Op" title='Op' data-ref="316Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>()</td></tr>
<tr><th id="807">807</th><td>    : <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a>&gt;(<a class="local col6 ref" href="#316Op" title='Op' data-ref="316Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="808">808</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col2 decl" id="322AddSub" title='AddSub' data-type='ARM_AM::AddrOpc' data-ref="322AddSub">AddSub</dfn> = (<a class="local col1 ref" href="#321AM" title='AM' data-ref="321AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_INC" title='llvm::ISD::MemIndexedMode::PRE_INC' data-ref="llvm::ISD::MemIndexedMode::PRE_INC">PRE_INC</a> || <a class="local col1 ref" href="#321AM" title='AM' data-ref="321AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::POST_INC" title='llvm::ISD::MemIndexedMode::POST_INC' data-ref="llvm::ISD::MemIndexedMode::POST_INC">POST_INC</a>)</td></tr>
<tr><th id="809">809</th><td>    ? <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a> : <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="810">810</th><td>  <em>int</em> <dfn class="local col3 decl" id="323Val" title='Val' data-type='int' data-ref="323Val">Val</dfn>;</td></tr>
<tr><th id="811">811</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#317N" title='N' data-ref="317N">N</a>, <i>/*Scale=*/</i><var>1</var>, <var>0</var>, <var>0x1000</var>, <span class='refarg'><a class="local col3 ref" href="#323Val" title='Val' data-ref="323Val">Val</a></span>)) { <i>// 12 bits.</i></td></tr>
<tr><th id="812">812</th><td>    <a class="local col8 ref" href="#318Offset" title='Offset' data-ref="318Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="813">813</th><td>    <a class="local col9 ref" href="#319Opc" title='Opc' data-ref="319Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj" title='llvm::ARM_AM::getAM2Opc' data-ref="_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj">getAM2Opc</a>(<a class="local col2 ref" href="#322AddSub" title='AddSub' data-ref="322AddSub">AddSub</a>, <a class="local col3 ref" href="#323Val" title='Val' data-ref="323Val">Val</a>,</td></tr>
<tr><th id="814">814</th><td>                                                      <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>),</td></tr>
<tr><th id="815">815</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#316Op" title='Op' data-ref="316Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="816">816</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="817">817</th><td>  }</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="820">820</th><td>}</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectAddrOffsetNoneEN4llvm7SDValueERS2_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrOffsetNone' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrOffsetNone(llvm::SDValue N, llvm::SDValue &amp; Base)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectAddrOffsetNoneEN4llvm7SDValueERS2_">SelectAddrOffsetNone</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="324N" title='N' data-type='llvm::SDValue' data-ref="324N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="325Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="325Base">Base</dfn>) {</td></tr>
<tr><th id="823">823</th><td>  <a class="local col5 ref" href="#325Base" title='Base' data-ref="325Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#324N" title='N' data-ref="324N">N</a>;</td></tr>
<tr><th id="824">824</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="825">825</th><td>}</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode3EN4llvm7SDValueERS2_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode3' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode3(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode3EN4llvm7SDValueERS2_S3_S3_">SelectAddrMode3</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="326N" title='N' data-type='llvm::SDValue' data-ref="326N">N</dfn>,</td></tr>
<tr><th id="828">828</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="327Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="327Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="328Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="328Offset">Offset</dfn>,</td></tr>
<tr><th id="829">829</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="329Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="329Opc">Opc</dfn>) {</td></tr>
<tr><th id="830">830</th><td>  <b>if</b> (<a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>) {</td></tr>
<tr><th id="831">831</th><td>    <i>// X - C  is canonicalize to X + -C, no need to handle it here.</i></td></tr>
<tr><th id="832">832</th><td>    <a class="local col7 ref" href="#327Base" title='Base' data-ref="327Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="833">833</th><td>    <a class="local col8 ref" href="#328Offset" title='Offset' data-ref="328Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="834">834</th><td>    <a class="local col9 ref" href="#329Opc" title='Opc' data-ref="329Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj" title='llvm::ARM_AM::getAM3Opc' data-ref="_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj">getAM3Opc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>, <var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>),</td></tr>
<tr><th id="835">835</th><td>                                    <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="836">836</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="837">837</th><td>  }</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>)) {</td></tr>
<tr><th id="840">840</th><td>    <a class="local col7 ref" href="#327Base" title='Base' data-ref="327Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>;</td></tr>
<tr><th id="841">841</th><td>    <b>if</b> (<a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="842">842</th><td>      <em>int</em> <dfn class="local col0 decl" id="330FI" title='FI' data-type='int' data-ref="330FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="843">843</th><td>      <a class="local col7 ref" href="#327Base" title='Base' data-ref="327Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="844">844</th><td>          <a class="local col0 ref" href="#330FI" title='FI' data-ref="330FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="845">845</th><td>    }</td></tr>
<tr><th id="846">846</th><td>    <a class="local col8 ref" href="#328Offset" title='Offset' data-ref="328Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="847">847</th><td>    <a class="local col9 ref" href="#329Opc" title='Opc' data-ref="329Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj" title='llvm::ARM_AM::getAM3Opc' data-ref="_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj">getAM3Opc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>, <var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>),</td></tr>
<tr><th id="848">848</th><td>                                    <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="849">849</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="850">850</th><td>  }</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <i>// If the RHS is +/- imm8, fold into addr mode.</i></td></tr>
<tr><th id="853">853</th><td>  <em>int</em> <dfn class="local col1 decl" id="331RHSC" title='RHSC' data-type='int' data-ref="331RHSC">RHSC</dfn>;</td></tr>
<tr><th id="854">854</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <i>/*Scale=*/</i><var>1</var>,</td></tr>
<tr><th id="855">855</th><td>                              -<var>256</var> + <var>1</var>, <var>256</var>, <span class='refarg'><a class="local col1 ref" href="#331RHSC" title='RHSC' data-ref="331RHSC">RHSC</a></span>)) { <i>// 8 bits.</i></td></tr>
<tr><th id="856">856</th><td>    <a class="local col7 ref" href="#327Base" title='Base' data-ref="327Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="857">857</th><td>    <b>if</b> (<a class="local col7 ref" href="#327Base" title='Base' data-ref="327Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="858">858</th><td>      <em>int</em> <dfn class="local col2 decl" id="332FI" title='FI' data-type='int' data-ref="332FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#327Base" title='Base' data-ref="327Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="859">859</th><td>      <a class="local col7 ref" href="#327Base" title='Base' data-ref="327Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="860">860</th><td>          <a class="local col2 ref" href="#332FI" title='FI' data-ref="332FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="861">861</th><td>    }</td></tr>
<tr><th id="862">862</th><td>    <a class="local col8 ref" href="#328Offset" title='Offset' data-ref="328Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>    <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col3 decl" id="333AddSub" title='AddSub' data-type='ARM_AM::AddrOpc' data-ref="333AddSub">AddSub</dfn> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="865">865</th><td>    <b>if</b> (<a class="local col1 ref" href="#331RHSC" title='RHSC' data-ref="331RHSC">RHSC</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="866">866</th><td>      <a class="local col3 ref" href="#333AddSub" title='AddSub' data-ref="333AddSub">AddSub</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="867">867</th><td>      <a class="local col1 ref" href="#331RHSC" title='RHSC' data-ref="331RHSC">RHSC</a> = -<a class="local col1 ref" href="#331RHSC" title='RHSC' data-ref="331RHSC">RHSC</a>;</td></tr>
<tr><th id="868">868</th><td>    }</td></tr>
<tr><th id="869">869</th><td>    <a class="local col9 ref" href="#329Opc" title='Opc' data-ref="329Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj" title='llvm::ARM_AM::getAM3Opc' data-ref="_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj">getAM3Opc</a>(<a class="local col3 ref" href="#333AddSub" title='AddSub' data-ref="333AddSub">AddSub</a>, <a class="local col1 ref" href="#331RHSC" title='RHSC' data-ref="331RHSC">RHSC</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>),</td></tr>
<tr><th id="870">870</th><td>                                    <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="871">871</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="872">872</th><td>  }</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <a class="local col7 ref" href="#327Base" title='Base' data-ref="327Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="875">875</th><td>  <a class="local col8 ref" href="#328Offset" title='Offset' data-ref="328Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="876">876</th><td>  <a class="local col9 ref" href="#329Opc" title='Opc' data-ref="329Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj" title='llvm::ARM_AM::getAM3Opc' data-ref="_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj">getAM3Opc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>, <var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#326N" title='N' data-ref="326N">N</a>),</td></tr>
<tr><th id="877">877</th><td>                                  <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="878">878</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="879">879</th><td>}</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode3OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode3Offset' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode3Offset(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Opc)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode3OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode3Offset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="334Op" title='Op' data-type='llvm::SDNode *' data-ref="334Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="335N" title='N' data-type='llvm::SDValue' data-ref="335N">N</dfn>,</td></tr>
<tr><th id="882">882</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="336Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="336Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="337Opc" title='Opc' data-type='llvm::SDValue &amp;' data-ref="337Opc">Opc</dfn>) {</td></tr>
<tr><th id="883">883</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="338Opcode" title='Opcode' data-type='unsigned int' data-ref="338Opcode">Opcode</dfn> = <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="884">884</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> <dfn class="local col9 decl" id="339AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="339AM">AM</dfn> = (<a class="local col8 ref" href="#338Opcode" title='Opcode' data-ref="338Opcode">Opcode</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>)</td></tr>
<tr><th id="885">885</th><td>    ? <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>()</td></tr>
<tr><th id="886">886</th><td>    : <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a>&gt;(<a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="887">887</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col0 decl" id="340AddSub" title='AddSub' data-type='ARM_AM::AddrOpc' data-ref="340AddSub">AddSub</dfn> = (<a class="local col9 ref" href="#339AM" title='AM' data-ref="339AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_INC" title='llvm::ISD::MemIndexedMode::PRE_INC' data-ref="llvm::ISD::MemIndexedMode::PRE_INC">PRE_INC</a> || <a class="local col9 ref" href="#339AM" title='AM' data-ref="339AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::POST_INC" title='llvm::ISD::MemIndexedMode::POST_INC' data-ref="llvm::ISD::MemIndexedMode::POST_INC">POST_INC</a>)</td></tr>
<tr><th id="888">888</th><td>    ? <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a> : <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="889">889</th><td>  <em>int</em> <dfn class="local col1 decl" id="341Val" title='Val' data-type='int' data-ref="341Val">Val</dfn>;</td></tr>
<tr><th id="890">890</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#335N" title='N' data-ref="335N">N</a>, <i>/*Scale=*/</i><var>1</var>, <var>0</var>, <var>256</var>, <span class='refarg'><a class="local col1 ref" href="#341Val" title='Val' data-ref="341Val">Val</a></span>)) { <i>// 12 bits.</i></td></tr>
<tr><th id="891">891</th><td>    <a class="local col6 ref" href="#336Offset" title='Offset' data-ref="336Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="892">892</th><td>    <a class="local col7 ref" href="#337Opc" title='Opc' data-ref="337Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj" title='llvm::ARM_AM::getAM3Opc' data-ref="_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj">getAM3Opc</a>(<a class="local col0 ref" href="#340AddSub" title='AddSub' data-ref="340AddSub">AddSub</a>, <a class="local col1 ref" href="#341Val" title='Val' data-ref="341Val">Val</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>),</td></tr>
<tr><th id="893">893</th><td>                                    <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="894">894</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="895">895</th><td>  }</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <a class="local col6 ref" href="#336Offset" title='Offset' data-ref="336Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#335N" title='N' data-ref="335N">N</a>;</td></tr>
<tr><th id="898">898</th><td>  <a class="local col7 ref" href="#337Opc" title='Opc' data-ref="337Opc">Opc</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj" title='llvm::ARM_AM::getAM3Opc' data-ref="_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj">getAM3Opc</a>(<a class="local col0 ref" href="#340AddSub" title='AddSub' data-ref="340AddSub">AddSub</a>, <var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>),</td></tr>
<tr><th id="899">899</th><td>                                  <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="900">900</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="901">901</th><td>}</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::IsAddressingMode5' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::IsAddressingMode5(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, bool FP16)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b">IsAddressingMode5</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="342N" title='N' data-type='llvm::SDValue' data-ref="342N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="343Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="343Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="344Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="344Offset">Offset</dfn>,</td></tr>
<tr><th id="904">904</th><td>                                        <em>bool</em> <dfn class="local col5 decl" id="345FP16" title='FP16' data-type='bool' data-ref="345FP16">FP16</dfn>) {</td></tr>
<tr><th id="905">905</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>)) {</td></tr>
<tr><th id="906">906</th><td>    <a class="local col3 ref" href="#343Base" title='Base' data-ref="343Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>;</td></tr>
<tr><th id="907">907</th><td>    <b>if</b> (<a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="908">908</th><td>      <em>int</em> <dfn class="local col6 decl" id="346FI" title='FI' data-type='int' data-ref="346FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="909">909</th><td>      <a class="local col3 ref" href="#343Base" title='Base' data-ref="343Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="910">910</th><td>          <a class="local col6 ref" href="#346FI" title='FI' data-ref="346FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="911">911</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::Wrapper" title='llvm::ARMISD::NodeType::Wrapper' data-ref="llvm::ARMISD::NodeType::Wrapper">Wrapper</a> &amp;&amp;</td></tr>
<tr><th id="912">912</th><td>               <a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetGlobalAddress" title='llvm::ISD::NodeType::TargetGlobalAddress' data-ref="llvm::ISD::NodeType::TargetGlobalAddress">TargetGlobalAddress</a> &amp;&amp;</td></tr>
<tr><th id="913">913</th><td>               <a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetExternalSymbol" title='llvm::ISD::NodeType::TargetExternalSymbol' data-ref="llvm::ISD::NodeType::TargetExternalSymbol">TargetExternalSymbol</a> &amp;&amp;</td></tr>
<tr><th id="914">914</th><td>               <a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetGlobalTLSAddress" title='llvm::ISD::NodeType::TargetGlobalTLSAddress' data-ref="llvm::ISD::NodeType::TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>) {</td></tr>
<tr><th id="915">915</th><td>      <a class="local col3 ref" href="#343Base" title='Base' data-ref="343Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="916">916</th><td>    }</td></tr>
<tr><th id="917">917</th><td>    <a class="local col4 ref" href="#344Offset" title='Offset' data-ref="344Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM5OpcENS0_7AddrOpcEh" title='llvm::ARM_AM::getAM5Opc' data-ref="_ZN4llvm6ARM_AM9getAM5OpcENS0_7AddrOpcEh">getAM5Opc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>, <var>0</var>),</td></tr>
<tr><th id="918">918</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="919">919</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="920">920</th><td>  }</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>  <i>// If the RHS is +/- imm8, fold into addr mode.</i></td></tr>
<tr><th id="923">923</th><td>  <em>int</em> <dfn class="local col7 decl" id="347RHSC" title='RHSC' data-type='int' data-ref="347RHSC">RHSC</dfn>;</td></tr>
<tr><th id="924">924</th><td>  <em>const</em> <em>int</em> <dfn class="local col8 decl" id="348Scale" title='Scale' data-type='const int' data-ref="348Scale">Scale</dfn> = <a class="local col5 ref" href="#345FP16" title='FP16' data-ref="345FP16">FP16</a> ? <var>2</var> : <var>4</var>;</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col8 ref" href="#348Scale" title='Scale' data-ref="348Scale">Scale</a>, -<var>255</var>, <var>256</var>, <span class='refarg'><a class="local col7 ref" href="#347RHSC" title='RHSC' data-ref="347RHSC">RHSC</a></span>)) {</td></tr>
<tr><th id="927">927</th><td>    <a class="local col3 ref" href="#343Base" title='Base' data-ref="343Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="928">928</th><td>    <b>if</b> (<a class="local col3 ref" href="#343Base" title='Base' data-ref="343Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="929">929</th><td>      <em>int</em> <dfn class="local col9 decl" id="349FI" title='FI' data-type='int' data-ref="349FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col3 ref" href="#343Base" title='Base' data-ref="343Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="930">930</th><td>      <a class="local col3 ref" href="#343Base" title='Base' data-ref="343Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="931">931</th><td>          <a class="local col9 ref" href="#349FI" title='FI' data-ref="349FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="932">932</th><td>    }</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>    <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col0 decl" id="350AddSub" title='AddSub' data-type='ARM_AM::AddrOpc' data-ref="350AddSub">AddSub</dfn> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="935">935</th><td>    <b>if</b> (<a class="local col7 ref" href="#347RHSC" title='RHSC' data-ref="347RHSC">RHSC</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="936">936</th><td>      <a class="local col0 ref" href="#350AddSub" title='AddSub' data-ref="350AddSub">AddSub</a> = <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="937">937</th><td>      <a class="local col7 ref" href="#347RHSC" title='RHSC' data-ref="347RHSC">RHSC</a> = -<a class="local col7 ref" href="#347RHSC" title='RHSC' data-ref="347RHSC">RHSC</a>;</td></tr>
<tr><th id="938">938</th><td>    }</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>    <b>if</b> (<a class="local col5 ref" href="#345FP16" title='FP16' data-ref="345FP16">FP16</a>)</td></tr>
<tr><th id="941">941</th><td>      <a class="local col4 ref" href="#344Offset" title='Offset' data-ref="344Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getAM5FP16OpcENS0_7AddrOpcEh" title='llvm::ARM_AM::getAM5FP16Opc' data-ref="_ZN4llvm6ARM_AM13getAM5FP16OpcENS0_7AddrOpcEh">getAM5FP16Opc</a>(<a class="local col0 ref" href="#350AddSub" title='AddSub' data-ref="350AddSub">AddSub</a>, <a class="local col7 ref" href="#347RHSC" title='RHSC' data-ref="347RHSC">RHSC</a>),</td></tr>
<tr><th id="942">942</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="943">943</th><td>    <b>else</b></td></tr>
<tr><th id="944">944</th><td>      <a class="local col4 ref" href="#344Offset" title='Offset' data-ref="344Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM5OpcENS0_7AddrOpcEh" title='llvm::ARM_AM::getAM5Opc' data-ref="_ZN4llvm6ARM_AM9getAM5OpcENS0_7AddrOpcEh">getAM5Opc</a>(<a class="local col0 ref" href="#350AddSub" title='AddSub' data-ref="350AddSub">AddSub</a>, <a class="local col7 ref" href="#347RHSC" title='RHSC' data-ref="347RHSC">RHSC</a>),</td></tr>
<tr><th id="945">945</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="948">948</th><td>  }</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  <a class="local col3 ref" href="#343Base" title='Base' data-ref="343Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>;</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>  <b>if</b> (<a class="local col5 ref" href="#345FP16" title='FP16' data-ref="345FP16">FP16</a>)</td></tr>
<tr><th id="953">953</th><td>    <a class="local col4 ref" href="#344Offset" title='Offset' data-ref="344Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getAM5FP16OpcENS0_7AddrOpcEh" title='llvm::ARM_AM::getAM5FP16Opc' data-ref="_ZN4llvm6ARM_AM13getAM5FP16OpcENS0_7AddrOpcEh">getAM5FP16Opc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>, <var>0</var>),</td></tr>
<tr><th id="954">954</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="955">955</th><td>  <b>else</b></td></tr>
<tr><th id="956">956</th><td>    <a class="local col4 ref" href="#344Offset" title='Offset' data-ref="344Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM9getAM5OpcENS0_7AddrOpcEh" title='llvm::ARM_AM::getAM5Opc' data-ref="_ZN4llvm6ARM_AM9getAM5OpcENS0_7AddrOpcEh">getAM5Opc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>, <var>0</var>),</td></tr>
<tr><th id="957">957</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#342N" title='N' data-ref="342N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="960">960</th><td>}</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode5EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode5' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode5(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode5EN4llvm7SDValueERS2_S3_">SelectAddrMode5</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="351N" title='N' data-type='llvm::SDValue' data-ref="351N">N</dfn>,</td></tr>
<tr><th id="963">963</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="352Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="352Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="353Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="353Offset">Offset</dfn>) {</td></tr>
<tr><th id="964">964</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::IsAddressingMode5' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b">IsAddressingMode5</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#351N" title='N' data-ref="351N">N</a>, <span class='refarg'><a class="local col2 ref" href="#352Base" title='Base' data-ref="352Base">Base</a></span>, <span class='refarg'><a class="local col3 ref" href="#353Offset" title='Offset' data-ref="353Offset">Offset</a></span>, <i>/*FP16=*/</i> <b>false</b>);</td></tr>
<tr><th id="965">965</th><td>}</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19SelectAddrMode5FP16EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode5FP16' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode5FP16(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19SelectAddrMode5FP16EN4llvm7SDValueERS2_S3_">SelectAddrMode5FP16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="354N" title='N' data-type='llvm::SDValue' data-ref="354N">N</dfn>,</td></tr>
<tr><th id="968">968</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="355Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="355Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="356Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="356Offset">Offset</dfn>) {</td></tr>
<tr><th id="969">969</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b" title='(anonymous namespace)::ARMDAGToDAGISel::IsAddressingMode5' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b">IsAddressingMode5</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#354N" title='N' data-ref="354N">N</a>, <span class='refarg'><a class="local col5 ref" href="#355Base" title='Base' data-ref="355Base">Base</a></span>, <span class='refarg'><a class="local col6 ref" href="#356Offset" title='Offset' data-ref="356Offset">Offset</a></span>, <i>/*FP16=*/</i> <b>true</b>);</td></tr>
<tr><th id="970">970</th><td>}</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6(llvm::SDNode * Parent, llvm::SDValue N, llvm::SDValue &amp; Addr, llvm::SDValue &amp; Align)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode6</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="357Parent" title='Parent' data-type='llvm::SDNode *' data-ref="357Parent">Parent</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="358N" title='N' data-type='llvm::SDValue' data-ref="358N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="359Addr" title='Addr' data-type='llvm::SDValue &amp;' data-ref="359Addr">Addr</dfn>,</td></tr>
<tr><th id="973">973</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="360Align" title='Align' data-type='llvm::SDValue &amp;' data-ref="360Align">Align</dfn>) {</td></tr>
<tr><th id="974">974</th><td>  <a class="local col9 ref" href="#359Addr" title='Addr' data-ref="359Addr">Addr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#358N" title='N' data-ref="358N">N</a>;</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="361Alignment" title='Alignment' data-type='unsigned int' data-ref="361Alignment">Alignment</dfn> = <var>0</var>;</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a> *<dfn class="local col2 decl" id="362MemN" title='MemN' data-type='llvm::MemSDNode *' data-ref="362MemN">MemN</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col7 ref" href="#357Parent" title='Parent' data-ref="357Parent">Parent</a>);</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LSBaseSDNode" title='llvm::LSBaseSDNode' data-ref="llvm::LSBaseSDNode">LSBaseSDNode</a>&gt;(<a class="local col2 ref" href="#362MemN" title='MemN' data-ref="362MemN">MemN</a>) ||</td></tr>
<tr><th id="981">981</th><td>      ((<a class="local col2 ref" href="#362MemN" title='MemN' data-ref="362MemN">MemN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VST1_UPD" title='llvm::ARMISD::NodeType::VST1_UPD' data-ref="llvm::ARMISD::NodeType::VST1_UPD">VST1_UPD</a> ||</td></tr>
<tr><th id="982">982</th><td>        <a class="local col2 ref" href="#362MemN" title='MemN' data-ref="362MemN">MemN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD1_UPD" title='llvm::ARMISD::NodeType::VLD1_UPD' data-ref="llvm::ARMISD::NodeType::VLD1_UPD">VLD1_UPD</a>) &amp;&amp;</td></tr>
<tr><th id="983">983</th><td>       <a class="local col2 ref" href="#362MemN" title='MemN' data-ref="362MemN">MemN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<a class="local col2 ref" href="#362MemN" title='MemN' data-ref="362MemN">MemN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>() - <var>1</var>) == <var>1</var>)) {</td></tr>
<tr><th id="984">984</th><td>    <i>// This case occurs only for VLD1-lane/dup and VST1-lane instructions.</i></td></tr>
<tr><th id="985">985</th><td><i>    // The maximum alignment is equal to the memory size being referenced.</i></td></tr>
<tr><th id="986">986</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="363MMOAlign" title='MMOAlign' data-type='unsigned int' data-ref="363MMOAlign">MMOAlign</dfn> = <a class="local col2 ref" href="#362MemN" title='MemN' data-ref="362MemN">MemN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="987">987</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="364MemSize" title='MemSize' data-type='unsigned int' data-ref="364MemSize">MemSize</dfn> = <a class="local col2 ref" href="#362MemN" title='MemN' data-ref="362MemN">MemN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="988">988</th><td>    <b>if</b> (<a class="local col3 ref" href="#363MMOAlign" title='MMOAlign' data-ref="363MMOAlign">MMOAlign</a> &gt;= <a class="local col4 ref" href="#364MemSize" title='MemSize' data-ref="364MemSize">MemSize</a> &amp;&amp; <a class="local col4 ref" href="#364MemSize" title='MemSize' data-ref="364MemSize">MemSize</a> &gt; <var>1</var>)</td></tr>
<tr><th id="989">989</th><td>      <a class="local col1 ref" href="#361Alignment" title='Alignment' data-ref="361Alignment">Alignment</a> = <a class="local col4 ref" href="#364MemSize" title='MemSize' data-ref="364MemSize">MemSize</a>;</td></tr>
<tr><th id="990">990</th><td>  } <b>else</b> {</td></tr>
<tr><th id="991">991</th><td>    <i>// All other uses of addrmode6 are for intrinsics.  For now just record</i></td></tr>
<tr><th id="992">992</th><td><i>    // the raw alignment value; it will be refined later based on the legal</i></td></tr>
<tr><th id="993">993</th><td><i>    // alignment operands for the intrinsic.</i></td></tr>
<tr><th id="994">994</th><td>    <a class="local col1 ref" href="#361Alignment" title='Alignment' data-ref="361Alignment">Alignment</a> = <a class="local col2 ref" href="#362MemN" title='MemN' data-ref="362MemN">MemN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode12getAlignmentEv" title='llvm::MemSDNode::getAlignment' data-ref="_ZNK4llvm9MemSDNode12getAlignmentEv">getAlignment</a>();</td></tr>
<tr><th id="995">995</th><td>  }</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <a class="local col0 ref" href="#360Align" title='Align' data-ref="360Align">Align</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#361Alignment" title='Alignment' data-ref="361Alignment">Alignment</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#358N" title='N' data-ref="358N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="998">998</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="999">999</th><td>}</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode6OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6Offset' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6Offset(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; Offset)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode6OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_">SelectAddrMode6Offset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="365Op" title='Op' data-type='llvm::SDNode *' data-ref="365Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="366N" title='N' data-type='llvm::SDValue' data-ref="366N">N</dfn>,</td></tr>
<tr><th id="1002">1002</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="367Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="367Offset">Offset</dfn>) {</td></tr>
<tr><th id="1003">1003</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LSBaseSDNode" title='llvm::LSBaseSDNode' data-ref="llvm::LSBaseSDNode">LSBaseSDNode</a> *<dfn class="local col8 decl" id="368LdSt" title='LdSt' data-type='llvm::LSBaseSDNode *' data-ref="368LdSt">LdSt</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LSBaseSDNode" title='llvm::LSBaseSDNode' data-ref="llvm::LSBaseSDNode">LSBaseSDNode</a>&gt;(<a class="local col5 ref" href="#365Op" title='Op' data-ref="365Op">Op</a>);</td></tr>
<tr><th id="1004">1004</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> <dfn class="local col9 decl" id="369AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="369AM">AM</dfn> = <a class="local col8 ref" href="#368LdSt" title='LdSt' data-ref="368LdSt">LdSt</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="1005">1005</th><td>  <b>if</b> (<a class="local col9 ref" href="#369AM" title='AM' data-ref="369AM">AM</a> != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::POST_INC" title='llvm::ISD::MemIndexedMode::POST_INC' data-ref="llvm::ISD::MemIndexedMode::POST_INC">POST_INC</a>)</td></tr>
<tr><th id="1006">1006</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1007">1007</th><td>  <a class="local col7 ref" href="#367Offset" title='Offset' data-ref="367Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#366N" title='N' data-ref="366N">N</a>;</td></tr>
<tr><th id="1008">1008</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col0 decl" id="370NC" title='NC' data-type='llvm::ConstantSDNode *' data-ref="370NC"><a class="local col0 ref" href="#370NC" title='NC' data-ref="370NC">NC</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#366N" title='N' data-ref="366N">N</a></span>)) {</td></tr>
<tr><th id="1009">1009</th><td>    <b>if</b> (<a class="local col0 ref" href="#370NC" title='NC' data-ref="370NC">NC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() * <var>8</var> == <a class="local col8 ref" href="#368LdSt" title='LdSt' data-ref="368LdSt">LdSt</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="1010">1010</th><td>      <a class="local col7 ref" href="#367Offset" title='Offset' data-ref="367Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1011">1011</th><td>  }</td></tr>
<tr><th id="1012">1012</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1013">1013</th><td>}</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16SelectAddrModePCEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrModePC' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectAddrModePC(llvm::SDValue N, llvm::SDValue &amp; Offset, llvm::SDValue &amp; Label)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16SelectAddrModePCEN4llvm7SDValueERS2_S3_">SelectAddrModePC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="371N" title='N' data-type='llvm::SDValue' data-ref="371N">N</dfn>,</td></tr>
<tr><th id="1016">1016</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="372Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="372Offset">Offset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="373Label" title='Label' data-type='llvm::SDValue &amp;' data-ref="373Label">Label</dfn>) {</td></tr>
<tr><th id="1017">1017</th><td>  <b>if</b> (<a class="local col1 ref" href="#371N" title='N' data-ref="371N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::PIC_ADD" title='llvm::ARMISD::NodeType::PIC_ADD' data-ref="llvm::ARMISD::NodeType::PIC_ADD">PIC_ADD</a> &amp;&amp; <a class="local col1 ref" href="#371N" title='N' data-ref="371N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="1018">1018</th><td>    <a class="local col2 ref" href="#372Offset" title='Offset' data-ref="372Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#371N" title='N' data-ref="371N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1019">1019</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="374N1" title='N1' data-type='llvm::SDValue' data-ref="374N1">N1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#371N" title='N' data-ref="371N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1020">1020</th><td>    <a class="local col3 ref" href="#373Label" title='Label' data-ref="373Label">Label</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#374N1" title='N1' data-ref="374N1">N1</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>(),</td></tr>
<tr><th id="1021">1021</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#371N" title='N' data-ref="371N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1022">1022</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1023">1023</th><td>  }</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1026">1026</th><td>}</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><i  data-doc="_ZL23shouldUseZeroOffsetLdStN4llvm7SDValueE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1030">1030</th><td><i  data-doc="_ZL23shouldUseZeroOffsetLdStN4llvm7SDValueE">//                         Thumb Addressing Modes</i></td></tr>
<tr><th id="1031">1031</th><td><i  data-doc="_ZL23shouldUseZeroOffsetLdStN4llvm7SDValueE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23shouldUseZeroOffsetLdStN4llvm7SDValueE" title='shouldUseZeroOffsetLdSt' data-type='bool shouldUseZeroOffsetLdSt(llvm::SDValue N)' data-ref="_ZL23shouldUseZeroOffsetLdStN4llvm7SDValueE">shouldUseZeroOffsetLdSt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="375N" title='N' data-type='llvm::SDValue' data-ref="375N">N</dfn>) {</td></tr>
<tr><th id="1034">1034</th><td>  <i>// Negative numbers are difficult to materialise in thumb1. If we are</i></td></tr>
<tr><th id="1035">1035</th><td><i>  // selecting the add of a negative, instead try to select ri with a zero</i></td></tr>
<tr><th id="1036">1036</th><td><i>  // offset, so create the add node directly which will become a sub.</i></td></tr>
<tr><th id="1037">1037</th><td>  <b>if</b> (<a class="local col5 ref" href="#375N" title='N' data-ref="375N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>)</td></tr>
<tr><th id="1038">1038</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td>  <i>// Look for an imm which is not legal for ld/st, but is legal for sub.</i></td></tr>
<tr><th id="1041">1041</th><td>  <b>if</b> (<em>auto</em> <dfn class="local col6 decl" id="376C" title='C' data-type='llvm::ConstantSDNode *' data-ref="376C"><a class="local col6 ref" href="#376C" title='C' data-ref="376C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col5 ref" href="#375N" title='N' data-ref="375N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>)))</td></tr>
<tr><th id="1042">1042</th><td>    <b>return</b> <a class="local col6 ref" href="#376C" title='C' data-ref="376C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>() &lt; <var>0</var> &amp;&amp; <a class="local col6 ref" href="#376C" title='C' data-ref="376C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>() &gt;= -<var>255</var>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1045">1045</th><td>}</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeRRSextEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeRRSext' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeRRSext(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeRRSextEN4llvm7SDValueERS2_S3_">SelectThumbAddrModeRRSext</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="377N" title='N' data-type='llvm::SDValue' data-ref="377N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="378Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="378Base">Base</dfn>,</td></tr>
<tr><th id="1048">1048</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="379Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="379Offset">Offset</dfn>) {</td></tr>
<tr><th id="1049">1049</th><td>  <b>if</b> (<a class="local col7 ref" href="#377N" title='N' data-ref="377N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> &amp;&amp; !<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#377N" title='N' data-ref="377N">N</a>)) {</td></tr>
<tr><th id="1050">1050</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col0 decl" id="380NC" title='NC' data-type='llvm::ConstantSDNode *' data-ref="380NC">NC</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#377N" title='N' data-ref="377N">N</a></span>);</td></tr>
<tr><th id="1051">1051</th><td>    <b>if</b> (!<a class="local col0 ref" href="#380NC" title='NC' data-ref="380NC">NC</a> || !<a class="local col0 ref" href="#380NC" title='NC' data-ref="380NC">NC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode11isNullValueEv" title='llvm::ConstantSDNode::isNullValue' data-ref="_ZNK4llvm14ConstantSDNode11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="1052">1052</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>    <a class="local col8 ref" href="#378Base" title='Base' data-ref="378Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col9 ref" href="#379Offset" title='Offset' data-ref="379Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#377N" title='N' data-ref="377N">N</a>;</td></tr>
<tr><th id="1055">1055</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1056">1056</th><td>  }</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>  <a class="local col8 ref" href="#378Base" title='Base' data-ref="378Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#377N" title='N' data-ref="377N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1059">1059</th><td>  <a class="local col9 ref" href="#379Offset" title='Offset' data-ref="379Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#377N" title='N' data-ref="377N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1060">1060</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1061">1061</th><td>}</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectThumbAddrModeRREN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeRR' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeRR(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectThumbAddrModeRREN4llvm7SDValueERS2_S3_">SelectThumbAddrModeRR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="381N" title='N' data-type='llvm::SDValue' data-ref="381N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="382Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="382Base">Base</dfn>,</td></tr>
<tr><th id="1064">1064</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="383Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="383Offset">Offset</dfn>) {</td></tr>
<tr><th id="1065">1065</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23shouldUseZeroOffsetLdStN4llvm7SDValueE" title='shouldUseZeroOffsetLdSt' data-use='c' data-ref="_ZL23shouldUseZeroOffsetLdStN4llvm7SDValueE">shouldUseZeroOffsetLdSt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#381N" title='N' data-ref="381N">N</a>))</td></tr>
<tr><th id="1066">1066</th><td>    <b>return</b> <b>false</b>; <i>// Select ri instead</i></td></tr>
<tr><th id="1067">1067</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeRRSextEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeRRSext' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeRRSextEN4llvm7SDValueERS2_S3_">SelectThumbAddrModeRRSext</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#381N" title='N' data-ref="381N">N</a>, <span class='refarg'><a class="local col2 ref" href="#382Base" title='Base' data-ref="382Base">Base</a></span>, <span class='refarg'><a class="local col3 ref" href="#383Offset" title='Offset' data-ref="383Offset">Offset</a></span>);</td></tr>
<tr><th id="1068">1068</th><td>}</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><em>bool</em></td></tr>
<tr><th id="1071">1071</th><td><a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S(llvm::SDValue N, unsigned int Scale, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_">SelectThumbAddrModeImm5S</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="384N" title='N' data-type='llvm::SDValue' data-ref="384N">N</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="385Scale" title='Scale' data-type='unsigned int' data-ref="385Scale">Scale</dfn>,</td></tr>
<tr><th id="1072">1072</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="386Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="386Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="387OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="387OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="1073">1073</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23shouldUseZeroOffsetLdStN4llvm7SDValueE" title='shouldUseZeroOffsetLdSt' data-use='c' data-ref="_ZL23shouldUseZeroOffsetLdStN4llvm7SDValueE">shouldUseZeroOffsetLdSt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>)) {</td></tr>
<tr><th id="1074">1074</th><td>    <a class="local col6 ref" href="#386Base" title='Base' data-ref="386Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>;</td></tr>
<tr><th id="1075">1075</th><td>    <a class="local col7 ref" href="#387OffImm" title='OffImm' data-ref="387OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1076">1076</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1077">1077</th><td>  }</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>)) {</td></tr>
<tr><th id="1080">1080</th><td>    <b>if</b> (<a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>) {</td></tr>
<tr><th id="1081">1081</th><td>      <b>return</b> <b>false</b>; <i>// We want to select register offset instead</i></td></tr>
<tr><th id="1082">1082</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::Wrapper" title='llvm::ARMISD::NodeType::Wrapper' data-ref="llvm::ARMISD::NodeType::Wrapper">Wrapper</a> &amp;&amp;</td></tr>
<tr><th id="1083">1083</th><td>        <a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetGlobalAddress" title='llvm::ISD::NodeType::TargetGlobalAddress' data-ref="llvm::ISD::NodeType::TargetGlobalAddress">TargetGlobalAddress</a> &amp;&amp;</td></tr>
<tr><th id="1084">1084</th><td>        <a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetExternalSymbol" title='llvm::ISD::NodeType::TargetExternalSymbol' data-ref="llvm::ISD::NodeType::TargetExternalSymbol">TargetExternalSymbol</a> &amp;&amp;</td></tr>
<tr><th id="1085">1085</th><td>        <a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetConstantPool" title='llvm::ISD::NodeType::TargetConstantPool' data-ref="llvm::ISD::NodeType::TargetConstantPool">TargetConstantPool</a> &amp;&amp;</td></tr>
<tr><th id="1086">1086</th><td>        <a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetGlobalTLSAddress" title='llvm::ISD::NodeType::TargetGlobalTLSAddress' data-ref="llvm::ISD::NodeType::TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>) {</td></tr>
<tr><th id="1087">1087</th><td>      <a class="local col6 ref" href="#386Base" title='Base' data-ref="386Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1088">1088</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1089">1089</th><td>      <a class="local col6 ref" href="#386Base" title='Base' data-ref="386Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>;</td></tr>
<tr><th id="1090">1090</th><td>    }</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>    <a class="local col7 ref" href="#387OffImm" title='OffImm' data-ref="387OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1093">1093</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1094">1094</th><td>  }</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>  <i>// If the RHS is + imm5 * scale, fold into addr mode.</i></td></tr>
<tr><th id="1097">1097</th><td>  <em>int</em> <dfn class="local col8 decl" id="388RHSC" title='RHSC' data-type='int' data-ref="388RHSC">RHSC</dfn>;</td></tr>
<tr><th id="1098">1098</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col5 ref" href="#385Scale" title='Scale' data-ref="385Scale">Scale</a>, <var>0</var>, <var>32</var>, <span class='refarg'><a class="local col8 ref" href="#388RHSC" title='RHSC' data-ref="388RHSC">RHSC</a></span>)) {</td></tr>
<tr><th id="1099">1099</th><td>    <a class="local col6 ref" href="#386Base" title='Base' data-ref="386Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1100">1100</th><td>    <a class="local col7 ref" href="#387OffImm" title='OffImm' data-ref="387OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#388RHSC" title='RHSC' data-ref="388RHSC">RHSC</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#384N" title='N' data-ref="384N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1101">1101</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1102">1102</th><td>  }</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <i>// Offset is too large, so use register offset instead.</i></td></tr>
<tr><th id="1105">1105</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1106">1106</th><td>}</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><em>bool</em></td></tr>
<tr><th id="1109">1109</th><td><a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S4EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S4' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S4(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S4EN4llvm7SDValueERS2_S3_">SelectThumbAddrModeImm5S4</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="389N" title='N' data-type='llvm::SDValue' data-ref="389N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="390Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="390Base">Base</dfn>,</td></tr>
<tr><th id="1110">1110</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="391OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="391OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="1111">1111</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_">SelectThumbAddrModeImm5S</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#389N" title='N' data-ref="389N">N</a>, <var>4</var>, <span class='refarg'><a class="local col0 ref" href="#390Base" title='Base' data-ref="390Base">Base</a></span>, <span class='refarg'><a class="local col1 ref" href="#391OffImm" title='OffImm' data-ref="391OffImm">OffImm</a></span>);</td></tr>
<tr><th id="1112">1112</th><td>}</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td><em>bool</em></td></tr>
<tr><th id="1115">1115</th><td><a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S2EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S2' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S2(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S2EN4llvm7SDValueERS2_S3_">SelectThumbAddrModeImm5S2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="392N" title='N' data-type='llvm::SDValue' data-ref="392N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="393Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="393Base">Base</dfn>,</td></tr>
<tr><th id="1116">1116</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="394OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="394OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="1117">1117</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_">SelectThumbAddrModeImm5S</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#392N" title='N' data-ref="392N">N</a>, <var>2</var>, <span class='refarg'><a class="local col3 ref" href="#393Base" title='Base' data-ref="393Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#394OffImm" title='OffImm' data-ref="394OffImm">OffImm</a></span>);</td></tr>
<tr><th id="1118">1118</th><td>}</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td><em>bool</em></td></tr>
<tr><th id="1121">1121</th><td><a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S1EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S1' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S1(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectThumbAddrModeImm5S1EN4llvm7SDValueERS2_S3_">SelectThumbAddrModeImm5S1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="395N" title='N' data-type='llvm::SDValue' data-ref="395N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="396Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="396Base">Base</dfn>,</td></tr>
<tr><th id="1122">1122</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="397OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="397OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="1123">1123</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeImm5S' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectThumbAddrModeImm5SEN4llvm7SDValueEjRS2_S3_">SelectThumbAddrModeImm5S</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#395N" title='N' data-ref="395N">N</a>, <var>1</var>, <span class='refarg'><a class="local col6 ref" href="#396Base" title='Base' data-ref="396Base">Base</a></span>, <span class='refarg'><a class="local col7 ref" href="#397OffImm" title='OffImm' data-ref="397OffImm">OffImm</a></span>);</td></tr>
<tr><th id="1124">1124</th><td>}</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectThumbAddrModeSPEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeSP' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectThumbAddrModeSP(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectThumbAddrModeSPEN4llvm7SDValueERS2_S3_">SelectThumbAddrModeSP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="398N" title='N' data-type='llvm::SDValue' data-ref="398N">N</dfn>,</td></tr>
<tr><th id="1127">1127</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="399Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="399Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="400OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="400OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="1128">1128</th><td>  <b>if</b> (<a class="local col8 ref" href="#398N" title='N' data-ref="398N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="1129">1129</th><td>    <em>int</em> <dfn class="local col1 decl" id="401FI" title='FI' data-type='int' data-ref="401FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col8 ref" href="#398N" title='N' data-ref="398N">N</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1130">1130</th><td>    <i>// Only multiples of 4 are allowed for the offset, so the frame object</i></td></tr>
<tr><th id="1131">1131</th><td><i>    // alignment must be at least 4.</i></td></tr>
<tr><th id="1132">1132</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="402MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="402MFI">MFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1133">1133</th><td>    <b>if</b> (<a class="local col2 ref" href="#402MFI" title='MFI' data-ref="402MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col1 ref" href="#401FI" title='FI' data-ref="401FI">FI</a>) &lt; <var>4</var>)</td></tr>
<tr><th id="1134">1134</th><td>      <a class="local col2 ref" href="#402MFI" title='MFI' data-ref="402MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij" title='llvm::MachineFrameInfo::setObjectAlignment' data-ref="_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij">setObjectAlignment</a>(<a class="local col1 ref" href="#401FI" title='FI' data-ref="401FI">FI</a>, <var>4</var>);</td></tr>
<tr><th id="1135">1135</th><td>    <a class="local col9 ref" href="#399Base" title='Base' data-ref="399Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="1136">1136</th><td>        <a class="local col1 ref" href="#401FI" title='FI' data-ref="401FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="1137">1137</th><td>    <a class="local col0 ref" href="#400OffImm" title='OffImm' data-ref="400OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#398N" title='N' data-ref="398N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1138">1138</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1139">1139</th><td>  }</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#398N" title='N' data-ref="398N">N</a>))</td></tr>
<tr><th id="1142">1142</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>  <b>if</b> (<a class="local col8 ref" href="#398N" title='N' data-ref="398N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="1145">1145</th><td>    <i>// If the RHS is + imm8 * scale, fold into addr mode.</i></td></tr>
<tr><th id="1146">1146</th><td>    <em>int</em> <dfn class="local col3 decl" id="403RHSC" title='RHSC' data-type='int' data-ref="403RHSC">RHSC</dfn>;</td></tr>
<tr><th id="1147">1147</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#398N" title='N' data-ref="398N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <i>/*Scale=*/</i><var>4</var>, <var>0</var>, <var>256</var>, <span class='refarg'><a class="local col3 ref" href="#403RHSC" title='RHSC' data-ref="403RHSC">RHSC</a></span>)) {</td></tr>
<tr><th id="1148">1148</th><td>      <a class="local col9 ref" href="#399Base" title='Base' data-ref="399Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#398N" title='N' data-ref="398N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1149">1149</th><td>      <em>int</em> <dfn class="local col4 decl" id="404FI" title='FI' data-type='int' data-ref="404FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col9 ref" href="#399Base" title='Base' data-ref="399Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1150">1150</th><td>      <i>// For LHS+RHS to result in an offset that's a multiple of 4 the object</i></td></tr>
<tr><th id="1151">1151</th><td><i>      // indexed by the LHS must be 4-byte aligned.</i></td></tr>
<tr><th id="1152">1152</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="405MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="405MFI">MFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1153">1153</th><td>      <b>if</b> (<a class="local col5 ref" href="#405MFI" title='MFI' data-ref="405MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col4 ref" href="#404FI" title='FI' data-ref="404FI">FI</a>) &lt; <var>4</var>)</td></tr>
<tr><th id="1154">1154</th><td>        <a class="local col5 ref" href="#405MFI" title='MFI' data-ref="405MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij" title='llvm::MachineFrameInfo::setObjectAlignment' data-ref="_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij">setObjectAlignment</a>(<a class="local col4 ref" href="#404FI" title='FI' data-ref="404FI">FI</a>, <var>4</var>);</td></tr>
<tr><th id="1155">1155</th><td>      <a class="local col9 ref" href="#399Base" title='Base' data-ref="399Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="1156">1156</th><td>          <a class="local col4 ref" href="#404FI" title='FI' data-ref="404FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="1157">1157</th><td>      <a class="local col0 ref" href="#400OffImm" title='OffImm' data-ref="400OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col3 ref" href="#403RHSC" title='RHSC' data-ref="403RHSC">RHSC</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#398N" title='N' data-ref="398N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1158">1158</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1159">1159</th><td>    }</td></tr>
<tr><th id="1160">1160</th><td>  }</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1163">1163</th><td>}</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeImm12EN4llvm7SDValueERS2_S3_">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1167">1167</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeImm12EN4llvm7SDValueERS2_S3_">//                        Thumb 2 Addressing Modes</i></td></tr>
<tr><th id="1168">1168</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeImm12EN4llvm7SDValueERS2_S3_">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeImm12EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm12' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm12(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeImm12EN4llvm7SDValueERS2_S3_">SelectT2AddrModeImm12</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="406N" title='N' data-type='llvm::SDValue' data-ref="406N">N</dfn>,</td></tr>
<tr><th id="1172">1172</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="407Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="407Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="408OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="408OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="1173">1173</th><td>  <i>// Match simple R + imm12 operands.</i></td></tr>
<tr><th id="1174">1174</th><td><i></i></td></tr>
<tr><th id="1175">1175</th><td><i>  // Base only.</i></td></tr>
<tr><th id="1176">1176</th><td>  <b>if</b> (<a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> &amp;&amp; <a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a> &amp;&amp;</td></tr>
<tr><th id="1177">1177</th><td>      !<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>)) {</td></tr>
<tr><th id="1178">1178</th><td>    <b>if</b> (<a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="1179">1179</th><td>      <i>// Match frame index.</i></td></tr>
<tr><th id="1180">1180</th><td>      <em>int</em> <dfn class="local col9 decl" id="409FI" title='FI' data-type='int' data-ref="409FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1181">1181</th><td>      <a class="local col7 ref" href="#407Base" title='Base' data-ref="407Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="1182">1182</th><td>          <a class="local col9 ref" href="#409FI" title='FI' data-ref="409FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="1183">1183</th><td>      <a class="local col8 ref" href="#408OffImm" title='OffImm' data-ref="408OffImm">OffImm</a>  <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1184">1184</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1185">1185</th><td>    }</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>    <b>if</b> (<a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::Wrapper" title='llvm::ARMISD::NodeType::Wrapper' data-ref="llvm::ARMISD::NodeType::Wrapper">Wrapper</a> &amp;&amp;</td></tr>
<tr><th id="1188">1188</th><td>        <a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetGlobalAddress" title='llvm::ISD::NodeType::TargetGlobalAddress' data-ref="llvm::ISD::NodeType::TargetGlobalAddress">TargetGlobalAddress</a> &amp;&amp;</td></tr>
<tr><th id="1189">1189</th><td>        <a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetExternalSymbol" title='llvm::ISD::NodeType::TargetExternalSymbol' data-ref="llvm::ISD::NodeType::TargetExternalSymbol">TargetExternalSymbol</a> &amp;&amp;</td></tr>
<tr><th id="1190">1190</th><td>        <a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetGlobalTLSAddress" title='llvm::ISD::NodeType::TargetGlobalTLSAddress' data-ref="llvm::ISD::NodeType::TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>) {</td></tr>
<tr><th id="1191">1191</th><td>      <a class="local col7 ref" href="#407Base" title='Base' data-ref="407Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1192">1192</th><td>      <b>if</b> (<a class="local col7 ref" href="#407Base" title='Base' data-ref="407Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetConstantPool" title='llvm::ISD::NodeType::TargetConstantPool' data-ref="llvm::ISD::NodeType::TargetConstantPool">TargetConstantPool</a>)</td></tr>
<tr><th id="1193">1193</th><td>        <b>return</b> <b>false</b>;  <i>// We want to select t2LDRpci instead.</i></td></tr>
<tr><th id="1194">1194</th><td>    } <b>else</b></td></tr>
<tr><th id="1195">1195</th><td>      <a class="local col7 ref" href="#407Base" title='Base' data-ref="407Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>;</td></tr>
<tr><th id="1196">1196</th><td>    <a class="local col8 ref" href="#408OffImm" title='OffImm' data-ref="408OffImm">OffImm</a>  <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1197">1197</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1198">1198</th><td>  }</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col0 decl" id="410RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="410RHS"><a class="local col0 ref" href="#410RHS" title='RHS' data-ref="410RHS">RHS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="1201">1201</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectT2AddrModeImm8EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm8' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectT2AddrModeImm8EN4llvm7SDValueERS2_S3_">SelectT2AddrModeImm8</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>, <span class='refarg'><a class="local col7 ref" href="#407Base" title='Base' data-ref="407Base">Base</a></span>, <span class='refarg'><a class="local col8 ref" href="#408OffImm" title='OffImm' data-ref="408OffImm">OffImm</a></span>))</td></tr>
<tr><th id="1202">1202</th><td>      <i>// Let t2LDRi8 handle (R - imm8).</i></td></tr>
<tr><th id="1203">1203</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td>    <em>int</em> <dfn class="local col1 decl" id="411RHSC" title='RHSC' data-type='int' data-ref="411RHSC">RHSC</dfn> = (<em>int</em>)<a class="local col0 ref" href="#410RHS" title='RHS' data-ref="410RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1206">1206</th><td>    <b>if</b> (<a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>)</td></tr>
<tr><th id="1207">1207</th><td>      <a class="local col1 ref" href="#411RHSC" title='RHSC' data-ref="411RHSC">RHSC</a> = -<a class="local col1 ref" href="#411RHSC" title='RHSC' data-ref="411RHSC">RHSC</a>;</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>    <b>if</b> (<a class="local col1 ref" href="#411RHSC" title='RHSC' data-ref="411RHSC">RHSC</a> &gt;= <var>0</var> &amp;&amp; <a class="local col1 ref" href="#411RHSC" title='RHSC' data-ref="411RHSC">RHSC</a> &lt; <var>0x1000</var>) { <i>// 12 bits (unsigned)</i></td></tr>
<tr><th id="1210">1210</th><td>      <a class="local col7 ref" href="#407Base" title='Base' data-ref="407Base">Base</a>   <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1211">1211</th><td>      <b>if</b> (<a class="local col7 ref" href="#407Base" title='Base' data-ref="407Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="1212">1212</th><td>        <em>int</em> <dfn class="local col2 decl" id="412FI" title='FI' data-type='int' data-ref="412FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#407Base" title='Base' data-ref="407Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1213">1213</th><td>        <a class="local col7 ref" href="#407Base" title='Base' data-ref="407Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="1214">1214</th><td>            <a class="local col2 ref" href="#412FI" title='FI' data-ref="412FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="1215">1215</th><td>      }</td></tr>
<tr><th id="1216">1216</th><td>      <a class="local col8 ref" href="#408OffImm" title='OffImm' data-ref="408OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#411RHSC" title='RHSC' data-ref="411RHSC">RHSC</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1217">1217</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1218">1218</th><td>    }</td></tr>
<tr><th id="1219">1219</th><td>  }</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>  <i>// Base only.</i></td></tr>
<tr><th id="1222">1222</th><td>  <a class="local col7 ref" href="#407Base" title='Base' data-ref="407Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>;</td></tr>
<tr><th id="1223">1223</th><td>  <a class="local col8 ref" href="#408OffImm" title='OffImm' data-ref="408OffImm">OffImm</a>  <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#406N" title='N' data-ref="406N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1224">1224</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1225">1225</th><td>}</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectT2AddrModeImm8EN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm8' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm8(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel20SelectT2AddrModeImm8EN4llvm7SDValueERS2_S3_">SelectT2AddrModeImm8</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="413N" title='N' data-type='llvm::SDValue' data-ref="413N">N</dfn>,</td></tr>
<tr><th id="1228">1228</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="414Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="414Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="415OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="415OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="1229">1229</th><td>  <i>// Match simple R - imm8 operands.</i></td></tr>
<tr><th id="1230">1230</th><td>  <b>if</b> (<a class="local col3 ref" href="#413N" title='N' data-ref="413N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> &amp;&amp; <a class="local col3 ref" href="#413N" title='N' data-ref="413N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a> &amp;&amp;</td></tr>
<tr><th id="1231">1231</th><td>      !<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#413N" title='N' data-ref="413N">N</a>))</td></tr>
<tr><th id="1232">1232</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col6 decl" id="416RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="416RHS"><a class="local col6 ref" href="#416RHS" title='RHS' data-ref="416RHS">RHS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#413N" title='N' data-ref="413N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="1235">1235</th><td>    <em>int</em> <dfn class="local col7 decl" id="417RHSC" title='RHSC' data-type='int' data-ref="417RHSC">RHSC</dfn> = (<em>int</em>)<a class="local col6 ref" href="#416RHS" title='RHS' data-ref="416RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1236">1236</th><td>    <b>if</b> (<a class="local col3 ref" href="#413N" title='N' data-ref="413N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>)</td></tr>
<tr><th id="1237">1237</th><td>      <a class="local col7 ref" href="#417RHSC" title='RHSC' data-ref="417RHSC">RHSC</a> = -<a class="local col7 ref" href="#417RHSC" title='RHSC' data-ref="417RHSC">RHSC</a>;</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>    <b>if</b> ((<a class="local col7 ref" href="#417RHSC" title='RHSC' data-ref="417RHSC">RHSC</a> &gt;= -<var>255</var>) &amp;&amp; (<a class="local col7 ref" href="#417RHSC" title='RHSC' data-ref="417RHSC">RHSC</a> &lt; <var>0</var>)) { <i>// 8 bits (always negative)</i></td></tr>
<tr><th id="1240">1240</th><td>      <a class="local col4 ref" href="#414Base" title='Base' data-ref="414Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#413N" title='N' data-ref="413N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1241">1241</th><td>      <b>if</b> (<a class="local col4 ref" href="#414Base" title='Base' data-ref="414Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="1242">1242</th><td>        <em>int</em> <dfn class="local col8 decl" id="418FI" title='FI' data-type='int' data-ref="418FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#414Base" title='Base' data-ref="414Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1243">1243</th><td>        <a class="local col4 ref" href="#414Base" title='Base' data-ref="414Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="1244">1244</th><td>            <a class="local col8 ref" href="#418FI" title='FI' data-ref="418FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="1245">1245</th><td>      }</td></tr>
<tr><th id="1246">1246</th><td>      <a class="local col5 ref" href="#415OffImm" title='OffImm' data-ref="415OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col7 ref" href="#417RHSC" title='RHSC' data-ref="417RHSC">RHSC</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#413N" title='N' data-ref="413N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1247">1247</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1248">1248</th><td>    }</td></tr>
<tr><th id="1249">1249</th><td>  }</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1252">1252</th><td>}</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel26SelectT2AddrModeImm8OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm8Offset' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm8Offset(llvm::SDNode * Op, llvm::SDValue N, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel26SelectT2AddrModeImm8OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_">SelectT2AddrModeImm8Offset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="419Op" title='Op' data-type='llvm::SDNode *' data-ref="419Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="420N" title='N' data-type='llvm::SDValue' data-ref="420N">N</dfn>,</td></tr>
<tr><th id="1255">1255</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="421OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="421OffImm">OffImm</dfn>){</td></tr>
<tr><th id="1256">1256</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="422Opcode" title='Opcode' data-type='unsigned int' data-ref="422Opcode">Opcode</dfn> = <a class="local col9 ref" href="#419Op" title='Op' data-ref="419Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1257">1257</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> <dfn class="local col3 decl" id="423AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="423AM">AM</dfn> = (<a class="local col2 ref" href="#422Opcode" title='Opcode' data-ref="422Opcode">Opcode</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>)</td></tr>
<tr><th id="1258">1258</th><td>    ? <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col9 ref" href="#419Op" title='Op' data-ref="419Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>()</td></tr>
<tr><th id="1259">1259</th><td>    : <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a>&gt;(<a class="local col9 ref" href="#419Op" title='Op' data-ref="419Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="1260">1260</th><td>  <em>int</em> <dfn class="local col4 decl" id="424RHSC" title='RHSC' data-type='int' data-ref="424RHSC">RHSC</dfn>;</td></tr>
<tr><th id="1261">1261</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#420N" title='N' data-ref="420N">N</a>, <i>/*Scale=*/</i><var>1</var>, <var>0</var>, <var>0x100</var>, <span class='refarg'><a class="local col4 ref" href="#424RHSC" title='RHSC' data-ref="424RHSC">RHSC</a></span>)) { <i>// 8 bits.</i></td></tr>
<tr><th id="1262">1262</th><td>    <a class="local col1 ref" href="#421OffImm" title='OffImm' data-ref="421OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> ((<a class="local col3 ref" href="#423AM" title='AM' data-ref="423AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_INC" title='llvm::ISD::MemIndexedMode::PRE_INC' data-ref="llvm::ISD::MemIndexedMode::PRE_INC">PRE_INC</a>) || (<a class="local col3 ref" href="#423AM" title='AM' data-ref="423AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::POST_INC" title='llvm::ISD::MemIndexedMode::POST_INC' data-ref="llvm::ISD::MemIndexedMode::POST_INC">POST_INC</a>))</td></tr>
<tr><th id="1263">1263</th><td>      ? <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col4 ref" href="#424RHSC" title='RHSC' data-ref="424RHSC">RHSC</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#420N" title='N' data-ref="420N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="1264">1264</th><td>      : <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(-<a class="local col4 ref" href="#424RHSC" title='RHSC' data-ref="424RHSC">RHSC</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#420N" title='N' data-ref="420N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1265">1265</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1266">1266</th><td>  }</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1269">1269</th><td>}</td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeSoRegEN4llvm7SDValueERS2_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeSoReg' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeSoReg(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffReg, llvm::SDValue &amp; ShImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectT2AddrModeSoRegEN4llvm7SDValueERS2_S3_S3_">SelectT2AddrModeSoReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="425N" title='N' data-type='llvm::SDValue' data-ref="425N">N</dfn>,</td></tr>
<tr><th id="1272">1272</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="426Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="426Base">Base</dfn>,</td></tr>
<tr><th id="1273">1273</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="427OffReg" title='OffReg' data-type='llvm::SDValue &amp;' data-ref="427OffReg">OffReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="428ShImm" title='ShImm' data-type='llvm::SDValue &amp;' data-ref="428ShImm">ShImm</dfn>) {</td></tr>
<tr><th id="1274">1274</th><td>  <i>// (R - imm8) should be handled by t2LDRi8. The rest are handled by t2LDRi12.</i></td></tr>
<tr><th id="1275">1275</th><td>  <b>if</b> (<a class="local col5 ref" href="#425N" title='N' data-ref="425N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> &amp;&amp; !<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#425N" title='N' data-ref="425N">N</a>))</td></tr>
<tr><th id="1276">1276</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <i>// Leave (R + imm12) for t2LDRi12, (R - imm8) for t2LDRi8.</i></td></tr>
<tr><th id="1279">1279</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col9 decl" id="429RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="429RHS"><a class="local col9 ref" href="#429RHS" title='RHS' data-ref="429RHS">RHS</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col5 ref" href="#425N" title='N' data-ref="425N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="1280">1280</th><td>    <em>int</em> <dfn class="local col0 decl" id="430RHSC" title='RHSC' data-type='int' data-ref="430RHSC">RHSC</dfn> = (<em>int</em>)<a class="local col9 ref" href="#429RHS" title='RHS' data-ref="429RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1281">1281</th><td>    <b>if</b> (<a class="local col0 ref" href="#430RHSC" title='RHSC' data-ref="430RHSC">RHSC</a> &gt;= <var>0</var> &amp;&amp; <a class="local col0 ref" href="#430RHSC" title='RHSC' data-ref="430RHSC">RHSC</a> &lt; <var>0x1000</var>) <i>// 12 bits (unsigned)</i></td></tr>
<tr><th id="1282">1282</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1283">1283</th><td>    <b>else</b> <b>if</b> (<a class="local col0 ref" href="#430RHSC" title='RHSC' data-ref="430RHSC">RHSC</a> &lt; <var>0</var> &amp;&amp; <a class="local col0 ref" href="#430RHSC" title='RHSC' data-ref="430RHSC">RHSC</a> &gt;= -<var>255</var>) <i>// 8 bits</i></td></tr>
<tr><th id="1284">1284</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1285">1285</th><td>  }</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>  <i>// Look for (R + R) or (R + (R &lt;&lt; [1,2,3])).</i></td></tr>
<tr><th id="1288">1288</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="431ShAmt" title='ShAmt' data-type='unsigned int' data-ref="431ShAmt">ShAmt</dfn> = <var>0</var>;</td></tr>
<tr><th id="1289">1289</th><td>  <a class="local col6 ref" href="#426Base" title='Base' data-ref="426Base">Base</a>   <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#425N" title='N' data-ref="425N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1290">1290</th><td>  <a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#425N" title='N' data-ref="425N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>  <i>// Swap if it is ((R &lt;&lt; c) + R).</i></td></tr>
<tr><th id="1293">1293</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col2 decl" id="432ShOpcVal" title='ShOpcVal' data-type='ARM_AM::ShiftOpc' data-ref="432ShOpcVal">ShOpcVal</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMSelectionDAGInfo.h.html#_ZN4llvm6ARM_AML18getShiftOpcForNodeEj" title='llvm::ARM_AM::getShiftOpcForNode' data-ref="_ZN4llvm6ARM_AML18getShiftOpcForNodeEj">getShiftOpcForNode</a>(<a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1294">1294</th><td>  <b>if</b> (<a class="local col2 ref" href="#432ShOpcVal" title='ShOpcVal' data-ref="432ShOpcVal">ShOpcVal</a> != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>) {</td></tr>
<tr><th id="1295">1295</th><td>    <a class="local col2 ref" href="#432ShOpcVal" title='ShOpcVal' data-ref="432ShOpcVal">ShOpcVal</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMSelectionDAGInfo.h.html#_ZN4llvm6ARM_AML18getShiftOpcForNodeEj" title='llvm::ARM_AM::getShiftOpcForNode' data-ref="_ZN4llvm6ARM_AML18getShiftOpcForNodeEj">getShiftOpcForNode</a>(<a class="local col6 ref" href="#426Base" title='Base' data-ref="426Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1296">1296</th><td>    <b>if</b> (<a class="local col2 ref" href="#432ShOpcVal" title='ShOpcVal' data-ref="432ShOpcVal">ShOpcVal</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>)</td></tr>
<tr><th id="1297">1297</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col6 ref" href="#426Base" title='Base' data-ref="426Base">Base</a></span>, <span class='refarg'><a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a></span>);</td></tr>
<tr><th id="1298">1298</th><td>  }</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>  <b>if</b> (<a class="local col2 ref" href="#432ShOpcVal" title='ShOpcVal' data-ref="432ShOpcVal">ShOpcVal</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>) {</td></tr>
<tr><th id="1301">1301</th><td>    <i>// Check to see if the RHS of the shift is a constant, if not, we can't fold</i></td></tr>
<tr><th id="1302">1302</th><td><i>    // it.</i></td></tr>
<tr><th id="1303">1303</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="433Sh" title='Sh' data-type='llvm::ConstantSDNode *' data-ref="433Sh"><a class="local col3 ref" href="#433Sh" title='Sh' data-ref="433Sh">Sh</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="1304">1304</th><td>      <a class="local col1 ref" href="#431ShAmt" title='ShAmt' data-ref="431ShAmt">ShAmt</a> = <a class="local col3 ref" href="#433Sh" title='Sh' data-ref="433Sh">Sh</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1305">1305</th><td>      <b>if</b> (<a class="local col1 ref" href="#431ShAmt" title='ShAmt' data-ref="431ShAmt">ShAmt</a> &lt; <var>4</var> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj" title='(anonymous namespace)::ARMDAGToDAGISel::isShifterOpProfitable' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21isShifterOpProfitableERKN4llvm7SDValueENS1_6ARM_AM8ShiftOpcEj">isShifterOpProfitable</a>(<a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a>, <a class="local col2 ref" href="#432ShOpcVal" title='ShOpcVal' data-ref="432ShOpcVal">ShOpcVal</a>, <a class="local col1 ref" href="#431ShAmt" title='ShAmt' data-ref="431ShAmt">ShAmt</a>))</td></tr>
<tr><th id="1306">1306</th><td>        <a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1307">1307</th><td>      <b>else</b> {</td></tr>
<tr><th id="1308">1308</th><td>        <a class="local col1 ref" href="#431ShAmt" title='ShAmt' data-ref="431ShAmt">ShAmt</a> = <var>0</var>;</td></tr>
<tr><th id="1309">1309</th><td>      }</td></tr>
<tr><th id="1310">1310</th><td>    }</td></tr>
<tr><th id="1311">1311</th><td>  }</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td>  <i>// If OffReg is a multiply-by-constant and it's profitable to extract a shift</i></td></tr>
<tr><th id="1314">1314</th><td><i>  // and use it in a shifted operand do so.</i></td></tr>
<tr><th id="1315">1315</th><td>  <b>if</b> (<a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a> &amp;&amp; <a class="local col5 ref" href="#425N" title='N' data-ref="425N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9hasOneUseEv" title='llvm::SDValue::hasOneUse' data-ref="_ZNK4llvm7SDValue9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="1316">1316</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="434PowerOfTwo" title='PowerOfTwo' data-type='unsigned int' data-ref="434PowerOfTwo">PowerOfTwo</dfn> = <var>0</var>;</td></tr>
<tr><th id="1317">1317</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="435NewMulConst" title='NewMulConst' data-type='llvm::SDValue' data-ref="435NewMulConst">NewMulConst</dfn>;</td></tr>
<tr><th id="1318">1318</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_" title='(anonymous namespace)::ARMDAGToDAGISel::canExtractShiftFromMul' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel22canExtractShiftFromMulERKN4llvm7SDValueEjRjRS2_">canExtractShiftFromMul</a>(<a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a>, <var>3</var>, <span class='refarg'><a class="local col4 ref" href="#434PowerOfTwo" title='PowerOfTwo' data-ref="434PowerOfTwo">PowerOfTwo</a></span>, <span class='refarg'><a class="local col5 ref" href="#435NewMulConst" title='NewMulConst' data-ref="435NewMulConst">NewMulConst</a></span>)) {</td></tr>
<tr><th id="1319">1319</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::HandleSDNode" title='llvm::HandleSDNode' data-ref="llvm::HandleSDNode">HandleSDNode</a> <dfn class="local col6 decl" id="436Handle" title='Handle' data-type='llvm::HandleSDNode' data-ref="436Handle">Handle</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm12HandleSDNodeC1ENS_7SDValueE" title='llvm::HandleSDNode::HandleSDNode' data-ref="_ZN4llvm12HandleSDNodeC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a>);</td></tr>
<tr><th id="1320">1320</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_" title='(anonymous namespace)::ARMDAGToDAGISel::replaceDAGValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15replaceDAGValueERKN4llvm7SDValueES2_">replaceDAGValue</a>(<a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#435NewMulConst" title='NewMulConst' data-ref="435NewMulConst">NewMulConst</a>);</td></tr>
<tr><th id="1321">1321</th><td>      <a class="local col7 ref" href="#427OffReg" title='OffReg' data-ref="427OffReg">OffReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#436Handle" title='Handle' data-ref="436Handle">Handle</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12HandleSDNode8getValueEv" title='llvm::HandleSDNode::getValue' data-ref="_ZNK4llvm12HandleSDNode8getValueEv">getValue</a>();</td></tr>
<tr><th id="1322">1322</th><td>      <a class="local col1 ref" href="#431ShAmt" title='ShAmt' data-ref="431ShAmt">ShAmt</a> = <a class="local col4 ref" href="#434PowerOfTwo" title='PowerOfTwo' data-ref="434PowerOfTwo">PowerOfTwo</a>;</td></tr>
<tr><th id="1323">1323</th><td>    }</td></tr>
<tr><th id="1324">1324</th><td>  }</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>  <a class="local col8 ref" href="#428ShImm" title='ShImm' data-ref="428ShImm">ShImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#431ShAmt" title='ShAmt' data-ref="431ShAmt">ShAmt</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#425N" title='N' data-ref="425N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1329">1329</th><td>}</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectT2AddrModeExclusiveEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeExclusive' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeExclusive(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; OffImm)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel25SelectT2AddrModeExclusiveEN4llvm7SDValueERS2_S3_">SelectT2AddrModeExclusive</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="437N" title='N' data-type='llvm::SDValue' data-ref="437N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="438Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="438Base">Base</dfn>,</td></tr>
<tr><th id="1332">1332</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="439OffImm" title='OffImm' data-type='llvm::SDValue &amp;' data-ref="439OffImm">OffImm</dfn>) {</td></tr>
<tr><th id="1333">1333</th><td>  <i>// This *must* succeed since it's used for the irreplaceable ldrex and strex</i></td></tr>
<tr><th id="1334">1334</th><td><i>  // instructions.</i></td></tr>
<tr><th id="1335">1335</th><td>  <a class="local col8 ref" href="#438Base" title='Base' data-ref="438Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#437N" title='N' data-ref="437N">N</a>;</td></tr>
<tr><th id="1336">1336</th><td>  <a class="local col9 ref" href="#439OffImm" title='OffImm' data-ref="439OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#437N" title='N' data-ref="437N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <b>if</b> (<a class="local col7 ref" href="#437N" title='N' data-ref="437N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> || !<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#437N" title='N' data-ref="437N">N</a>))</td></tr>
<tr><th id="1339">1339</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col0 decl" id="440RHS" title='RHS' data-type='llvm::ConstantSDNode *' data-ref="440RHS">RHS</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#437N" title='N' data-ref="437N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1342">1342</th><td>  <b>if</b> (!<a class="local col0 ref" href="#440RHS" title='RHS' data-ref="440RHS">RHS</a>)</td></tr>
<tr><th id="1343">1343</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="441RHSC" title='RHSC' data-type='uint32_t' data-ref="441RHSC">RHSC</dfn> = (<em>int</em>)<a class="local col0 ref" href="#440RHS" title='RHS' data-ref="440RHS">RHS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1346">1346</th><td>  <b>if</b> (<a class="local col1 ref" href="#441RHSC" title='RHSC' data-ref="441RHSC">RHSC</a> &gt; <var>1020</var> || <a class="local col1 ref" href="#441RHSC" title='RHSC' data-ref="441RHSC">RHSC</a> % <var>4</var> != <var>0</var>)</td></tr>
<tr><th id="1347">1347</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td>  <a class="local col8 ref" href="#438Base" title='Base' data-ref="438Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#437N" title='N' data-ref="437N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1350">1350</th><td>  <b>if</b> (<a class="local col8 ref" href="#438Base" title='Base' data-ref="438Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>) {</td></tr>
<tr><th id="1351">1351</th><td>    <em>int</em> <dfn class="local col2 decl" id="442FI" title='FI' data-type='int' data-ref="442FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col8 ref" href="#438Base" title='Base' data-ref="438Base">Base</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1352">1352</th><td>    <a class="local col8 ref" href="#438Base" title='Base' data-ref="438Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="1353">1353</th><td>        <a class="local col2 ref" href="#442FI" title='FI' data-ref="442FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="1354">1354</th><td>  }</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>  <a class="local col9 ref" href="#439OffImm" title='OffImm' data-ref="439OffImm">OffImm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#441RHSC" title='RHSC' data-ref="441RHSC">RHSC</a>/<var>4</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#437N" title='N' data-ref="437N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1357">1357</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1358">1358</th><td>}</td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td><i  data-doc="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1361">1361</th><td><i  data-doc="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE"></i></td></tr>
<tr><th id="1362">1362</th><td><i  data-doc="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">/// getAL - Returns a ARMCC::AL immediate node.</i></td></tr>
<tr><th id="1363">1363</th><td><em>static</em> <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="tu decl def" id="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-type='llvm::SDValue getAL(llvm::SelectionDAG * CurDAG, const llvm::SDLoc &amp; dl)' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col3 decl" id="443CurDAG" title='CurDAG' data-type='llvm::SelectionDAG *' data-ref="443CurDAG">CurDAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col4 decl" id="444dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="444dl">dl</dfn>) {</td></tr>
<tr><th id="1364">1364</th><td>  <b>return</b> <a class="local col3 ref" href="#443CurDAG" title='CurDAG' data-ref="443CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>((<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>, <a class="local col4 ref" href="#444dl" title='dl' data-ref="444dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1365">1365</th><td>}</td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19transferMemOperandsEPN4llvm6SDNodeES3_" title='(anonymous namespace)::ARMDAGToDAGISel::transferMemOperands' data-type='void (anonymous namespace)::ARMDAGToDAGISel::transferMemOperands(llvm::SDNode * N, llvm::SDNode * Result)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19transferMemOperandsEPN4llvm6SDNodeES3_">transferMemOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="445N" title='N' data-type='llvm::SDNode *' data-ref="445N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="446Result" title='Result' data-type='llvm::SDNode *' data-ref="446Result">Result</dfn>) {</td></tr>
<tr><th id="1368">1368</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="447MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="447MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col5 ref" href="#445N" title='N' data-ref="445N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="1369">1369</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col6 ref" href="#446Result" title='Result' data-ref="446Result">Result</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#447MemOp" title='MemOp' data-ref="447MemOp">MemOp</a>});</td></tr>
<tr><th id="1370">1370</th><td>}</td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17tryARMIndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryARMIndexedLoad' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryARMIndexedLoad(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17tryARMIndexedLoadEPN4llvm6SDNodeE">tryARMIndexedLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="448N" title='N' data-type='llvm::SDNode *' data-ref="448N">N</dfn>) {</td></tr>
<tr><th id="1373">1373</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a> *<dfn class="local col9 decl" id="449LD" title='LD' data-type='llvm::LoadSDNode *' data-ref="449LD">LD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>);</td></tr>
<tr><th id="1374">1374</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> <dfn class="local col0 decl" id="450AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="450AM">AM</dfn> = <a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="1375">1375</th><td>  <b>if</b> (<a class="local col0 ref" href="#450AM" title='AM' data-ref="450AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::UNINDEXED" title='llvm::ISD::MemIndexedMode::UNINDEXED' data-ref="llvm::ISD::MemIndexedMode::UNINDEXED">UNINDEXED</a>)</td></tr>
<tr><th id="1376">1376</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="451LoadedVT" title='LoadedVT' data-type='llvm::EVT' data-ref="451LoadedVT">LoadedVT</dfn> = <a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>();</td></tr>
<tr><th id="1379">1379</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col2 decl" id="452Offset" title='Offset' data-type='llvm::SDValue' data-ref="452Offset">Offset</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col3 decl" id="453AMOpc" title='AMOpc' data-type='llvm::SDValue' data-ref="453AMOpc">AMOpc</dfn>;</td></tr>
<tr><th id="1380">1380</th><td>  <em>bool</em> <dfn class="local col4 decl" id="454isPre" title='isPre' data-type='bool' data-ref="454isPre">isPre</dfn> = (<a class="local col0 ref" href="#450AM" title='AM' data-ref="450AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_INC" title='llvm::ISD::MemIndexedMode::PRE_INC' data-ref="llvm::ISD::MemIndexedMode::PRE_INC">PRE_INC</a>) || (<a class="local col0 ref" href="#450AM" title='AM' data-ref="450AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_DEC" title='llvm::ISD::MemIndexedMode::PRE_DEC' data-ref="llvm::ISD::MemIndexedMode::PRE_DEC">PRE_DEC</a>);</td></tr>
<tr><th id="1381">1381</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="455Opcode" title='Opcode' data-type='unsigned int' data-ref="455Opcode">Opcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="1382">1382</th><td>  <em>bool</em> <dfn class="local col6 decl" id="456Match" title='Match' data-type='bool' data-ref="456Match">Match</dfn> = <b>false</b>;</td></tr>
<tr><th id="1383">1383</th><td>  <b>if</b> (<a class="local col1 ref" href="#451LoadedVT" title='LoadedVT' data-ref="451LoadedVT">LoadedVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col4 ref" href="#454isPre" title='isPre' data-ref="454isPre">isPre</a> &amp;&amp;</td></tr>
<tr><th id="1384">1384</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel27SelectAddrMode2OffsetImmPreEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImmPre' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel27SelectAddrMode2OffsetImmPreEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetImmPre</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="local col2 ref" href="#452Offset" title='Offset' data-ref="452Offset">Offset</a></span>, <span class='refarg'><a class="local col3 ref" href="#453AMOpc" title='AMOpc' data-ref="453AMOpc">AMOpc</a></span>)) {</td></tr>
<tr><th id="1385">1385</th><td>    Opcode = ARM::<span class='error' title="no member named &apos;LDR_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_PRE_IMM</span>;</td></tr>
<tr><th id="1386">1386</th><td>    <a class="local col6 ref" href="#456Match" title='Match' data-ref="456Match">Match</a> = <b>true</b>;</td></tr>
<tr><th id="1387">1387</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#451LoadedVT" title='LoadedVT' data-ref="451LoadedVT">LoadedVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; !<a class="local col4 ref" href="#454isPre" title='isPre' data-ref="454isPre">isPre</a> &amp;&amp;</td></tr>
<tr><th id="1388">1388</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetImmEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImm' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetImmEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetImm</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="local col2 ref" href="#452Offset" title='Offset' data-ref="452Offset">Offset</a></span>, <span class='refarg'><a class="local col3 ref" href="#453AMOpc" title='AMOpc' data-ref="453AMOpc">AMOpc</a></span>)) {</td></tr>
<tr><th id="1389">1389</th><td>    Opcode = ARM::<span class='error' title="no member named &apos;LDR_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_POST_IMM</span>;</td></tr>
<tr><th id="1390">1390</th><td>    <a class="local col6 ref" href="#456Match" title='Match' data-ref="456Match">Match</a> = <b>true</b>;</td></tr>
<tr><th id="1391">1391</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#451LoadedVT" title='LoadedVT' data-ref="451LoadedVT">LoadedVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp;</td></tr>
<tr><th id="1392">1392</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetRegEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetRegEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetReg</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="local col2 ref" href="#452Offset" title='Offset' data-ref="452Offset">Offset</a></span>, <span class='refarg'><a class="local col3 ref" href="#453AMOpc" title='AMOpc' data-ref="453AMOpc">AMOpc</a></span>)) {</td></tr>
<tr><th id="1393">1393</th><td>    Opcode = isPre ? ARM::<span class='error' title="no member named &apos;LDR_PRE_REG&apos; in namespace &apos;llvm::ARM&apos;">LDR_PRE_REG</span> : ARM::<span class='error' title="no member named &apos;LDR_POST_REG&apos; in namespace &apos;llvm::ARM&apos;">LDR_POST_REG</span>;</td></tr>
<tr><th id="1394">1394</th><td>    <a class="local col6 ref" href="#456Match" title='Match' data-ref="456Match">Match</a> = <b>true</b>;</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#451LoadedVT" title='LoadedVT' data-ref="451LoadedVT">LoadedVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp;</td></tr>
<tr><th id="1397">1397</th><td>             <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode3OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode3Offset' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode3OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode3Offset</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="local col2 ref" href="#452Offset" title='Offset' data-ref="452Offset">Offset</a></span>, <span class='refarg'><a class="local col3 ref" href="#453AMOpc" title='AMOpc' data-ref="453AMOpc">AMOpc</a></span>)) {</td></tr>
<tr><th id="1398">1398</th><td>    <a class="local col6 ref" href="#456Match" title='Match' data-ref="456Match">Match</a> = <b>true</b>;</td></tr>
<tr><th id="1399">1399</th><td>    Opcode = (LD-&gt;getExtensionType() == ISD::SEXTLOAD)</td></tr>
<tr><th id="1400">1400</th><td>      ? (isPre ? ARM::<span class='error' title="no member named &apos;LDRSH_PRE&apos; in namespace &apos;llvm::ARM&apos;">LDRSH_PRE</span> : ARM::<span class='error' title="no member named &apos;LDRSH_POST&apos; in namespace &apos;llvm::ARM&apos;">LDRSH_POST</span>)</td></tr>
<tr><th id="1401">1401</th><td>      : (isPre ? ARM::<span class='error' title="no member named &apos;LDRH_PRE&apos; in namespace &apos;llvm::ARM&apos;">LDRH_PRE</span> : ARM::<span class='error' title="no member named &apos;LDRH_POST&apos; in namespace &apos;llvm::ARM&apos;">LDRH_POST</span>);</td></tr>
<tr><th id="1402">1402</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#451LoadedVT" title='LoadedVT' data-ref="451LoadedVT">LoadedVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> || <a class="local col1 ref" href="#451LoadedVT" title='LoadedVT' data-ref="451LoadedVT">LoadedVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) {</td></tr>
<tr><th id="1403">1403</th><td>    <b>if</b> (<a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>) {</td></tr>
<tr><th id="1404">1404</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode3OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode3Offset' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel21SelectAddrMode3OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode3Offset</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="local col2 ref" href="#452Offset" title='Offset' data-ref="452Offset">Offset</a></span>, <span class='refarg'><a class="local col3 ref" href="#453AMOpc" title='AMOpc' data-ref="453AMOpc">AMOpc</a></span>)) {</td></tr>
<tr><th id="1405">1405</th><td>        <a class="local col6 ref" href="#456Match" title='Match' data-ref="456Match">Match</a> = <b>true</b>;</td></tr>
<tr><th id="1406">1406</th><td>        Opcode = isPre ? ARM::<span class='error' title="no member named &apos;LDRSB_PRE&apos; in namespace &apos;llvm::ARM&apos;">LDRSB_PRE</span> : ARM::<span class='error' title="no member named &apos;LDRSB_POST&apos; in namespace &apos;llvm::ARM&apos;">LDRSB_POST</span>;</td></tr>
<tr><th id="1407">1407</th><td>      }</td></tr>
<tr><th id="1408">1408</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1409">1409</th><td>      <b>if</b> (<a class="local col4 ref" href="#454isPre" title='isPre' data-ref="454isPre">isPre</a> &amp;&amp;</td></tr>
<tr><th id="1410">1410</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel27SelectAddrMode2OffsetImmPreEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImmPre' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel27SelectAddrMode2OffsetImmPreEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetImmPre</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="local col2 ref" href="#452Offset" title='Offset' data-ref="452Offset">Offset</a></span>, <span class='refarg'><a class="local col3 ref" href="#453AMOpc" title='AMOpc' data-ref="453AMOpc">AMOpc</a></span>)) {</td></tr>
<tr><th id="1411">1411</th><td>        <a class="local col6 ref" href="#456Match" title='Match' data-ref="456Match">Match</a> = <b>true</b>;</td></tr>
<tr><th id="1412">1412</th><td>        Opcode = ARM::<span class='error' title="no member named &apos;LDRB_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDRB_PRE_IMM</span>;</td></tr>
<tr><th id="1413">1413</th><td>      } <b>else</b> <b>if</b> (!<a class="local col4 ref" href="#454isPre" title='isPre' data-ref="454isPre">isPre</a> &amp;&amp;</td></tr>
<tr><th id="1414">1414</th><td>                  <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetImmEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetImm' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetImmEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetImm</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="local col2 ref" href="#452Offset" title='Offset' data-ref="452Offset">Offset</a></span>, <span class='refarg'><a class="local col3 ref" href="#453AMOpc" title='AMOpc' data-ref="453AMOpc">AMOpc</a></span>)) {</td></tr>
<tr><th id="1415">1415</th><td>        <a class="local col6 ref" href="#456Match" title='Match' data-ref="456Match">Match</a> = <b>true</b>;</td></tr>
<tr><th id="1416">1416</th><td>        Opcode = ARM::<span class='error' title="no member named &apos;LDRB_POST_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDRB_POST_IMM</span>;</td></tr>
<tr><th id="1417">1417</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetRegEPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode2OffsetReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24SelectAddrMode2OffsetRegEPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode2OffsetReg</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="local col2 ref" href="#452Offset" title='Offset' data-ref="452Offset">Offset</a></span>, <span class='refarg'><a class="local col3 ref" href="#453AMOpc" title='AMOpc' data-ref="453AMOpc">AMOpc</a></span>)) {</td></tr>
<tr><th id="1418">1418</th><td>        <a class="local col6 ref" href="#456Match" title='Match' data-ref="456Match">Match</a> = <b>true</b>;</td></tr>
<tr><th id="1419">1419</th><td>        Opcode = isPre ? ARM::<span class='error' title="no member named &apos;LDRB_PRE_REG&apos; in namespace &apos;llvm::ARM&apos;">LDRB_PRE_REG</span> : ARM::<span class='error' title="no member named &apos;LDRB_POST_REG&apos; in namespace &apos;llvm::ARM&apos;">LDRB_POST_REG</span>;</td></tr>
<tr><th id="1420">1420</th><td>      }</td></tr>
<tr><th id="1421">1421</th><td>    }</td></tr>
<tr><th id="1422">1422</th><td>  }</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>  <b>if</b> (<a class="local col6 ref" href="#456Match" title='Match' data-ref="456Match">Match</a>) {</td></tr>
<tr><th id="1425">1425</th><td>    <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;LDR_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDR_PRE_IMM</span> || Opcode == ARM::<span class='error' title="no member named &apos;LDRB_PRE_IMM&apos; in namespace &apos;llvm::ARM&apos;">LDRB_PRE_IMM</span>) {</td></tr>
<tr><th id="1426">1426</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="457Chain" title='Chain' data-type='llvm::SDValue' data-ref="457Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode8getChainEv" title='llvm::MemSDNode::getChain' data-ref="_ZNK4llvm9MemSDNode8getChainEv">getChain</a>();</td></tr>
<tr><th id="1427">1427</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="458Base" title='Base' data-type='llvm::SDValue' data-ref="458Base">Base</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode10getBasePtrEv" title='llvm::LoadSDNode::getBasePtr' data-ref="_ZNK4llvm10LoadSDNode10getBasePtrEv">getBasePtr</a>();</td></tr>
<tr><th id="1428">1428</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="459Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="459Ops">Ops</dfn>[]= { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#458Base" title='Base' data-ref="458Base">Base</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#453AMOpc" title='AMOpc' data-ref="453AMOpc">AMOpc</a>, <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>)),</td></tr>
<tr><th id="1429">1429</th><td>                       <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#457Chain" title='Chain' data-ref="457Chain">Chain</a> };</td></tr>
<tr><th id="1430">1430</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="460New" title='New' data-type='llvm::SDNode *' data-ref="460New">New</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_S4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_S4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col5 ref" href="#455Opcode" title='Opcode' data-ref="455Opcode">Opcode</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="1431">1431</th><td>                                           <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col9 ref" href="#459Ops" title='Ops' data-ref="459Ops">Ops</a>);</td></tr>
<tr><th id="1432">1432</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19transferMemOperandsEPN4llvm6SDNodeES3_" title='(anonymous namespace)::ARMDAGToDAGISel::transferMemOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19transferMemOperandsEPN4llvm6SDNodeES3_">transferMemOperands</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="local col0 ref" href="#460New" title='New' data-ref="460New">New</a>);</td></tr>
<tr><th id="1433">1433</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="local col0 ref" href="#460New" title='New' data-ref="460New">New</a>);</td></tr>
<tr><th id="1434">1434</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1435">1435</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1436">1436</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="461Chain" title='Chain' data-type='llvm::SDValue' data-ref="461Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode8getChainEv" title='llvm::MemSDNode::getChain' data-ref="_ZNK4llvm9MemSDNode8getChainEv">getChain</a>();</td></tr>
<tr><th id="1437">1437</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="462Base" title='Base' data-type='llvm::SDValue' data-ref="462Base">Base</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#449LD" title='LD' data-ref="449LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode10getBasePtrEv" title='llvm::LoadSDNode::getBasePtr' data-ref="_ZNK4llvm10LoadSDNode10getBasePtrEv">getBasePtr</a>();</td></tr>
<tr><th id="1438">1438</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="463Ops" title='Ops' data-type='llvm::SDValue [6]' data-ref="463Ops">Ops</dfn>[]= { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#462Base" title='Base' data-ref="462Base">Base</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#452Offset" title='Offset' data-ref="452Offset">Offset</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#453AMOpc" title='AMOpc' data-ref="453AMOpc">AMOpc</a>, <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>)),</td></tr>
<tr><th id="1439">1439</th><td>                       <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#461Chain" title='Chain' data-ref="461Chain">Chain</a> };</td></tr>
<tr><th id="1440">1440</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="464New" title='New' data-type='llvm::SDNode *' data-ref="464New">New</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_S4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_S4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col5 ref" href="#455Opcode" title='Opcode' data-ref="455Opcode">Opcode</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="1441">1441</th><td>                                           <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#463Ops" title='Ops' data-ref="463Ops">Ops</a>);</td></tr>
<tr><th id="1442">1442</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19transferMemOperandsEPN4llvm6SDNodeES3_" title='(anonymous namespace)::ARMDAGToDAGISel::transferMemOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19transferMemOperandsEPN4llvm6SDNodeES3_">transferMemOperands</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="local col4 ref" href="#464New" title='New' data-ref="464New">New</a>);</td></tr>
<tr><th id="1443">1443</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col8 ref" href="#448N" title='N' data-ref="448N">N</a>, <a class="local col4 ref" href="#464New" title='New' data-ref="464New">New</a>);</td></tr>
<tr><th id="1444">1444</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1445">1445</th><td>    }</td></tr>
<tr><th id="1446">1446</th><td>  }</td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1449">1449</th><td>}</td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT1IndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryT1IndexedLoad' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryT1IndexedLoad(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT1IndexedLoadEPN4llvm6SDNodeE">tryT1IndexedLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="465N" title='N' data-type='llvm::SDNode *' data-ref="465N">N</dfn>) {</td></tr>
<tr><th id="1452">1452</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a> *<dfn class="local col6 decl" id="466LD" title='LD' data-type='llvm::LoadSDNode *' data-ref="466LD">LD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col5 ref" href="#465N" title='N' data-ref="465N">N</a>);</td></tr>
<tr><th id="1453">1453</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="467LoadedVT" title='LoadedVT' data-type='llvm::EVT' data-ref="467LoadedVT">LoadedVT</dfn> = <a class="local col6 ref" href="#466LD" title='LD' data-ref="466LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>();</td></tr>
<tr><th id="1454">1454</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> <dfn class="local col8 decl" id="468AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="468AM">AM</dfn> = <a class="local col6 ref" href="#466LD" title='LD' data-ref="466LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="1455">1455</th><td>  <b>if</b> (<a class="local col8 ref" href="#468AM" title='AM' data-ref="468AM">AM</a> != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::POST_INC" title='llvm::ISD::MemIndexedMode::POST_INC' data-ref="llvm::ISD::MemIndexedMode::POST_INC">POST_INC</a> || <a class="local col6 ref" href="#466LD" title='LD' data-ref="466LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::NON_EXTLOAD" title='llvm::ISD::LoadExtType::NON_EXTLOAD' data-ref="llvm::ISD::LoadExtType::NON_EXTLOAD">NON_EXTLOAD</a> ||</td></tr>
<tr><th id="1456">1456</th><td>      <a class="local col7 ref" href="#467LoadedVT" title='LoadedVT' data-ref="467LoadedVT">LoadedVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> != <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="1457">1457</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="469COffs" title='COffs' data-type='llvm::ConstantSDNode *' data-ref="469COffs">COffs</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#466LD" title='LD' data-ref="466LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>());</td></tr>
<tr><th id="1460">1460</th><td>  <b>if</b> (!<a class="local col9 ref" href="#469COffs" title='COffs' data-ref="469COffs">COffs</a> || <a class="local col9 ref" href="#469COffs" title='COffs' data-ref="469COffs">COffs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() != <var>4</var>)</td></tr>
<tr><th id="1461">1461</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>  <i>// A T1 post-indexed load is just a single register LDM: LDM r0!, {r1}.</i></td></tr>
<tr><th id="1464">1464</th><td><i>  // The encoding of LDM is not how the rest of ISel expects a post-inc load to</i></td></tr>
<tr><th id="1465">1465</th><td><i>  // look however, so we use a pseudo here and switch it for a tLDMIA_UPD after</i></td></tr>
<tr><th id="1466">1466</th><td><i>  // ISel.</i></td></tr>
<tr><th id="1467">1467</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="470Chain" title='Chain' data-type='llvm::SDValue' data-ref="470Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#466LD" title='LD' data-ref="466LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode8getChainEv" title='llvm::MemSDNode::getChain' data-ref="_ZNK4llvm9MemSDNode8getChainEv">getChain</a>();</td></tr>
<tr><th id="1468">1468</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="471Base" title='Base' data-type='llvm::SDValue' data-ref="471Base">Base</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#466LD" title='LD' data-ref="466LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode10getBasePtrEv" title='llvm::LoadSDNode::getBasePtr' data-ref="_ZNK4llvm10LoadSDNode10getBasePtrEv">getBasePtr</a>();</td></tr>
<tr><th id="1469">1469</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="472Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="472Ops">Ops</dfn>[]= { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#471Base" title='Base' data-ref="471Base">Base</a>, <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#465N" title='N' data-ref="465N">N</a>)),</td></tr>
<tr><th id="1470">1470</th><td>                   <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#470Chain" title='Chain' data-ref="470Chain">Chain</a> };</td></tr>
<tr><th id="1471">1471</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="473New" title='New' data-type='llvm::SDNode *' data-ref="473New">New</dfn> = CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;tLDR_postidx&apos; in namespace &apos;llvm::ARM&apos;">tLDR_postidx</span>, SDLoc(N), MVT::i32,</td></tr>
<tr><th id="1472">1472</th><td>                                       MVT::i32, MVT::Other, Ops);</td></tr>
<tr><th id="1473">1473</th><td>  transferMemOperands(N, New);</td></tr>
<tr><th id="1474">1474</th><td>  ReplaceNode(N, New);</td></tr>
<tr><th id="1475">1475</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1476">1476</th><td>}</td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT2IndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryT2IndexedLoad' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryT2IndexedLoad(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT2IndexedLoadEPN4llvm6SDNodeE">tryT2IndexedLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="474N" title='N' data-type='llvm::SDNode *' data-ref="474N">N</dfn>) {</td></tr>
<tr><th id="1479">1479</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a> *<dfn class="local col5 decl" id="475LD" title='LD' data-type='llvm::LoadSDNode *' data-ref="475LD">LD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a>&gt;(<a class="local col4 ref" href="#474N" title='N' data-ref="474N">N</a>);</td></tr>
<tr><th id="1480">1480</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> <dfn class="local col6 decl" id="476AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="476AM">AM</dfn> = <a class="local col5 ref" href="#475LD" title='LD' data-ref="475LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="1481">1481</th><td>  <b>if</b> (<a class="local col6 ref" href="#476AM" title='AM' data-ref="476AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::UNINDEXED" title='llvm::ISD::MemIndexedMode::UNINDEXED' data-ref="llvm::ISD::MemIndexedMode::UNINDEXED">UNINDEXED</a>)</td></tr>
<tr><th id="1482">1482</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="477LoadedVT" title='LoadedVT' data-type='llvm::EVT' data-ref="477LoadedVT">LoadedVT</dfn> = <a class="local col5 ref" href="#475LD" title='LD' data-ref="475LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>();</td></tr>
<tr><th id="1485">1485</th><td>  <em>bool</em> <dfn class="local col8 decl" id="478isSExtLd" title='isSExtLd' data-type='bool' data-ref="478isSExtLd">isSExtLd</dfn> = <a class="local col5 ref" href="#475LD" title='LD' data-ref="475LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::SEXTLOAD" title='llvm::ISD::LoadExtType::SEXTLOAD' data-ref="llvm::ISD::LoadExtType::SEXTLOAD">SEXTLOAD</a>;</td></tr>
<tr><th id="1486">1486</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col9 decl" id="479Offset" title='Offset' data-type='llvm::SDValue' data-ref="479Offset">Offset</dfn>;</td></tr>
<tr><th id="1487">1487</th><td>  <em>bool</em> <dfn class="local col0 decl" id="480isPre" title='isPre' data-type='bool' data-ref="480isPre">isPre</dfn> = (<a class="local col6 ref" href="#476AM" title='AM' data-ref="476AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_INC" title='llvm::ISD::MemIndexedMode::PRE_INC' data-ref="llvm::ISD::MemIndexedMode::PRE_INC">PRE_INC</a>) || (<a class="local col6 ref" href="#476AM" title='AM' data-ref="476AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode::PRE_DEC" title='llvm::ISD::MemIndexedMode::PRE_DEC' data-ref="llvm::ISD::MemIndexedMode::PRE_DEC">PRE_DEC</a>);</td></tr>
<tr><th id="1488">1488</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="481Opcode" title='Opcode' data-type='unsigned int' data-ref="481Opcode">Opcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="1489">1489</th><td>  <em>bool</em> <dfn class="local col2 decl" id="482Match" title='Match' data-type='bool' data-ref="482Match">Match</dfn> = <b>false</b>;</td></tr>
<tr><th id="1490">1490</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel26SelectT2AddrModeImm8OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectT2AddrModeImm8Offset' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel26SelectT2AddrModeImm8OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_">SelectT2AddrModeImm8Offset</a>(<a class="local col4 ref" href="#474N" title='N' data-ref="474N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#475LD" title='LD' data-ref="475LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode9getOffsetEv" title='llvm::LoadSDNode::getOffset' data-ref="_ZNK4llvm10LoadSDNode9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="local col9 ref" href="#479Offset" title='Offset' data-ref="479Offset">Offset</a></span>)) {</td></tr>
<tr><th id="1491">1491</th><td>    <b>switch</b> (<a class="local col7 ref" href="#477LoadedVT" title='LoadedVT' data-ref="477LoadedVT">LoadedVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1492">1492</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="1493">1493</th><td>      Opcode = isPre ? ARM::<span class='error' title="no member named &apos;t2LDR_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDR_PRE</span> : ARM::<span class='error' title="no member named &apos;t2LDR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDR_POST</span>;</td></tr>
<tr><th id="1494">1494</th><td>      <b>break</b>;</td></tr>
<tr><th id="1495">1495</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="1496">1496</th><td>      <b>if</b> (isSExtLd)</td></tr>
<tr><th id="1497">1497</th><td>        Opcode = isPre ? ARM::<span class='error' title="no member named &apos;t2LDRSH_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSH_PRE</span> : ARM::<span class='error' title="no member named &apos;t2LDRSH_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSH_POST</span>;</td></tr>
<tr><th id="1498">1498</th><td>      <b>else</b></td></tr>
<tr><th id="1499">1499</th><td>        Opcode = isPre ? ARM::<span class='error' title="no member named &apos;t2LDRH_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRH_PRE</span> : ARM::<span class='error' title="no member named &apos;t2LDRH_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRH_POST</span>;</td></tr>
<tr><th id="1500">1500</th><td>      <b>break</b>;</td></tr>
<tr><th id="1501">1501</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="1502">1502</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>:</td></tr>
<tr><th id="1503">1503</th><td>      <b>if</b> (isSExtLd)</td></tr>
<tr><th id="1504">1504</th><td>        Opcode = isPre ? ARM::<span class='error' title="no member named &apos;t2LDRSB_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSB_PRE</span> : ARM::<span class='error' title="no member named &apos;t2LDRSB_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSB_POST</span>;</td></tr>
<tr><th id="1505">1505</th><td>      <b>else</b></td></tr>
<tr><th id="1506">1506</th><td>        Opcode = isPre ? ARM::<span class='error' title="no member named &apos;t2LDRB_PRE&apos; in namespace &apos;llvm::ARM&apos;">t2LDRB_PRE</span> : ARM::<span class='error' title="no member named &apos;t2LDRB_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDRB_POST</span>;</td></tr>
<tr><th id="1507">1507</th><td>      <b>break</b>;</td></tr>
<tr><th id="1508">1508</th><td>    <b>default</b>:</td></tr>
<tr><th id="1509">1509</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1510">1510</th><td>    }</td></tr>
<tr><th id="1511">1511</th><td>    <a class="local col2 ref" href="#482Match" title='Match' data-ref="482Match">Match</a> = <b>true</b>;</td></tr>
<tr><th id="1512">1512</th><td>  }</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>  <b>if</b> (<a class="local col2 ref" href="#482Match" title='Match' data-ref="482Match">Match</a>) {</td></tr>
<tr><th id="1515">1515</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="483Chain" title='Chain' data-type='llvm::SDValue' data-ref="483Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#475LD" title='LD' data-ref="475LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode8getChainEv" title='llvm::MemSDNode::getChain' data-ref="_ZNK4llvm9MemSDNode8getChainEv">getChain</a>();</td></tr>
<tr><th id="1516">1516</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="484Base" title='Base' data-type='llvm::SDValue' data-ref="484Base">Base</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#475LD" title='LD' data-ref="475LD">LD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode10getBasePtrEv" title='llvm::LoadSDNode::getBasePtr' data-ref="_ZNK4llvm10LoadSDNode10getBasePtrEv">getBasePtr</a>();</td></tr>
<tr><th id="1517">1517</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="485Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="485Ops">Ops</dfn>[]= { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#484Base" title='Base' data-ref="484Base">Base</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#479Offset" title='Offset' data-ref="479Offset">Offset</a>, <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#474N" title='N' data-ref="474N">N</a>)),</td></tr>
<tr><th id="1518">1518</th><td>                     <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#483Chain" title='Chain' data-ref="483Chain">Chain</a> };</td></tr>
<tr><th id="1519">1519</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="486New" title='New' data-type='llvm::SDNode *' data-ref="486New">New</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_S4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_S4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col1 ref" href="#481Opcode" title='Opcode' data-ref="481Opcode">Opcode</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#474N" title='N' data-ref="474N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="1520">1520</th><td>                                         <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col5 ref" href="#485Ops" title='Ops' data-ref="485Ops">Ops</a>);</td></tr>
<tr><th id="1521">1521</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19transferMemOperandsEPN4llvm6SDNodeES3_" title='(anonymous namespace)::ARMDAGToDAGISel::transferMemOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19transferMemOperandsEPN4llvm6SDNodeES3_">transferMemOperands</a>(<a class="local col4 ref" href="#474N" title='N' data-ref="474N">N</a>, <a class="local col6 ref" href="#486New" title='New' data-ref="486New">New</a>);</td></tr>
<tr><th id="1522">1522</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#474N" title='N' data-ref="474N">N</a>, <a class="local col6 ref" href="#486New" title='New' data-ref="486New">New</a>);</td></tr>
<tr><th id="1523">1523</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1524">1524</th><td>  }</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1527">1527</th><td>}</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17createGPRPairNodeEN4llvm3EVTENS1_7SDValueES3_">/// Form a GPRPair pseudo register from a pair of GPR regs.</i></td></tr>
<tr><th id="1530">1530</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17createGPRPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createGPRPairNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createGPRPairNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17createGPRPairNodeEN4llvm3EVTENS1_7SDValueES3_">createGPRPairNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="487VT" title='VT' data-type='llvm::EVT' data-ref="487VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="488V0" title='V0' data-type='llvm::SDValue' data-ref="488V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="489V1" title='V1' data-type='llvm::SDValue' data-ref="489V1">V1</dfn>) {</td></tr>
<tr><th id="1531">1531</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col0 decl" id="490dl" title='dl' data-type='llvm::SDLoc' data-ref="490dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#488V0" title='V0' data-ref="488V0">V0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1532">1532</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="491RegClass" title='RegClass' data-type='llvm::SDValue' data-ref="491RegClass">RegClass</dfn> =</td></tr>
<tr><th id="1533">1533</th><td>    CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;GPRPairRegClassID&apos; in namespace &apos;llvm::ARM&apos;">GPRPairRegClassID</span>, dl, MVT::i32);</td></tr>
<tr><th id="1534">1534</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="492SubReg0" title='SubReg0' data-type='llvm::SDValue' data-ref="492SubReg0">SubReg0</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>, dl, MVT::i32);</td></tr>
<tr><th id="1535">1535</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="493SubReg1" title='SubReg1' data-type='llvm::SDValue' data-ref="493SubReg1">SubReg1</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span>, dl, MVT::i32);</td></tr>
<tr><th id="1536">1536</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="494Ops" title='Ops' data-type='const llvm::SDValue []' data-ref="494Ops">Ops</dfn>[] = { RegClass, V0, SubReg0, V1, SubReg1 };</td></tr>
<tr><th id="1537">1537</th><td>  <b>return</b> CurDAG-&gt;<span class='error' title="no matching member function for call to &apos;getMachineNode&apos;">getMachineNode</span>(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</td></tr>
<tr><th id="1538">1538</th><td>}</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createSRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">/// Form a D register from a pair of S registers.</i></td></tr>
<tr><th id="1541">1541</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createSRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createSRegPairNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createSRegPairNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createSRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createSRegPairNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="495VT" title='VT' data-type='llvm::EVT' data-ref="495VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="496V0" title='V0' data-type='llvm::SDValue' data-ref="496V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="497V1" title='V1' data-type='llvm::SDValue' data-ref="497V1">V1</dfn>) {</td></tr>
<tr><th id="1542">1542</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="498dl" title='dl' data-type='llvm::SDLoc' data-ref="498dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#496V0" title='V0' data-ref="496V0">V0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1543">1543</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="499RegClass" title='RegClass' data-type='llvm::SDValue' data-ref="499RegClass">RegClass</dfn> =</td></tr>
<tr><th id="1544">1544</th><td>    CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;DPR_VFP2RegClassID&apos; in namespace &apos;llvm::ARM&apos;">DPR_VFP2RegClassID</span>, dl, MVT::i32);</td></tr>
<tr><th id="1545">1545</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="500SubReg0" title='SubReg0' data-type='llvm::SDValue' data-ref="500SubReg0">SubReg0</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>, dl, MVT::i32);</td></tr>
<tr><th id="1546">1546</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="501SubReg1" title='SubReg1' data-type='llvm::SDValue' data-ref="501SubReg1">SubReg1</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>, dl, MVT::i32);</td></tr>
<tr><th id="1547">1547</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="502Ops" title='Ops' data-type='const llvm::SDValue []' data-ref="502Ops">Ops</dfn>[] = { RegClass, V0, SubReg0, V1, SubReg1 };</td></tr>
<tr><th id="1548">1548</th><td>  <b>return</b> CurDAG-&gt;<span class='error' title="no matching member function for call to &apos;getMachineNode&apos;">getMachineNode</span>(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</td></tr>
<tr><th id="1549">1549</th><td>}</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">/// Form a quad register from a pair of D registers.</i></td></tr>
<tr><th id="1552">1552</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createDRegPairNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createDRegPairNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createDRegPairNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="503VT" title='VT' data-type='llvm::EVT' data-ref="503VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="504V0" title='V0' data-type='llvm::SDValue' data-ref="504V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="505V1" title='V1' data-type='llvm::SDValue' data-ref="505V1">V1</dfn>) {</td></tr>
<tr><th id="1553">1553</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="506dl" title='dl' data-type='llvm::SDLoc' data-ref="506dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#504V0" title='V0' data-ref="504V0">V0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1554">1554</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="507RegClass" title='RegClass' data-type='llvm::SDValue' data-ref="507RegClass">RegClass</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;QPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClassID</span>, dl,</td></tr>
<tr><th id="1555">1555</th><td>                                               MVT::i32);</td></tr>
<tr><th id="1556">1556</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="508SubReg0" title='SubReg0' data-type='llvm::SDValue' data-ref="508SubReg0">SubReg0</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>, dl, MVT::i32);</td></tr>
<tr><th id="1557">1557</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="509SubReg1" title='SubReg1' data-type='llvm::SDValue' data-ref="509SubReg1">SubReg1</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>, dl, MVT::i32);</td></tr>
<tr><th id="1558">1558</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="510Ops" title='Ops' data-type='const llvm::SDValue []' data-ref="510Ops">Ops</dfn>[] = { RegClass, V0, SubReg0, V1, SubReg1 };</td></tr>
<tr><th id="1559">1559</th><td>  <b>return</b> CurDAG-&gt;<span class='error' title="no matching member function for call to &apos;getMachineNode&apos;">getMachineNode</span>(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</td></tr>
<tr><th id="1560">1560</th><td>}</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createQRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">/// Form 4 consecutive D registers from a pair of Q registers.</i></td></tr>
<tr><th id="1563">1563</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createQRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQRegPairNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createQRegPairNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createQRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createQRegPairNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="511VT" title='VT' data-type='llvm::EVT' data-ref="511VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="512V0" title='V0' data-type='llvm::SDValue' data-ref="512V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="513V1" title='V1' data-type='llvm::SDValue' data-ref="513V1">V1</dfn>) {</td></tr>
<tr><th id="1564">1564</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="514dl" title='dl' data-type='llvm::SDLoc' data-ref="514dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#512V0" title='V0' data-ref="512V0">V0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1565">1565</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="515RegClass" title='RegClass' data-type='llvm::SDValue' data-ref="515RegClass">RegClass</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;QQPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">QQPRRegClassID</span>, dl,</td></tr>
<tr><th id="1566">1566</th><td>                                               MVT::i32);</td></tr>
<tr><th id="1567">1567</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="516SubReg0" title='SubReg0' data-type='llvm::SDValue' data-ref="516SubReg0">SubReg0</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;qsub_0&apos; in namespace &apos;llvm::ARM&apos;">qsub_0</span>, dl, MVT::i32);</td></tr>
<tr><th id="1568">1568</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="517SubReg1" title='SubReg1' data-type='llvm::SDValue' data-ref="517SubReg1">SubReg1</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;qsub_1&apos; in namespace &apos;llvm::ARM&apos;">qsub_1</span>, dl, MVT::i32);</td></tr>
<tr><th id="1569">1569</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="518Ops" title='Ops' data-type='const llvm::SDValue []' data-ref="518Ops">Ops</dfn>[] = { RegClass, V0, SubReg0, V1, SubReg1 };</td></tr>
<tr><th id="1570">1570</th><td>  <b>return</b> CurDAG-&gt;<span class='error' title="no matching member function for call to &apos;getMachineNode&apos;">getMachineNode</span>(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</td></tr>
<tr><th id="1571">1571</th><td>}</td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadSRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">/// Form 4 consecutive S registers.</i></td></tr>
<tr><th id="1574">1574</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadSRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadSRegsNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createQuadSRegsNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1, llvm::SDValue V2, llvm::SDValue V3)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadSRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadSRegsNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="519VT" title='VT' data-type='llvm::EVT' data-ref="519VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="520V0" title='V0' data-type='llvm::SDValue' data-ref="520V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="521V1" title='V1' data-type='llvm::SDValue' data-ref="521V1">V1</dfn>,</td></tr>
<tr><th id="1575">1575</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="522V2" title='V2' data-type='llvm::SDValue' data-ref="522V2">V2</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="523V3" title='V3' data-type='llvm::SDValue' data-ref="523V3">V3</dfn>) {</td></tr>
<tr><th id="1576">1576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="524dl" title='dl' data-type='llvm::SDLoc' data-ref="524dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#520V0" title='V0' data-ref="520V0">V0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1577">1577</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="525RegClass" title='RegClass' data-type='llvm::SDValue' data-ref="525RegClass">RegClass</dfn> =</td></tr>
<tr><th id="1578">1578</th><td>    CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;QPR_VFP2RegClassID&apos; in namespace &apos;llvm::ARM&apos;">QPR_VFP2RegClassID</span>, dl, MVT::i32);</td></tr>
<tr><th id="1579">1579</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="526SubReg0" title='SubReg0' data-type='llvm::SDValue' data-ref="526SubReg0">SubReg0</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>, dl, MVT::i32);</td></tr>
<tr><th id="1580">1580</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="527SubReg1" title='SubReg1' data-type='llvm::SDValue' data-ref="527SubReg1">SubReg1</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>, dl, MVT::i32);</td></tr>
<tr><th id="1581">1581</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="528SubReg2" title='SubReg2' data-type='llvm::SDValue' data-ref="528SubReg2">SubReg2</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;ssub_2&apos; in namespace &apos;llvm::ARM&apos;">ssub_2</span>, dl, MVT::i32);</td></tr>
<tr><th id="1582">1582</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="529SubReg3" title='SubReg3' data-type='llvm::SDValue' data-ref="529SubReg3">SubReg3</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;ssub_3&apos; in namespace &apos;llvm::ARM&apos;">ssub_3</span>, dl, MVT::i32);</td></tr>
<tr><th id="1583">1583</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="530Ops" title='Ops' data-type='const llvm::SDValue []' data-ref="530Ops">Ops</dfn>[] = { RegClass, V0, SubReg0, V1, SubReg1,</td></tr>
<tr><th id="1584">1584</th><td>                                    V2, SubReg2, V3, SubReg3 };</td></tr>
<tr><th id="1585">1585</th><td>  <b>return</b> CurDAG-&gt;<span class='error' title="no matching member function for call to &apos;getMachineNode&apos;">getMachineNode</span>(TargetOpcode::REG_SEQUENCE, dl, VT, Ops);</td></tr>
<tr><th id="1586">1586</th><td>}</td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadDRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">/// Form 4 consecutive D registers.</i></td></tr>
<tr><th id="1589">1589</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadDRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadDRegsNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createQuadDRegsNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1, llvm::SDValue V2, llvm::SDValue V3)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadDRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadDRegsNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="531VT" title='VT' data-type='llvm::EVT' data-ref="531VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="532V0" title='V0' data-type='llvm::SDValue' data-ref="532V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="533V1" title='V1' data-type='llvm::SDValue' data-ref="533V1">V1</dfn>,</td></tr>
<tr><th id="1590">1590</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="534V2" title='V2' data-type='llvm::SDValue' data-ref="534V2">V2</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="535V3" title='V3' data-type='llvm::SDValue' data-ref="535V3">V3</dfn>) {</td></tr>
<tr><th id="1591">1591</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="536dl" title='dl' data-type='llvm::SDLoc' data-ref="536dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#532V0" title='V0' data-ref="532V0">V0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1592">1592</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="537RegClass" title='RegClass' data-type='llvm::SDValue' data-ref="537RegClass">RegClass</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;QQPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">QQPRRegClassID</span>, dl,</td></tr>
<tr><th id="1593">1593</th><td>                                               MVT::i32);</td></tr>
<tr><th id="1594">1594</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="538SubReg0" title='SubReg0' data-type='llvm::SDValue' data-ref="538SubReg0">SubReg0</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>, dl, MVT::i32);</td></tr>
<tr><th id="1595">1595</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="539SubReg1" title='SubReg1' data-type='llvm::SDValue' data-ref="539SubReg1">SubReg1</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>, dl, MVT::i32);</td></tr>
<tr><th id="1596">1596</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="540SubReg2" title='SubReg2' data-type='llvm::SDValue' data-ref="540SubReg2">SubReg2</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;dsub_2&apos; in namespace &apos;llvm::ARM&apos;">dsub_2</span>, dl, MVT::i32);</td></tr>
<tr><th id="1597">1597</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="541SubReg3" title='SubReg3' data-type='llvm::SDValue' data-ref="541SubReg3">SubReg3</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;dsub_3&apos; in namespace &apos;llvm::ARM&apos;">dsub_3</span>, dl, MVT::i32);</td></tr>
<tr><th id="1598">1598</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="542Ops" title='Ops' data-type='const llvm::SDValue [9]' data-ref="542Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#537RegClass" title='RegClass' data-ref="537RegClass">RegClass</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#532V0" title='V0' data-ref="532V0">V0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#538SubReg0" title='SubReg0' data-ref="538SubReg0">SubReg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#533V1" title='V1' data-ref="533V1">V1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#539SubReg1" title='SubReg1' data-ref="539SubReg1">SubReg1</a>,</td></tr>
<tr><th id="1599">1599</th><td>                                    <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#534V2" title='V2' data-ref="534V2">V2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#540SubReg2" title='SubReg2' data-ref="540SubReg2">SubReg2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#535V3" title='V3' data-ref="535V3">V3</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#541SubReg3" title='SubReg3' data-ref="541SubReg3">SubReg3</a> };</td></tr>
<tr><th id="1600">1600</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>, <a class="local col6 ref" href="#536dl" title='dl' data-ref="536dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#531VT" title='VT' data-ref="531VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col2 ref" href="#542Ops" title='Ops' data-ref="542Ops">Ops</a>);</td></tr>
<tr><th id="1601">1601</th><td>}</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadQRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">/// Form 4 consecutive Q registers.</i></td></tr>
<tr><th id="1604">1604</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadQRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadQRegsNode' data-type='llvm::SDNode * (anonymous namespace)::ARMDAGToDAGISel::createQuadQRegsNode(llvm::EVT VT, llvm::SDValue V0, llvm::SDValue V1, llvm::SDValue V2, llvm::SDValue V3)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadQRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadQRegsNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="543VT" title='VT' data-type='llvm::EVT' data-ref="543VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="544V0" title='V0' data-type='llvm::SDValue' data-ref="544V0">V0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="545V1" title='V1' data-type='llvm::SDValue' data-ref="545V1">V1</dfn>,</td></tr>
<tr><th id="1605">1605</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="546V2" title='V2' data-type='llvm::SDValue' data-ref="546V2">V2</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="547V3" title='V3' data-type='llvm::SDValue' data-ref="547V3">V3</dfn>) {</td></tr>
<tr><th id="1606">1606</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="548dl" title='dl' data-type='llvm::SDLoc' data-ref="548dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#544V0" title='V0' data-ref="544V0">V0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1607">1607</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="549RegClass" title='RegClass' data-type='llvm::SDValue' data-ref="549RegClass">RegClass</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;QQQQPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">QQQQPRRegClassID</span>, dl,</td></tr>
<tr><th id="1608">1608</th><td>                                               MVT::i32);</td></tr>
<tr><th id="1609">1609</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="550SubReg0" title='SubReg0' data-type='llvm::SDValue' data-ref="550SubReg0">SubReg0</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;qsub_0&apos; in namespace &apos;llvm::ARM&apos;">qsub_0</span>, dl, MVT::i32);</td></tr>
<tr><th id="1610">1610</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="551SubReg1" title='SubReg1' data-type='llvm::SDValue' data-ref="551SubReg1">SubReg1</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;qsub_1&apos; in namespace &apos;llvm::ARM&apos;">qsub_1</span>, dl, MVT::i32);</td></tr>
<tr><th id="1611">1611</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="552SubReg2" title='SubReg2' data-type='llvm::SDValue' data-ref="552SubReg2">SubReg2</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;qsub_2&apos; in namespace &apos;llvm::ARM&apos;">qsub_2</span>, dl, MVT::i32);</td></tr>
<tr><th id="1612">1612</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="553SubReg3" title='SubReg3' data-type='llvm::SDValue' data-ref="553SubReg3">SubReg3</dfn> = CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;qsub_3&apos; in namespace &apos;llvm::ARM&apos;">qsub_3</span>, dl, MVT::i32);</td></tr>
<tr><th id="1613">1613</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="554Ops" title='Ops' data-type='const llvm::SDValue [9]' data-ref="554Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#549RegClass" title='RegClass' data-ref="549RegClass">RegClass</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#544V0" title='V0' data-ref="544V0">V0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#550SubReg0" title='SubReg0' data-ref="550SubReg0">SubReg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#545V1" title='V1' data-ref="545V1">V1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#551SubReg1" title='SubReg1' data-ref="551SubReg1">SubReg1</a>,</td></tr>
<tr><th id="1614">1614</th><td>                                    <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#546V2" title='V2' data-ref="546V2">V2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#552SubReg2" title='SubReg2' data-ref="552SubReg2">SubReg2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#547V3" title='V3' data-ref="547V3">V3</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#553SubReg3" title='SubReg3' data-ref="553SubReg3">SubReg3</a> };</td></tr>
<tr><th id="1615">1615</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>, <a class="local col8 ref" href="#548dl" title='dl' data-ref="548dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#543VT" title='VT' data-ref="543VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#554Ops" title='Ops' data-ref="554Ops">Ops</a>);</td></tr>
<tr><th id="1616">1616</th><td>}</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb">/// GetVLDSTAlign - Get the alignment (in bytes) for the alignment operand</i></td></tr>
<tr><th id="1619">1619</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb">/// of a NEON VLD or VST instruction.  The supported values depend on the</i></td></tr>
<tr><th id="1620">1620</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb">/// number of registers being loaded.</i></td></tr>
<tr><th id="1621">1621</th><td><a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb" title='(anonymous namespace)::ARMDAGToDAGISel::GetVLDSTAlign' data-type='llvm::SDValue (anonymous namespace)::ARMDAGToDAGISel::GetVLDSTAlign(llvm::SDValue Align, const llvm::SDLoc &amp; dl, unsigned int NumVecs, bool is64BitVector)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb">GetVLDSTAlign</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="555Align" title='Align' data-type='llvm::SDValue' data-ref="555Align">Align</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col6 decl" id="556dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="556dl">dl</dfn>,</td></tr>
<tr><th id="1622">1622</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="557NumVecs" title='NumVecs' data-type='unsigned int' data-ref="557NumVecs">NumVecs</dfn>, <em>bool</em> <dfn class="local col8 decl" id="558is64BitVector" title='is64BitVector' data-type='bool' data-ref="558is64BitVector">is64BitVector</dfn>) {</td></tr>
<tr><th id="1623">1623</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="559NumRegs" title='NumRegs' data-type='unsigned int' data-ref="559NumRegs">NumRegs</dfn> = <a class="local col7 ref" href="#557NumVecs" title='NumVecs' data-ref="557NumVecs">NumVecs</a>;</td></tr>
<tr><th id="1624">1624</th><td>  <b>if</b> (!<a class="local col8 ref" href="#558is64BitVector" title='is64BitVector' data-ref="558is64BitVector">is64BitVector</a> &amp;&amp; <a class="local col7 ref" href="#557NumVecs" title='NumVecs' data-ref="557NumVecs">NumVecs</a> &lt; <var>3</var>)</td></tr>
<tr><th id="1625">1625</th><td>    <a class="local col9 ref" href="#559NumRegs" title='NumRegs' data-ref="559NumRegs">NumRegs</a> *= <var>2</var>;</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="560Alignment" title='Alignment' data-type='unsigned int' data-ref="560Alignment">Alignment</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#555Align" title='Align' data-ref="555Align">Align</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1628">1628</th><td>  <b>if</b> (<a class="local col0 ref" href="#560Alignment" title='Alignment' data-ref="560Alignment">Alignment</a> &gt;= <var>32</var> &amp;&amp; <a class="local col9 ref" href="#559NumRegs" title='NumRegs' data-ref="559NumRegs">NumRegs</a> == <var>4</var>)</td></tr>
<tr><th id="1629">1629</th><td>    <a class="local col0 ref" href="#560Alignment" title='Alignment' data-ref="560Alignment">Alignment</a> = <var>32</var>;</td></tr>
<tr><th id="1630">1630</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#560Alignment" title='Alignment' data-ref="560Alignment">Alignment</a> &gt;= <var>16</var> &amp;&amp; (<a class="local col9 ref" href="#559NumRegs" title='NumRegs' data-ref="559NumRegs">NumRegs</a> == <var>2</var> || <a class="local col9 ref" href="#559NumRegs" title='NumRegs' data-ref="559NumRegs">NumRegs</a> == <var>4</var>))</td></tr>
<tr><th id="1631">1631</th><td>    <a class="local col0 ref" href="#560Alignment" title='Alignment' data-ref="560Alignment">Alignment</a> = <var>16</var>;</td></tr>
<tr><th id="1632">1632</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#560Alignment" title='Alignment' data-ref="560Alignment">Alignment</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="1633">1633</th><td>    <a class="local col0 ref" href="#560Alignment" title='Alignment' data-ref="560Alignment">Alignment</a> = <var>8</var>;</td></tr>
<tr><th id="1634">1634</th><td>  <b>else</b></td></tr>
<tr><th id="1635">1635</th><td>    <a class="local col0 ref" href="#560Alignment" title='Alignment' data-ref="560Alignment">Alignment</a> = <var>0</var>;</td></tr>
<tr><th id="1636">1636</th><td></td></tr>
<tr><th id="1637">1637</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#560Alignment" title='Alignment' data-ref="560Alignment">Alignment</a>, <a class="local col6 ref" href="#556dl" title='dl' data-ref="556dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1638">1638</th><td>}</td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isVLDfixedj" title='isVLDfixed' data-type='bool isVLDfixed(unsigned int Opc)' data-ref="_ZL10isVLDfixedj">isVLDfixed</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="561Opc" title='Opc' data-type='unsigned int' data-ref="561Opc">Opc</dfn>)</td></tr>
<tr><th id="1641">1641</th><td>{</td></tr>
<tr><th id="1642">1642</th><td>  <b>switch</b> (<a class="local col1 ref" href="#561Opc" title='Opc' data-ref="561Opc">Opc</a>) {</td></tr>
<tr><th id="1643">1643</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1644">1644</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1645">1645</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1646">1646</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Qwb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1647">1647</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1648">1648</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1649">1649</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudoWB_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1650">1650</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudoWB_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1651">1651</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1652">1652</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1653">1653</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1654">1654</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1655">1655</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPd8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd8wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1656">1656</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPd16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd16wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1657">1657</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPd32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd32wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1658">1658</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1659">1659</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1660">1660</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1661">1661</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1662">1662</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1663">1663</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1664">1664</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8PseudoWB_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1665">1665</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16PseudoWB_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1666">1666</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32PseudoWB_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1667">1667</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1668">1668</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1669">1669</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1670">1670</th><td>  }</td></tr>
<tr><th id="1671">1671</th><td>}</td></tr>
<tr><th id="1672">1672</th><td></td></tr>
<tr><th id="1673">1673</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isVSTfixedj" title='isVSTfixed' data-type='bool isVSTfixed(unsigned int Opc)' data-ref="_ZL10isVSTfixedj">isVSTfixed</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="562Opc" title='Opc' data-type='unsigned int' data-ref="562Opc">Opc</dfn>)</td></tr>
<tr><th id="1674">1674</th><td>{</td></tr>
<tr><th id="1675">1675</th><td>  <b>switch</b> (<a class="local col2 ref" href="#562Opc" title='Opc' data-ref="562Opc">Opc</a>) {</td></tr>
<tr><th id="1676">1676</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1677">1677</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d8wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1678">1678</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d16wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1679">1679</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d32wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1680">1680</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1681">1681</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q8wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1682">1682</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q16wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1683">1683</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q32wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1684">1684</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q64wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1685">1685</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudoWB_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1686">1686</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudoWB_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1687">1687</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2d8wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1688">1688</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2d16wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1689">1689</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2d32wb_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1690">1690</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q8PseudoWB_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1691">1691</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q16PseudoWB_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1692">1692</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q32PseudoWB_fixed</span> : <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1693">1693</th><td>  }</td></tr>
<tr><th id="1694">1694</th><td>}</td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td><i  data-doc="_ZL28getVLDSTRegisterUpdateOpcodej">// Get the register stride update opcode of a VLD/VST instruction that</i></td></tr>
<tr><th id="1697">1697</th><td><i  data-doc="_ZL28getVLDSTRegisterUpdateOpcodej">// is otherwise equivalent to the given fixed stride updating instruction.</i></td></tr>
<tr><th id="1698">1698</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL28getVLDSTRegisterUpdateOpcodej" title='getVLDSTRegisterUpdateOpcode' data-type='unsigned int getVLDSTRegisterUpdateOpcode(unsigned int Opc)' data-ref="_ZL28getVLDSTRegisterUpdateOpcodej">getVLDSTRegisterUpdateOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="563Opc" title='Opc' data-type='unsigned int' data-ref="563Opc">Opc</dfn>) {</td></tr>
<tr><th id="1699">1699</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isVLDfixed(Opc) || isVSTfixed(Opc)) &amp;&amp; &quot;Incorrect fixed stride updating instruction.&quot;) ? void (0) : __assert_fail (&quot;(isVLDfixed(Opc) || isVSTfixed(Opc)) &amp;&amp; \&quot;Incorrect fixed stride updating instruction.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 1700, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu ref" href="#_ZL10isVLDfixedj" title='isVLDfixed' data-use='c' data-ref="_ZL10isVLDfixedj">isVLDfixed</a>(<a class="local col3 ref" href="#563Opc" title='Opc' data-ref="563Opc">Opc</a>) || <a class="tu ref" href="#_ZL10isVSTfixedj" title='isVSTfixed' data-use='c' data-ref="_ZL10isVSTfixedj">isVSTfixed</a>(<a class="local col3 ref" href="#563Opc" title='Opc' data-ref="563Opc">Opc</a>))</td></tr>
<tr><th id="1700">1700</th><td>    &amp;&amp; <q>"Incorrect fixed stride updating instruction."</q>);</td></tr>
<tr><th id="1701">1701</th><td>  <b>switch</b> (<a class="local col3 ref" href="#563Opc" title='Opc' data-ref="563Opc">Opc</a>) {</td></tr>
<tr><th id="1702">1702</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1703">1703</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1d8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8wb_register</span>;</td></tr>
<tr><th id="1704">1704</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1d16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16wb_register</span>;</td></tr>
<tr><th id="1705">1705</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1d32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32wb_register</span>;</td></tr>
<tr><th id="1706">1706</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1d64wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64wb_register</span>;</td></tr>
<tr><th id="1707">1707</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1q8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8wb_register</span>;</td></tr>
<tr><th id="1708">1708</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1q16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16wb_register</span>;</td></tr>
<tr><th id="1709">1709</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1q32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32wb_register</span>;</td></tr>
<tr><th id="1710">1710</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1q64wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64wb_register</span>;</td></tr>
<tr><th id="1711">1711</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Twb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1d64Twb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Twb_register</span>;</td></tr>
<tr><th id="1712">1712</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Qwb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1d64Qwb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Qwb_register</span>;</td></tr>
<tr><th id="1713">1713</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudoWB_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1d64TPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudoWB_register</span>;</td></tr>
<tr><th id="1714">1714</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudoWB_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1d64QPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudoWB_register</span>;</td></tr>
<tr><th id="1715">1715</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPd8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd8wb_fixed</span> : <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1DUPd8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd8wb_register</span>;</td></tr>
<tr><th id="1716">1716</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPd16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd16wb_fixed</span> : <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1DUPd16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd16wb_register</span>;</td></tr>
<tr><th id="1717">1717</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPd32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd32wb_fixed</span> : <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1DUPd32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd32wb_register</span>;</td></tr>
<tr><th id="1718">1718</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8wb_fixed</span> : <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8wb_register</span>;</td></tr>
<tr><th id="1719">1719</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16wb_fixed</span> : <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16wb_register</span>;</td></tr>
<tr><th id="1720">1720</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32wb_fixed</span> : <b>return</b> ARM::<span class='error' title="no member named &apos;VLD1DUPq32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32wb_register</span>;</td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d8wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST1d8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d8wb_register</span>;</td></tr>
<tr><th id="1723">1723</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d16wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST1d16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d16wb_register</span>;</td></tr>
<tr><th id="1724">1724</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d32wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST1d32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d32wb_register</span>;</td></tr>
<tr><th id="1725">1725</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST1d64wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d64wb_register</span>;</td></tr>
<tr><th id="1726">1726</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q8wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST1q8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST1q8wb_register</span>;</td></tr>
<tr><th id="1727">1727</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q16wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST1q16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST1q16wb_register</span>;</td></tr>
<tr><th id="1728">1728</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q32wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST1q32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST1q32wb_register</span>;</td></tr>
<tr><th id="1729">1729</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q64wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST1q64wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST1q64wb_register</span>;</td></tr>
<tr><th id="1730">1730</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudoWB_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST1d64TPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudoWB_register</span>;</td></tr>
<tr><th id="1731">1731</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudoWB_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST1d64QPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudoWB_register</span>;</td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD2d8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8wb_register</span>;</td></tr>
<tr><th id="1734">1734</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD2d16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16wb_register</span>;</td></tr>
<tr><th id="1735">1735</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD2d32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32wb_register</span>;</td></tr>
<tr><th id="1736">1736</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8PseudoWB_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD2q8PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8PseudoWB_register</span>;</td></tr>
<tr><th id="1737">1737</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16PseudoWB_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD2q16PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16PseudoWB_register</span>;</td></tr>
<tr><th id="1738">1738</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32PseudoWB_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD2q32PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32PseudoWB_register</span>;</td></tr>
<tr><th id="1739">1739</th><td></td></tr>
<tr><th id="1740">1740</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2d8wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST2d8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST2d8wb_register</span>;</td></tr>
<tr><th id="1741">1741</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2d16wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST2d16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST2d16wb_register</span>;</td></tr>
<tr><th id="1742">1742</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2d32wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST2d32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST2d32wb_register</span>;</td></tr>
<tr><th id="1743">1743</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q8PseudoWB_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST2q8PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q8PseudoWB_register</span>;</td></tr>
<tr><th id="1744">1744</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q16PseudoWB_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST2q16PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q16PseudoWB_register</span>;</td></tr>
<tr><th id="1745">1745</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q32PseudoWB_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VST2q32PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q32PseudoWB_register</span>;</td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8wb_register</span>;</td></tr>
<tr><th id="1748">1748</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16wb_register</span>;</td></tr>
<tr><th id="1749">1749</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32wb_fixed</span>: <b>return</b> ARM::<span class='error' title="no member named &apos;VLD2DUPd32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32wb_register</span>;</td></tr>
<tr><th id="1750">1750</th><td>  }</td></tr>
<tr><th id="1751">1751</th><td>  <b>return</b> <a class="local col3 ref" href="#563Opc" title='Opc' data-ref="563Opc">Opc</a>; <i>// If not one we handle, return it unchanged.</i></td></tr>
<tr><th id="1752">1752</th><td>}</td></tr>
<tr><th id="1753">1753</th><td></td></tr>
<tr><th id="1754">1754</th><td><i class="doc" data-doc="_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj">/// Returns true if the given increment is a Constant known to be equal to the</i></td></tr>
<tr><th id="1755">1755</th><td><i class="doc" data-doc="_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj">/// access size performed by a NEON load/store. This means the "[rN]!" form can</i></td></tr>
<tr><th id="1756">1756</th><td><i class="doc" data-doc="_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj">/// be used.</i></td></tr>
<tr><th id="1757">1757</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj" title='isPerfectIncrement' data-type='bool isPerfectIncrement(llvm::SDValue Inc, llvm::EVT VecTy, unsigned int NumVecs)' data-ref="_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj">isPerfectIncrement</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="564Inc" title='Inc' data-type='llvm::SDValue' data-ref="564Inc">Inc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="565VecTy" title='VecTy' data-type='llvm::EVT' data-ref="565VecTy">VecTy</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="566NumVecs" title='NumVecs' data-type='unsigned int' data-ref="566NumVecs">NumVecs</dfn>) {</td></tr>
<tr><th id="1758">1758</th><td>  <em>auto</em> <dfn class="local col7 decl" id="567C" title='C' data-type='llvm::ConstantSDNode *' data-ref="567C">C</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col4 ref" href="#564Inc" title='Inc' data-ref="564Inc">Inc</a></span>);</td></tr>
<tr><th id="1759">1759</th><td>  <b>return</b> <a class="local col7 ref" href="#567C" title='C' data-ref="567C">C</a> &amp;&amp; <a class="local col7 ref" href="#567C" title='C' data-ref="567C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() == <a class="local col5 ref" href="#565VecTy" title='VecTy' data-ref="565VecTy">VecTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var> * <a class="local col6 ref" href="#566NumVecs" title='NumVecs' data-ref="566NumVecs">NumVecs</a>;</td></tr>
<tr><th id="1760">1760</th><td>}</td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLD' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectVLD(llvm::SDNode * N, bool isUpdating, unsigned int NumVecs, const uint16_t * DOpcodes, const uint16_t * QOpcodes0, const uint16_t * QOpcodes1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVLD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="568N" title='N' data-type='llvm::SDNode *' data-ref="568N">N</dfn>, <em>bool</em> <dfn class="local col9 decl" id="569isUpdating" title='isUpdating' data-type='bool' data-ref="569isUpdating">isUpdating</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="570NumVecs" title='NumVecs' data-type='unsigned int' data-ref="570NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="1763">1763</th><td>                                <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col1 decl" id="571DOpcodes" title='DOpcodes' data-type='const uint16_t *' data-ref="571DOpcodes">DOpcodes</dfn>,</td></tr>
<tr><th id="1764">1764</th><td>                                <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col2 decl" id="572QOpcodes0" title='QOpcodes0' data-type='const uint16_t *' data-ref="572QOpcodes0">QOpcodes0</dfn>,</td></tr>
<tr><th id="1765">1765</th><td>                                <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col3 decl" id="573QOpcodes1" title='QOpcodes1' data-type='const uint16_t *' data-ref="573QOpcodes1">QOpcodes1</dfn>) {</td></tr>
<tr><th id="1766">1766</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; &quot;VLD NumVecs out-of-range&quot;) ? void (0) : __assert_fail (&quot;NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; \&quot;VLD NumVecs out-of-range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 1766, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a> &gt;= <var>1</var> &amp;&amp; <a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a> &lt;= <var>4</var> &amp;&amp; <q>"VLD NumVecs out-of-range"</q>);</td></tr>
<tr><th id="1767">1767</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col4 decl" id="574dl" title='dl' data-type='llvm::SDLoc' data-ref="574dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>);</td></tr>
<tr><th id="1768">1768</th><td></td></tr>
<tr><th id="1769">1769</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="575MemAddr" title='MemAddr' data-type='llvm::SDValue' data-ref="575MemAddr">MemAddr</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col6 decl" id="576Align" title='Align' data-type='llvm::SDValue' data-ref="576Align">Align</dfn>;</td></tr>
<tr><th id="1770">1770</th><td>  <em>bool</em> <dfn class="local col7 decl" id="577IsIntrinsic" title='IsIntrinsic' data-type='bool' data-ref="577IsIntrinsic">IsIntrinsic</dfn> = !<a class="local col9 ref" href="#569isUpdating" title='isUpdating' data-ref="569isUpdating">isUpdating</a>;  <i>// By coincidence, all supported updating</i></td></tr>
<tr><th id="1771">1771</th><td>                                   <i>// nodes are not intrinsics.</i></td></tr>
<tr><th id="1772">1772</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="578AddrOpIdx" title='AddrOpIdx' data-type='unsigned int' data-ref="578AddrOpIdx">AddrOpIdx</dfn> = <a class="local col7 ref" href="#577IsIntrinsic" title='IsIntrinsic' data-ref="577IsIntrinsic">IsIntrinsic</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="1773">1773</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode6</a>(<a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#578AddrOpIdx" title='AddrOpIdx' data-ref="578AddrOpIdx">AddrOpIdx</a>), <span class='refarg'><a class="local col5 ref" href="#575MemAddr" title='MemAddr' data-ref="575MemAddr">MemAddr</a></span>, <span class='refarg'><a class="local col6 ref" href="#576Align" title='Align' data-ref="576Align">Align</a></span>))</td></tr>
<tr><th id="1774">1774</th><td>    <b>return</b>;</td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="579Chain" title='Chain' data-type='llvm::SDValue' data-ref="579Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1777">1777</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="580VT" title='VT' data-type='llvm::EVT' data-ref="580VT">VT</dfn> = <a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1778">1778</th><td>  <em>bool</em> <dfn class="local col1 decl" id="581is64BitVector" title='is64BitVector' data-type='bool' data-ref="581is64BitVector">is64BitVector</dfn> = <a class="local col0 ref" href="#580VT" title='VT' data-ref="580VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13is64BitVectorEv" title='llvm::EVT::is64BitVector' data-ref="_ZNK4llvm3EVT13is64BitVectorEv">is64BitVector</a>();</td></tr>
<tr><th id="1779">1779</th><td>  <a class="local col6 ref" href="#576Align" title='Align' data-ref="576Align">Align</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb" title='(anonymous namespace)::ARMDAGToDAGISel::GetVLDSTAlign' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb">GetVLDSTAlign</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#576Align" title='Align' data-ref="576Align">Align</a>, <a class="local col4 ref" href="#574dl" title='dl' data-ref="574dl">dl</a>, <a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a>, <a class="local col1 ref" href="#581is64BitVector" title='is64BitVector' data-ref="581is64BitVector">is64BitVector</a>);</td></tr>
<tr><th id="1780">1780</th><td></td></tr>
<tr><th id="1781">1781</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="582OpcodeIndex" title='OpcodeIndex' data-type='unsigned int' data-ref="582OpcodeIndex">OpcodeIndex</dfn>;</td></tr>
<tr><th id="1782">1782</th><td>  <b>switch</b> (<a class="local col0 ref" href="#580VT" title='VT' data-ref="580VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1783">1783</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled vld type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 1783)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled vld type"</q>);</td></tr>
<tr><th id="1784">1784</th><td>    <i>// Double-register operations:</i></td></tr>
<tr><th id="1785">1785</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>:  <a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="1786">1786</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>:</td></tr>
<tr><th id="1787">1787</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>: <a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="1788">1788</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>:</td></tr>
<tr><th id="1789">1789</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>: <a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="1790">1790</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a>: <a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a> = <var>3</var>; <b>break</b>;</td></tr>
<tr><th id="1791">1791</th><td>    <i>// Quad-register operations:</i></td></tr>
<tr><th id="1792">1792</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>: <a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="1793">1793</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>:</td></tr>
<tr><th id="1794">1794</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>: <a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="1795">1795</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>:</td></tr>
<tr><th id="1796">1796</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>: <a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="1797">1797</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>:</td></tr>
<tr><th id="1798">1798</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>: <a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a> = <var>3</var>; <b>break</b>;</td></tr>
<tr><th id="1799">1799</th><td>  }</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1Ev" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1Ev"></a><dfn class="local col3 decl" id="583ResTy" title='ResTy' data-type='llvm::EVT' data-ref="583ResTy">ResTy</dfn>;</td></tr>
<tr><th id="1802">1802</th><td>  <b>if</b> (<a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a> == <var>1</var>)</td></tr>
<tr><th id="1803">1803</th><td>    <a class="local col3 ref" href="#583ResTy" title='ResTy' data-ref="583ResTy">ResTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSERKS0_">=</a> <a class="local col0 ref" href="#580VT" title='VT' data-ref="580VT">VT</a>;</td></tr>
<tr><th id="1804">1804</th><td>  <b>else</b> {</td></tr>
<tr><th id="1805">1805</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="584ResTyElts" title='ResTyElts' data-type='unsigned int' data-ref="584ResTyElts">ResTyElts</dfn> = (<a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a> == <var>3</var>) ? <var>4</var> : <a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a>;</td></tr>
<tr><th id="1806">1806</th><td>    <b>if</b> (!<a class="local col1 ref" href="#581is64BitVector" title='is64BitVector' data-ref="581is64BitVector">is64BitVector</a>)</td></tr>
<tr><th id="1807">1807</th><td>      <a class="local col4 ref" href="#584ResTyElts" title='ResTyElts' data-ref="584ResTyElts">ResTyElts</a> *= <var>2</var>;</td></tr>
<tr><th id="1808">1808</th><td>    <a class="local col3 ref" href="#583ResTy" title='ResTy' data-ref="583ResTy">ResTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="local col4 ref" href="#584ResTyElts" title='ResTyElts' data-ref="584ResTyElts">ResTyElts</a>);</td></tr>
<tr><th id="1809">1809</th><td>  }</td></tr>
<tr><th id="1810">1810</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="585ResTys" title='ResTys' data-type='std::vector&lt;EVT&gt;' data-ref="585ResTys">ResTys</dfn>;</td></tr>
<tr><th id="1811">1811</th><td>  <a class="local col5 ref" href="#585ResTys" title='ResTys' data-ref="585ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#583ResTy" title='ResTy' data-ref="583ResTy">ResTy</a>);</td></tr>
<tr><th id="1812">1812</th><td>  <b>if</b> (<a class="local col9 ref" href="#569isUpdating" title='isUpdating' data-ref="569isUpdating">isUpdating</a>)</td></tr>
<tr><th id="1813">1813</th><td>    <a class="local col5 ref" href="#585ResTys" title='ResTys' data-ref="585ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1814">1814</th><td>  <a class="local col5 ref" href="#585ResTys" title='ResTys' data-ref="585ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>);</td></tr>
<tr><th id="1815">1815</th><td></td></tr>
<tr><th id="1816">1816</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="586Pred" title='Pred' data-type='llvm::SDValue' data-ref="586Pred">Pred</dfn> = <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col4 ref" href="#574dl" title='dl' data-ref="574dl">dl</a>);</td></tr>
<tr><th id="1817">1817</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="587Reg0" title='Reg0' data-type='llvm::SDValue' data-ref="587Reg0">Reg0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1818">1818</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="588VLd" title='VLd' data-type='llvm::SDNode *' data-ref="588VLd">VLd</dfn>;</td></tr>
<tr><th id="1819">1819</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>7</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="589Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 7&gt;' data-ref="589Ops">Ops</dfn>;</td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td>  <i>// Double registers and VLD1/VLD2 quad registers are directly supported.</i></td></tr>
<tr><th id="1822">1822</th><td>  <b>if</b> (<a class="local col1 ref" href="#581is64BitVector" title='is64BitVector' data-ref="581is64BitVector">is64BitVector</a> || <a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a> &lt;= <var>2</var>) {</td></tr>
<tr><th id="1823">1823</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="590Opc" title='Opc' data-type='unsigned int' data-ref="590Opc">Opc</dfn> = (<a class="local col1 ref" href="#581is64BitVector" title='is64BitVector' data-ref="581is64BitVector">is64BitVector</a> ? <a class="local col1 ref" href="#571DOpcodes" title='DOpcodes' data-ref="571DOpcodes">DOpcodes</a>[<a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a>] :</td></tr>
<tr><th id="1824">1824</th><td>                    <a class="local col2 ref" href="#572QOpcodes0" title='QOpcodes0' data-ref="572QOpcodes0">QOpcodes0</a>[<a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a>]);</td></tr>
<tr><th id="1825">1825</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#575MemAddr" title='MemAddr' data-ref="575MemAddr">MemAddr</a>);</td></tr>
<tr><th id="1826">1826</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#576Align" title='Align' data-ref="576Align">Align</a>);</td></tr>
<tr><th id="1827">1827</th><td>    <b>if</b> (<a class="local col9 ref" href="#569isUpdating" title='isUpdating' data-ref="569isUpdating">isUpdating</a>) {</td></tr>
<tr><th id="1828">1828</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="591Inc" title='Inc' data-type='llvm::SDValue' data-ref="591Inc">Inc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#578AddrOpIdx" title='AddrOpIdx' data-ref="578AddrOpIdx">AddrOpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="1829">1829</th><td>      <em>bool</em> <dfn class="local col2 decl" id="592IsImmUpdate" title='IsImmUpdate' data-type='bool' data-ref="592IsImmUpdate">IsImmUpdate</dfn> = <a class="tu ref" href="#_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj" title='isPerfectIncrement' data-use='c' data-ref="_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj">isPerfectIncrement</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#591Inc" title='Inc' data-ref="591Inc">Inc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#580VT" title='VT' data-ref="580VT">VT</a>, <a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a>);</td></tr>
<tr><th id="1830">1830</th><td>      <b>if</b> (!<a class="local col2 ref" href="#592IsImmUpdate" title='IsImmUpdate' data-ref="592IsImmUpdate">IsImmUpdate</a>) {</td></tr>
<tr><th id="1831">1831</th><td>        <i>// We use a VLD1 for v1i64 even if the pseudo says vld2/3/4, so</i></td></tr>
<tr><th id="1832">1832</th><td><i>        // check for the opcode rather than the number of vector elements.</i></td></tr>
<tr><th id="1833">1833</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL10isVLDfixedj" title='isVLDfixed' data-use='c' data-ref="_ZL10isVLDfixedj">isVLDfixed</a>(<a class="local col0 ref" href="#590Opc" title='Opc' data-ref="590Opc">Opc</a>))</td></tr>
<tr><th id="1834">1834</th><td>          <a class="local col0 ref" href="#590Opc" title='Opc' data-ref="590Opc">Opc</a> = <a class="tu ref" href="#_ZL28getVLDSTRegisterUpdateOpcodej" title='getVLDSTRegisterUpdateOpcode' data-use='c' data-ref="_ZL28getVLDSTRegisterUpdateOpcodej">getVLDSTRegisterUpdateOpcode</a>(<a class="local col0 ref" href="#590Opc" title='Opc' data-ref="590Opc">Opc</a>);</td></tr>
<tr><th id="1835">1835</th><td>        <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#591Inc" title='Inc' data-ref="591Inc">Inc</a>);</td></tr>
<tr><th id="1836">1836</th><td>      <i>// VLD1/VLD2 fixed increment does not need Reg0 so only include it in</i></td></tr>
<tr><th id="1837">1837</th><td><i>      // the operands if not such an opcode.</i></td></tr>
<tr><th id="1838">1838</th><td>      } <b>else</b> <b>if</b> (!<a class="tu ref" href="#_ZL10isVLDfixedj" title='isVLDfixed' data-use='c' data-ref="_ZL10isVLDfixedj">isVLDfixed</a>(<a class="local col0 ref" href="#590Opc" title='Opc' data-ref="590Opc">Opc</a>))</td></tr>
<tr><th id="1839">1839</th><td>        <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#587Reg0" title='Reg0' data-ref="587Reg0">Reg0</a>);</td></tr>
<tr><th id="1840">1840</th><td>    }</td></tr>
<tr><th id="1841">1841</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#586Pred" title='Pred' data-ref="586Pred">Pred</a>);</td></tr>
<tr><th id="1842">1842</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#587Reg0" title='Reg0' data-ref="587Reg0">Reg0</a>);</td></tr>
<tr><th id="1843">1843</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#579Chain" title='Chain' data-ref="579Chain">Chain</a>);</td></tr>
<tr><th id="1844">1844</th><td>    <a class="local col8 ref" href="#588VLd" title='VLd' data-ref="588VLd">VLd</a> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col0 ref" href="#590Opc" title='Opc' data-ref="590Opc">Opc</a>, <a class="local col4 ref" href="#574dl" title='dl' data-ref="574dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col5 ref" href="#585ResTys" title='ResTys' data-ref="585ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>);</td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1847">1847</th><td>    <i>// Otherwise, quad registers are loaded with two separate instructions,</i></td></tr>
<tr><th id="1848">1848</th><td><i>    // where one loads the even registers and the other loads the odd registers.</i></td></tr>
<tr><th id="1849">1849</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="593AddrTy" title='AddrTy' data-type='llvm::EVT' data-ref="593AddrTy">AddrTy</dfn> = <a class="local col5 ref" href="#575MemAddr" title='MemAddr' data-ref="575MemAddr">MemAddr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td>    <i>// Load the even subregs.  This is always an updating load, so that it</i></td></tr>
<tr><th id="1852">1852</th><td><i>    // provides the address to the second load for the odd subregs.</i></td></tr>
<tr><th id="1853">1853</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="594ImplDef" title='ImplDef' data-type='llvm::SDValue' data-ref="594ImplDef">ImplDef</dfn> =</td></tr>
<tr><th id="1854">1854</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>, <a class="local col4 ref" href="#574dl" title='dl' data-ref="574dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#583ResTy" title='ResTy' data-ref="583ResTy">ResTy</a>), <var>0</var>);</td></tr>
<tr><th id="1855">1855</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="595OpsA" title='OpsA' data-type='const llvm::SDValue [7]' data-ref="595OpsA">OpsA</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#575MemAddr" title='MemAddr' data-ref="575MemAddr">MemAddr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#576Align" title='Align' data-ref="576Align">Align</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#587Reg0" title='Reg0' data-ref="587Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#594ImplDef" title='ImplDef' data-ref="594ImplDef">ImplDef</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#586Pred" title='Pred' data-ref="586Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#587Reg0" title='Reg0' data-ref="587Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#579Chain" title='Chain' data-ref="579Chain">Chain</a> };</td></tr>
<tr><th id="1856">1856</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="596VLdA" title='VLdA' data-type='llvm::SDNode *' data-ref="596VLdA">VLdA</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_S4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_S4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col2 ref" href="#572QOpcodes0" title='QOpcodes0' data-ref="572QOpcodes0">QOpcodes0</a>[<a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a>], <a class="local col4 ref" href="#574dl" title='dl' data-ref="574dl">dl</a>,</td></tr>
<tr><th id="1857">1857</th><td>                                          <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#583ResTy" title='ResTy' data-ref="583ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#593AddrTy" title='AddrTy' data-ref="593AddrTy">AddrTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col5 ref" href="#595OpsA" title='OpsA' data-ref="595OpsA">OpsA</a>);</td></tr>
<tr><th id="1858">1858</th><td>    <a class="local col9 ref" href="#579Chain" title='Chain' data-ref="579Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#596VLdA" title='VLdA' data-ref="596VLdA">VLdA</a>, <var>2</var>);</td></tr>
<tr><th id="1859">1859</th><td></td></tr>
<tr><th id="1860">1860</th><td>    <i>// Load the odd subregs.</i></td></tr>
<tr><th id="1861">1861</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#596VLdA" title='VLdA' data-ref="596VLdA">VLdA</a>, <var>1</var>));</td></tr>
<tr><th id="1862">1862</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#576Align" title='Align' data-ref="576Align">Align</a>);</td></tr>
<tr><th id="1863">1863</th><td>    <b>if</b> (<a class="local col9 ref" href="#569isUpdating" title='isUpdating' data-ref="569isUpdating">isUpdating</a>) {</td></tr>
<tr><th id="1864">1864</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="597Inc" title='Inc' data-type='llvm::SDValue' data-ref="597Inc">Inc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#578AddrOpIdx" title='AddrOpIdx' data-ref="578AddrOpIdx">AddrOpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="1865">1865</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isa&lt;ConstantSDNode&gt;(Inc.getNode()) &amp;&amp; &quot;only constant post-increment update allowed for VLD3/4&quot;) ? void (0) : __assert_fail (&quot;isa&lt;ConstantSDNode&gt;(Inc.getNode()) &amp;&amp; \&quot;only constant post-increment update allowed for VLD3/4\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 1866, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#597Inc" title='Inc' data-ref="597Inc">Inc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()) &amp;&amp;</td></tr>
<tr><th id="1866">1866</th><td>             <q>"only constant post-increment update allowed for VLD3/4"</q>);</td></tr>
<tr><th id="1867">1867</th><td>      (<em>void</em>)<a class="local col7 ref" href="#597Inc" title='Inc' data-ref="597Inc">Inc</a>;</td></tr>
<tr><th id="1868">1868</th><td>      <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#587Reg0" title='Reg0' data-ref="587Reg0">Reg0</a>);</td></tr>
<tr><th id="1869">1869</th><td>    }</td></tr>
<tr><th id="1870">1870</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#596VLdA" title='VLdA' data-ref="596VLdA">VLdA</a>, <var>0</var>));</td></tr>
<tr><th id="1871">1871</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#586Pred" title='Pred' data-ref="586Pred">Pred</a>);</td></tr>
<tr><th id="1872">1872</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#587Reg0" title='Reg0' data-ref="587Reg0">Reg0</a>);</td></tr>
<tr><th id="1873">1873</th><td>    <a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#579Chain" title='Chain' data-ref="579Chain">Chain</a>);</td></tr>
<tr><th id="1874">1874</th><td>    <a class="local col8 ref" href="#588VLd" title='VLd' data-ref="588VLd">VLd</a> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col3 ref" href="#573QOpcodes1" title='QOpcodes1' data-ref="573QOpcodes1">QOpcodes1</a>[<a class="local col2 ref" href="#582OpcodeIndex" title='OpcodeIndex' data-ref="582OpcodeIndex">OpcodeIndex</a>], <a class="local col4 ref" href="#574dl" title='dl' data-ref="574dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col5 ref" href="#585ResTys" title='ResTys' data-ref="585ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#589Ops" title='Ops' data-ref="589Ops">Ops</a>);</td></tr>
<tr><th id="1875">1875</th><td>  }</td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="1878">1878</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="598MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="598MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemIntrinsicSDNode" title='llvm::MemIntrinsicSDNode' data-ref="llvm::MemIntrinsicSDNode">MemIntrinsicSDNode</a>&gt;(<a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="1879">1879</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col8 ref" href="#588VLd" title='VLd' data-ref="588VLd">VLd</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#598MemOp" title='MemOp' data-ref="598MemOp">MemOp</a>});</td></tr>
<tr><th id="1880">1880</th><td></td></tr>
<tr><th id="1881">1881</th><td>  <b>if</b> (<a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a> == <var>1</var>) {</td></tr>
<tr><th id="1882">1882</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>, <a class="local col8 ref" href="#588VLd" title='VLd' data-ref="588VLd">VLd</a>);</td></tr>
<tr><th id="1883">1883</th><td>    <b>return</b>;</td></tr>
<tr><th id="1884">1884</th><td>  }</td></tr>
<tr><th id="1885">1885</th><td></td></tr>
<tr><th id="1886">1886</th><td>  <i>// Extract out the subregisters.</i></td></tr>
<tr><th id="1887">1887</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="599SuperReg" title='SuperReg' data-type='llvm::SDValue' data-ref="599SuperReg">SuperReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#588VLd" title='VLd' data-ref="588VLd">VLd</a>, <var>0</var>);</td></tr>
<tr><th id="1888">1888</th><td>  <b>static_assert</b>(ARM::<span class='error' title="no member named &apos;dsub_7&apos; in namespace &apos;llvm::ARM&apos;">dsub_7</span> == ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span> + <var>7</var> &amp;&amp;</td></tr>
<tr><th id="1889">1889</th><td>                    ARM::<span class='error' title="no member named &apos;qsub_3&apos; in namespace &apos;llvm::ARM&apos;">qsub_3</span> == ARM::<span class='error' title="no member named &apos;qsub_0&apos; in namespace &apos;llvm::ARM&apos;">qsub_0</span> + <var>3</var>,</td></tr>
<tr><th id="1890">1890</th><td>                <q>"Unexpected subreg numbering"</q>);</td></tr>
<tr><th id="1891">1891</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="600Sub0" title='Sub0' data-type='unsigned int' data-ref="600Sub0">Sub0</dfn> = (is64BitVector ? ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span> : ARM::<span class='error' title="no member named &apos;qsub_0&apos; in namespace &apos;llvm::ARM&apos;">qsub_0</span>);</td></tr>
<tr><th id="1892">1892</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="601Vec" title='Vec' data-type='unsigned int' data-ref="601Vec">Vec</dfn> = <var>0</var>; <a class="local col1 ref" href="#601Vec" title='Vec' data-ref="601Vec">Vec</a> &lt; <a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a>; ++<a class="local col1 ref" href="#601Vec" title='Vec' data-ref="601Vec">Vec</a>)</td></tr>
<tr><th id="1893">1893</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>, <a class="local col1 ref" href="#601Vec" title='Vec' data-ref="601Vec">Vec</a>),</td></tr>
<tr><th id="1894">1894</th><td>                <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getTargetExtractSubreg' data-ref="_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE">getTargetExtractSubreg</a>(<a class="local col0 ref" href="#600Sub0" title='Sub0' data-ref="600Sub0">Sub0</a> + <a class="local col1 ref" href="#601Vec" title='Vec' data-ref="601Vec">Vec</a>, <a class="local col4 ref" href="#574dl" title='dl' data-ref="574dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#580VT" title='VT' data-ref="580VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#599SuperReg" title='SuperReg' data-ref="599SuperReg">SuperReg</a>));</td></tr>
<tr><th id="1895">1895</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>, <a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#588VLd" title='VLd' data-ref="588VLd">VLd</a>, <var>1</var>));</td></tr>
<tr><th id="1896">1896</th><td>  <b>if</b> (<a class="local col9 ref" href="#569isUpdating" title='isUpdating' data-ref="569isUpdating">isUpdating</a>)</td></tr>
<tr><th id="1897">1897</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>, <a class="local col0 ref" href="#570NumVecs" title='NumVecs' data-ref="570NumVecs">NumVecs</a> + <var>1</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#588VLd" title='VLd' data-ref="588VLd">VLd</a>, <var>2</var>));</td></tr>
<tr><th id="1898">1898</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col8 ref" href="#568N" title='N' data-ref="568N">N</a>);</td></tr>
<tr><th id="1899">1899</th><td>}</td></tr>
<tr><th id="1900">1900</th><td></td></tr>
<tr><th id="1901">1901</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVST' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectVST(llvm::SDNode * N, bool isUpdating, unsigned int NumVecs, const uint16_t * DOpcodes, const uint16_t * QOpcodes0, const uint16_t * QOpcodes1)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVST</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="602N" title='N' data-type='llvm::SDNode *' data-ref="602N">N</dfn>, <em>bool</em> <dfn class="local col3 decl" id="603isUpdating" title='isUpdating' data-type='bool' data-ref="603isUpdating">isUpdating</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="604NumVecs" title='NumVecs' data-type='unsigned int' data-ref="604NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="1902">1902</th><td>                                <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col5 decl" id="605DOpcodes" title='DOpcodes' data-type='const uint16_t *' data-ref="605DOpcodes">DOpcodes</dfn>,</td></tr>
<tr><th id="1903">1903</th><td>                                <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col6 decl" id="606QOpcodes0" title='QOpcodes0' data-type='const uint16_t *' data-ref="606QOpcodes0">QOpcodes0</dfn>,</td></tr>
<tr><th id="1904">1904</th><td>                                <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col7 decl" id="607QOpcodes1" title='QOpcodes1' data-type='const uint16_t *' data-ref="607QOpcodes1">QOpcodes1</dfn>) {</td></tr>
<tr><th id="1905">1905</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; &quot;VST NumVecs out-of-range&quot;) ? void (0) : __assert_fail (&quot;NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; \&quot;VST NumVecs out-of-range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 1905, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#604NumVecs" title='NumVecs' data-ref="604NumVecs">NumVecs</a> &gt;= <var>1</var> &amp;&amp; <a class="local col4 ref" href="#604NumVecs" title='NumVecs' data-ref="604NumVecs">NumVecs</a> &lt;= <var>4</var> &amp;&amp; <q>"VST NumVecs out-of-range"</q>);</td></tr>
<tr><th id="1906">1906</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="608dl" title='dl' data-type='llvm::SDLoc' data-ref="608dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>);</td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col9 decl" id="609MemAddr" title='MemAddr' data-type='llvm::SDValue' data-ref="609MemAddr">MemAddr</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col0 decl" id="610Align" title='Align' data-type='llvm::SDValue' data-ref="610Align">Align</dfn>;</td></tr>
<tr><th id="1909">1909</th><td>  <em>bool</em> <dfn class="local col1 decl" id="611IsIntrinsic" title='IsIntrinsic' data-type='bool' data-ref="611IsIntrinsic">IsIntrinsic</dfn> = !<a class="local col3 ref" href="#603isUpdating" title='isUpdating' data-ref="603isUpdating">isUpdating</a>;  <i>// By coincidence, all supported updating</i></td></tr>
<tr><th id="1910">1910</th><td>                                   <i>// nodes are not intrinsics.</i></td></tr>
<tr><th id="1911">1911</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="612AddrOpIdx" title='AddrOpIdx' data-type='unsigned int' data-ref="612AddrOpIdx">AddrOpIdx</dfn> = <a class="local col1 ref" href="#611IsIntrinsic" title='IsIntrinsic' data-ref="611IsIntrinsic">IsIntrinsic</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="1912">1912</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="613Vec0Idx" title='Vec0Idx' data-type='unsigned int' data-ref="613Vec0Idx">Vec0Idx</dfn> = <var>3</var>; <i>// AddrOpIdx + (isUpdating ? 2 : 1)</i></td></tr>
<tr><th id="1913">1913</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode6</a>(<a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#612AddrOpIdx" title='AddrOpIdx' data-ref="612AddrOpIdx">AddrOpIdx</a>), <span class='refarg'><a class="local col9 ref" href="#609MemAddr" title='MemAddr' data-ref="609MemAddr">MemAddr</a></span>, <span class='refarg'><a class="local col0 ref" href="#610Align" title='Align' data-ref="610Align">Align</a></span>))</td></tr>
<tr><th id="1914">1914</th><td>    <b>return</b>;</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="614MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="614MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemIntrinsicSDNode" title='llvm::MemIntrinsicSDNode' data-ref="llvm::MemIntrinsicSDNode">MemIntrinsicSDNode</a>&gt;(<a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="1917">1917</th><td></td></tr>
<tr><th id="1918">1918</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="615Chain" title='Chain' data-type='llvm::SDValue' data-ref="615Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1919">1919</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="616VT" title='VT' data-type='llvm::EVT' data-ref="616VT">VT</dfn> = <a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="1920">1920</th><td>  <em>bool</em> <dfn class="local col7 decl" id="617is64BitVector" title='is64BitVector' data-type='bool' data-ref="617is64BitVector">is64BitVector</dfn> = <a class="local col6 ref" href="#616VT" title='VT' data-ref="616VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13is64BitVectorEv" title='llvm::EVT::is64BitVector' data-ref="_ZNK4llvm3EVT13is64BitVectorEv">is64BitVector</a>();</td></tr>
<tr><th id="1921">1921</th><td>  <a class="local col0 ref" href="#610Align" title='Align' data-ref="610Align">Align</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb" title='(anonymous namespace)::ARMDAGToDAGISel::GetVLDSTAlign' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel13GetVLDSTAlignEN4llvm7SDValueERKNS1_5SDLocEjb">GetVLDSTAlign</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#610Align" title='Align' data-ref="610Align">Align</a>, <a class="local col8 ref" href="#608dl" title='dl' data-ref="608dl">dl</a>, <a class="local col4 ref" href="#604NumVecs" title='NumVecs' data-ref="604NumVecs">NumVecs</a>, <a class="local col7 ref" href="#617is64BitVector" title='is64BitVector' data-ref="617is64BitVector">is64BitVector</a>);</td></tr>
<tr><th id="1922">1922</th><td></td></tr>
<tr><th id="1923">1923</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="618OpcodeIndex" title='OpcodeIndex' data-type='unsigned int' data-ref="618OpcodeIndex">OpcodeIndex</dfn>;</td></tr>
<tr><th id="1924">1924</th><td>  <b>switch</b> (<a class="local col6 ref" href="#616VT" title='VT' data-ref="616VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1925">1925</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled vst type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 1925)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled vst type"</q>);</td></tr>
<tr><th id="1926">1926</th><td>    <i>// Double-register operations:</i></td></tr>
<tr><th id="1927">1927</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>:  <a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="1928">1928</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>:</td></tr>
<tr><th id="1929">1929</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>: <a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="1930">1930</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>:</td></tr>
<tr><th id="1931">1931</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>: <a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="1932">1932</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a>: <a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a> = <var>3</var>; <b>break</b>;</td></tr>
<tr><th id="1933">1933</th><td>    <i>// Quad-register operations:</i></td></tr>
<tr><th id="1934">1934</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>: <a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="1935">1935</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>:</td></tr>
<tr><th id="1936">1936</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>: <a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="1937">1937</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>:</td></tr>
<tr><th id="1938">1938</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>: <a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="1939">1939</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f64" title='llvm::MVT::SimpleValueType::v2f64' data-ref="llvm::MVT::SimpleValueType::v2f64">v2f64</a>:</td></tr>
<tr><th id="1940">1940</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>: <a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a> = <var>3</var>; <b>break</b>;</td></tr>
<tr><th id="1941">1941</th><td>  }</td></tr>
<tr><th id="1942">1942</th><td></td></tr>
<tr><th id="1943">1943</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col9 decl" id="619ResTys" title='ResTys' data-type='std::vector&lt;EVT&gt;' data-ref="619ResTys">ResTys</dfn>;</td></tr>
<tr><th id="1944">1944</th><td>  <b>if</b> (<a class="local col3 ref" href="#603isUpdating" title='isUpdating' data-ref="603isUpdating">isUpdating</a>)</td></tr>
<tr><th id="1945">1945</th><td>    <a class="local col9 ref" href="#619ResTys" title='ResTys' data-ref="619ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1946">1946</th><td>  <a class="local col9 ref" href="#619ResTys" title='ResTys' data-ref="619ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>);</td></tr>
<tr><th id="1947">1947</th><td></td></tr>
<tr><th id="1948">1948</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="620Pred" title='Pred' data-type='llvm::SDValue' data-ref="620Pred">Pred</dfn> = <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col8 ref" href="#608dl" title='dl' data-ref="608dl">dl</a>);</td></tr>
<tr><th id="1949">1949</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="621Reg0" title='Reg0' data-type='llvm::SDValue' data-ref="621Reg0">Reg0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1950">1950</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>7</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="622Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 7&gt;' data-ref="622Ops">Ops</dfn>;</td></tr>
<tr><th id="1951">1951</th><td></td></tr>
<tr><th id="1952">1952</th><td>  <i>// Double registers and VST1/VST2 quad registers are directly supported.</i></td></tr>
<tr><th id="1953">1953</th><td>  <b>if</b> (<a class="local col7 ref" href="#617is64BitVector" title='is64BitVector' data-ref="617is64BitVector">is64BitVector</a> || <a class="local col4 ref" href="#604NumVecs" title='NumVecs' data-ref="604NumVecs">NumVecs</a> &lt;= <var>2</var>) {</td></tr>
<tr><th id="1954">1954</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col3 decl" id="623SrcReg" title='SrcReg' data-type='llvm::SDValue' data-ref="623SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="1955">1955</th><td>    <b>if</b> (<a class="local col4 ref" href="#604NumVecs" title='NumVecs' data-ref="604NumVecs">NumVecs</a> == <var>1</var>) {</td></tr>
<tr><th id="1956">1956</th><td>      <a class="local col3 ref" href="#623SrcReg" title='SrcReg' data-ref="623SrcReg">SrcReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a>);</td></tr>
<tr><th id="1957">1957</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#617is64BitVector" title='is64BitVector' data-ref="617is64BitVector">is64BitVector</a>) {</td></tr>
<tr><th id="1958">1958</th><td>      <i>// Form a REG_SEQUENCE to force register allocation.</i></td></tr>
<tr><th id="1959">1959</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="624V0" title='V0' data-type='llvm::SDValue' data-ref="624V0">V0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a> + <var>0</var>);</td></tr>
<tr><th id="1960">1960</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="625V1" title='V1' data-type='llvm::SDValue' data-ref="625V1">V1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a> + <var>1</var>);</td></tr>
<tr><th id="1961">1961</th><td>      <b>if</b> (<a class="local col4 ref" href="#604NumVecs" title='NumVecs' data-ref="604NumVecs">NumVecs</a> == <var>2</var>)</td></tr>
<tr><th id="1962">1962</th><td>        <a class="local col3 ref" href="#623SrcReg" title='SrcReg' data-ref="623SrcReg">SrcReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createDRegPairNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createDRegPairNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#624V0" title='V0' data-ref="624V0">V0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#625V1" title='V1' data-ref="625V1">V1</a>), <var>0</var>);</td></tr>
<tr><th id="1963">1963</th><td>      <b>else</b> {</td></tr>
<tr><th id="1964">1964</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="626V2" title='V2' data-type='llvm::SDValue' data-ref="626V2">V2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a> + <var>2</var>);</td></tr>
<tr><th id="1965">1965</th><td>        <i>// If it's a vst3, form a quad D-register and leave the last part as</i></td></tr>
<tr><th id="1966">1966</th><td><i>        // an undef.</i></td></tr>
<tr><th id="1967">1967</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="627V3" title='V3' data-type='llvm::SDValue' data-ref="627V3">V3</dfn> = (<a class="local col4 ref" href="#604NumVecs" title='NumVecs' data-ref="604NumVecs">NumVecs</a> == <var>3</var>)</td></tr>
<tr><th id="1968">1968</th><td>          ? <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>,<a class="local col8 ref" href="#608dl" title='dl' data-ref="608dl">dl</a>,<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#616VT" title='VT' data-ref="616VT">VT</a>), <var>0</var>)</td></tr>
<tr><th id="1969">1969</th><td>          : <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a> + <var>3</var>);</td></tr>
<tr><th id="1970">1970</th><td>        <a class="local col3 ref" href="#623SrcReg" title='SrcReg' data-ref="623SrcReg">SrcReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadDRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadDRegsNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadDRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadDRegsNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i64" title='llvm::MVT::SimpleValueType::v4i64' data-ref="llvm::MVT::SimpleValueType::v4i64">v4i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#624V0" title='V0' data-ref="624V0">V0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#625V1" title='V1' data-ref="625V1">V1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#626V2" title='V2' data-ref="626V2">V2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#627V3" title='V3' data-ref="627V3">V3</a>), <var>0</var>);</td></tr>
<tr><th id="1971">1971</th><td>      }</td></tr>
<tr><th id="1972">1972</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1973">1973</th><td>      <i>// Form a QQ register.</i></td></tr>
<tr><th id="1974">1974</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="628Q0" title='Q0' data-type='llvm::SDValue' data-ref="628Q0">Q0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a>);</td></tr>
<tr><th id="1975">1975</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="629Q1" title='Q1' data-type='llvm::SDValue' data-ref="629Q1">Q1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a> + <var>1</var>);</td></tr>
<tr><th id="1976">1976</th><td>      <a class="local col3 ref" href="#623SrcReg" title='SrcReg' data-ref="623SrcReg">SrcReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createQRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQRegPairNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createQRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createQRegPairNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i64" title='llvm::MVT::SimpleValueType::v4i64' data-ref="llvm::MVT::SimpleValueType::v4i64">v4i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#628Q0" title='Q0' data-ref="628Q0">Q0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#629Q1" title='Q1' data-ref="629Q1">Q1</a>), <var>0</var>);</td></tr>
<tr><th id="1977">1977</th><td>    }</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="630Opc" title='Opc' data-type='unsigned int' data-ref="630Opc">Opc</dfn> = (<a class="local col7 ref" href="#617is64BitVector" title='is64BitVector' data-ref="617is64BitVector">is64BitVector</a> ? <a class="local col5 ref" href="#605DOpcodes" title='DOpcodes' data-ref="605DOpcodes">DOpcodes</a>[<a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a>] :</td></tr>
<tr><th id="1980">1980</th><td>                    <a class="local col6 ref" href="#606QOpcodes0" title='QOpcodes0' data-ref="606QOpcodes0">QOpcodes0</a>[<a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a>]);</td></tr>
<tr><th id="1981">1981</th><td>    <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#609MemAddr" title='MemAddr' data-ref="609MemAddr">MemAddr</a>);</td></tr>
<tr><th id="1982">1982</th><td>    <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#610Align" title='Align' data-ref="610Align">Align</a>);</td></tr>
<tr><th id="1983">1983</th><td>    <b>if</b> (<a class="local col3 ref" href="#603isUpdating" title='isUpdating' data-ref="603isUpdating">isUpdating</a>) {</td></tr>
<tr><th id="1984">1984</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="631Inc" title='Inc' data-type='llvm::SDValue' data-ref="631Inc">Inc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#612AddrOpIdx" title='AddrOpIdx' data-ref="612AddrOpIdx">AddrOpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="1985">1985</th><td>      <em>bool</em> <dfn class="local col2 decl" id="632IsImmUpdate" title='IsImmUpdate' data-type='bool' data-ref="632IsImmUpdate">IsImmUpdate</dfn> = <a class="tu ref" href="#_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj" title='isPerfectIncrement' data-use='c' data-ref="_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj">isPerfectIncrement</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#631Inc" title='Inc' data-ref="631Inc">Inc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#616VT" title='VT' data-ref="616VT">VT</a>, <a class="local col4 ref" href="#604NumVecs" title='NumVecs' data-ref="604NumVecs">NumVecs</a>);</td></tr>
<tr><th id="1986">1986</th><td>      <b>if</b> (!<a class="local col2 ref" href="#632IsImmUpdate" title='IsImmUpdate' data-ref="632IsImmUpdate">IsImmUpdate</a>) {</td></tr>
<tr><th id="1987">1987</th><td>        <i>// We use a VST1 for v1i64 even if the pseudo says VST2/3/4, so</i></td></tr>
<tr><th id="1988">1988</th><td><i>        // check for the opcode rather than the number of vector elements.</i></td></tr>
<tr><th id="1989">1989</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL10isVSTfixedj" title='isVSTfixed' data-use='c' data-ref="_ZL10isVSTfixedj">isVSTfixed</a>(<a class="local col0 ref" href="#630Opc" title='Opc' data-ref="630Opc">Opc</a>))</td></tr>
<tr><th id="1990">1990</th><td>          <a class="local col0 ref" href="#630Opc" title='Opc' data-ref="630Opc">Opc</a> = <a class="tu ref" href="#_ZL28getVLDSTRegisterUpdateOpcodej" title='getVLDSTRegisterUpdateOpcode' data-use='c' data-ref="_ZL28getVLDSTRegisterUpdateOpcodej">getVLDSTRegisterUpdateOpcode</a>(<a class="local col0 ref" href="#630Opc" title='Opc' data-ref="630Opc">Opc</a>);</td></tr>
<tr><th id="1991">1991</th><td>        <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#631Inc" title='Inc' data-ref="631Inc">Inc</a>);</td></tr>
<tr><th id="1992">1992</th><td>      }</td></tr>
<tr><th id="1993">1993</th><td>      <i>// VST1/VST2 fixed increment does not need Reg0 so only include it in</i></td></tr>
<tr><th id="1994">1994</th><td><i>      // the operands if not such an opcode.</i></td></tr>
<tr><th id="1995">1995</th><td>      <b>else</b> <b>if</b> (!<a class="tu ref" href="#_ZL10isVSTfixedj" title='isVSTfixed' data-use='c' data-ref="_ZL10isVSTfixedj">isVSTfixed</a>(<a class="local col0 ref" href="#630Opc" title='Opc' data-ref="630Opc">Opc</a>))</td></tr>
<tr><th id="1996">1996</th><td>        <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#621Reg0" title='Reg0' data-ref="621Reg0">Reg0</a>);</td></tr>
<tr><th id="1997">1997</th><td>    }</td></tr>
<tr><th id="1998">1998</th><td>    <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#623SrcReg" title='SrcReg' data-ref="623SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1999">1999</th><td>    <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#620Pred" title='Pred' data-ref="620Pred">Pred</a>);</td></tr>
<tr><th id="2000">2000</th><td>    <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#621Reg0" title='Reg0' data-ref="621Reg0">Reg0</a>);</td></tr>
<tr><th id="2001">2001</th><td>    <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#615Chain" title='Chain' data-ref="615Chain">Chain</a>);</td></tr>
<tr><th id="2002">2002</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="633VSt" title='VSt' data-type='llvm::SDNode *' data-ref="633VSt">VSt</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col0 ref" href="#630Opc" title='Opc' data-ref="630Opc">Opc</a>, <a class="local col8 ref" href="#608dl" title='dl' data-ref="608dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col9 ref" href="#619ResTys" title='ResTys' data-ref="619ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>);</td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td>    <i>// Transfer memoperands.</i></td></tr>
<tr><th id="2005">2005</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col3 ref" href="#633VSt" title='VSt' data-ref="633VSt">VSt</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#614MemOp" title='MemOp' data-ref="614MemOp">MemOp</a>});</td></tr>
<tr><th id="2006">2006</th><td></td></tr>
<tr><th id="2007">2007</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>, <a class="local col3 ref" href="#633VSt" title='VSt' data-ref="633VSt">VSt</a>);</td></tr>
<tr><th id="2008">2008</th><td>    <b>return</b>;</td></tr>
<tr><th id="2009">2009</th><td>  }</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>  <i>// Otherwise, quad registers are stored with two separate instructions,</i></td></tr>
<tr><th id="2012">2012</th><td><i>  // where one stores the even registers and the other stores the odd registers.</i></td></tr>
<tr><th id="2013">2013</th><td><i></i></td></tr>
<tr><th id="2014">2014</th><td><i>  // Form the QQQQ REG_SEQUENCE.</i></td></tr>
<tr><th id="2015">2015</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="634V0" title='V0' data-type='llvm::SDValue' data-ref="634V0">V0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a> + <var>0</var>);</td></tr>
<tr><th id="2016">2016</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="635V1" title='V1' data-type='llvm::SDValue' data-ref="635V1">V1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a> + <var>1</var>);</td></tr>
<tr><th id="2017">2017</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="636V2" title='V2' data-type='llvm::SDValue' data-ref="636V2">V2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a> + <var>2</var>);</td></tr>
<tr><th id="2018">2018</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="637V3" title='V3' data-type='llvm::SDValue' data-ref="637V3">V3</dfn> = (<a class="local col4 ref" href="#604NumVecs" title='NumVecs' data-ref="604NumVecs">NumVecs</a> == <var>3</var>)</td></tr>
<tr><th id="2019">2019</th><td>    ? <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>, <a class="local col8 ref" href="#608dl" title='dl' data-ref="608dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#616VT" title='VT' data-ref="616VT">VT</a>), <var>0</var>)</td></tr>
<tr><th id="2020">2020</th><td>    : <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613Vec0Idx" title='Vec0Idx' data-ref="613Vec0Idx">Vec0Idx</a> + <var>3</var>);</td></tr>
<tr><th id="2021">2021</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="638RegSeq" title='RegSeq' data-type='llvm::SDValue' data-ref="638RegSeq">RegSeq</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadQRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadQRegsNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadQRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadQRegsNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i64" title='llvm::MVT::SimpleValueType::v8i64' data-ref="llvm::MVT::SimpleValueType::v8i64">v8i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#634V0" title='V0' data-ref="634V0">V0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#635V1" title='V1' data-ref="635V1">V1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#636V2" title='V2' data-ref="636V2">V2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#637V3" title='V3' data-ref="637V3">V3</a>), <var>0</var>);</td></tr>
<tr><th id="2022">2022</th><td></td></tr>
<tr><th id="2023">2023</th><td>  <i>// Store the even D registers.  This is always an updating store, so that it</i></td></tr>
<tr><th id="2024">2024</th><td><i>  // provides the address to the second store for the odd subregs.</i></td></tr>
<tr><th id="2025">2025</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="639OpsA" title='OpsA' data-type='const llvm::SDValue [7]' data-ref="639OpsA">OpsA</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#609MemAddr" title='MemAddr' data-ref="609MemAddr">MemAddr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#610Align" title='Align' data-ref="610Align">Align</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#621Reg0" title='Reg0' data-ref="621Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#638RegSeq" title='RegSeq' data-ref="638RegSeq">RegSeq</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#620Pred" title='Pred' data-ref="620Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#621Reg0" title='Reg0' data-ref="621Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#615Chain" title='Chain' data-ref="615Chain">Chain</a> };</td></tr>
<tr><th id="2026">2026</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="640VStA" title='VStA' data-type='llvm::SDNode *' data-ref="640VStA">VStA</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col6 ref" href="#606QOpcodes0" title='QOpcodes0' data-ref="606QOpcodes0">QOpcodes0</a>[<a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a>], <a class="local col8 ref" href="#608dl" title='dl' data-ref="608dl">dl</a>,</td></tr>
<tr><th id="2027">2027</th><td>                                        <a class="local col9 ref" href="#609MemAddr" title='MemAddr' data-ref="609MemAddr">MemAddr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>(),</td></tr>
<tr><th id="2028">2028</th><td>                                        <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col9 ref" href="#639OpsA" title='OpsA' data-ref="639OpsA">OpsA</a>);</td></tr>
<tr><th id="2029">2029</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col0 ref" href="#640VStA" title='VStA' data-ref="640VStA">VStA</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#614MemOp" title='MemOp' data-ref="614MemOp">MemOp</a>});</td></tr>
<tr><th id="2030">2030</th><td>  <a class="local col5 ref" href="#615Chain" title='Chain' data-ref="615Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col0 ref" href="#640VStA" title='VStA' data-ref="640VStA">VStA</a>, <var>1</var>);</td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td>  <i>// Store the odd D registers.</i></td></tr>
<tr><th id="2033">2033</th><td>  <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col0 ref" href="#640VStA" title='VStA' data-ref="640VStA">VStA</a>, <var>0</var>));</td></tr>
<tr><th id="2034">2034</th><td>  <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#610Align" title='Align' data-ref="610Align">Align</a>);</td></tr>
<tr><th id="2035">2035</th><td>  <b>if</b> (<a class="local col3 ref" href="#603isUpdating" title='isUpdating' data-ref="603isUpdating">isUpdating</a>) {</td></tr>
<tr><th id="2036">2036</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="641Inc" title='Inc' data-type='llvm::SDValue' data-ref="641Inc">Inc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#612AddrOpIdx" title='AddrOpIdx' data-ref="612AddrOpIdx">AddrOpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="2037">2037</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isa&lt;ConstantSDNode&gt;(Inc.getNode()) &amp;&amp; &quot;only constant post-increment update allowed for VST3/4&quot;) ? void (0) : __assert_fail (&quot;isa&lt;ConstantSDNode&gt;(Inc.getNode()) &amp;&amp; \&quot;only constant post-increment update allowed for VST3/4\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2038, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#641Inc" title='Inc' data-ref="641Inc">Inc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()) &amp;&amp;</td></tr>
<tr><th id="2038">2038</th><td>           <q>"only constant post-increment update allowed for VST3/4"</q>);</td></tr>
<tr><th id="2039">2039</th><td>    (<em>void</em>)<a class="local col1 ref" href="#641Inc" title='Inc' data-ref="641Inc">Inc</a>;</td></tr>
<tr><th id="2040">2040</th><td>    <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#621Reg0" title='Reg0' data-ref="621Reg0">Reg0</a>);</td></tr>
<tr><th id="2041">2041</th><td>  }</td></tr>
<tr><th id="2042">2042</th><td>  <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#638RegSeq" title='RegSeq' data-ref="638RegSeq">RegSeq</a>);</td></tr>
<tr><th id="2043">2043</th><td>  <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#620Pred" title='Pred' data-ref="620Pred">Pred</a>);</td></tr>
<tr><th id="2044">2044</th><td>  <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#621Reg0" title='Reg0' data-ref="621Reg0">Reg0</a>);</td></tr>
<tr><th id="2045">2045</th><td>  <a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#615Chain" title='Chain' data-ref="615Chain">Chain</a>);</td></tr>
<tr><th id="2046">2046</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="642VStB" title='VStB' data-type='llvm::SDNode *' data-ref="642VStB">VStB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col7 ref" href="#607QOpcodes1" title='QOpcodes1' data-ref="607QOpcodes1">QOpcodes1</a>[<a class="local col8 ref" href="#618OpcodeIndex" title='OpcodeIndex' data-ref="618OpcodeIndex">OpcodeIndex</a>], <a class="local col8 ref" href="#608dl" title='dl' data-ref="608dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col9 ref" href="#619ResTys" title='ResTys' data-ref="619ResTys">ResTys</a>,</td></tr>
<tr><th id="2047">2047</th><td>                                        <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#622Ops" title='Ops' data-ref="622Ops">Ops</a>);</td></tr>
<tr><th id="2048">2048</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col2 ref" href="#642VStB" title='VStB' data-ref="642VStB">VStB</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#614MemOp" title='MemOp' data-ref="614MemOp">MemOp</a>});</td></tr>
<tr><th id="2049">2049</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col2 ref" href="#602N" title='N' data-ref="602N">N</a>, <a class="local col2 ref" href="#642VStB" title='VStB' data-ref="642VStB">VStB</a>);</td></tr>
<tr><th id="2050">2050</th><td>}</td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDSTLane' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectVLDSTLane(llvm::SDNode * N, bool IsLoad, bool isUpdating, unsigned int NumVecs, const uint16_t * DOpcodes, const uint16_t * QOpcodes)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">SelectVLDSTLane</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="643N" title='N' data-type='llvm::SDNode *' data-ref="643N">N</dfn>, <em>bool</em> <dfn class="local col4 decl" id="644IsLoad" title='IsLoad' data-type='bool' data-ref="644IsLoad">IsLoad</dfn>, <em>bool</em> <dfn class="local col5 decl" id="645isUpdating" title='isUpdating' data-type='bool' data-ref="645isUpdating">isUpdating</dfn>,</td></tr>
<tr><th id="2053">2053</th><td>                                      <em>unsigned</em> <dfn class="local col6 decl" id="646NumVecs" title='NumVecs' data-type='unsigned int' data-ref="646NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="2054">2054</th><td>                                      <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col7 decl" id="647DOpcodes" title='DOpcodes' data-type='const uint16_t *' data-ref="647DOpcodes">DOpcodes</dfn>,</td></tr>
<tr><th id="2055">2055</th><td>                                      <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col8 decl" id="648QOpcodes" title='QOpcodes' data-type='const uint16_t *' data-ref="648QOpcodes">QOpcodes</dfn>) {</td></tr>
<tr><th id="2056">2056</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumVecs &gt;=2 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; &quot;VLDSTLane NumVecs out-of-range&quot;) ? void (0) : __assert_fail (&quot;NumVecs &gt;=2 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; \&quot;VLDSTLane NumVecs out-of-range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2056, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a> &gt;=<var>2</var> &amp;&amp; <a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a> &lt;= <var>4</var> &amp;&amp; <q>"VLDSTLane NumVecs out-of-range"</q>);</td></tr>
<tr><th id="2057">2057</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="649dl" title='dl' data-type='llvm::SDLoc' data-ref="649dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>);</td></tr>
<tr><th id="2058">2058</th><td></td></tr>
<tr><th id="2059">2059</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col0 decl" id="650MemAddr" title='MemAddr' data-type='llvm::SDValue' data-ref="650MemAddr">MemAddr</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col1 decl" id="651Align" title='Align' data-type='llvm::SDValue' data-ref="651Align">Align</dfn>;</td></tr>
<tr><th id="2060">2060</th><td>  <em>bool</em> <dfn class="local col2 decl" id="652IsIntrinsic" title='IsIntrinsic' data-type='bool' data-ref="652IsIntrinsic">IsIntrinsic</dfn> = !<a class="local col5 ref" href="#645isUpdating" title='isUpdating' data-ref="645isUpdating">isUpdating</a>;  <i>// By coincidence, all supported updating</i></td></tr>
<tr><th id="2061">2061</th><td>                                   <i>// nodes are not intrinsics.</i></td></tr>
<tr><th id="2062">2062</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="653AddrOpIdx" title='AddrOpIdx' data-type='unsigned int' data-ref="653AddrOpIdx">AddrOpIdx</dfn> = <a class="local col2 ref" href="#652IsIntrinsic" title='IsIntrinsic' data-ref="652IsIntrinsic">IsIntrinsic</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="2063">2063</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="654Vec0Idx" title='Vec0Idx' data-type='unsigned int' data-ref="654Vec0Idx">Vec0Idx</dfn> = <var>3</var>; <i>// AddrOpIdx + (isUpdating ? 2 : 1)</i></td></tr>
<tr><th id="2064">2064</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode6</a>(<a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#653AddrOpIdx" title='AddrOpIdx' data-ref="653AddrOpIdx">AddrOpIdx</a>), <span class='refarg'><a class="local col0 ref" href="#650MemAddr" title='MemAddr' data-ref="650MemAddr">MemAddr</a></span>, <span class='refarg'><a class="local col1 ref" href="#651Align" title='Align' data-ref="651Align">Align</a></span>))</td></tr>
<tr><th id="2065">2065</th><td>    <b>return</b>;</td></tr>
<tr><th id="2066">2066</th><td></td></tr>
<tr><th id="2067">2067</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="655MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="655MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemIntrinsicSDNode" title='llvm::MemIntrinsicSDNode' data-ref="llvm::MemIntrinsicSDNode">MemIntrinsicSDNode</a>&gt;(<a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="2068">2068</th><td></td></tr>
<tr><th id="2069">2069</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="656Chain" title='Chain' data-type='llvm::SDValue' data-ref="656Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2070">2070</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="657Lane" title='Lane' data-type='unsigned int' data-ref="657Lane">Lane</dfn> =</td></tr>
<tr><th id="2071">2071</th><td>    <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#654Vec0Idx" title='Vec0Idx' data-ref="654Vec0Idx">Vec0Idx</a> + <a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2072">2072</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="658VT" title='VT' data-type='llvm::EVT' data-ref="658VT">VT</dfn> = <a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#654Vec0Idx" title='Vec0Idx' data-ref="654Vec0Idx">Vec0Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="2073">2073</th><td>  <em>bool</em> <dfn class="local col9 decl" id="659is64BitVector" title='is64BitVector' data-type='bool' data-ref="659is64BitVector">is64BitVector</dfn> = <a class="local col8 ref" href="#658VT" title='VT' data-ref="658VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13is64BitVectorEv" title='llvm::EVT::is64BitVector' data-ref="_ZNK4llvm3EVT13is64BitVectorEv">is64BitVector</a>();</td></tr>
<tr><th id="2074">2074</th><td></td></tr>
<tr><th id="2075">2075</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="660Alignment" title='Alignment' data-type='unsigned int' data-ref="660Alignment">Alignment</dfn> = <var>0</var>;</td></tr>
<tr><th id="2076">2076</th><td>  <b>if</b> (<a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a> != <var>3</var>) {</td></tr>
<tr><th id="2077">2077</th><td>    <a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col1 ref" href="#651Align" title='Align' data-ref="651Align">Align</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2078">2078</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="661NumBytes" title='NumBytes' data-type='unsigned int' data-ref="661NumBytes">NumBytes</dfn> = <a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a> * <a class="local col8 ref" href="#658VT" title='VT' data-ref="658VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT19getScalarSizeInBitsEv" title='llvm::EVT::getScalarSizeInBits' data-ref="_ZNK4llvm3EVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="2079">2079</th><td>    <b>if</b> (<a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a> &gt; <a class="local col1 ref" href="#661NumBytes" title='NumBytes' data-ref="661NumBytes">NumBytes</a>)</td></tr>
<tr><th id="2080">2080</th><td>      <a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a> = <a class="local col1 ref" href="#661NumBytes" title='NumBytes' data-ref="661NumBytes">NumBytes</a>;</td></tr>
<tr><th id="2081">2081</th><td>    <b>if</b> (<a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a> &lt; <var>8</var> &amp;&amp; <a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a> &lt; <a class="local col1 ref" href="#661NumBytes" title='NumBytes' data-ref="661NumBytes">NumBytes</a>)</td></tr>
<tr><th id="2082">2082</th><td>      <a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a> = <var>0</var>;</td></tr>
<tr><th id="2083">2083</th><td>    <i>// Alignment must be a power of two; make sure of that.</i></td></tr>
<tr><th id="2084">2084</th><td>    <a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a> = (<a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a> &amp; -<a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a>);</td></tr>
<tr><th id="2085">2085</th><td>    <b>if</b> (<a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a> == <var>1</var>)</td></tr>
<tr><th id="2086">2086</th><td>      <a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a> = <var>0</var>;</td></tr>
<tr><th id="2087">2087</th><td>  }</td></tr>
<tr><th id="2088">2088</th><td>  <a class="local col1 ref" href="#651Align" title='Align' data-ref="651Align">Align</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#660Alignment" title='Alignment' data-ref="660Alignment">Alignment</a>, <a class="local col9 ref" href="#649dl" title='dl' data-ref="649dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2089">2089</th><td></td></tr>
<tr><th id="2090">2090</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="662OpcodeIndex" title='OpcodeIndex' data-type='unsigned int' data-ref="662OpcodeIndex">OpcodeIndex</dfn>;</td></tr>
<tr><th id="2091">2091</th><td>  <b>switch</b> (<a class="local col8 ref" href="#658VT" title='VT' data-ref="658VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="2092">2092</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled vld/vst lane type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2092)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled vld/vst lane type"</q>);</td></tr>
<tr><th id="2093">2093</th><td>    <i>// Double-register operations:</i></td></tr>
<tr><th id="2094">2094</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>:  <a class="local col2 ref" href="#662OpcodeIndex" title='OpcodeIndex' data-ref="662OpcodeIndex">OpcodeIndex</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="2095">2095</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>:</td></tr>
<tr><th id="2096">2096</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>: <a class="local col2 ref" href="#662OpcodeIndex" title='OpcodeIndex' data-ref="662OpcodeIndex">OpcodeIndex</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="2097">2097</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>:</td></tr>
<tr><th id="2098">2098</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>: <a class="local col2 ref" href="#662OpcodeIndex" title='OpcodeIndex' data-ref="662OpcodeIndex">OpcodeIndex</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2099">2099</th><td>    <i>// Quad-register operations:</i></td></tr>
<tr><th id="2100">2100</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>:</td></tr>
<tr><th id="2101">2101</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>: <a class="local col2 ref" href="#662OpcodeIndex" title='OpcodeIndex' data-ref="662OpcodeIndex">OpcodeIndex</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="2102">2102</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>:</td></tr>
<tr><th id="2103">2103</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>: <a class="local col2 ref" href="#662OpcodeIndex" title='OpcodeIndex' data-ref="662OpcodeIndex">OpcodeIndex</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="2104">2104</th><td>  }</td></tr>
<tr><th id="2105">2105</th><td></td></tr>
<tr><th id="2106">2106</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col3 decl" id="663ResTys" title='ResTys' data-type='std::vector&lt;EVT&gt;' data-ref="663ResTys">ResTys</dfn>;</td></tr>
<tr><th id="2107">2107</th><td>  <b>if</b> (<a class="local col4 ref" href="#644IsLoad" title='IsLoad' data-ref="644IsLoad">IsLoad</a>) {</td></tr>
<tr><th id="2108">2108</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="664ResTyElts" title='ResTyElts' data-type='unsigned int' data-ref="664ResTyElts">ResTyElts</dfn> = (<a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a> == <var>3</var>) ? <var>4</var> : <a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a>;</td></tr>
<tr><th id="2109">2109</th><td>    <b>if</b> (!<a class="local col9 ref" href="#659is64BitVector" title='is64BitVector' data-ref="659is64BitVector">is64BitVector</a>)</td></tr>
<tr><th id="2110">2110</th><td>      <a class="local col4 ref" href="#664ResTyElts" title='ResTyElts' data-ref="664ResTyElts">ResTyElts</a> *= <var>2</var>;</td></tr>
<tr><th id="2111">2111</th><td>    <a class="local col3 ref" href="#663ResTys" title='ResTys' data-ref="663ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>,</td></tr>
<tr><th id="2112">2112</th><td>                                      <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="local col4 ref" href="#664ResTyElts" title='ResTyElts' data-ref="664ResTyElts">ResTyElts</a>));</td></tr>
<tr><th id="2113">2113</th><td>  }</td></tr>
<tr><th id="2114">2114</th><td>  <b>if</b> (<a class="local col5 ref" href="#645isUpdating" title='isUpdating' data-ref="645isUpdating">isUpdating</a>)</td></tr>
<tr><th id="2115">2115</th><td>    <a class="local col3 ref" href="#663ResTys" title='ResTys' data-ref="663ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2116">2116</th><td>  <a class="local col3 ref" href="#663ResTys" title='ResTys' data-ref="663ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>);</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="665Pred" title='Pred' data-type='llvm::SDValue' data-ref="665Pred">Pred</dfn> = <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col9 ref" href="#649dl" title='dl' data-ref="649dl">dl</a>);</td></tr>
<tr><th id="2119">2119</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="666Reg0" title='Reg0' data-type='llvm::SDValue' data-ref="666Reg0">Reg0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2120">2120</th><td></td></tr>
<tr><th id="2121">2121</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="667Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 8&gt;' data-ref="667Ops">Ops</dfn>;</td></tr>
<tr><th id="2122">2122</th><td>  <a class="local col7 ref" href="#667Ops" title='Ops' data-ref="667Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#650MemAddr" title='MemAddr' data-ref="650MemAddr">MemAddr</a>);</td></tr>
<tr><th id="2123">2123</th><td>  <a class="local col7 ref" href="#667Ops" title='Ops' data-ref="667Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#651Align" title='Align' data-ref="651Align">Align</a>);</td></tr>
<tr><th id="2124">2124</th><td>  <b>if</b> (<a class="local col5 ref" href="#645isUpdating" title='isUpdating' data-ref="645isUpdating">isUpdating</a>) {</td></tr>
<tr><th id="2125">2125</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="668Inc" title='Inc' data-type='llvm::SDValue' data-ref="668Inc">Inc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#653AddrOpIdx" title='AddrOpIdx' data-ref="653AddrOpIdx">AddrOpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="2126">2126</th><td>    <em>bool</em> <dfn class="local col9 decl" id="669IsImmUpdate" title='IsImmUpdate' data-type='bool' data-ref="669IsImmUpdate">IsImmUpdate</dfn> =</td></tr>
<tr><th id="2127">2127</th><td>        <a class="tu ref" href="#_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj" title='isPerfectIncrement' data-use='c' data-ref="_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj">isPerfectIncrement</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#668Inc" title='Inc' data-ref="668Inc">Inc</a>, <a class="local col8 ref" href="#658VT" title='VT' data-ref="658VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>(), <a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a>);</td></tr>
<tr><th id="2128">2128</th><td>    <a class="local col7 ref" href="#667Ops" title='Ops' data-ref="667Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#669IsImmUpdate" title='IsImmUpdate' data-ref="669IsImmUpdate">IsImmUpdate</a> ? <a class="local col6 ref" href="#666Reg0" title='Reg0' data-ref="666Reg0">Reg0</a> : <a class="local col8 ref" href="#668Inc" title='Inc' data-ref="668Inc">Inc</a>);</td></tr>
<tr><th id="2129">2129</th><td>  }</td></tr>
<tr><th id="2130">2130</th><td></td></tr>
<tr><th id="2131">2131</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col0 decl" id="670SuperReg" title='SuperReg' data-type='llvm::SDValue' data-ref="670SuperReg">SuperReg</dfn>;</td></tr>
<tr><th id="2132">2132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="671V0" title='V0' data-type='llvm::SDValue' data-ref="671V0">V0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#654Vec0Idx" title='Vec0Idx' data-ref="654Vec0Idx">Vec0Idx</a> + <var>0</var>);</td></tr>
<tr><th id="2133">2133</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="672V1" title='V1' data-type='llvm::SDValue' data-ref="672V1">V1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#654Vec0Idx" title='Vec0Idx' data-ref="654Vec0Idx">Vec0Idx</a> + <var>1</var>);</td></tr>
<tr><th id="2134">2134</th><td>  <b>if</b> (<a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a> == <var>2</var>) {</td></tr>
<tr><th id="2135">2135</th><td>    <b>if</b> (<a class="local col9 ref" href="#659is64BitVector" title='is64BitVector' data-ref="659is64BitVector">is64BitVector</a>)</td></tr>
<tr><th id="2136">2136</th><td>      <a class="local col0 ref" href="#670SuperReg" title='SuperReg' data-ref="670SuperReg">SuperReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createDRegPairNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createDRegPairNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#671V0" title='V0' data-ref="671V0">V0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#672V1" title='V1' data-ref="672V1">V1</a>), <var>0</var>);</td></tr>
<tr><th id="2137">2137</th><td>    <b>else</b></td></tr>
<tr><th id="2138">2138</th><td>      <a class="local col0 ref" href="#670SuperReg" title='SuperReg' data-ref="670SuperReg">SuperReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createQRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQRegPairNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createQRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createQRegPairNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i64" title='llvm::MVT::SimpleValueType::v4i64' data-ref="llvm::MVT::SimpleValueType::v4i64">v4i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#671V0" title='V0' data-ref="671V0">V0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#672V1" title='V1' data-ref="672V1">V1</a>), <var>0</var>);</td></tr>
<tr><th id="2139">2139</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2140">2140</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="673V2" title='V2' data-type='llvm::SDValue' data-ref="673V2">V2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#654Vec0Idx" title='Vec0Idx' data-ref="654Vec0Idx">Vec0Idx</a> + <var>2</var>);</td></tr>
<tr><th id="2141">2141</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="674V3" title='V3' data-type='llvm::SDValue' data-ref="674V3">V3</dfn> = (<a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a> == <var>3</var>)</td></tr>
<tr><th id="2142">2142</th><td>      ? <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>, <a class="local col9 ref" href="#649dl" title='dl' data-ref="649dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#658VT" title='VT' data-ref="658VT">VT</a>), <var>0</var>)</td></tr>
<tr><th id="2143">2143</th><td>      : <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#654Vec0Idx" title='Vec0Idx' data-ref="654Vec0Idx">Vec0Idx</a> + <var>3</var>);</td></tr>
<tr><th id="2144">2144</th><td>    <b>if</b> (<a class="local col9 ref" href="#659is64BitVector" title='is64BitVector' data-ref="659is64BitVector">is64BitVector</a>)</td></tr>
<tr><th id="2145">2145</th><td>      <a class="local col0 ref" href="#670SuperReg" title='SuperReg' data-ref="670SuperReg">SuperReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadDRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadDRegsNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadDRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadDRegsNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i64" title='llvm::MVT::SimpleValueType::v4i64' data-ref="llvm::MVT::SimpleValueType::v4i64">v4i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#671V0" title='V0' data-ref="671V0">V0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#672V1" title='V1' data-ref="672V1">V1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#673V2" title='V2' data-ref="673V2">V2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#674V3" title='V3' data-ref="674V3">V3</a>), <var>0</var>);</td></tr>
<tr><th id="2146">2146</th><td>    <b>else</b></td></tr>
<tr><th id="2147">2147</th><td>      <a class="local col0 ref" href="#670SuperReg" title='SuperReg' data-ref="670SuperReg">SuperReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadQRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadQRegsNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadQRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadQRegsNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i64" title='llvm::MVT::SimpleValueType::v8i64' data-ref="llvm::MVT::SimpleValueType::v8i64">v8i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#671V0" title='V0' data-ref="671V0">V0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#672V1" title='V1' data-ref="672V1">V1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#673V2" title='V2' data-ref="673V2">V2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#674V3" title='V3' data-ref="674V3">V3</a>), <var>0</var>);</td></tr>
<tr><th id="2148">2148</th><td>  }</td></tr>
<tr><th id="2149">2149</th><td>  <a class="local col7 ref" href="#667Ops" title='Ops' data-ref="667Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#670SuperReg" title='SuperReg' data-ref="670SuperReg">SuperReg</a>);</td></tr>
<tr><th id="2150">2150</th><td>  <a class="local col7 ref" href="#667Ops" title='Ops' data-ref="667Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE" title='(anonymous namespace)::ARMDAGToDAGISel::getI32Imm' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9getI32ImmEjRKN4llvm5SDLocE">getI32Imm</a>(<a class="local col7 ref" href="#657Lane" title='Lane' data-ref="657Lane">Lane</a>, <a class="local col9 ref" href="#649dl" title='dl' data-ref="649dl">dl</a>));</td></tr>
<tr><th id="2151">2151</th><td>  <a class="local col7 ref" href="#667Ops" title='Ops' data-ref="667Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#665Pred" title='Pred' data-ref="665Pred">Pred</a>);</td></tr>
<tr><th id="2152">2152</th><td>  <a class="local col7 ref" href="#667Ops" title='Ops' data-ref="667Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#666Reg0" title='Reg0' data-ref="666Reg0">Reg0</a>);</td></tr>
<tr><th id="2153">2153</th><td>  <a class="local col7 ref" href="#667Ops" title='Ops' data-ref="667Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#656Chain" title='Chain' data-ref="656Chain">Chain</a>);</td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="675Opc" title='Opc' data-type='unsigned int' data-ref="675Opc">Opc</dfn> = (<a class="local col9 ref" href="#659is64BitVector" title='is64BitVector' data-ref="659is64BitVector">is64BitVector</a> ? <a class="local col7 ref" href="#647DOpcodes" title='DOpcodes' data-ref="647DOpcodes">DOpcodes</a>[<a class="local col2 ref" href="#662OpcodeIndex" title='OpcodeIndex' data-ref="662OpcodeIndex">OpcodeIndex</a>] :</td></tr>
<tr><th id="2156">2156</th><td>                                  <a class="local col8 ref" href="#648QOpcodes" title='QOpcodes' data-ref="648QOpcodes">QOpcodes</a>[<a class="local col2 ref" href="#662OpcodeIndex" title='OpcodeIndex' data-ref="662OpcodeIndex">OpcodeIndex</a>]);</td></tr>
<tr><th id="2157">2157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="676VLdLn" title='VLdLn' data-type='llvm::SDNode *' data-ref="676VLdLn">VLdLn</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col5 ref" href="#675Opc" title='Opc' data-ref="675Opc">Opc</a>, <a class="local col9 ref" href="#649dl" title='dl' data-ref="649dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col3 ref" href="#663ResTys" title='ResTys' data-ref="663ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#667Ops" title='Ops' data-ref="667Ops">Ops</a>);</td></tr>
<tr><th id="2158">2158</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col6 ref" href="#676VLdLn" title='VLdLn' data-ref="676VLdLn">VLdLn</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#655MemOp" title='MemOp' data-ref="655MemOp">MemOp</a>});</td></tr>
<tr><th id="2159">2159</th><td>  <b>if</b> (!<a class="local col4 ref" href="#644IsLoad" title='IsLoad' data-ref="644IsLoad">IsLoad</a>) {</td></tr>
<tr><th id="2160">2160</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>, <a class="local col6 ref" href="#676VLdLn" title='VLdLn' data-ref="676VLdLn">VLdLn</a>);</td></tr>
<tr><th id="2161">2161</th><td>    <b>return</b>;</td></tr>
<tr><th id="2162">2162</th><td>  }</td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td>  <i>// Extract the subregisters.</i></td></tr>
<tr><th id="2165">2165</th><td>  <a class="local col0 ref" href="#670SuperReg" title='SuperReg' data-ref="670SuperReg">SuperReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#676VLdLn" title='VLdLn' data-ref="676VLdLn">VLdLn</a>, <var>0</var>);</td></tr>
<tr><th id="2166">2166</th><td>  <b>static_assert</b>(ARM::<span class='error' title="no member named &apos;dsub_7&apos; in namespace &apos;llvm::ARM&apos;">dsub_7</span> == ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span> + <var>7</var> &amp;&amp;</td></tr>
<tr><th id="2167">2167</th><td>                    ARM::<span class='error' title="no member named &apos;qsub_3&apos; in namespace &apos;llvm::ARM&apos;">qsub_3</span> == ARM::<span class='error' title="no member named &apos;qsub_0&apos; in namespace &apos;llvm::ARM&apos;">qsub_0</span> + <var>3</var>,</td></tr>
<tr><th id="2168">2168</th><td>                <q>"Unexpected subreg numbering"</q>);</td></tr>
<tr><th id="2169">2169</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="677Sub0" title='Sub0' data-type='unsigned int' data-ref="677Sub0">Sub0</dfn> = is64BitVector ? ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span> : ARM::<span class='error' title="no member named &apos;qsub_0&apos; in namespace &apos;llvm::ARM&apos;">qsub_0</span>;</td></tr>
<tr><th id="2170">2170</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="678Vec" title='Vec' data-type='unsigned int' data-ref="678Vec">Vec</dfn> = <var>0</var>; <a class="local col8 ref" href="#678Vec" title='Vec' data-ref="678Vec">Vec</a> &lt; <a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a>; ++<a class="local col8 ref" href="#678Vec" title='Vec' data-ref="678Vec">Vec</a>)</td></tr>
<tr><th id="2171">2171</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>, <a class="local col8 ref" href="#678Vec" title='Vec' data-ref="678Vec">Vec</a>),</td></tr>
<tr><th id="2172">2172</th><td>                <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getTargetExtractSubreg' data-ref="_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE">getTargetExtractSubreg</a>(<a class="local col7 ref" href="#677Sub0" title='Sub0' data-ref="677Sub0">Sub0</a> + <a class="local col8 ref" href="#678Vec" title='Vec' data-ref="678Vec">Vec</a>, <a class="local col9 ref" href="#649dl" title='dl' data-ref="649dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#658VT" title='VT' data-ref="658VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#670SuperReg" title='SuperReg' data-ref="670SuperReg">SuperReg</a>));</td></tr>
<tr><th id="2173">2173</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>, <a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#676VLdLn" title='VLdLn' data-ref="676VLdLn">VLdLn</a>, <var>1</var>));</td></tr>
<tr><th id="2174">2174</th><td>  <b>if</b> (<a class="local col5 ref" href="#645isUpdating" title='isUpdating' data-ref="645isUpdating">isUpdating</a>)</td></tr>
<tr><th id="2175">2175</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>, <a class="local col6 ref" href="#646NumVecs" title='NumVecs' data-ref="646NumVecs">NumVecs</a> + <var>1</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#676VLdLn" title='VLdLn' data-ref="676VLdLn">VLdLn</a>, <var>2</var>));</td></tr>
<tr><th id="2176">2176</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col3 ref" href="#643N" title='N' data-ref="643N">N</a>);</td></tr>
<tr><th id="2177">2177</th><td>}</td></tr>
<tr><th id="2178">2178</th><td></td></tr>
<tr><th id="2179">2179</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup(llvm::SDNode * N, bool IsIntrinsic, bool isUpdating, unsigned int NumVecs, const uint16_t * DOpcodes, const uint16_t * QOpcodes0 = nullptr, const uint16_t * QOpcodes1 = nullptr)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">SelectVLDDup</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="679N" title='N' data-type='llvm::SDNode *' data-ref="679N">N</dfn>, <em>bool</em> <dfn class="local col0 decl" id="680IsIntrinsic" title='IsIntrinsic' data-type='bool' data-ref="680IsIntrinsic">IsIntrinsic</dfn>,</td></tr>
<tr><th id="2180">2180</th><td>                                   <em>bool</em> <dfn class="local col1 decl" id="681isUpdating" title='isUpdating' data-type='bool' data-ref="681isUpdating">isUpdating</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="682NumVecs" title='NumVecs' data-type='unsigned int' data-ref="682NumVecs">NumVecs</dfn>,</td></tr>
<tr><th id="2181">2181</th><td>                                   <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col3 decl" id="683DOpcodes" title='DOpcodes' data-type='const uint16_t *' data-ref="683DOpcodes">DOpcodes</dfn>,</td></tr>
<tr><th id="2182">2182</th><td>                                   <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col4 decl" id="684QOpcodes0" title='QOpcodes0' data-type='const uint16_t *' data-ref="684QOpcodes0">QOpcodes0</dfn>,</td></tr>
<tr><th id="2183">2183</th><td>                                   <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col5 decl" id="685QOpcodes1" title='QOpcodes1' data-type='const uint16_t *' data-ref="685QOpcodes1">QOpcodes1</dfn>) {</td></tr>
<tr><th id="2184">2184</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; &quot;VLDDup NumVecs out-of-range&quot;) ? void (0) : __assert_fail (&quot;NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; \&quot;VLDDup NumVecs out-of-range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2184, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> &gt;= <var>1</var> &amp;&amp; <a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> &lt;= <var>4</var> &amp;&amp; <q>"VLDDup NumVecs out-of-range"</q>);</td></tr>
<tr><th id="2185">2185</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="686dl" title='dl' data-type='llvm::SDLoc' data-ref="686dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>);</td></tr>
<tr><th id="2186">2186</th><td></td></tr>
<tr><th id="2187">2187</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col7 decl" id="687MemAddr" title='MemAddr' data-type='llvm::SDValue' data-ref="687MemAddr">MemAddr</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col8 decl" id="688Align" title='Align' data-type='llvm::SDValue' data-ref="688Align">Align</dfn>;</td></tr>
<tr><th id="2188">2188</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="689AddrOpIdx" title='AddrOpIdx' data-type='unsigned int' data-ref="689AddrOpIdx">AddrOpIdx</dfn> = <a class="local col0 ref" href="#680IsIntrinsic" title='IsIntrinsic' data-ref="680IsIntrinsic">IsIntrinsic</a> ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="2189">2189</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectAddrMode6' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectAddrMode6EPN4llvm6SDNodeENS1_7SDValueERS4_S5_">SelectAddrMode6</a>(<a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#689AddrOpIdx" title='AddrOpIdx' data-ref="689AddrOpIdx">AddrOpIdx</a>), <span class='refarg'><a class="local col7 ref" href="#687MemAddr" title='MemAddr' data-ref="687MemAddr">MemAddr</a></span>, <span class='refarg'><a class="local col8 ref" href="#688Align" title='Align' data-ref="688Align">Align</a></span>))</td></tr>
<tr><th id="2190">2190</th><td>    <b>return</b>;</td></tr>
<tr><th id="2191">2191</th><td></td></tr>
<tr><th id="2192">2192</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="690Chain" title='Chain' data-type='llvm::SDValue' data-ref="690Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2193">2193</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="691VT" title='VT' data-type='llvm::EVT' data-ref="691VT">VT</dfn> = <a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2194">2194</th><td>  <em>bool</em> <dfn class="local col2 decl" id="692is64BitVector" title='is64BitVector' data-type='bool' data-ref="692is64BitVector">is64BitVector</dfn> = <a class="local col1 ref" href="#691VT" title='VT' data-ref="691VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13is64BitVectorEv" title='llvm::EVT::is64BitVector' data-ref="_ZNK4llvm3EVT13is64BitVectorEv">is64BitVector</a>();</td></tr>
<tr><th id="2195">2195</th><td></td></tr>
<tr><th id="2196">2196</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="693Alignment" title='Alignment' data-type='unsigned int' data-ref="693Alignment">Alignment</dfn> = <var>0</var>;</td></tr>
<tr><th id="2197">2197</th><td>  <b>if</b> (<a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> != <var>3</var>) {</td></tr>
<tr><th id="2198">2198</th><td>    <a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col8 ref" href="#688Align" title='Align' data-ref="688Align">Align</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2199">2199</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="694NumBytes" title='NumBytes' data-type='unsigned int' data-ref="694NumBytes">NumBytes</dfn> = <a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> * <a class="local col1 ref" href="#691VT" title='VT' data-ref="691VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT19getScalarSizeInBitsEv" title='llvm::EVT::getScalarSizeInBits' data-ref="_ZNK4llvm3EVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="2200">2200</th><td>    <b>if</b> (<a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a> &gt; <a class="local col4 ref" href="#694NumBytes" title='NumBytes' data-ref="694NumBytes">NumBytes</a>)</td></tr>
<tr><th id="2201">2201</th><td>      <a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a> = <a class="local col4 ref" href="#694NumBytes" title='NumBytes' data-ref="694NumBytes">NumBytes</a>;</td></tr>
<tr><th id="2202">2202</th><td>    <b>if</b> (<a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a> &lt; <var>8</var> &amp;&amp; <a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a> &lt; <a class="local col4 ref" href="#694NumBytes" title='NumBytes' data-ref="694NumBytes">NumBytes</a>)</td></tr>
<tr><th id="2203">2203</th><td>      <a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a> = <var>0</var>;</td></tr>
<tr><th id="2204">2204</th><td>    <i>// Alignment must be a power of two; make sure of that.</i></td></tr>
<tr><th id="2205">2205</th><td>    <a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a> = (<a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a> &amp; -<a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a>);</td></tr>
<tr><th id="2206">2206</th><td>    <b>if</b> (<a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a> == <var>1</var>)</td></tr>
<tr><th id="2207">2207</th><td>      <a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a> = <var>0</var>;</td></tr>
<tr><th id="2208">2208</th><td>  }</td></tr>
<tr><th id="2209">2209</th><td>  <a class="local col8 ref" href="#688Align" title='Align' data-ref="688Align">Align</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col3 ref" href="#693Alignment" title='Alignment' data-ref="693Alignment">Alignment</a>, <a class="local col6 ref" href="#686dl" title='dl' data-ref="686dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2210">2210</th><td></td></tr>
<tr><th id="2211">2211</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="695OpcodeIndex" title='OpcodeIndex' data-type='unsigned int' data-ref="695OpcodeIndex">OpcodeIndex</dfn>;</td></tr>
<tr><th id="2212">2212</th><td>  <b>switch</b> (<a class="local col1 ref" href="#691VT" title='VT' data-ref="691VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="2213">2213</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled vld-dup type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2213)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled vld-dup type"</q>);</td></tr>
<tr><th id="2214">2214</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>:</td></tr>
<tr><th id="2215">2215</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>: <a class="local col5 ref" href="#695OpcodeIndex" title='OpcodeIndex' data-ref="695OpcodeIndex">OpcodeIndex</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="2216">2216</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>:</td></tr>
<tr><th id="2217">2217</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>:</td></tr>
<tr><th id="2218">2218</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>:</td></tr>
<tr><th id="2219">2219</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>:</td></tr>
<tr><th id="2220">2220</th><td>                  <a class="local col5 ref" href="#695OpcodeIndex" title='OpcodeIndex' data-ref="695OpcodeIndex">OpcodeIndex</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="2221">2221</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>:</td></tr>
<tr><th id="2222">2222</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>:</td></tr>
<tr><th id="2223">2223</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>:</td></tr>
<tr><th id="2224">2224</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>: <a class="local col5 ref" href="#695OpcodeIndex" title='OpcodeIndex' data-ref="695OpcodeIndex">OpcodeIndex</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="2225">2225</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1f64" title='llvm::MVT::SimpleValueType::v1f64' data-ref="llvm::MVT::SimpleValueType::v1f64">v1f64</a>:</td></tr>
<tr><th id="2226">2226</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v1i64" title='llvm::MVT::SimpleValueType::v1i64' data-ref="llvm::MVT::SimpleValueType::v1i64">v1i64</a>: <a class="local col5 ref" href="#695OpcodeIndex" title='OpcodeIndex' data-ref="695OpcodeIndex">OpcodeIndex</a> = <var>3</var>; <b>break</b>;</td></tr>
<tr><th id="2227">2227</th><td>  }</td></tr>
<tr><th id="2228">2228</th><td></td></tr>
<tr><th id="2229">2229</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="696ResTyElts" title='ResTyElts' data-type='unsigned int' data-ref="696ResTyElts">ResTyElts</dfn> = (<a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> == <var>3</var>) ? <var>4</var> : <a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a>;</td></tr>
<tr><th id="2230">2230</th><td>  <b>if</b> (!<a class="local col2 ref" href="#692is64BitVector" title='is64BitVector' data-ref="692is64BitVector">is64BitVector</a>)</td></tr>
<tr><th id="2231">2231</th><td>    <a class="local col6 ref" href="#696ResTyElts" title='ResTyElts' data-ref="696ResTyElts">ResTyElts</a> *= <var>2</var>;</td></tr>
<tr><th id="2232">2232</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="697ResTy" title='ResTy' data-type='llvm::EVT' data-ref="697ResTy">ResTy</dfn> = <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>::<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb" title='llvm::EVT::getVectorVT' data-ref="_ZN4llvm3EVT11getVectorVTERNS_11LLVMContextES0_jb">getVectorVT</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="local col6 ref" href="#696ResTyElts" title='ResTyElts' data-ref="696ResTyElts">ResTyElts</a>);</td></tr>
<tr><th id="2233">2233</th><td></td></tr>
<tr><th id="2234">2234</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col8 decl" id="698ResTys" title='ResTys' data-type='std::vector&lt;EVT&gt;' data-ref="698ResTys">ResTys</dfn>;</td></tr>
<tr><th id="2235">2235</th><td>  <a class="local col8 ref" href="#698ResTys" title='ResTys' data-ref="698ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col7 ref" href="#697ResTy" title='ResTy' data-ref="697ResTy">ResTy</a>);</td></tr>
<tr><th id="2236">2236</th><td>  <b>if</b> (<a class="local col1 ref" href="#681isUpdating" title='isUpdating' data-ref="681isUpdating">isUpdating</a>)</td></tr>
<tr><th id="2237">2237</th><td>    <a class="local col8 ref" href="#698ResTys" title='ResTys' data-ref="698ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2238">2238</th><td>  <a class="local col8 ref" href="#698ResTys" title='ResTys' data-ref="698ResTys">ResTys</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>);</td></tr>
<tr><th id="2239">2239</th><td></td></tr>
<tr><th id="2240">2240</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="699Pred" title='Pred' data-type='llvm::SDValue' data-ref="699Pred">Pred</dfn> = <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col6 ref" href="#686dl" title='dl' data-ref="686dl">dl</a>);</td></tr>
<tr><th id="2241">2241</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="700Reg0" title='Reg0' data-type='llvm::SDValue' data-ref="700Reg0">Reg0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2242">2242</th><td></td></tr>
<tr><th id="2243">2243</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="701VLdDup" title='VLdDup' data-type='llvm::SDNode *' data-ref="701VLdDup">VLdDup</dfn>;</td></tr>
<tr><th id="2244">2244</th><td>  <b>if</b> (<a class="local col2 ref" href="#692is64BitVector" title='is64BitVector' data-ref="692is64BitVector">is64BitVector</a> || <a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> == <var>1</var>) {</td></tr>
<tr><th id="2245">2245</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>6</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="702Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 6&gt;' data-ref="702Ops">Ops</dfn>;</td></tr>
<tr><th id="2246">2246</th><td>    <a class="local col2 ref" href="#702Ops" title='Ops' data-ref="702Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#687MemAddr" title='MemAddr' data-ref="687MemAddr">MemAddr</a>);</td></tr>
<tr><th id="2247">2247</th><td>    <a class="local col2 ref" href="#702Ops" title='Ops' data-ref="702Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#688Align" title='Align' data-ref="688Align">Align</a>);</td></tr>
<tr><th id="2248">2248</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="703Opc" title='Opc' data-type='unsigned int' data-ref="703Opc">Opc</dfn> = <a class="local col2 ref" href="#692is64BitVector" title='is64BitVector' data-ref="692is64BitVector">is64BitVector</a> ? <a class="local col3 ref" href="#683DOpcodes" title='DOpcodes' data-ref="683DOpcodes">DOpcodes</a>[<a class="local col5 ref" href="#695OpcodeIndex" title='OpcodeIndex' data-ref="695OpcodeIndex">OpcodeIndex</a>] :</td></tr>
<tr><th id="2249">2249</th><td>                                   <a class="local col4 ref" href="#684QOpcodes0" title='QOpcodes0' data-ref="684QOpcodes0">QOpcodes0</a>[<a class="local col5 ref" href="#695OpcodeIndex" title='OpcodeIndex' data-ref="695OpcodeIndex">OpcodeIndex</a>];</td></tr>
<tr><th id="2250">2250</th><td>    <b>if</b> (<a class="local col1 ref" href="#681isUpdating" title='isUpdating' data-ref="681isUpdating">isUpdating</a>) {</td></tr>
<tr><th id="2251">2251</th><td>      <i>// fixed-stride update instructions don't have an explicit writeback</i></td></tr>
<tr><th id="2252">2252</th><td><i>      // operand. It's implicit in the opcode itself.</i></td></tr>
<tr><th id="2253">2253</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="704Inc" title='Inc' data-type='llvm::SDValue' data-ref="704Inc">Inc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2254">2254</th><td>      <em>bool</em> <dfn class="local col5 decl" id="705IsImmUpdate" title='IsImmUpdate' data-type='bool' data-ref="705IsImmUpdate">IsImmUpdate</dfn> =</td></tr>
<tr><th id="2255">2255</th><td>          <a class="tu ref" href="#_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj" title='isPerfectIncrement' data-use='c' data-ref="_ZL18isPerfectIncrementN4llvm7SDValueENS_3EVTEj">isPerfectIncrement</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#704Inc" title='Inc' data-ref="704Inc">Inc</a>, <a class="local col1 ref" href="#691VT" title='VT' data-ref="691VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>(), <a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a>);</td></tr>
<tr><th id="2256">2256</th><td>      <b>if</b> (<a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> &lt;= <var>2</var> &amp;&amp; !<a class="local col5 ref" href="#705IsImmUpdate" title='IsImmUpdate' data-ref="705IsImmUpdate">IsImmUpdate</a>)</td></tr>
<tr><th id="2257">2257</th><td>        <a class="local col3 ref" href="#703Opc" title='Opc' data-ref="703Opc">Opc</a> = <a class="tu ref" href="#_ZL28getVLDSTRegisterUpdateOpcodej" title='getVLDSTRegisterUpdateOpcode' data-use='c' data-ref="_ZL28getVLDSTRegisterUpdateOpcodej">getVLDSTRegisterUpdateOpcode</a>(<a class="local col3 ref" href="#703Opc" title='Opc' data-ref="703Opc">Opc</a>);</td></tr>
<tr><th id="2258">2258</th><td>      <b>if</b> (!<a class="local col5 ref" href="#705IsImmUpdate" title='IsImmUpdate' data-ref="705IsImmUpdate">IsImmUpdate</a>)</td></tr>
<tr><th id="2259">2259</th><td>        <a class="local col2 ref" href="#702Ops" title='Ops' data-ref="702Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#704Inc" title='Inc' data-ref="704Inc">Inc</a>);</td></tr>
<tr><th id="2260">2260</th><td>      <i>// FIXME: VLD3 and VLD4 haven't been updated to that form yet.</i></td></tr>
<tr><th id="2261">2261</th><td>      <b>else</b> <b>if</b> (<a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> &gt; <var>2</var>)</td></tr>
<tr><th id="2262">2262</th><td>        <a class="local col2 ref" href="#702Ops" title='Ops' data-ref="702Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#700Reg0" title='Reg0' data-ref="700Reg0">Reg0</a>);</td></tr>
<tr><th id="2263">2263</th><td>    }</td></tr>
<tr><th id="2264">2264</th><td>    <a class="local col2 ref" href="#702Ops" title='Ops' data-ref="702Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#699Pred" title='Pred' data-ref="699Pred">Pred</a>);</td></tr>
<tr><th id="2265">2265</th><td>    <a class="local col2 ref" href="#702Ops" title='Ops' data-ref="702Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#700Reg0" title='Reg0' data-ref="700Reg0">Reg0</a>);</td></tr>
<tr><th id="2266">2266</th><td>    <a class="local col2 ref" href="#702Ops" title='Ops' data-ref="702Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#690Chain" title='Chain' data-ref="690Chain">Chain</a>);</td></tr>
<tr><th id="2267">2267</th><td>    <a class="local col1 ref" href="#701VLdDup" title='VLdDup' data-ref="701VLdDup">VLdDup</a> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col3 ref" href="#703Opc" title='Opc' data-ref="703Opc">Opc</a>, <a class="local col6 ref" href="#686dl" title='dl' data-ref="686dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col8 ref" href="#698ResTys" title='ResTys' data-ref="698ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#702Ops" title='Ops' data-ref="702Ops">Ops</a>);</td></tr>
<tr><th id="2268">2268</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> == <var>2</var>) {</td></tr>
<tr><th id="2269">2269</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="706OpsA" title='OpsA' data-type='const llvm::SDValue [5]' data-ref="706OpsA">OpsA</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#687MemAddr" title='MemAddr' data-ref="687MemAddr">MemAddr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#688Align" title='Align' data-ref="688Align">Align</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#699Pred" title='Pred' data-ref="699Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#700Reg0" title='Reg0' data-ref="700Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#690Chain" title='Chain' data-ref="690Chain">Chain</a> };</td></tr>
<tr><th id="2270">2270</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="707VLdA" title='VLdA' data-type='llvm::SDNode *' data-ref="707VLdA">VLdA</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col4 ref" href="#684QOpcodes0" title='QOpcodes0' data-ref="684QOpcodes0">QOpcodes0</a>[<a class="local col5 ref" href="#695OpcodeIndex" title='OpcodeIndex' data-ref="695OpcodeIndex">OpcodeIndex</a>],</td></tr>
<tr><th id="2271">2271</th><td>                                          <a class="local col6 ref" href="#686dl" title='dl' data-ref="686dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col8 ref" href="#698ResTys" title='ResTys' data-ref="698ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col6 ref" href="#706OpsA" title='OpsA' data-ref="706OpsA">OpsA</a>);</td></tr>
<tr><th id="2272">2272</th><td></td></tr>
<tr><th id="2273">2273</th><td>    <a class="local col0 ref" href="#690Chain" title='Chain' data-ref="690Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#707VLdA" title='VLdA' data-ref="707VLdA">VLdA</a>, <var>1</var>);</td></tr>
<tr><th id="2274">2274</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="708OpsB" title='OpsB' data-type='const llvm::SDValue [5]' data-ref="708OpsB">OpsB</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#687MemAddr" title='MemAddr' data-ref="687MemAddr">MemAddr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#688Align" title='Align' data-ref="688Align">Align</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#699Pred" title='Pred' data-ref="699Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#700Reg0" title='Reg0' data-ref="700Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#690Chain" title='Chain' data-ref="690Chain">Chain</a> };</td></tr>
<tr><th id="2275">2275</th><td>    <a class="local col1 ref" href="#701VLdDup" title='VLdDup' data-ref="701VLdDup">VLdDup</a> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col5 ref" href="#685QOpcodes1" title='QOpcodes1' data-ref="685QOpcodes1">QOpcodes1</a>[<a class="local col5 ref" href="#695OpcodeIndex" title='OpcodeIndex' data-ref="695OpcodeIndex">OpcodeIndex</a>], <a class="local col6 ref" href="#686dl" title='dl' data-ref="686dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col8 ref" href="#698ResTys" title='ResTys' data-ref="698ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col8 ref" href="#708OpsB" title='OpsB' data-ref="708OpsB">OpsB</a>);</td></tr>
<tr><th id="2276">2276</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2277">2277</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="709ImplDef" title='ImplDef' data-type='llvm::SDValue' data-ref="709ImplDef">ImplDef</dfn> =</td></tr>
<tr><th id="2278">2278</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTE">getMachineNode</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>, <a class="local col6 ref" href="#686dl" title='dl' data-ref="686dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#697ResTy" title='ResTy' data-ref="697ResTy">ResTy</a>), <var>0</var>);</td></tr>
<tr><th id="2279">2279</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="710OpsA" title='OpsA' data-type='const llvm::SDValue [6]' data-ref="710OpsA">OpsA</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#687MemAddr" title='MemAddr' data-ref="687MemAddr">MemAddr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#688Align" title='Align' data-ref="688Align">Align</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#709ImplDef" title='ImplDef' data-ref="709ImplDef">ImplDef</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#699Pred" title='Pred' data-ref="699Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#700Reg0" title='Reg0' data-ref="700Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#690Chain" title='Chain' data-ref="690Chain">Chain</a> };</td></tr>
<tr><th id="2280">2280</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="711VLdA" title='VLdA' data-type='llvm::SDNode *' data-ref="711VLdA">VLdA</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col4 ref" href="#684QOpcodes0" title='QOpcodes0' data-ref="684QOpcodes0">QOpcodes0</a>[<a class="local col5 ref" href="#695OpcodeIndex" title='OpcodeIndex' data-ref="695OpcodeIndex">OpcodeIndex</a>],</td></tr>
<tr><th id="2281">2281</th><td>                                          <a class="local col6 ref" href="#686dl" title='dl' data-ref="686dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col8 ref" href="#698ResTys" title='ResTys' data-ref="698ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col0 ref" href="#710OpsA" title='OpsA' data-ref="710OpsA">OpsA</a>);</td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="712SuperReg" title='SuperReg' data-type='llvm::SDValue' data-ref="712SuperReg">SuperReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#711VLdA" title='VLdA' data-ref="711VLdA">VLdA</a>, <var>0</var>);</td></tr>
<tr><th id="2284">2284</th><td>    <a class="local col0 ref" href="#690Chain" title='Chain' data-ref="690Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#711VLdA" title='VLdA' data-ref="711VLdA">VLdA</a>, <var>1</var>);</td></tr>
<tr><th id="2285">2285</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="713OpsB" title='OpsB' data-type='const llvm::SDValue [6]' data-ref="713OpsB">OpsB</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#687MemAddr" title='MemAddr' data-ref="687MemAddr">MemAddr</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#688Align" title='Align' data-ref="688Align">Align</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#712SuperReg" title='SuperReg' data-ref="712SuperReg">SuperReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#699Pred" title='Pred' data-ref="699Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#700Reg0" title='Reg0' data-ref="700Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#690Chain" title='Chain' data-ref="690Chain">Chain</a> };</td></tr>
<tr><th id="2286">2286</th><td>    <a class="local col1 ref" href="#701VLdDup" title='VLdDup' data-ref="701VLdDup">VLdDup</a> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col5 ref" href="#685QOpcodes1" title='QOpcodes1' data-ref="685QOpcodes1">QOpcodes1</a>[<a class="local col5 ref" href="#695OpcodeIndex" title='OpcodeIndex' data-ref="695OpcodeIndex">OpcodeIndex</a>], <a class="local col6 ref" href="#686dl" title='dl' data-ref="686dl">dl</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col8 ref" href="#698ResTys" title='ResTys' data-ref="698ResTys">ResTys</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#713OpsB" title='OpsB' data-ref="713OpsB">OpsB</a>);</td></tr>
<tr><th id="2287">2287</th><td>  }</td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="2290">2290</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="714MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="714MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemIntrinsicSDNode" title='llvm::MemIntrinsicSDNode' data-ref="llvm::MemIntrinsicSDNode">MemIntrinsicSDNode</a>&gt;(<a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="2291">2291</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col1 ref" href="#701VLdDup" title='VLdDup' data-ref="701VLdDup">VLdDup</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#714MemOp" title='MemOp' data-ref="714MemOp">MemOp</a>});</td></tr>
<tr><th id="2292">2292</th><td></td></tr>
<tr><th id="2293">2293</th><td>  <i>// Extract the subregisters.</i></td></tr>
<tr><th id="2294">2294</th><td>  <b>if</b> (<a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> == <var>1</var>) {</td></tr>
<tr><th id="2295">2295</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>, <var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#701VLdDup" title='VLdDup' data-ref="701VLdDup">VLdDup</a>, <var>0</var>));</td></tr>
<tr><th id="2296">2296</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2297">2297</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="715SuperReg" title='SuperReg' data-type='llvm::SDValue' data-ref="715SuperReg">SuperReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#701VLdDup" title='VLdDup' data-ref="701VLdDup">VLdDup</a>, <var>0</var>);</td></tr>
<tr><th id="2298">2298</th><td>    <b>static_assert</b>(ARM::<span class='error' title="no member named &apos;dsub_7&apos; in namespace &apos;llvm::ARM&apos;">dsub_7</span> == ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span> + <var>7</var>, <q>"Unexpected subreg numbering"</q>);</td></tr>
<tr><th id="2299">2299</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="716SubIdx" title='SubIdx' data-type='unsigned int' data-ref="716SubIdx">SubIdx</dfn> = is64BitVector ? ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span> : ARM::<span class='error' title="no member named &apos;qsub_0&apos; in namespace &apos;llvm::ARM&apos;">qsub_0</span>;</td></tr>
<tr><th id="2300">2300</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="717Vec" title='Vec' data-type='unsigned int' data-ref="717Vec">Vec</dfn> = <var>0</var>; <a class="local col7 ref" href="#717Vec" title='Vec' data-ref="717Vec">Vec</a> != <a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a>; ++<a class="local col7 ref" href="#717Vec" title='Vec' data-ref="717Vec">Vec</a>) {</td></tr>
<tr><th id="2301">2301</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>, <a class="local col7 ref" href="#717Vec" title='Vec' data-ref="717Vec">Vec</a>),</td></tr>
<tr><th id="2302">2302</th><td>                  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getTargetExtractSubreg' data-ref="_ZN4llvm12SelectionDAG22getTargetExtractSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueE">getTargetExtractSubreg</a>(<a class="local col6 ref" href="#716SubIdx" title='SubIdx' data-ref="716SubIdx">SubIdx</a>+<a class="local col7 ref" href="#717Vec" title='Vec' data-ref="717Vec">Vec</a>, <a class="local col6 ref" href="#686dl" title='dl' data-ref="686dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#691VT" title='VT' data-ref="691VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#715SuperReg" title='SuperReg' data-ref="715SuperReg">SuperReg</a>));</td></tr>
<tr><th id="2303">2303</th><td>    }</td></tr>
<tr><th id="2304">2304</th><td>  }</td></tr>
<tr><th id="2305">2305</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>, <a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#701VLdDup" title='VLdDup' data-ref="701VLdDup">VLdDup</a>, <var>1</var>));</td></tr>
<tr><th id="2306">2306</th><td>  <b>if</b> (<a class="local col1 ref" href="#681isUpdating" title='isUpdating' data-ref="681isUpdating">isUpdating</a>)</td></tr>
<tr><th id="2307">2307</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>, <a class="local col2 ref" href="#682NumVecs" title='NumVecs' data-ref="682NumVecs">NumVecs</a> + <var>1</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#701VLdDup" title='VLdDup' data-ref="701VLdDup">VLdDup</a>, <var>2</var>));</td></tr>
<tr><th id="2308">2308</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col9 ref" href="#679N" title='N' data-ref="679N">N</a>);</td></tr>
<tr><th id="2309">2309</th><td>}</td></tr>
<tr><th id="2310">2310</th><td></td></tr>
<tr><th id="2311">2311</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb" title='(anonymous namespace)::ARMDAGToDAGISel::tryV6T2BitfieldExtractOp' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryV6T2BitfieldExtractOp(llvm::SDNode * N, bool isSigned)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb">tryV6T2BitfieldExtractOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="718N" title='N' data-type='llvm::SDNode *' data-ref="718N">N</dfn>, <em>bool</em> <dfn class="local col9 decl" id="719isSigned" title='isSigned' data-type='bool' data-ref="719isSigned">isSigned</dfn>) {</td></tr>
<tr><th id="2312">2312</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>())</td></tr>
<tr><th id="2313">2313</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2314">2314</th><td></td></tr>
<tr><th id="2315">2315</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="720Opc" title='Opc' data-type='unsigned int' data-ref="720Opc">Opc</dfn> = isSigned</td></tr>
<tr><th id="2316">2316</th><td>    ? (Subtarget-&gt;isThumb() ? ARM::<span class='error' title="no member named &apos;t2SBFX&apos; in namespace &apos;llvm::ARM&apos;">t2SBFX</span> : ARM::<span class='error' title="no member named &apos;SBFX&apos; in namespace &apos;llvm::ARM&apos;">SBFX</span>)</td></tr>
<tr><th id="2317">2317</th><td>    : (Subtarget-&gt;isThumb() ? ARM::<span class='error' title="no member named &apos;t2UBFX&apos; in namespace &apos;llvm::ARM&apos;">t2UBFX</span> : ARM::<span class='error' title="no member named &apos;UBFX&apos; in namespace &apos;llvm::ARM&apos;">UBFX</span>);</td></tr>
<tr><th id="2318">2318</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col1 decl" id="721dl" title='dl' data-type='llvm::SDLoc' data-ref="721dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>);</td></tr>
<tr><th id="2319">2319</th><td></td></tr>
<tr><th id="2320">2320</th><td>  <i>// For unsigned extracts, check for a shift right and mask</i></td></tr>
<tr><th id="2321">2321</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="722And_imm" title='And_imm' data-type='unsigned int' data-ref="722And_imm">And_imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="2322">2322</th><td>  <b>if</b> (<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>) {</td></tr>
<tr><th id="2323">2323</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">isOpcWithIntImmediate</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col2 ref" href="#722And_imm" title='And_imm' data-ref="722And_imm">And_imm</a></span>)) {</td></tr>
<tr><th id="2324">2324</th><td></td></tr>
<tr><th id="2325">2325</th><td>      <i>// The immediate is a mask of the low bits iff imm &amp; (imm+1) == 0</i></td></tr>
<tr><th id="2326">2326</th><td>      <b>if</b> (<a class="local col2 ref" href="#722And_imm" title='And_imm' data-ref="722And_imm">And_imm</a> &amp; (<a class="local col2 ref" href="#722And_imm" title='And_imm' data-ref="722And_imm">And_imm</a> + <var>1</var>))</td></tr>
<tr><th id="2327">2327</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2328">2328</th><td></td></tr>
<tr><th id="2329">2329</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="723Srl_imm" title='Srl_imm' data-type='unsigned int' data-ref="723Srl_imm">Srl_imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="2330">2330</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">isOpcWithIntImmediate</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>,</td></tr>
<tr><th id="2331">2331</th><td>                                <span class='refarg'><a class="local col3 ref" href="#723Srl_imm" title='Srl_imm' data-ref="723Srl_imm">Srl_imm</a></span>)) {</td></tr>
<tr><th id="2332">2332</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; &quot;bad amount in shift node!&quot;) ? void (0) : __assert_fail (&quot;Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; \&quot;bad amount in shift node!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2332, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#723Srl_imm" title='Srl_imm' data-ref="723Srl_imm">Srl_imm</a> &gt; <var>0</var> &amp;&amp; <a class="local col3 ref" href="#723Srl_imm" title='Srl_imm' data-ref="723Srl_imm">Srl_imm</a> &lt; <var>32</var> &amp;&amp; <q>"bad amount in shift node!"</q>);</td></tr>
<tr><th id="2333">2333</th><td></td></tr>
<tr><th id="2334">2334</th><td>        <i>// Mask off the unnecessary bits of the AND immediate; normally</i></td></tr>
<tr><th id="2335">2335</th><td><i>        // DAGCombine will do this, but that might not happen if</i></td></tr>
<tr><th id="2336">2336</th><td><i>        // targetShrinkDemandedConstant chooses a different immediate.</i></td></tr>
<tr><th id="2337">2337</th><td>        <a class="local col2 ref" href="#722And_imm" title='And_imm' data-ref="722And_imm">And_imm</a> &amp;= -<var>1U</var> &gt;&gt; <a class="local col3 ref" href="#723Srl_imm" title='Srl_imm' data-ref="723Srl_imm">Srl_imm</a>;</td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td>        <i>// Note: The width operand is encoded as width-1.</i></td></tr>
<tr><th id="2340">2340</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="724Width" title='Width' data-type='unsigned int' data-ref="724Width">Width</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE" title='llvm::countTrailingOnes' data-ref="_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE">countTrailingOnes</a>(<a class="local col2 ref" href="#722And_imm" title='And_imm' data-ref="722And_imm">And_imm</a>) - <var>1</var>;</td></tr>
<tr><th id="2341">2341</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="725LSB" title='LSB' data-type='unsigned int' data-ref="725LSB">LSB</dfn> = <a class="local col3 ref" href="#723Srl_imm" title='Srl_imm' data-ref="723Srl_imm">Srl_imm</a>;</td></tr>
<tr><th id="2342">2342</th><td></td></tr>
<tr><th id="2343">2343</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="726Reg0" title='Reg0' data-type='llvm::SDValue' data-ref="726Reg0">Reg0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td>        <b>if</b> ((<a class="local col5 ref" href="#725LSB" title='LSB' data-ref="725LSB">LSB</a> + <a class="local col4 ref" href="#724Width" title='Width' data-ref="724Width">Width</a> + <var>1</var>) == <a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="2346">2346</th><td>          <i>// It's cheaper to use a right shift to extract the top bits.</i></td></tr>
<tr><th id="2347">2347</th><td>          <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="2348">2348</th><td>            Opc = isSigned ? ARM::<span class='error' title="no member named &apos;t2ASRri&apos; in namespace &apos;llvm::ARM&apos;">t2ASRri</span> : ARM::<span class='error' title="no member named &apos;t2LSRri&apos; in namespace &apos;llvm::ARM&apos;">t2LSRri</span>;</td></tr>
<tr><th id="2349">2349</th><td>            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="727Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="727Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="2350">2350</th><td>                              <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#725LSB" title='LSB' data-ref="725LSB">LSB</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2351">2351</th><td>                              <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#726Reg0" title='Reg0' data-ref="726Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#726Reg0" title='Reg0' data-ref="726Reg0">Reg0</a> };</td></tr>
<tr><th id="2352">2352</th><td>            <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>, <a class="local col0 ref" href="#720Opc" title='Opc' data-ref="720Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col7 ref" href="#727Ops" title='Ops' data-ref="727Ops">Ops</a>);</td></tr>
<tr><th id="2353">2353</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2354">2354</th><td>          }</td></tr>
<tr><th id="2355">2355</th><td></td></tr>
<tr><th id="2356">2356</th><td>          <i>// ARM models shift instructions as MOVsi with shifter operand.</i></td></tr>
<tr><th id="2357">2357</th><td>          <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col8 decl" id="728ShOpcVal" title='ShOpcVal' data-type='ARM_AM::ShiftOpc' data-ref="728ShOpcVal">ShOpcVal</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMSelectionDAGInfo.h.html#_ZN4llvm6ARM_AML18getShiftOpcForNodeEj" title='llvm::ARM_AM::getShiftOpcForNode' data-ref="_ZN4llvm6ARM_AML18getShiftOpcForNodeEj">getShiftOpcForNode</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>);</td></tr>
<tr><th id="2358">2358</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="729ShOpc" title='ShOpc' data-type='llvm::SDValue' data-ref="729ShOpc">ShOpc</dfn> =</td></tr>
<tr><th id="2359">2359</th><td>            <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<a class="local col8 ref" href="#728ShOpcVal" title='ShOpcVal' data-ref="728ShOpcVal">ShOpcVal</a>, <a class="local col5 ref" href="#725LSB" title='LSB' data-ref="725LSB">LSB</a>), <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>,</td></tr>
<tr><th id="2360">2360</th><td>                                      <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2361">2361</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="730Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="730Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#729ShOpc" title='ShOpc' data-ref="729ShOpc">ShOpc</a>,</td></tr>
<tr><th id="2362">2362</th><td>                            <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#726Reg0" title='Reg0' data-ref="726Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#726Reg0" title='Reg0' data-ref="726Reg0">Reg0</a> };</td></tr>
<tr><th id="2363">2363</th><td>          CurDAG-&gt;SelectNodeTo(N, ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>, MVT::i32, Ops);</td></tr>
<tr><th id="2364">2364</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2365">2365</th><td>        }</td></tr>
<tr><th id="2366">2366</th><td></td></tr>
<tr><th id="2367">2367</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LSB + Width + 1 &lt;= 32 &amp;&amp; &quot;Shouldn&apos;t create an invalid ubfx&quot;) ? void (0) : __assert_fail (&quot;LSB + Width + 1 &lt;= 32 &amp;&amp; \&quot;Shouldn&apos;t create an invalid ubfx\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2367, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#725LSB" title='LSB' data-ref="725LSB">LSB</a> + <a class="local col4 ref" href="#724Width" title='Width' data-ref="724Width">Width</a> + <var>1</var> &lt;= <var>32</var> &amp;&amp; <q>"Shouldn't create an invalid ubfx"</q>);</td></tr>
<tr><th id="2368">2368</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="731Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="731Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="2369">2369</th><td>                          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#725LSB" title='LSB' data-ref="725LSB">LSB</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2370">2370</th><td>                          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col4 ref" href="#724Width" title='Width' data-ref="724Width">Width</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2371">2371</th><td>                          <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#726Reg0" title='Reg0' data-ref="726Reg0">Reg0</a> };</td></tr>
<tr><th id="2372">2372</th><td>        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>, <a class="local col0 ref" href="#720Opc" title='Opc' data-ref="720Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col1 ref" href="#731Ops" title='Ops' data-ref="731Ops">Ops</a>);</td></tr>
<tr><th id="2373">2373</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2374">2374</th><td>      }</td></tr>
<tr><th id="2375">2375</th><td>    }</td></tr>
<tr><th id="2376">2376</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2377">2377</th><td>  }</td></tr>
<tr><th id="2378">2378</th><td></td></tr>
<tr><th id="2379">2379</th><td>  <i>// Otherwise, we're looking for a shift of a shift</i></td></tr>
<tr><th id="2380">2380</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="732Shl_imm" title='Shl_imm' data-type='unsigned int' data-ref="732Shl_imm">Shl_imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="2381">2381</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">isOpcWithIntImmediate</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SHL" title='llvm::ISD::NodeType::SHL' data-ref="llvm::ISD::NodeType::SHL">SHL</a>, <span class='refarg'><a class="local col2 ref" href="#732Shl_imm" title='Shl_imm' data-ref="732Shl_imm">Shl_imm</a></span>)) {</td></tr>
<tr><th id="2382">2382</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Shl_imm &gt; 0 &amp;&amp; Shl_imm &lt; 32 &amp;&amp; &quot;bad amount in shift node!&quot;) ? void (0) : __assert_fail (&quot;Shl_imm &gt; 0 &amp;&amp; Shl_imm &lt; 32 &amp;&amp; \&quot;bad amount in shift node!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2382, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#732Shl_imm" title='Shl_imm' data-ref="732Shl_imm">Shl_imm</a> &gt; <var>0</var> &amp;&amp; <a class="local col2 ref" href="#732Shl_imm" title='Shl_imm' data-ref="732Shl_imm">Shl_imm</a> &lt; <var>32</var> &amp;&amp; <q>"bad amount in shift node!"</q>);</td></tr>
<tr><th id="2383">2383</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="733Srl_imm" title='Srl_imm' data-type='unsigned int' data-ref="733Srl_imm">Srl_imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="2384">2384</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL16isInt32ImmediateN4llvm7SDValueERj" title='isInt32Immediate' data-use='c' data-ref="_ZL16isInt32ImmediateN4llvm7SDValueERj">isInt32Immediate</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col3 ref" href="#733Srl_imm" title='Srl_imm' data-ref="733Srl_imm">Srl_imm</a></span>)) {</td></tr>
<tr><th id="2385">2385</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; &quot;bad amount in shift node!&quot;) ? void (0) : __assert_fail (&quot;Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; \&quot;bad amount in shift node!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2385, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#733Srl_imm" title='Srl_imm' data-ref="733Srl_imm">Srl_imm</a> &gt; <var>0</var> &amp;&amp; <a class="local col3 ref" href="#733Srl_imm" title='Srl_imm' data-ref="733Srl_imm">Srl_imm</a> &lt; <var>32</var> &amp;&amp; <q>"bad amount in shift node!"</q>);</td></tr>
<tr><th id="2386">2386</th><td>      <i>// Note: The width operand is encoded as width-1.</i></td></tr>
<tr><th id="2387">2387</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="734Width" title='Width' data-type='unsigned int' data-ref="734Width">Width</dfn> = <var>32</var> - <a class="local col3 ref" href="#733Srl_imm" title='Srl_imm' data-ref="733Srl_imm">Srl_imm</a> - <var>1</var>;</td></tr>
<tr><th id="2388">2388</th><td>      <em>int</em> <dfn class="local col5 decl" id="735LSB" title='LSB' data-type='int' data-ref="735LSB">LSB</dfn> = <a class="local col3 ref" href="#733Srl_imm" title='Srl_imm' data-ref="733Srl_imm">Srl_imm</a> - <a class="local col2 ref" href="#732Shl_imm" title='Shl_imm' data-ref="732Shl_imm">Shl_imm</a>;</td></tr>
<tr><th id="2389">2389</th><td>      <b>if</b> (<a class="local col5 ref" href="#735LSB" title='LSB' data-ref="735LSB">LSB</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2390">2390</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2391">2391</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="736Reg0" title='Reg0' data-type='llvm::SDValue' data-ref="736Reg0">Reg0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2392">2392</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LSB + Width + 1 &lt;= 32 &amp;&amp; &quot;Shouldn&apos;t create an invalid ubfx&quot;) ? void (0) : __assert_fail (&quot;LSB + Width + 1 &lt;= 32 &amp;&amp; \&quot;Shouldn&apos;t create an invalid ubfx\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2392, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#735LSB" title='LSB' data-ref="735LSB">LSB</a> + <a class="local col4 ref" href="#734Width" title='Width' data-ref="734Width">Width</a> + <var>1</var> &lt;= <var>32</var> &amp;&amp; <q>"Shouldn't create an invalid ubfx"</q>);</td></tr>
<tr><th id="2393">2393</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="737Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="737Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="2394">2394</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#735LSB" title='LSB' data-ref="735LSB">LSB</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2395">2395</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col4 ref" href="#734Width" title='Width' data-ref="734Width">Width</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2396">2396</th><td>                        <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#736Reg0" title='Reg0' data-ref="736Reg0">Reg0</a> };</td></tr>
<tr><th id="2397">2397</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>, <a class="local col0 ref" href="#720Opc" title='Opc' data-ref="720Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col7 ref" href="#737Ops" title='Ops' data-ref="737Ops">Ops</a>);</td></tr>
<tr><th id="2398">2398</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2399">2399</th><td>    }</td></tr>
<tr><th id="2400">2400</th><td>  }</td></tr>
<tr><th id="2401">2401</th><td></td></tr>
<tr><th id="2402">2402</th><td>  <i>// Or we are looking for a shift of an and, with a mask operand</i></td></tr>
<tr><th id="2403">2403</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">isOpcWithIntImmediate</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>, <span class='refarg'><a class="local col2 ref" href="#722And_imm" title='And_imm' data-ref="722And_imm">And_imm</a></span>) &amp;&amp;</td></tr>
<tr><th id="2404">2404</th><td>      <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16isShiftedMask_32Ej" title='llvm::isShiftedMask_32' data-ref="_ZN4llvm16isShiftedMask_32Ej">isShiftedMask_32</a>(<a class="local col2 ref" href="#722And_imm" title='And_imm' data-ref="722And_imm">And_imm</a>)) {</td></tr>
<tr><th id="2405">2405</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="738Srl_imm" title='Srl_imm' data-type='unsigned int' data-ref="738Srl_imm">Srl_imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="2406">2406</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="739LSB" title='LSB' data-type='unsigned int' data-ref="739LSB">LSB</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col2 ref" href="#722And_imm" title='And_imm' data-ref="722And_imm">And_imm</a>);</td></tr>
<tr><th id="2407">2407</th><td>    <i>// Shift must be the same as the ands lsb</i></td></tr>
<tr><th id="2408">2408</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL16isInt32ImmediateN4llvm7SDValueERj" title='isInt32Immediate' data-use='c' data-ref="_ZL16isInt32ImmediateN4llvm7SDValueERj">isInt32Immediate</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col8 ref" href="#738Srl_imm" title='Srl_imm' data-ref="738Srl_imm">Srl_imm</a></span>) &amp;&amp; <a class="local col8 ref" href="#738Srl_imm" title='Srl_imm' data-ref="738Srl_imm">Srl_imm</a> == <a class="local col9 ref" href="#739LSB" title='LSB' data-ref="739LSB">LSB</a>) {</td></tr>
<tr><th id="2409">2409</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; &quot;bad amount in shift node!&quot;) ? void (0) : __assert_fail (&quot;Srl_imm &gt; 0 &amp;&amp; Srl_imm &lt; 32 &amp;&amp; \&quot;bad amount in shift node!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2409, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#738Srl_imm" title='Srl_imm' data-ref="738Srl_imm">Srl_imm</a> &gt; <var>0</var> &amp;&amp; <a class="local col8 ref" href="#738Srl_imm" title='Srl_imm' data-ref="738Srl_imm">Srl_imm</a> &lt; <var>32</var> &amp;&amp; <q>"bad amount in shift node!"</q>);</td></tr>
<tr><th id="2410">2410</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="740MSB" title='MSB' data-type='unsigned int' data-ref="740MSB">MSB</dfn> = <var>31</var> - <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>(<a class="local col2 ref" href="#722And_imm" title='And_imm' data-ref="722And_imm">And_imm</a>);</td></tr>
<tr><th id="2411">2411</th><td>      <i>// Note: The width operand is encoded as width-1.</i></td></tr>
<tr><th id="2412">2412</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="741Width" title='Width' data-type='unsigned int' data-ref="741Width">Width</dfn> = <a class="local col0 ref" href="#740MSB" title='MSB' data-ref="740MSB">MSB</a> - <a class="local col9 ref" href="#739LSB" title='LSB' data-ref="739LSB">LSB</a>;</td></tr>
<tr><th id="2413">2413</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="742Reg0" title='Reg0' data-type='llvm::SDValue' data-ref="742Reg0">Reg0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2414">2414</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Srl_imm + Width + 1 &lt;= 32 &amp;&amp; &quot;Shouldn&apos;t create an invalid ubfx&quot;) ? void (0) : __assert_fail (&quot;Srl_imm + Width + 1 &lt;= 32 &amp;&amp; \&quot;Shouldn&apos;t create an invalid ubfx\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2414, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#738Srl_imm" title='Srl_imm' data-ref="738Srl_imm">Srl_imm</a> + <a class="local col1 ref" href="#741Width" title='Width' data-ref="741Width">Width</a> + <var>1</var> &lt;= <var>32</var> &amp;&amp; <q>"Shouldn't create an invalid ubfx"</q>);</td></tr>
<tr><th id="2415">2415</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="743Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="743Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="2416">2416</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#738Srl_imm" title='Srl_imm' data-ref="738Srl_imm">Srl_imm</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2417">2417</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#741Width" title='Width' data-ref="741Width">Width</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2418">2418</th><td>                        <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#742Reg0" title='Reg0' data-ref="742Reg0">Reg0</a> };</td></tr>
<tr><th id="2419">2419</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>, <a class="local col0 ref" href="#720Opc" title='Opc' data-ref="720Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#743Ops" title='Ops' data-ref="743Ops">Ops</a>);</td></tr>
<tr><th id="2420">2420</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2421">2421</th><td>    }</td></tr>
<tr><th id="2422">2422</th><td>  }</td></tr>
<tr><th id="2423">2423</th><td></td></tr>
<tr><th id="2424">2424</th><td>  <b>if</b> (<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>) {</td></tr>
<tr><th id="2425">2425</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="744Width" title='Width' data-type='unsigned int' data-ref="744Width">Width</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::VTSDNode" title='llvm::VTSDNode' data-ref="llvm::VTSDNode">VTSDNode</a>&gt;(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm8VTSDNode5getVTEv" title='llvm::VTSDNode::getVT' data-ref="_ZNK4llvm8VTSDNode5getVTEv">getVT</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2426">2426</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="745LSB" title='LSB' data-type='unsigned int' data-ref="745LSB">LSB</dfn> = <var>0</var>;</td></tr>
<tr><th id="2427">2427</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">isOpcWithIntImmediate</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>, <span class='refarg'><a class="local col5 ref" href="#745LSB" title='LSB' data-ref="745LSB">LSB</a></span>) &amp;&amp;</td></tr>
<tr><th id="2428">2428</th><td>        !<a class="tu ref" href="#_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj" title='isOpcWithIntImmediate' data-use='c' data-ref="_ZL21isOpcWithIntImmediatePN4llvm6SDNodeEjRj">isOpcWithIntImmediate</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>, <span class='refarg'><a class="local col5 ref" href="#745LSB" title='LSB' data-ref="745LSB">LSB</a></span>))</td></tr>
<tr><th id="2429">2429</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2430">2430</th><td></td></tr>
<tr><th id="2431">2431</th><td>    <b>if</b> (<a class="local col5 ref" href="#745LSB" title='LSB' data-ref="745LSB">LSB</a> + <a class="local col4 ref" href="#744Width" title='Width' data-ref="744Width">Width</a> &gt; <var>32</var>)</td></tr>
<tr><th id="2432">2432</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2433">2433</th><td></td></tr>
<tr><th id="2434">2434</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="746Reg0" title='Reg0' data-type='llvm::SDValue' data-ref="746Reg0">Reg0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2435">2435</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LSB + Width &lt;= 32 &amp;&amp; &quot;Shouldn&apos;t create an invalid ubfx&quot;) ? void (0) : __assert_fail (&quot;LSB + Width &lt;= 32 &amp;&amp; \&quot;Shouldn&apos;t create an invalid ubfx\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2435, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#745LSB" title='LSB' data-ref="745LSB">LSB</a> + <a class="local col4 ref" href="#744Width" title='Width' data-ref="744Width">Width</a> &lt;= <var>32</var> &amp;&amp; <q>"Shouldn't create an invalid ubfx"</q>);</td></tr>
<tr><th id="2436">2436</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="747Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="747Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>),</td></tr>
<tr><th id="2437">2437</th><td>                      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#745LSB" title='LSB' data-ref="745LSB">LSB</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2438">2438</th><td>                      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col4 ref" href="#744Width" title='Width' data-ref="744Width">Width</a> - <var>1</var>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2439">2439</th><td>                      <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col1 ref" href="#721dl" title='dl' data-ref="721dl">dl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#746Reg0" title='Reg0' data-ref="746Reg0">Reg0</a> };</td></tr>
<tr><th id="2440">2440</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col8 ref" href="#718N" title='N' data-ref="718N">N</a>, <a class="local col0 ref" href="#720Opc" title='Opc' data-ref="720Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col7 ref" href="#747Ops" title='Ops' data-ref="747Ops">Ops</a>);</td></tr>
<tr><th id="2441">2441</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2442">2442</th><td>  }</td></tr>
<tr><th id="2443">2443</th><td></td></tr>
<tr><th id="2444">2444</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2445">2445</th><td>}</td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">/// Target-specific DAG combining for ISD::XOR.</i></td></tr>
<tr><th id="2448">2448</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">/// Target-independent combining lowers SELECT_CC nodes of the form</i></td></tr>
<tr><th id="2449">2449</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">/// select_cc setg[ge] X,  0,  X, -X</i></td></tr>
<tr><th id="2450">2450</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">/// select_cc setgt    X, -1,  X, -X</i></td></tr>
<tr><th id="2451">2451</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">/// select_cc setl[te] X,  0, -X,  X</i></td></tr>
<tr><th id="2452">2452</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">/// select_cc setlt    X,  1, -X,  X</i></td></tr>
<tr><th id="2453">2453</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">/// which represent Integer ABS into:</i></td></tr>
<tr><th id="2454">2454</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">/// Y = sra (X, size(X)-1); xor (add (X, Y), Y)</i></td></tr>
<tr><th id="2455">2455</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">/// ARM instruction selection detects the latter and matches it to</i></td></tr>
<tr><th id="2456">2456</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">/// ARM::ABS or ARM::t2ABS machine node.</i></td></tr>
<tr><th id="2457">2457</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryABSOp' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryABSOp(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">tryABSOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="748N" title='N' data-type='llvm::SDNode *' data-ref="748N">N</dfn>){</td></tr>
<tr><th id="2458">2458</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="749XORSrc0" title='XORSrc0' data-type='llvm::SDValue' data-ref="749XORSrc0">XORSrc0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#748N" title='N' data-ref="748N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2459">2459</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="750XORSrc1" title='XORSrc1' data-type='llvm::SDValue' data-ref="750XORSrc1">XORSrc1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#748N" title='N' data-ref="748N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2460">2460</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="751VT" title='VT' data-type='llvm::EVT' data-ref="751VT">VT</dfn> = <a class="local col8 ref" href="#748N" title='N' data-ref="748N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2461">2461</th><td></td></tr>
<tr><th id="2462">2462</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>())</td></tr>
<tr><th id="2463">2463</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2464">2464</th><td></td></tr>
<tr><th id="2465">2465</th><td>  <b>if</b> (<a class="local col9 ref" href="#749XORSrc0" title='XORSrc0' data-ref="749XORSrc0">XORSrc0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> || <a class="local col0 ref" href="#750XORSrc1" title='XORSrc1' data-ref="750XORSrc1">XORSrc1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>)</td></tr>
<tr><th id="2466">2466</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2467">2467</th><td></td></tr>
<tr><th id="2468">2468</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="752ADDSrc0" title='ADDSrc0' data-type='llvm::SDValue' data-ref="752ADDSrc0">ADDSrc0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#749XORSrc0" title='XORSrc0' data-ref="749XORSrc0">XORSrc0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2469">2469</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="753ADDSrc1" title='ADDSrc1' data-type='llvm::SDValue' data-ref="753ADDSrc1">ADDSrc1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#749XORSrc0" title='XORSrc0' data-ref="749XORSrc0">XORSrc0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2470">2470</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="754SRASrc0" title='SRASrc0' data-type='llvm::SDValue' data-ref="754SRASrc0">SRASrc0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#750XORSrc1" title='XORSrc1' data-ref="750XORSrc1">XORSrc1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2471">2471</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="755SRASrc1" title='SRASrc1' data-type='llvm::SDValue' data-ref="755SRASrc1">SRASrc1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#750XORSrc1" title='XORSrc1' data-ref="750XORSrc1">XORSrc1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2472">2472</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col6 decl" id="756SRAConstant" title='SRAConstant' data-type='llvm::ConstantSDNode *' data-ref="756SRAConstant">SRAConstant</dfn> =  <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#755SRASrc1" title='SRASrc1' data-ref="755SRASrc1">SRASrc1</a></span>);</td></tr>
<tr><th id="2473">2473</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="757XType" title='XType' data-type='llvm::EVT' data-ref="757XType">XType</dfn> = <a class="local col4 ref" href="#754SRASrc0" title='SRASrc0' data-ref="754SRASrc0">SRASrc0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="2474">2474</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="758Size" title='Size' data-type='unsigned int' data-ref="758Size">Size</dfn> = <a class="local col7 ref" href="#757XType" title='XType' data-ref="757XType">XType</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() - <var>1</var>;</td></tr>
<tr><th id="2475">2475</th><td></td></tr>
<tr><th id="2476">2476</th><td>  <b>if</b> (<a class="local col3 ref" href="#753ADDSrc1" title='ADDSrc1' data-ref="753ADDSrc1">ADDSrc1</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col0 ref" href="#750XORSrc1" title='XORSrc1' data-ref="750XORSrc1">XORSrc1</a> &amp;&amp; <a class="local col2 ref" href="#752ADDSrc0" title='ADDSrc0' data-ref="752ADDSrc0">ADDSrc0</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col4 ref" href="#754SRASrc0" title='SRASrc0' data-ref="754SRASrc0">SRASrc0</a> &amp;&amp;</td></tr>
<tr><th id="2477">2477</th><td>      <a class="local col7 ref" href="#757XType" title='XType' data-ref="757XType">XType</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT9isIntegerEv" title='llvm::EVT::isInteger' data-ref="_ZNK4llvm3EVT9isIntegerEv">isInteger</a>() &amp;&amp; <a class="local col6 ref" href="#756SRAConstant" title='SRAConstant' data-ref="756SRAConstant">SRAConstant</a> != <b>nullptr</b> &amp;&amp;</td></tr>
<tr><th id="2478">2478</th><td>      <a class="local col8 ref" href="#758Size" title='Size' data-ref="758Size">Size</a> == <a class="local col6 ref" href="#756SRAConstant" title='SRAConstant' data-ref="756SRAConstant">SRAConstant</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()) {</td></tr>
<tr><th id="2479">2479</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="759Opcode" title='Opcode' data-type='unsigned int' data-ref="759Opcode">Opcode</dfn> = Subtarget-&gt;isThumb2() ? ARM::<span class='error' title="no member named &apos;t2ABS&apos; in namespace &apos;llvm::ARM&apos;">t2ABS</span> : ARM::<span class='error' title="no member named &apos;ABS&apos; in namespace &apos;llvm::ARM&apos;">ABS</span>;</td></tr>
<tr><th id="2480">2480</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_7SDValueE">SelectNodeTo</a>(<a class="local col8 ref" href="#748N" title='N' data-ref="748N">N</a>, <a class="local col9 ref" href="#759Opcode" title='Opcode' data-ref="759Opcode">Opcode</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#751VT" title='VT' data-ref="751VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#752ADDSrc0" title='ADDSrc0' data-ref="752ADDSrc0">ADDSrc0</a>);</td></tr>
<tr><th id="2481">2481</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2482">2482</th><td>  }</td></tr>
<tr><th id="2483">2483</th><td></td></tr>
<tr><th id="2484">2484</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2485">2485</th><td>}</td></tr>
<tr><th id="2486">2486</th><td></td></tr>
<tr><th id="2487">2487</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE">/// We've got special pseudo-instructions for these</i></td></tr>
<tr><th id="2488">2488</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::SelectCMP_SWAP' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectCMP_SWAP(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE">SelectCMP_SWAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="760N" title='N' data-type='llvm::SDNode *' data-ref="760N">N</dfn>) {</td></tr>
<tr><th id="2489">2489</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="761Opcode" title='Opcode' data-type='unsigned int' data-ref="761Opcode">Opcode</dfn>;</td></tr>
<tr><th id="2490">2490</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="762MemTy" title='MemTy' data-type='llvm::EVT' data-ref="762MemTy">MemTy</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col0 ref" href="#760N" title='N' data-ref="760N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>();</td></tr>
<tr><th id="2491">2491</th><td>  <b>if</b> (<a class="local col2 ref" href="#762MemTy" title='MemTy' data-ref="762MemTy">MemTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="2492">2492</th><td>    Opcode = ARM::<span class='error' title="no member named &apos;CMP_SWAP_8&apos; in namespace &apos;llvm::ARM&apos;">CMP_SWAP_8</span>;</td></tr>
<tr><th id="2493">2493</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#762MemTy" title='MemTy' data-ref="762MemTy">MemTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="2494">2494</th><td>    Opcode = ARM::<span class='error' title="no member named &apos;CMP_SWAP_16&apos; in namespace &apos;llvm::ARM&apos;">CMP_SWAP_16</span>;</td></tr>
<tr><th id="2495">2495</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#762MemTy" title='MemTy' data-ref="762MemTy">MemTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="2496">2496</th><td>    Opcode = ARM::<span class='error' title="no member named &apos;CMP_SWAP_32&apos; in namespace &apos;llvm::ARM&apos;">CMP_SWAP_32</span>;</td></tr>
<tr><th id="2497">2497</th><td>  <b>else</b></td></tr>
<tr><th id="2498">2498</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown AtomicCmpSwap type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2498)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown AtomicCmpSwap type"</q>);</td></tr>
<tr><th id="2499">2499</th><td></td></tr>
<tr><th id="2500">2500</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="763Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="763Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#760N" title='N' data-ref="760N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#760N" title='N' data-ref="760N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#760N" title='N' data-ref="760N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>),</td></tr>
<tr><th id="2501">2501</th><td>                   <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#760N" title='N' data-ref="760N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>)};</td></tr>
<tr><th id="2502">2502</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="764CmpSwap" title='CmpSwap' data-type='llvm::SDNode *' data-ref="764CmpSwap">CmpSwap</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(</td></tr>
<tr><th id="2503">2503</th><td>      <a class="local col1 ref" href="#761Opcode" title='Opcode' data-ref="761Opcode">Opcode</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#760N" title='N' data-ref="760N">N</a>),</td></tr>
<tr><th id="2504">2504</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_S1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_S1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#763Ops" title='Ops' data-ref="763Ops">Ops</a>);</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="765MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="765MemOp">MemOp</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a>&gt;(<a class="local col0 ref" href="#760N" title='N' data-ref="760N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="2507">2507</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col4 ref" href="#764CmpSwap" title='CmpSwap' data-ref="764CmpSwap">CmpSwap</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#765MemOp" title='MemOp' data-ref="765MemOp">MemOp</a>});</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col0 ref" href="#760N" title='N' data-ref="760N">N</a>, <var>0</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#764CmpSwap" title='CmpSwap' data-ref="764CmpSwap">CmpSwap</a>, <var>0</var>));</td></tr>
<tr><th id="2510">2510</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col0 ref" href="#760N" title='N' data-ref="760N">N</a>, <var>1</var>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#764CmpSwap" title='CmpSwap' data-ref="764CmpSwap">CmpSwap</a>, <var>2</var>));</td></tr>
<tr><th id="2511">2511</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col0 ref" href="#760N" title='N' data-ref="760N">N</a>);</td></tr>
<tr><th id="2512">2512</th><td>}</td></tr>
<tr><th id="2513">2513</th><td></td></tr>
<tr><th id="2514">2514</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt;</td></tr>
<tr><th id="2515">2515</th><td><dfn class="tu decl def" id="_ZL27getContiguousRangeOfSetBitsRKN4llvm5APIntE" title='getContiguousRangeOfSetBits' data-type='Optional&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; getContiguousRangeOfSetBits(const llvm::APInt &amp; A)' data-ref="_ZL27getContiguousRangeOfSetBitsRKN4llvm5APIntE">getContiguousRangeOfSetBits</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col6 decl" id="766A" title='A' data-type='const llvm::APInt &amp;' data-ref="766A">A</dfn>) {</td></tr>
<tr><th id="2516">2516</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="767FirstOne" title='FirstOne' data-type='unsigned int' data-ref="767FirstOne">FirstOne</dfn> = <a class="local col6 ref" href="#766A" title='A' data-ref="766A">A</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() - <a class="local col6 ref" href="#766A" title='A' data-ref="766A">A</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt17countLeadingZerosEv" title='llvm::APInt::countLeadingZeros' data-ref="_ZNK4llvm5APInt17countLeadingZerosEv">countLeadingZeros</a>() - <var>1</var>;</td></tr>
<tr><th id="2517">2517</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="768LastOne" title='LastOne' data-type='unsigned int' data-ref="768LastOne">LastOne</dfn> = <a class="local col6 ref" href="#766A" title='A' data-ref="766A">A</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt18countTrailingZerosEv" title='llvm::APInt::countTrailingZeros' data-ref="_ZNK4llvm5APInt18countTrailingZerosEv">countTrailingZeros</a>();</td></tr>
<tr><th id="2518">2518</th><td>  <b>if</b> (<a class="local col6 ref" href="#766A" title='A' data-ref="766A">A</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt15countPopulationEv" title='llvm::APInt::countPopulation' data-ref="_ZNK4llvm5APInt15countPopulationEv">countPopulation</a>() != (<a class="local col7 ref" href="#767FirstOne" title='FirstOne' data-ref="767FirstOne">FirstOne</a> - <a class="local col8 ref" href="#768LastOne" title='LastOne' data-ref="768LastOne">LastOne</a> + <var>1</var>))</td></tr>
<tr><th id="2519">2519</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>,<em>unsigned</em>&gt;&gt;<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev">(</a>);</td></tr>
<tr><th id="2520">2520</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col7 ref" href="#767FirstOne" title='FirstOne' data-ref="767FirstOne">FirstOne</a></span>, <span class='refarg'><a class="local col8 ref" href="#768LastOne" title='LastOne' data-ref="768LastOne">LastOne</a></span>);</td></tr>
<tr><th id="2521">2521</th><td>}</td></tr>
<tr><th id="2522">2522</th><td></td></tr>
<tr><th id="2523">2523</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCMPZEPN4llvm6SDNodeERb" title='(anonymous namespace)::ARMDAGToDAGISel::SelectCMPZ' data-type='void (anonymous namespace)::ARMDAGToDAGISel::SelectCMPZ(llvm::SDNode * N, bool &amp; SwitchEQNEToPLMI)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCMPZEPN4llvm6SDNodeERb">SelectCMPZ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="769N" title='N' data-type='llvm::SDNode *' data-ref="769N">N</dfn>, <em>bool</em> &amp;<dfn class="local col0 decl" id="770SwitchEQNEToPLMI" title='SwitchEQNEToPLMI' data-type='bool &amp;' data-ref="770SwitchEQNEToPLMI">SwitchEQNEToPLMI</dfn>) {</td></tr>
<tr><th id="2524">2524</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getOpcode() == ARMISD::CMPZ) ? void (0) : __assert_fail (&quot;N-&gt;getOpcode() == ARMISD::CMPZ&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2524, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#769N" title='N' data-ref="769N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ARMISD::<a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::CMPZ" title='llvm::ARMISD::NodeType::CMPZ' data-ref="llvm::ARMISD::NodeType::CMPZ">CMPZ</a>);</td></tr>
<tr><th id="2525">2525</th><td>  <a class="local col0 ref" href="#770SwitchEQNEToPLMI" title='SwitchEQNEToPLMI' data-ref="770SwitchEQNEToPLMI">SwitchEQNEToPLMI</a> = <b>false</b>;</td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>())</td></tr>
<tr><th id="2528">2528</th><td>    <i>// FIXME: Work out whether it is profitable to do this in A32 mode - LSL and</i></td></tr>
<tr><th id="2529">2529</th><td><i>    // LSR don't exist as standalone instructions - they need the barrel shifter.</i></td></tr>
<tr><th id="2530">2530</th><td>    <b>return</b>;</td></tr>
<tr><th id="2531">2531</th><td></td></tr>
<tr><th id="2532">2532</th><td>  <i>// select (cmpz (and X, C), #0) -&gt; (LSLS X) or (LSRS X) or (LSRS (LSLS X))</i></td></tr>
<tr><th id="2533">2533</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="771And" title='And' data-type='llvm::SDValue' data-ref="771And">And</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#769N" title='N' data-ref="769N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2534">2534</th><td>  <b>if</b> (!<a class="local col1 ref" href="#771And" title='And' data-ref="771And">And</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9hasOneUseEv" title='llvm::SDNode::hasOneUse' data-ref="_ZNK4llvm6SDNode9hasOneUseEv">hasOneUse</a>())</td></tr>
<tr><th id="2535">2535</th><td>    <b>return</b>;</td></tr>
<tr><th id="2536">2536</th><td></td></tr>
<tr><th id="2537">2537</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="772Zero" title='Zero' data-type='llvm::SDValue' data-ref="772Zero">Zero</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#769N" title='N' data-ref="769N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2538">2538</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#772Zero" title='Zero' data-ref="772Zero">Zero</a>) || !<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col2 ref" href="#772Zero" title='Zero' data-ref="772Zero">Zero</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode11isNullValueEv" title='llvm::ConstantSDNode::isNullValue' data-ref="_ZNK4llvm14ConstantSDNode11isNullValueEv">isNullValue</a>() ||</td></tr>
<tr><th id="2539">2539</th><td>      <a class="local col1 ref" href="#771And" title='And' data-ref="771And">And</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>)</td></tr>
<tr><th id="2540">2540</th><td>    <b>return</b>;</td></tr>
<tr><th id="2541">2541</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="773X" title='X' data-type='llvm::SDValue' data-ref="773X">X</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#771And" title='And' data-ref="771And">And</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2542">2542</th><td>  <em>auto</em> <dfn class="local col4 decl" id="774C" title='C' data-type='llvm::ConstantSDNode *' data-ref="774C">C</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#771And" title='And' data-ref="771And">And</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="2543">2543</th><td></td></tr>
<tr><th id="2544">2544</th><td>  <b>if</b> (!<a class="local col4 ref" href="#774C" title='C' data-ref="774C">C</a>)</td></tr>
<tr><th id="2545">2545</th><td>    <b>return</b>;</td></tr>
<tr><th id="2546">2546</th><td>  <em>auto</em> <dfn class="local col5 decl" id="775Range" title='Range' data-type='llvm::Optional&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="775Range">Range</dfn> = <a class="tu ref" href="#_ZL27getContiguousRangeOfSetBitsRKN4llvm5APIntE" title='getContiguousRangeOfSetBits' data-use='c' data-ref="_ZL27getContiguousRangeOfSetBitsRKN4llvm5APIntE">getContiguousRangeOfSetBits</a>(<a class="local col4 ref" href="#774C" title='C' data-ref="774C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>());</td></tr>
<tr><th id="2547">2547</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col5 ref" href="#775Range" title='Range' data-ref="775Range">Range</a>)</td></tr>
<tr><th id="2548">2548</th><td>    <b>return</b>;</td></tr>
<tr><th id="2549">2549</th><td></td></tr>
<tr><th id="2550">2550</th><td>  <i>// There are several ways to lower this:</i></td></tr>
<tr><th id="2551">2551</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="776NewN" title='NewN' data-type='llvm::SDNode *' data-ref="776NewN">NewN</dfn>;</td></tr>
<tr><th id="2552">2552</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="777dl" title='dl' data-type='llvm::SDLoc' data-ref="777dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#769N" title='N' data-ref="769N">N</a>);</td></tr>
<tr><th id="2553">2553</th><td></td></tr>
<tr><th id="2554">2554</th><td>  <em>auto</em> <dfn class="local col8 decl" id="778EmitShift" title='EmitShift' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp:2554:20)' data-ref="778EmitShift">EmitShift</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col9 decl" id="779Opc" title='Opc' data-type='unsigned int' data-ref="779Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="780Src" title='Src' data-type='llvm::SDValue' data-ref="780Src">Src</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="781Imm" title='Imm' data-type='unsigned int' data-ref="781Imm">Imm</dfn>) -&gt; <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>* {</td></tr>
<tr><th id="2555">2555</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>()) {</td></tr>
<tr><th id="2556">2556</th><td>      Opc = (Opc == ARM::<span class='error' title="no member named &apos;tLSLri&apos; in namespace &apos;llvm::ARM&apos;">tLSLri</span>) ? ARM::<span class='error' title="no member named &apos;t2LSLri&apos; in namespace &apos;llvm::ARM&apos;">t2LSLri</span> : ARM::<span class='error' title="no member named &apos;t2LSRri&apos; in namespace &apos;llvm::ARM&apos;">t2LSRri</span>;</td></tr>
<tr><th id="2557">2557</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="782Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="782Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#780Src" title='Src' data-ref="780Src">Src</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#781Imm" title='Imm' data-ref="781Imm">Imm</a>, <a class="local col7 ref" href="#777dl" title='dl' data-ref="777dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2558">2558</th><td>                        <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col7 ref" href="#777dl" title='dl' data-ref="777dl">dl</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2559">2559</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) };</td></tr>
<tr><th id="2560">2560</th><td>      <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col9 ref" href="#779Opc" title='Opc' data-ref="779Opc">Opc</a>, <a class="local col7 ref" href="#777dl" title='dl' data-ref="777dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col2 ref" href="#782Ops" title='Ops' data-ref="782Ops">Ops</a>);</td></tr>
<tr><th id="2561">2561</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2562">2562</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="783Ops" title='Ops' data-type='llvm::SDValue []' data-ref="783Ops">Ops</dfn>[] = {CurDAG-&gt;getRegister(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, MVT::i32), Src,</td></tr>
<tr><th id="2563">2563</th><td>                       CurDAG-&gt;getTargetConstant(Imm, dl, MVT::i32),</td></tr>
<tr><th id="2564">2564</th><td>                       getAL(CurDAG, dl), CurDAG-&gt;getRegister(<var>0</var>, MVT::i32)};</td></tr>
<tr><th id="2565">2565</th><td>      <b>return</b> CurDAG-&gt;<span class='error' title="no matching member function for call to &apos;getMachineNode&apos;">getMachineNode</span>(Opc, dl, MVT::i32, Ops);</td></tr>
<tr><th id="2566">2566</th><td>    }</td></tr>
<tr><th id="2567">2567</th><td>  };</td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td>  <b>if</b> (<a class="local col5 ref" href="#775Range" title='Range' data-ref="775Range">Range</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> == <var>0</var>) {</td></tr>
<tr><th id="2570">2570</th><td>    <i>//  1. Mask includes the LSB -&gt; Simply shift the top N bits off</i></td></tr>
<tr><th id="2571">2571</th><td>    NewN = EmitShift(ARM::<span class='error' title="no member named &apos;tLSLri&apos; in namespace &apos;llvm::ARM&apos;">tLSLri</span>, X, <var>31</var> - Range-&gt;first);</td></tr>
<tr><th id="2572">2572</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col1 ref" href="#771And" title='And' data-ref="771And">And</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <a class="local col6 ref" href="#776NewN" title='NewN' data-ref="776NewN">NewN</a>);</td></tr>
<tr><th id="2573">2573</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#775Range" title='Range' data-ref="775Range">Range</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == <var>31</var>) {</td></tr>
<tr><th id="2574">2574</th><td>    <i>//  2. Mask includes the MSB -&gt; Simply shift the bottom N bits off</i></td></tr>
<tr><th id="2575">2575</th><td>    NewN = EmitShift(ARM::<span class='error' title="no member named &apos;tLSRri&apos; in namespace &apos;llvm::ARM&apos;">tLSRri</span>, X, Range-&gt;second);</td></tr>
<tr><th id="2576">2576</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col1 ref" href="#771And" title='And' data-ref="771And">And</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <a class="local col6 ref" href="#776NewN" title='NewN' data-ref="776NewN">NewN</a>);</td></tr>
<tr><th id="2577">2577</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#775Range" title='Range' data-ref="775Range">Range</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == <a class="local col5 ref" href="#775Range" title='Range' data-ref="775Range">Range</a><a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="2578">2578</th><td>    <i>//  3. Only one bit is set. We can shift this into the sign bit and use a</i></td></tr>
<tr><th id="2579">2579</th><td><i>    //     PL/MI comparison.</i></td></tr>
<tr><th id="2580">2580</th><td>    NewN = EmitShift(ARM::<span class='error' title="no member named &apos;tLSLri&apos; in namespace &apos;llvm::ARM&apos;">tLSLri</span>, X, <var>31</var> - Range-&gt;first);</td></tr>
<tr><th id="2581">2581</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col1 ref" href="#771And" title='And' data-ref="771And">And</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <a class="local col6 ref" href="#776NewN" title='NewN' data-ref="776NewN">NewN</a>);</td></tr>
<tr><th id="2582">2582</th><td></td></tr>
<tr><th id="2583">2583</th><td>    <a class="local col0 ref" href="#770SwitchEQNEToPLMI" title='SwitchEQNEToPLMI' data-ref="770SwitchEQNEToPLMI">SwitchEQNEToPLMI</a> = <b>true</b>;</td></tr>
<tr><th id="2584">2584</th><td>  } <b>else</b> <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>()) {</td></tr>
<tr><th id="2585">2585</th><td>    <i>//  4. Do a double shift to clear bottom and top bits, but only in</i></td></tr>
<tr><th id="2586">2586</th><td><i>    //     thumb-1 mode as in thumb-2 we can use UBFX.</i></td></tr>
<tr><th id="2587">2587</th><td>    NewN = EmitShift(ARM::<span class='error' title="no member named &apos;tLSLri&apos; in namespace &apos;llvm::ARM&apos;">tLSLri</span>, X, <var>31</var> - Range-&gt;first);</td></tr>
<tr><th id="2588">2588</th><td>    NewN = EmitShift(ARM::<span class='error' title="no member named &apos;tLSRri&apos; in namespace &apos;llvm::ARM&apos;">tLSRri</span>, SDValue(NewN, <var>0</var>),</td></tr>
<tr><th id="2589">2589</th><td>                     Range-&gt;second + (<var>31</var> - Range-&gt;first));</td></tr>
<tr><th id="2590">2590</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col1 ref" href="#771And" title='And' data-ref="771And">And</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <a class="local col6 ref" href="#776NewN" title='NewN' data-ref="776NewN">NewN</a>);</td></tr>
<tr><th id="2591">2591</th><td>  }</td></tr>
<tr><th id="2592">2592</th><td></td></tr>
<tr><th id="2593">2593</th><td>}</td></tr>
<tr><th id="2594">2594</th><td></td></tr>
<tr><th id="2595">2595</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel6SelectEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::Select' data-type='void (anonymous namespace)::ARMDAGToDAGISel::Select(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel6SelectEPN4llvm6SDNodeE">Select</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="784N" title='N' data-type='llvm::SDNode *' data-ref="784N">N</dfn>) {</td></tr>
<tr><th id="2596">2596</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="785dl" title='dl' data-type='llvm::SDLoc' data-ref="785dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>);</td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td>  <b>if</b> (<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="2599">2599</th><td>    <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(-<var>1</var>);</td></tr>
<tr><th id="2600">2600</th><td>    <b>return</b>;   <i>// Already selected.</i></td></tr>
<tr><th id="2601">2601</th><td>  }</td></tr>
<tr><th id="2602">2602</th><td></td></tr>
<tr><th id="2603">2603</th><td>  <b>switch</b> (<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2604">2604</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2605">2605</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::STORE" title='llvm::ISD::NodeType::STORE' data-ref="llvm::ISD::NodeType::STORE">STORE</a>: {</td></tr>
<tr><th id="2606">2606</th><td>    <i>// For Thumb1, match an sp-relative store in C++. This is a little</i></td></tr>
<tr><th id="2607">2607</th><td><i>    // unfortunate, but I don't think I can make the chain check work</i></td></tr>
<tr><th id="2608">2608</th><td><i>    // otherwise.  (The chain of the store has to be the same as the chain</i></td></tr>
<tr><th id="2609">2609</th><td><i>    // of the CopyFromReg, or else we can't replace the CopyFromReg with</i></td></tr>
<tr><th id="2610">2610</th><td><i>    // a direct reference to "SP".)</i></td></tr>
<tr><th id="2611">2611</th><td><i>    //</i></td></tr>
<tr><th id="2612">2612</th><td><i>    // This is only necessary on Thumb1 because Thumb1 sp-relative stores use</i></td></tr>
<tr><th id="2613">2613</th><td><i>    // a different addressing mode from other four-byte stores.</i></td></tr>
<tr><th id="2614">2614</th><td><i>    //</i></td></tr>
<tr><th id="2615">2615</th><td><i>    // This pattern usually comes up with call arguments.</i></td></tr>
<tr><th id="2616">2616</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a> *<dfn class="local col6 decl" id="786ST" title='ST' data-type='llvm::StoreSDNode *' data-ref="786ST">ST</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode">StoreSDNode</a>&gt;(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>);</td></tr>
<tr><th id="2617">2617</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="787Ptr" title='Ptr' data-type='llvm::SDValue' data-ref="787Ptr">Ptr</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#786ST" title='ST' data-ref="786ST">ST</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode10getBasePtrEv" title='llvm::StoreSDNode::getBasePtr' data-ref="_ZNK4llvm11StoreSDNode10getBasePtrEv">getBasePtr</a>();</td></tr>
<tr><th id="2618">2618</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>() &amp;&amp; <a class="local col6 ref" href="#786ST" title='ST' data-ref="786ST">ST</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode11isUnindexedEv" title='llvm::LSBaseSDNode::isUnindexed' data-ref="_ZNK4llvm12LSBaseSDNode11isUnindexedEv">isUnindexed</a>()) {</td></tr>
<tr><th id="2619">2619</th><td>      <em>int</em> <dfn class="local col8 decl" id="788RHSC" title='RHSC' data-type='int' data-ref="788RHSC">RHSC</dfn> = <var>0</var>;</td></tr>
<tr><th id="2620">2620</th><td>      <b>if</b> (<a class="local col7 ref" href="#787Ptr" title='Ptr' data-ref="787Ptr">Ptr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a> &amp;&amp;</td></tr>
<tr><th id="2621">2621</th><td>          <a class="tu ref" href="#_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi" title='isScaledConstantInRange' data-use='c' data-ref="_ZL23isScaledConstantInRangeN4llvm7SDValueEiiiRi">isScaledConstantInRange</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#787Ptr" title='Ptr' data-ref="787Ptr">Ptr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>), <i>/*Scale=*/</i><var>4</var>, <var>0</var>, <var>256</var>, <span class='refarg'><a class="local col8 ref" href="#788RHSC" title='RHSC' data-ref="788RHSC">RHSC</a></span>))</td></tr>
<tr><th id="2622">2622</th><td>        <a class="local col7 ref" href="#787Ptr" title='Ptr' data-ref="787Ptr">Ptr</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#787Ptr" title='Ptr' data-ref="787Ptr">Ptr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2623">2623</th><td></td></tr>
<tr><th id="2624">2624</th><td>      <b>if</b> (Ptr.getOpcode() == ISD::CopyFromReg &amp;&amp;</td></tr>
<tr><th id="2625">2625</th><td>          cast&lt;RegisterSDNode&gt;(Ptr.getOperand(<var>1</var>))-&gt;getReg() == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> &amp;&amp;</td></tr>
<tr><th id="2626">2626</th><td>          Ptr.getOperand(<var>0</var>) == ST-&gt;getChain()) {</td></tr>
<tr><th id="2627">2627</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="789Ops" title='Ops' data-type='llvm::SDValue []' data-ref="789Ops">Ops</dfn>[] = {ST-&gt;getValue(),</td></tr>
<tr><th id="2628">2628</th><td>                         CurDAG-&gt;getRegister(ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>, MVT::i32),</td></tr>
<tr><th id="2629">2629</th><td>                         CurDAG-&gt;getTargetConstant(RHSC, dl, MVT::i32),</td></tr>
<tr><th id="2630">2630</th><td>                         getAL(CurDAG, dl),</td></tr>
<tr><th id="2631">2631</th><td>                         CurDAG-&gt;getRegister(<var>0</var>, MVT::i32),</td></tr>
<tr><th id="2632">2632</th><td>                         ST-&gt;getChain()};</td></tr>
<tr><th id="2633">2633</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col0 decl" id="790ResNode" title='ResNode' data-type='llvm::MachineSDNode *' data-ref="790ResNode">ResNode</dfn> =</td></tr>
<tr><th id="2634">2634</th><td>            CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>, dl, MVT::Other, Ops);</td></tr>
<tr><th id="2635">2635</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="791MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="791MemOp">MemOp</dfn> = <a class="local col6 ref" href="#786ST" title='ST' data-ref="786ST">ST</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode13getMemOperandEv" title='llvm::MemSDNode::getMemOperand' data-ref="_ZNK4llvm9MemSDNode13getMemOperandEv">getMemOperand</a>();</td></tr>
<tr><th id="2636">2636</th><td>        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col0 ref" href="#790ResNode" title='ResNode' data-ref="790ResNode">ResNode</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#791MemOp" title='MemOp' data-ref="791MemOp">MemOp</a>});</td></tr>
<tr><th id="2637">2637</th><td>        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="local col0 ref" href="#790ResNode" title='ResNode' data-ref="790ResNode">ResNode</a>);</td></tr>
<tr><th id="2638">2638</th><td>        <b>return</b>;</td></tr>
<tr><th id="2639">2639</th><td>      }</td></tr>
<tr><th id="2640">2640</th><td>    }</td></tr>
<tr><th id="2641">2641</th><td>    <b>break</b>;</td></tr>
<tr><th id="2642">2642</th><td>  }</td></tr>
<tr><th id="2643">2643</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::WRITE_REGISTER" title='llvm::ISD::NodeType::WRITE_REGISTER' data-ref="llvm::ISD::NodeType::WRITE_REGISTER">WRITE_REGISTER</a>:</td></tr>
<tr><th id="2644">2644</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryWriteRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">tryWriteRegister</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>))</td></tr>
<tr><th id="2645">2645</th><td>      <b>return</b>;</td></tr>
<tr><th id="2646">2646</th><td>    <b>break</b>;</td></tr>
<tr><th id="2647">2647</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::READ_REGISTER" title='llvm::ISD::NodeType::READ_REGISTER' data-ref="llvm::ISD::NodeType::READ_REGISTER">READ_REGISTER</a>:</td></tr>
<tr><th id="2648">2648</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryReadRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">tryReadRegister</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>))</td></tr>
<tr><th id="2649">2649</th><td>      <b>return</b>;</td></tr>
<tr><th id="2650">2650</th><td>    <b>break</b>;</td></tr>
<tr><th id="2651">2651</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM" title='llvm::ISD::NodeType::INLINEASM' data-ref="llvm::ISD::NodeType::INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="2652">2652</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a>:</td></tr>
<tr><th id="2653">2653</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12tryInlineAsmEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryInlineAsm' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12tryInlineAsmEPN4llvm6SDNodeE">tryInlineAsm</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>))</td></tr>
<tr><th id="2654">2654</th><td>      <b>return</b>;</td></tr>
<tr><th id="2655">2655</th><td>    <b>break</b>;</td></tr>
<tr><th id="2656">2656</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::XOR" title='llvm::ISD::NodeType::XOR' data-ref="llvm::ISD::NodeType::XOR">XOR</a>:</td></tr>
<tr><th id="2657">2657</th><td>    <i>// Select special operations if XOR node forms integer ABS pattern</i></td></tr>
<tr><th id="2658">2658</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryABSOp' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel8tryABSOpEPN4llvm6SDNodeE">tryABSOp</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>))</td></tr>
<tr><th id="2659">2659</th><td>      <b>return</b>;</td></tr>
<tr><th id="2660">2660</th><td>    <i>// Other cases are autogenerated.</i></td></tr>
<tr><th id="2661">2661</th><td>    <b>break</b>;</td></tr>
<tr><th id="2662">2662</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a>: {</td></tr>
<tr><th id="2663">2663</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="792Val" title='Val' data-type='unsigned int' data-ref="792Val">Val</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2664">2664</th><td>    <i>// If we can't materialize the constant we need to use a literal pool</i></td></tr>
<tr><th id="2665">2665</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj" title='(anonymous namespace)::ARMDAGToDAGISel::ConstantMaterializationCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj">ConstantMaterializationCost</a>(<a class="local col2 ref" href="#792Val" title='Val' data-ref="792Val">Val</a>) &gt; <var>2</var>) {</td></tr>
<tr><th id="2666">2666</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="793CPIdx" title='CPIdx' data-type='llvm::SDValue' data-ref="793CPIdx">CPIdx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG21getTargetConstantPoolEPKNS_8ConstantENS_3EVTEjih" title='llvm::SelectionDAG::getTargetConstantPool' data-ref="_ZN4llvm12SelectionDAG21getTargetConstantPoolEPKNS_8ConstantENS_3EVTEjih">getTargetConstantPool</a>(</td></tr>
<tr><th id="2667">2667</th><td>          <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG10getContextEv" title='llvm::SelectionDAG::getContext' data-ref="_ZNK4llvm12SelectionDAG10getContextEv">getContext</a>()</span>), <a class="local col2 ref" href="#792Val" title='Val' data-ref="792Val">Val</a>),</td></tr>
<tr><th id="2668">2668</th><td>          <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="2669">2669</th><td></td></tr>
<tr><th id="2670">2670</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="794ResNode" title='ResNode' data-type='llvm::SDNode *' data-ref="794ResNode">ResNode</dfn>;</td></tr>
<tr><th id="2671">2671</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="2672">2672</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="795Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="795Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="2673">2673</th><td>          <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#793CPIdx" title='CPIdx' data-ref="793CPIdx">CPIdx</a>,</td></tr>
<tr><th id="2674">2674</th><td>          <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>),</td></tr>
<tr><th id="2675">2675</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2676">2676</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>()</td></tr>
<tr><th id="2677">2677</th><td>        };</td></tr>
<tr><th id="2678">2678</th><td>        ResNode = CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;tLDRpci&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci</span>, dl, MVT::i32, MVT::Other,</td></tr>
<tr><th id="2679">2679</th><td>                                         Ops);</td></tr>
<tr><th id="2680">2680</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2681">2681</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="796Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="796Ops">Ops</dfn>[] = {</td></tr>
<tr><th id="2682">2682</th><td>          <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#793CPIdx" title='CPIdx' data-ref="793CPIdx">CPIdx</a>,</td></tr>
<tr><th id="2683">2683</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2684">2684</th><td>          <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>),</td></tr>
<tr><th id="2685">2685</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2686">2686</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>()</td></tr>
<tr><th id="2687">2687</th><td>        };</td></tr>
<tr><th id="2688">2688</th><td>        ResNode = CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;LDRcp&apos; in namespace &apos;llvm::ARM&apos;">LDRcp</span>, dl, MVT::i32, MVT::Other,</td></tr>
<tr><th id="2689">2689</th><td>                                         Ops);</td></tr>
<tr><th id="2690">2690</th><td>      }</td></tr>
<tr><th id="2691">2691</th><td>      <i>// Annotate the Node with memory operand information so that MachineInstr</i></td></tr>
<tr><th id="2692">2692</th><td><i>      // queries work properly. This e.g. gives the register allocation the</i></td></tr>
<tr><th id="2693">2693</th><td><i>      // required information for rematerialization.</i></td></tr>
<tr><th id="2694">2694</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp; <dfn class="local col7 decl" id="797MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="797MF">MF</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="2695">2695</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="798MemOp" title='MemOp' data-type='llvm::MachineMemOperand *' data-ref="798MemOp">MemOp</dfn> =</td></tr>
<tr><th id="2696">2696</th><td>          <a class="local col7 ref" href="#797MF" title='MF' data-ref="797MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getConstantPool' data-ref="_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE">getConstantPool</a>(<span class='refarg'><a class="local col7 ref" href="#797MF" title='MF' data-ref="797MF">MF</a></span>),</td></tr>
<tr><th id="2697">2697</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <var>4</var>, <var>4</var>);</td></tr>
<tr><th id="2698">2698</th><td></td></tr>
<tr><th id="2699">2699</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col4 ref" href="#794ResNode" title='ResNode' data-ref="794ResNode">ResNode</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#798MemOp" title='MemOp' data-ref="798MemOp">MemOp</a>});</td></tr>
<tr><th id="2700">2700</th><td></td></tr>
<tr><th id="2701">2701</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="local col4 ref" href="#794ResNode" title='ResNode' data-ref="794ResNode">ResNode</a>);</td></tr>
<tr><th id="2702">2702</th><td>      <b>return</b>;</td></tr>
<tr><th id="2703">2703</th><td>    }</td></tr>
<tr><th id="2704">2704</th><td></td></tr>
<tr><th id="2705">2705</th><td>    <i>// Other cases are autogenerated.</i></td></tr>
<tr><th id="2706">2706</th><td>    <b>break</b>;</td></tr>
<tr><th id="2707">2707</th><td>  }</td></tr>
<tr><th id="2708">2708</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FrameIndex" title='llvm::ISD::NodeType::FrameIndex' data-ref="llvm::ISD::NodeType::FrameIndex">FrameIndex</a>: {</td></tr>
<tr><th id="2709">2709</th><td>    <i>// Selects to ADDri FI, 0 which in turn will become ADDri SP, imm.</i></td></tr>
<tr><th id="2710">2710</th><td>    <em>int</em> <dfn class="local col9 decl" id="799FI" title='FI' data-type='int' data-ref="799FI">FI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="2711">2711</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="800TFI" title='TFI' data-type='llvm::SDValue' data-ref="800TFI">TFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(</td></tr>
<tr><th id="2712">2712</th><td>        <a class="local col9 ref" href="#799FI" title='FI' data-ref="799FI">FI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>()));</td></tr>
<tr><th id="2713">2713</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>()) {</td></tr>
<tr><th id="2714">2714</th><td>      <i>// Set the alignment of the frame object to 4, to avoid having to generate</i></td></tr>
<tr><th id="2715">2715</th><td><i>      // more than one ADD</i></td></tr>
<tr><th id="2716">2716</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="801MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="801MFI">MFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="2717">2717</th><td>      <b>if</b> (<a class="local col1 ref" href="#801MFI" title='MFI' data-ref="801MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col9 ref" href="#799FI" title='FI' data-ref="799FI">FI</a>) &lt; <var>4</var>)</td></tr>
<tr><th id="2718">2718</th><td>        <a class="local col1 ref" href="#801MFI" title='MFI' data-ref="801MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij" title='llvm::MachineFrameInfo::setObjectAlignment' data-ref="_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij">setObjectAlignment</a>(<a class="local col9 ref" href="#799FI" title='FI' data-ref="799FI">FI</a>, <var>4</var>);</td></tr>
<tr><th id="2719">2719</th><td>      CurDAG-&gt;SelectNodeTo(N, ARM::<span class='error' title="no member named &apos;tADDframe&apos; in namespace &apos;llvm::ARM&apos;">tADDframe</span>, MVT::i32, TFI,</td></tr>
<tr><th id="2720">2720</th><td>                           CurDAG-&gt;getTargetConstant(<var>0</var>, dl, MVT::i32));</td></tr>
<tr><th id="2721">2721</th><td>      <b>return</b>;</td></tr>
<tr><th id="2722">2722</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2723">2723</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="802Opc" title='Opc' data-type='unsigned int' data-ref="802Opc">Opc</dfn> = ((Subtarget-&gt;isThumb() &amp;&amp; Subtarget-&gt;hasThumb2()) ?</td></tr>
<tr><th id="2724">2724</th><td>                      ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span> : ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>);</td></tr>
<tr><th id="2725">2725</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="803Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="803Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#800TFI" title='TFI' data-ref="800TFI">TFI</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2726">2726</th><td>                        <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2727">2727</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) };</td></tr>
<tr><th id="2728">2728</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::SelectNodeTo' data-ref="_ZN4llvm12SelectionDAG12SelectNodeToEPNS_6SDNodeEjNS_3EVTENS_8ArrayRefINS_7SDValueEEE">SelectNodeTo</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="local col2 ref" href="#802Opc" title='Opc' data-ref="802Opc">Opc</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#803Ops" title='Ops' data-ref="803Ops">Ops</a>);</td></tr>
<tr><th id="2729">2729</th><td>      <b>return</b>;</td></tr>
<tr><th id="2730">2730</th><td>    }</td></tr>
<tr><th id="2731">2731</th><td>  }</td></tr>
<tr><th id="2732">2732</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRL" title='llvm::ISD::NodeType::SRL' data-ref="llvm::ISD::NodeType::SRL">SRL</a>:</td></tr>
<tr><th id="2733">2733</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb" title='(anonymous namespace)::ARMDAGToDAGISel::tryV6T2BitfieldExtractOp' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb">tryV6T2BitfieldExtractOp</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>false</b>))</td></tr>
<tr><th id="2734">2734</th><td>      <b>return</b>;</td></tr>
<tr><th id="2735">2735</th><td>    <b>break</b>;</td></tr>
<tr><th id="2736">2736</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SIGN_EXTEND_INREG" title='llvm::ISD::NodeType::SIGN_EXTEND_INREG' data-ref="llvm::ISD::NodeType::SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>:</td></tr>
<tr><th id="2737">2737</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SRA" title='llvm::ISD::NodeType::SRA' data-ref="llvm::ISD::NodeType::SRA">SRA</a>:</td></tr>
<tr><th id="2738">2738</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb" title='(anonymous namespace)::ARMDAGToDAGISel::tryV6T2BitfieldExtractOp' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb">tryV6T2BitfieldExtractOp</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>))</td></tr>
<tr><th id="2739">2739</th><td>      <b>return</b>;</td></tr>
<tr><th id="2740">2740</th><td>    <b>break</b>;</td></tr>
<tr><th id="2741">2741</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MUL" title='llvm::ISD::NodeType::MUL' data-ref="llvm::ISD::NodeType::MUL">MUL</a>:</td></tr>
<tr><th id="2742">2742</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>())</td></tr>
<tr><th id="2743">2743</th><td>      <b>break</b>;</td></tr>
<tr><th id="2744">2744</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col4 decl" id="804C" title='C' data-type='llvm::ConstantSDNode *' data-ref="804C"><a class="local col4 ref" href="#804C" title='C' data-ref="804C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="2745">2745</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="805RHSV" title='RHSV' data-type='unsigned int' data-ref="805RHSV">RHSV</dfn> = <a class="local col4 ref" href="#804C" title='C' data-ref="804C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2746">2746</th><td>      <b>if</b> (!<a class="local col5 ref" href="#805RHSV" title='RHSV' data-ref="805RHSV">RHSV</a>) <b>break</b>;</td></tr>
<tr><th id="2747">2747</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col5 ref" href="#805RHSV" title='RHSV' data-ref="805RHSV">RHSV</a>-<var>1</var>)) {  <i>// 2^n+1?</i></td></tr>
<tr><th id="2748">2748</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="806ShImm" title='ShImm' data-type='unsigned int' data-ref="806ShImm">ShImm</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col5 ref" href="#805RHSV" title='RHSV' data-ref="805RHSV">RHSV</a>-<var>1</var>);</td></tr>
<tr><th id="2749">2749</th><td>        <b>if</b> (<a class="local col6 ref" href="#806ShImm" title='ShImm' data-ref="806ShImm">ShImm</a> &gt;= <var>32</var>)</td></tr>
<tr><th id="2750">2750</th><td>          <b>break</b>;</td></tr>
<tr><th id="2751">2751</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="807V" title='V' data-type='llvm::SDValue' data-ref="807V">V</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2752">2752</th><td>        <a class="local col6 ref" href="#806ShImm" title='ShImm' data-ref="806ShImm">ShImm</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>, <a class="local col6 ref" href="#806ShImm" title='ShImm' data-ref="806ShImm">ShImm</a>);</td></tr>
<tr><th id="2753">2753</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="808ShImmOp" title='ShImmOp' data-type='llvm::SDValue' data-ref="808ShImmOp">ShImmOp</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col6 ref" href="#806ShImm" title='ShImm' data-ref="806ShImm">ShImm</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2754">2754</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="809Reg0" title='Reg0' data-type='llvm::SDValue' data-ref="809Reg0">Reg0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2755">2755</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="2756">2756</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="810Ops" title='Ops' data-type='llvm::SDValue [6]' data-ref="810Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#807V" title='V' data-ref="807V">V</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#807V" title='V' data-ref="807V">V</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#808ShImmOp" title='ShImmOp' data-ref="808ShImmOp">ShImmOp</a>, <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#809Reg0" title='Reg0' data-ref="809Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#809Reg0" title='Reg0' data-ref="809Reg0">Reg0</a> };</td></tr>
<tr><th id="2757">2757</th><td>          CurDAG-&gt;SelectNodeTo(N, ARM::<span class='error' title="no member named &apos;t2ADDrs&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrs</span>, MVT::i32, Ops);</td></tr>
<tr><th id="2758">2758</th><td>          <b>return</b>;</td></tr>
<tr><th id="2759">2759</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2760">2760</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="811Ops" title='Ops' data-type='llvm::SDValue [7]' data-ref="811Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#807V" title='V' data-ref="807V">V</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#807V" title='V' data-ref="807V">V</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#809Reg0" title='Reg0' data-ref="809Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#808ShImmOp" title='ShImmOp' data-ref="808ShImmOp">ShImmOp</a>, <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#809Reg0" title='Reg0' data-ref="809Reg0">Reg0</a>,</td></tr>
<tr><th id="2761">2761</th><td>                            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#809Reg0" title='Reg0' data-ref="809Reg0">Reg0</a> };</td></tr>
<tr><th id="2762">2762</th><td>          CurDAG-&gt;SelectNodeTo(N, ARM::<span class='error' title="no member named &apos;ADDrsi&apos; in namespace &apos;llvm::ARM&apos;">ADDrsi</span>, MVT::i32, Ops);</td></tr>
<tr><th id="2763">2763</th><td>          <b>return</b>;</td></tr>
<tr><th id="2764">2764</th><td>        }</td></tr>
<tr><th id="2765">2765</th><td>      }</td></tr>
<tr><th id="2766">2766</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col5 ref" href="#805RHSV" title='RHSV' data-ref="805RHSV">RHSV</a>+<var>1</var>)) {  <i>// 2^n-1?</i></td></tr>
<tr><th id="2767">2767</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="812ShImm" title='ShImm' data-type='unsigned int' data-ref="812ShImm">ShImm</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="local col5 ref" href="#805RHSV" title='RHSV' data-ref="805RHSV">RHSV</a>+<var>1</var>);</td></tr>
<tr><th id="2768">2768</th><td>        <b>if</b> (<a class="local col2 ref" href="#812ShImm" title='ShImm' data-ref="812ShImm">ShImm</a> &gt;= <var>32</var>)</td></tr>
<tr><th id="2769">2769</th><td>          <b>break</b>;</td></tr>
<tr><th id="2770">2770</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="813V" title='V' data-type='llvm::SDValue' data-ref="813V">V</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2771">2771</th><td>        <a class="local col2 ref" href="#812ShImm" title='ShImm' data-ref="812ShImm">ShImm</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>, <a class="local col2 ref" href="#812ShImm" title='ShImm' data-ref="812ShImm">ShImm</a>);</td></tr>
<tr><th id="2772">2772</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="814ShImmOp" title='ShImmOp' data-type='llvm::SDValue' data-ref="814ShImmOp">ShImmOp</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col2 ref" href="#812ShImm" title='ShImm' data-ref="812ShImm">ShImm</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2773">2773</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="815Reg0" title='Reg0' data-type='llvm::SDValue' data-ref="815Reg0">Reg0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2774">2774</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="2775">2775</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="816Ops" title='Ops' data-type='llvm::SDValue [6]' data-ref="816Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#813V" title='V' data-ref="813V">V</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#813V" title='V' data-ref="813V">V</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#814ShImmOp" title='ShImmOp' data-ref="814ShImmOp">ShImmOp</a>, <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#815Reg0" title='Reg0' data-ref="815Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#815Reg0" title='Reg0' data-ref="815Reg0">Reg0</a> };</td></tr>
<tr><th id="2776">2776</th><td>          CurDAG-&gt;SelectNodeTo(N, ARM::<span class='error' title="no member named &apos;t2RSBrs&apos; in namespace &apos;llvm::ARM&apos;">t2RSBrs</span>, MVT::i32, Ops);</td></tr>
<tr><th id="2777">2777</th><td>          <b>return</b>;</td></tr>
<tr><th id="2778">2778</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2779">2779</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="817Ops" title='Ops' data-type='llvm::SDValue [7]' data-ref="817Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#813V" title='V' data-ref="813V">V</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#813V" title='V' data-ref="813V">V</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#815Reg0" title='Reg0' data-ref="815Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#814ShImmOp" title='ShImmOp' data-ref="814ShImmOp">ShImmOp</a>, <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#815Reg0" title='Reg0' data-ref="815Reg0">Reg0</a>,</td></tr>
<tr><th id="2780">2780</th><td>                            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#815Reg0" title='Reg0' data-ref="815Reg0">Reg0</a> };</td></tr>
<tr><th id="2781">2781</th><td>          CurDAG-&gt;SelectNodeTo(N, ARM::<span class='error' title="no member named &apos;RSBrsi&apos; in namespace &apos;llvm::ARM&apos;">RSBrsi</span>, MVT::i32, Ops);</td></tr>
<tr><th id="2782">2782</th><td>          <b>return</b>;</td></tr>
<tr><th id="2783">2783</th><td>        }</td></tr>
<tr><th id="2784">2784</th><td>      }</td></tr>
<tr><th id="2785">2785</th><td>    }</td></tr>
<tr><th id="2786">2786</th><td>    <b>break</b>;</td></tr>
<tr><th id="2787">2787</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::AND" title='llvm::ISD::NodeType::AND' data-ref="llvm::ISD::NodeType::AND">AND</a>: {</td></tr>
<tr><th id="2788">2788</th><td>    <i>// Check for unsigned bitfield extract</i></td></tr>
<tr><th id="2789">2789</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb" title='(anonymous namespace)::ARMDAGToDAGISel::tryV6T2BitfieldExtractOp' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb">tryV6T2BitfieldExtractOp</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>false</b>))</td></tr>
<tr><th id="2790">2790</th><td>      <b>return</b>;</td></tr>
<tr><th id="2791">2791</th><td></td></tr>
<tr><th id="2792">2792</th><td>    <i>// If an immediate is used in an AND node, it is possible that the immediate</i></td></tr>
<tr><th id="2793">2793</th><td><i>    // can be more optimally materialized when negated. If this is the case we</i></td></tr>
<tr><th id="2794">2794</th><td><i>    // can negate the immediate and use a BIC instead.</i></td></tr>
<tr><th id="2795">2795</th><td>    <em>auto</em> *<dfn class="local col8 decl" id="818N1C" title='N1C' data-type='llvm::ConstantSDNode *' data-ref="818N1C">N1C</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="2796">2796</th><td>    <b>if</b> (<a class="local col8 ref" href="#818N1C" title='N1C' data-ref="818N1C">N1C</a> &amp;&amp; <a class="local col8 ref" href="#818N1C" title='N1C' data-ref="818N1C">N1C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9hasOneUseEv" title='llvm::SDNode::hasOneUse' data-ref="_ZNK4llvm6SDNode9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="2797">2797</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="819Imm" title='Imm' data-type='uint32_t' data-ref="819Imm">Imm</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>) <a class="local col8 ref" href="#818N1C" title='N1C' data-ref="818N1C">N1C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2798">2798</th><td></td></tr>
<tr><th id="2799">2799</th><td>      <i>// In Thumb2 mode, an AND can take a 12-bit immediate. If this</i></td></tr>
<tr><th id="2800">2800</th><td><i>      // immediate can be negated and fit in the immediate operand of</i></td></tr>
<tr><th id="2801">2801</th><td><i>      // a t2BIC, don't do any manual transform here as this can be</i></td></tr>
<tr><th id="2802">2802</th><td><i>      // handled by the generic ISel machinery.</i></td></tr>
<tr><th id="2803">2803</th><td>      <em>bool</em> <dfn class="local col0 decl" id="820PreferImmediateEncoding" title='PreferImmediateEncoding' data-type='bool' data-ref="820PreferImmediateEncoding">PreferImmediateEncoding</dfn> =</td></tr>
<tr><th id="2804">2804</th><td>        <a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasThumb2Ev" title='llvm::ARMSubtarget::hasThumb2' data-ref="_ZNK4llvm12ARMSubtarget9hasThumb2Ev">hasThumb2</a>() &amp;&amp; (<a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel12is_t2_so_immEj" title='(anonymous namespace)::ARMDAGToDAGISel::is_t2_so_imm' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel12is_t2_so_immEj">is_t2_so_imm</a>(<a class="local col9 ref" href="#819Imm" title='Imm' data-ref="819Imm">Imm</a>) || <a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel16is_t2_so_imm_notEj" title='(anonymous namespace)::ARMDAGToDAGISel::is_t2_so_imm_not' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel16is_t2_so_imm_notEj">is_t2_so_imm_not</a>(<a class="local col9 ref" href="#819Imm" title='Imm' data-ref="819Imm">Imm</a>));</td></tr>
<tr><th id="2805">2805</th><td>      <b>if</b> (!<a class="local col0 ref" href="#820PreferImmediateEncoding" title='PreferImmediateEncoding' data-ref="820PreferImmediateEncoding">PreferImmediateEncoding</a> &amp;&amp;</td></tr>
<tr><th id="2806">2806</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj" title='(anonymous namespace)::ARMDAGToDAGISel::ConstantMaterializationCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj">ConstantMaterializationCost</a>(<a class="local col9 ref" href="#819Imm" title='Imm' data-ref="819Imm">Imm</a>) &gt;</td></tr>
<tr><th id="2807">2807</th><td>              <a class="tu member" href="#_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj" title='(anonymous namespace)::ARMDAGToDAGISel::ConstantMaterializationCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_115ARMDAGToDAGISel27ConstantMaterializationCostEj">ConstantMaterializationCost</a>(~<a class="local col9 ref" href="#819Imm" title='Imm' data-ref="819Imm">Imm</a>)) {</td></tr>
<tr><th id="2808">2808</th><td>        <i>// The current immediate costs more to materialize than a negated</i></td></tr>
<tr><th id="2809">2809</th><td><i>        // immediate, so negate the immediate and use a BIC.</i></td></tr>
<tr><th id="2810">2810</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="821NewImm" title='NewImm' data-type='llvm::SDValue' data-ref="821NewImm">NewImm</dfn> =</td></tr>
<tr><th id="2811">2811</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(~<a class="local col8 ref" href="#818N1C" title='N1C' data-ref="818N1C">N1C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>(), <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2812">2812</th><td>        <i>// If the new constant didn't exist before, reposition it in the topological</i></td></tr>
<tr><th id="2813">2813</th><td><i>        // ordering so it is just before N. Otherwise, don't touch its location.</i></td></tr>
<tr><th id="2814">2814</th><td>        <b>if</b> (<a class="local col1 ref" href="#821NewImm" title='NewImm' data-ref="821NewImm">NewImm</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() == -<var>1</var>)</td></tr>
<tr><th id="2815">2815</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RepositionNodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_6SDNodeELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::SelectionDAG::RepositionNode' data-ref="_ZN4llvm12SelectionDAG14RepositionNodeENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_6SDNodeELb1ELb0EvEELb0ELb0EEEPS4_">RepositionNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col1 ref" href="#821NewImm" title='NewImm' data-ref="821NewImm">NewImm</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="2816">2816</th><td></td></tr>
<tr><th id="2817">2817</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasThumb2Ev" title='llvm::ARMSubtarget::hasThumb2' data-ref="_ZNK4llvm12ARMSubtarget9hasThumb2Ev">hasThumb2</a>()) {</td></tr>
<tr><th id="2818">2818</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="822Ops" title='Ops' data-type='llvm::SDValue []' data-ref="822Ops">Ops</dfn>[] = {CurDAG-&gt;getRegister(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, MVT::i32),</td></tr>
<tr><th id="2819">2819</th><td>                           N-&gt;getOperand(<var>0</var>), NewImm, getAL(CurDAG, dl),</td></tr>
<tr><th id="2820">2820</th><td>                           CurDAG-&gt;getRegister(<var>0</var>, MVT::i32)};</td></tr>
<tr><th id="2821">2821</th><td>          ReplaceNode(N, CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;tBIC&apos; in namespace &apos;llvm::ARM&apos;">tBIC</span>, dl, MVT::i32, Ops));</td></tr>
<tr><th id="2822">2822</th><td>          <b>return</b>;</td></tr>
<tr><th id="2823">2823</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2824">2824</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="823Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="823Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#821NewImm" title='NewImm' data-ref="821NewImm">NewImm</a>, <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>),</td></tr>
<tr><th id="2825">2825</th><td>                           <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2826">2826</th><td>                           <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)};</td></tr>
<tr><th id="2827">2827</th><td>          ReplaceNode(N,</td></tr>
<tr><th id="2828">2828</th><td>                      CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;t2BICrr&apos; in namespace &apos;llvm::ARM&apos;">t2BICrr</span>, dl, MVT::i32, Ops));</td></tr>
<tr><th id="2829">2829</th><td>          <b>return</b>;</td></tr>
<tr><th id="2830">2830</th><td>        }</td></tr>
<tr><th id="2831">2831</th><td>      }</td></tr>
<tr><th id="2832">2832</th><td>    }</td></tr>
<tr><th id="2833">2833</th><td></td></tr>
<tr><th id="2834">2834</th><td>    <i>// (and (or x, c2), c1) and top 16-bits of c1 and c2 match, lower 16-bits</i></td></tr>
<tr><th id="2835">2835</th><td><i>    // of c1 are 0xffff, and lower 16-bit of c2 are 0. That is, the top 16-bits</i></td></tr>
<tr><th id="2836">2836</th><td><i>    // are entirely contributed by c2 and lower 16-bits are entirely contributed</i></td></tr>
<tr><th id="2837">2837</th><td><i>    // by x. That's equal to (or (and x, 0xffff), (and c1, 0xffff0000)).</i></td></tr>
<tr><th id="2838">2838</th><td><i>    // Select it to: "movt x, ((c1 &amp; 0xffff) &gt;&gt; 16)</i></td></tr>
<tr><th id="2839">2839</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="824VT" title='VT' data-type='llvm::EVT' data-ref="824VT">VT</dfn> = <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2840">2840</th><td>    <b>if</b> (<a class="local col4 ref" href="#824VT" title='VT' data-ref="824VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="2841">2841</th><td>      <b>break</b>;</td></tr>
<tr><th id="2842">2842</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="825Opc" title='Opc' data-type='unsigned int' data-ref="825Opc">Opc</dfn> = (Subtarget-&gt;isThumb() &amp;&amp; Subtarget-&gt;hasThumb2())</td></tr>
<tr><th id="2843">2843</th><td>      ? ARM::<span class='error' title="no member named &apos;t2MOVTi16&apos; in namespace &apos;llvm::ARM&apos;">t2MOVTi16</span></td></tr>
<tr><th id="2844">2844</th><td>      : (Subtarget-&gt;hasV6T2Ops() ? ARM::<span class='error' title="no member named &apos;MOVTi16&apos; in namespace &apos;llvm::ARM&apos;">MOVTi16</span> : <var>0</var>);</td></tr>
<tr><th id="2845">2845</th><td>    <b>if</b> (!<a class="local col5 ref" href="#825Opc" title='Opc' data-ref="825Opc">Opc</a>)</td></tr>
<tr><th id="2846">2846</th><td>      <b>break</b>;</td></tr>
<tr><th id="2847">2847</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="826N0" title='N0' data-type='llvm::SDValue' data-ref="826N0">N0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <dfn class="local col7 decl" id="827N1" title='N1' data-type='llvm::SDValue' data-ref="827N1">N1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2848">2848</th><td>    <a class="local col8 ref" href="#818N1C" title='N1C' data-ref="818N1C">N1C</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col7 ref" href="#827N1" title='N1' data-ref="827N1">N1</a></span>);</td></tr>
<tr><th id="2849">2849</th><td>    <b>if</b> (!<a class="local col8 ref" href="#818N1C" title='N1C' data-ref="818N1C">N1C</a>)</td></tr>
<tr><th id="2850">2850</th><td>      <b>break</b>;</td></tr>
<tr><th id="2851">2851</th><td>    <b>if</b> (<a class="local col6 ref" href="#826N0" title='N0' data-ref="826N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a> &amp;&amp; <a class="local col6 ref" href="#826N0" title='N0' data-ref="826N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9hasOneUseEv" title='llvm::SDNode::hasOneUse' data-ref="_ZNK4llvm6SDNode9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="2852">2852</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="828N2" title='N2' data-type='llvm::SDValue' data-ref="828N2">N2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#826N0" title='N0' data-ref="826N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2853">2853</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col9 decl" id="829N2C" title='N2C' data-type='llvm::ConstantSDNode *' data-ref="829N2C">N2C</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col8 ref" href="#828N2" title='N2' data-ref="828N2">N2</a></span>);</td></tr>
<tr><th id="2854">2854</th><td>      <b>if</b> (!<a class="local col9 ref" href="#829N2C" title='N2C' data-ref="829N2C">N2C</a>)</td></tr>
<tr><th id="2855">2855</th><td>        <b>break</b>;</td></tr>
<tr><th id="2856">2856</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="830N1CVal" title='N1CVal' data-type='unsigned int' data-ref="830N1CVal">N1CVal</dfn> = <a class="local col8 ref" href="#818N1C" title='N1C' data-ref="818N1C">N1C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2857">2857</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="831N2CVal" title='N2CVal' data-type='unsigned int' data-ref="831N2CVal">N2CVal</dfn> = <a class="local col9 ref" href="#829N2C" title='N2C' data-ref="829N2C">N2C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2858">2858</th><td>      <b>if</b> ((<a class="local col0 ref" href="#830N1CVal" title='N1CVal' data-ref="830N1CVal">N1CVal</a> &amp; <var>0xffff0000U</var>) == (<a class="local col1 ref" href="#831N2CVal" title='N2CVal' data-ref="831N2CVal">N2CVal</a> &amp; <var>0xffff0000U</var>) &amp;&amp;</td></tr>
<tr><th id="2859">2859</th><td>          (<a class="local col0 ref" href="#830N1CVal" title='N1CVal' data-ref="830N1CVal">N1CVal</a> &amp; <var>0xffffU</var>) == <var>0xffffU</var> &amp;&amp;</td></tr>
<tr><th id="2860">2860</th><td>          (<a class="local col1 ref" href="#831N2CVal" title='N2CVal' data-ref="831N2CVal">N2CVal</a> &amp; <var>0xffffU</var>) == <var>0x0U</var>) {</td></tr>
<tr><th id="2861">2861</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="832Imm16" title='Imm16' data-type='llvm::SDValue' data-ref="832Imm16">Imm16</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>((<a class="local col1 ref" href="#831N2CVal" title='N2CVal' data-ref="831N2CVal">N2CVal</a> &amp; <var>0xFFFF0000U</var>) &gt;&gt; <var>16</var>,</td></tr>
<tr><th id="2862">2862</th><td>                                                  <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="2863">2863</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="833Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="833Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#826N0" title='N0' data-ref="826N0">N0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#832Imm16" title='Imm16' data-ref="832Imm16">Imm16</a>,</td></tr>
<tr><th id="2864">2864</th><td>                          <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) };</td></tr>
<tr><th id="2865">2865</th><td>        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col5 ref" href="#825Opc" title='Opc' data-ref="825Opc">Opc</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#824VT" title='VT' data-ref="824VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#833Ops" title='Ops' data-ref="833Ops">Ops</a>));</td></tr>
<tr><th id="2866">2866</th><td>        <b>return</b>;</td></tr>
<tr><th id="2867">2867</th><td>      }</td></tr>
<tr><th id="2868">2868</th><td>    }</td></tr>
<tr><th id="2869">2869</th><td></td></tr>
<tr><th id="2870">2870</th><td>    <b>break</b>;</td></tr>
<tr><th id="2871">2871</th><td>  }</td></tr>
<tr><th id="2872">2872</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::UMAAL" title='llvm::ARMISD::NodeType::UMAAL' data-ref="llvm::ARMISD::NodeType::UMAAL">UMAAL</a>: {</td></tr>
<tr><th id="2873">2873</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="834Opc" title='Opc' data-type='unsigned int' data-ref="834Opc">Opc</dfn> = Subtarget-&gt;isThumb() ? ARM::<span class='error' title="no member named &apos;t2UMAAL&apos; in namespace &apos;llvm::ARM&apos;">t2UMAAL</span> : ARM::<span class='error' title="no member named &apos;UMAAL&apos; in namespace &apos;llvm::ARM&apos;">UMAAL</span>;</td></tr>
<tr><th id="2874">2874</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="835Ops" title='Ops' data-type='llvm::SDValue [6]' data-ref="835Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>),</td></tr>
<tr><th id="2875">2875</th><td>                      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>),</td></tr>
<tr><th id="2876">2876</th><td>                      <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>),</td></tr>
<tr><th id="2877">2877</th><td>                      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) };</td></tr>
<tr><th id="2878">2878</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col4 ref" href="#834Opc" title='Opc' data-ref="834Opc">Opc</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col5 ref" href="#835Ops" title='Ops' data-ref="835Ops">Ops</a>));</td></tr>
<tr><th id="2879">2879</th><td>    <b>return</b>;</td></tr>
<tr><th id="2880">2880</th><td>  }</td></tr>
<tr><th id="2881">2881</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::UMLAL" title='llvm::ARMISD::NodeType::UMLAL' data-ref="llvm::ARMISD::NodeType::UMLAL">UMLAL</a>:{</td></tr>
<tr><th id="2882">2882</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="2883">2883</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="836Ops" title='Ops' data-type='llvm::SDValue [6]' data-ref="836Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>),</td></tr>
<tr><th id="2884">2884</th><td>                        <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>), <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>),</td></tr>
<tr><th id="2885">2885</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)};</td></tr>
<tr><th id="2886">2886</th><td>      ReplaceNode(</td></tr>
<tr><th id="2887">2887</th><td>          N, CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;t2UMLAL&apos; in namespace &apos;llvm::ARM&apos;">t2UMLAL</span>, dl, MVT::i32, MVT::i32, Ops));</td></tr>
<tr><th id="2888">2888</th><td>      <b>return</b>;</td></tr>
<tr><th id="2889">2889</th><td>    }<b>else</b>{</td></tr>
<tr><th id="2890">2890</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="837Ops" title='Ops' data-type='llvm::SDValue [7]' data-ref="837Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>),</td></tr>
<tr><th id="2891">2891</th><td>                        <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>), <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>),</td></tr>
<tr><th id="2892">2892</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2893">2893</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) };</td></tr>
<tr><th id="2894">2894</th><td>      ReplaceNode(N, CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="2895">2895</th><td>                         Subtarget-&gt;hasV6Ops() ? ARM::<span class='error' title="no member named &apos;UMLAL&apos; in namespace &apos;llvm::ARM&apos;">UMLAL</span> : ARM::<span class='error' title="no member named &apos;UMLALv5&apos; in namespace &apos;llvm::ARM&apos;">UMLALv5</span>, dl,</td></tr>
<tr><th id="2896">2896</th><td>                         MVT::i32, MVT::i32, Ops));</td></tr>
<tr><th id="2897">2897</th><td>      <b>return</b>;</td></tr>
<tr><th id="2898">2898</th><td>    }</td></tr>
<tr><th id="2899">2899</th><td>  }</td></tr>
<tr><th id="2900">2900</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::SMLAL" title='llvm::ARMISD::NodeType::SMLAL' data-ref="llvm::ARMISD::NodeType::SMLAL">SMLAL</a>:{</td></tr>
<tr><th id="2901">2901</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="2902">2902</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="838Ops" title='Ops' data-type='llvm::SDValue [6]' data-ref="838Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>),</td></tr>
<tr><th id="2903">2903</th><td>                        <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>), <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>),</td></tr>
<tr><th id="2904">2904</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)};</td></tr>
<tr><th id="2905">2905</th><td>      ReplaceNode(</td></tr>
<tr><th id="2906">2906</th><td>          N, CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;t2SMLAL&apos; in namespace &apos;llvm::ARM&apos;">t2SMLAL</span>, dl, MVT::i32, MVT::i32, Ops));</td></tr>
<tr><th id="2907">2907</th><td>      <b>return</b>;</td></tr>
<tr><th id="2908">2908</th><td>    }<b>else</b>{</td></tr>
<tr><th id="2909">2909</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="839Ops" title='Ops' data-type='llvm::SDValue [7]' data-ref="839Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>),</td></tr>
<tr><th id="2910">2910</th><td>                        <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>), <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>),</td></tr>
<tr><th id="2911">2911</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="2912">2912</th><td>                        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) };</td></tr>
<tr><th id="2913">2913</th><td>      ReplaceNode(N, CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="2914">2914</th><td>                         Subtarget-&gt;hasV6Ops() ? ARM::<span class='error' title="no member named &apos;SMLAL&apos; in namespace &apos;llvm::ARM&apos;">SMLAL</span> : ARM::<span class='error' title="no member named &apos;SMLALv5&apos; in namespace &apos;llvm::ARM&apos;">SMLALv5</span>, dl,</td></tr>
<tr><th id="2915">2915</th><td>                         MVT::i32, MVT::i32, Ops));</td></tr>
<tr><th id="2916">2916</th><td>      <b>return</b>;</td></tr>
<tr><th id="2917">2917</th><td>    }</td></tr>
<tr><th id="2918">2918</th><td>  }</td></tr>
<tr><th id="2919">2919</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::SUBE" title='llvm::ARMISD::NodeType::SUBE' data-ref="llvm::ARMISD::NodeType::SUBE">SUBE</a>: {</td></tr>
<tr><th id="2920">2920</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8hasV6OpsEv" title='llvm::ARMSubtarget::hasV6Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV6OpsEv">hasV6Ops</a>() || !<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6hasDSPEv" title='llvm::ARMSubtarget::hasDSP' data-ref="_ZNK4llvm12ARMSubtarget6hasDSPEv">hasDSP</a>())</td></tr>
<tr><th id="2921">2921</th><td>      <b>break</b>;</td></tr>
<tr><th id="2922">2922</th><td>    <i>// Look for a pattern to match SMMLS</i></td></tr>
<tr><th id="2923">2923</th><td><i>    // (sube a, (smul_loHi a, b), (subc 0, (smul_LOhi(a, b))))</i></td></tr>
<tr><th id="2924">2924</th><td>    <b>if</b> (<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SMUL_LOHI" title='llvm::ISD::NodeType::SMUL_LOHI' data-ref="llvm::ISD::NodeType::SMUL_LOHI">SMUL_LOHI</a> ||</td></tr>
<tr><th id="2925">2925</th><td>        <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() != <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::SUBC" title='llvm::ARMISD::NodeType::SUBC' data-ref="llvm::ARMISD::NodeType::SUBC">SUBC</a> ||</td></tr>
<tr><th id="2926">2926</th><td>        !<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9use_emptyEv" title='llvm::SDValue::use_empty' data-ref="_ZNK4llvm7SDValue9use_emptyEv">use_empty</a>())</td></tr>
<tr><th id="2927">2927</th><td>      <b>break</b>;</td></tr>
<tr><th id="2928">2928</th><td></td></tr>
<tr><th id="2929">2929</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>())</td></tr>
<tr><th id="2930">2930</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget-&gt;hasThumb2() &amp;&amp; &quot;This pattern should not be generated for Thumb&quot;) ? void (0) : __assert_fail (&quot;Subtarget-&gt;hasThumb2() &amp;&amp; \&quot;This pattern should not be generated for Thumb\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2931, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasThumb2Ev" title='llvm::ARMSubtarget::hasThumb2' data-ref="_ZNK4llvm12ARMSubtarget9hasThumb2Ev">hasThumb2</a>() &amp;&amp;</td></tr>
<tr><th id="2931">2931</th><td>             <q>"This pattern should not be generated for Thumb"</q>);</td></tr>
<tr><th id="2932">2932</th><td></td></tr>
<tr><th id="2933">2933</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="840SmulLoHi" title='SmulLoHi' data-type='llvm::SDValue' data-ref="840SmulLoHi">SmulLoHi</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2934">2934</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="841Subc" title='Subc' data-type='llvm::SDValue' data-ref="841Subc">Subc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2935">2935</th><td>    <em>auto</em> *<dfn class="local col2 decl" id="842Zero" title='Zero' data-type='llvm::ConstantSDNode *' data-ref="842Zero">Zero</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#841Subc" title='Subc' data-ref="841Subc">Subc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2936">2936</th><td></td></tr>
<tr><th id="2937">2937</th><td>    <b>if</b> (!<a class="local col2 ref" href="#842Zero" title='Zero' data-ref="842Zero">Zero</a> || <a class="local col2 ref" href="#842Zero" title='Zero' data-ref="842Zero">Zero</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() != <var>0</var> ||</td></tr>
<tr><th id="2938">2938</th><td>        <a class="local col1 ref" href="#841Subc" title='Subc' data-ref="841Subc">Subc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col0 ref" href="#840SmulLoHi" title='SmulLoHi' data-ref="840SmulLoHi">SmulLoHi</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>0</var>) ||</td></tr>
<tr><th id="2939">2939</th><td>        <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col0 ref" href="#840SmulLoHi" title='SmulLoHi' data-ref="840SmulLoHi">SmulLoHi</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>) ||</td></tr>
<tr><th id="2940">2940</th><td>        <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>) <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueneERKS0_" title='llvm::SDValue::operator!=' data-ref="_ZNK4llvm7SDValueneERKS0_">!=</a> <a class="local col1 ref" href="#841Subc" title='Subc' data-ref="841Subc">Subc</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>))</td></tr>
<tr><th id="2941">2941</th><td>      <b>break</b>;</td></tr>
<tr><th id="2942">2942</th><td></td></tr>
<tr><th id="2943">2943</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="843Opc" title='Opc' data-type='unsigned int' data-ref="843Opc">Opc</dfn> = Subtarget-&gt;isThumb2() ? ARM::<span class='error' title="no member named &apos;t2SMMLS&apos; in namespace &apos;llvm::ARM&apos;">t2SMMLS</span> : ARM::<span class='error' title="no member named &apos;SMMLS&apos; in namespace &apos;llvm::ARM&apos;">SMMLS</span>;</td></tr>
<tr><th id="2944">2944</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="844Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="844Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#840SmulLoHi" title='SmulLoHi' data-ref="840SmulLoHi">SmulLoHi</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#840SmulLoHi" title='SmulLoHi' data-ref="840SmulLoHi">SmulLoHi</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>),</td></tr>
<tr><th id="2945">2945</th><td>                      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>),</td></tr>
<tr><th id="2946">2946</th><td>                      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) };</td></tr>
<tr><th id="2947">2947</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc">Opc</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#844Ops" title='Ops' data-ref="844Ops">Ops</a>));</td></tr>
<tr><th id="2948">2948</th><td>    <b>return</b>;</td></tr>
<tr><th id="2949">2949</th><td>  }</td></tr>
<tr><th id="2950">2950</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LOAD" title='llvm::ISD::NodeType::LOAD' data-ref="llvm::ISD::NodeType::LOAD">LOAD</a>: {</td></tr>
<tr><th id="2951">2951</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasThumb2Ev" title='llvm::ARMSubtarget::hasThumb2' data-ref="_ZNK4llvm12ARMSubtarget9hasThumb2Ev">hasThumb2</a>()) {</td></tr>
<tr><th id="2952">2952</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT2IndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryT2IndexedLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT2IndexedLoadEPN4llvm6SDNodeE">tryT2IndexedLoad</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>))</td></tr>
<tr><th id="2953">2953</th><td>        <b>return</b>;</td></tr>
<tr><th id="2954">2954</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="2955">2955</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT1IndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryT1IndexedLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryT1IndexedLoadEPN4llvm6SDNodeE">tryT1IndexedLoad</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>))</td></tr>
<tr><th id="2956">2956</th><td>        <b>return</b>;</td></tr>
<tr><th id="2957">2957</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel17tryARMIndexedLoadEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryARMIndexedLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17tryARMIndexedLoadEPN4llvm6SDNodeE">tryARMIndexedLoad</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>))</td></tr>
<tr><th id="2958">2958</th><td>      <b>return</b>;</td></tr>
<tr><th id="2959">2959</th><td>    <i>// Other cases are autogenerated.</i></td></tr>
<tr><th id="2960">2960</th><td>    <b>break</b>;</td></tr>
<tr><th id="2961">2961</th><td>  }</td></tr>
<tr><th id="2962">2962</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::BRCOND" title='llvm::ARMISD::NodeType::BRCOND' data-ref="llvm::ARMISD::NodeType::BRCOND">BRCOND</a>: {</td></tr>
<tr><th id="2963">2963</th><td>    <i>// Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc)</i></td></tr>
<tr><th id="2964">2964</th><td><i>    // Emits: (Bcc:void (bb:Other):$dst, (imm:i32):$cc)</i></td></tr>
<tr><th id="2965">2965</th><td><i>    // Pattern complexity = 6  cost = 1  size = 0</i></td></tr>
<tr><th id="2966">2966</th><td><i></i></td></tr>
<tr><th id="2967">2967</th><td><i>    // Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc)</i></td></tr>
<tr><th id="2968">2968</th><td><i>    // Emits: (tBcc:void (bb:Other):$dst, (imm:i32):$cc)</i></td></tr>
<tr><th id="2969">2969</th><td><i>    // Pattern complexity = 6  cost = 1  size = 0</i></td></tr>
<tr><th id="2970">2970</th><td><i></i></td></tr>
<tr><th id="2971">2971</th><td><i>    // Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc)</i></td></tr>
<tr><th id="2972">2972</th><td><i>    // Emits: (t2Bcc:void (bb:Other):$dst, (imm:i32):$cc)</i></td></tr>
<tr><th id="2973">2973</th><td><i>    // Pattern complexity = 6  cost = 1  size = 0</i></td></tr>
<tr><th id="2974">2974</th><td></td></tr>
<tr><th id="2975">2975</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="845Opc" title='Opc' data-type='unsigned int' data-ref="845Opc">Opc</dfn> = Subtarget-&gt;isThumb() ?</td></tr>
<tr><th id="2976">2976</th><td>      ((Subtarget-&gt;hasThumb2()) ? ARM::<span class='error' title="no member named &apos;t2Bcc&apos; in namespace &apos;llvm::ARM&apos;">t2Bcc</span> : ARM::<span class='error' title="no member named &apos;tBcc&apos; in namespace &apos;llvm::ARM&apos;">tBcc</span>) : ARM::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::ARM&apos;">Bcc</span>;</td></tr>
<tr><th id="2977">2977</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="846Chain" title='Chain' data-type='llvm::SDValue' data-ref="846Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2978">2978</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="847N1" title='N1' data-type='llvm::SDValue' data-ref="847N1">N1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2979">2979</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="848N2" title='N2' data-type='llvm::SDValue' data-ref="848N2">N2</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2980">2980</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="849N3" title='N3' data-type='llvm::SDValue' data-ref="849N3">N3</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="2981">2981</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="850InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="850InFlag">InFlag</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>4</var>);</td></tr>
<tr><th id="2982">2982</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N1.getOpcode() == ISD::BasicBlock) ? void (0) : __assert_fail (&quot;N1.getOpcode() == ISD::BasicBlock&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2982, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#847N1" title='N1' data-ref="847N1">N1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BasicBlock" title='llvm::ISD::NodeType::BasicBlock' data-ref="llvm::ISD::NodeType::BasicBlock">BasicBlock</a>);</td></tr>
<tr><th id="2983">2983</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N2.getOpcode() == ISD::Constant) ? void (0) : __assert_fail (&quot;N2.getOpcode() == ISD::Constant&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2983, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#848N2" title='N2' data-ref="848N2">N2</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a>);</td></tr>
<tr><th id="2984">2984</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N3.getOpcode() == ISD::Register) ? void (0) : __assert_fail (&quot;N3.getOpcode() == ISD::Register&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2984, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#849N3" title='N3' data-ref="849N3">N3</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Register" title='llvm::ISD::NodeType::Register' data-ref="llvm::ISD::NodeType::Register">Register</a>);</td></tr>
<tr><th id="2985">2985</th><td></td></tr>
<tr><th id="2986">2986</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="851CC" title='CC' data-type='unsigned int' data-ref="851CC">CC</dfn> = (<em>unsigned</em>) <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col8 ref" href="#848N2" title='N2' data-ref="848N2">N2</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2987">2987</th><td></td></tr>
<tr><th id="2988">2988</th><td>    <b>if</b> (<a class="local col0 ref" href="#850InFlag" title='InFlag' data-ref="850InFlag">InFlag</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::CMPZ" title='llvm::ARMISD::NodeType::CMPZ' data-ref="llvm::ARMISD::NodeType::CMPZ">CMPZ</a>) {</td></tr>
<tr><th id="2989">2989</th><td>      <em>bool</em> <dfn class="local col2 decl" id="852SwitchEQNEToPLMI" title='SwitchEQNEToPLMI' data-type='bool' data-ref="852SwitchEQNEToPLMI">SwitchEQNEToPLMI</dfn>;</td></tr>
<tr><th id="2990">2990</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCMPZEPN4llvm6SDNodeERb" title='(anonymous namespace)::ARMDAGToDAGISel::SelectCMPZ' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCMPZEPN4llvm6SDNodeERb">SelectCMPZ</a>(<a class="local col0 ref" href="#850InFlag" title='InFlag' data-ref="850InFlag">InFlag</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col2 ref" href="#852SwitchEQNEToPLMI" title='SwitchEQNEToPLMI' data-ref="852SwitchEQNEToPLMI">SwitchEQNEToPLMI</a></span>);</td></tr>
<tr><th id="2991">2991</th><td>      <a class="local col0 ref" href="#850InFlag" title='InFlag' data-ref="850InFlag">InFlag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>4</var>);</td></tr>
<tr><th id="2992">2992</th><td></td></tr>
<tr><th id="2993">2993</th><td>      <b>if</b> (<a class="local col2 ref" href="#852SwitchEQNEToPLMI" title='SwitchEQNEToPLMI' data-ref="852SwitchEQNEToPLMI">SwitchEQNEToPLMI</a>) {</td></tr>
<tr><th id="2994">2994</th><td>        <b>switch</b> ((<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)<a class="local col1 ref" href="#851CC" title='CC' data-ref="851CC">CC</a>) {</td></tr>
<tr><th id="2995">2995</th><td>        <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;CMPZ must be either NE or EQ!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 2995)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"CMPZ must be either NE or EQ!"</q>);</td></tr>
<tr><th id="2996">2996</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>:</td></tr>
<tr><th id="2997">2997</th><td>          <a class="local col1 ref" href="#851CC" title='CC' data-ref="851CC">CC</a> = (<em>unsigned</em>)<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</a>;</td></tr>
<tr><th id="2998">2998</th><td>          <b>break</b>;</td></tr>
<tr><th id="2999">2999</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>:</td></tr>
<tr><th id="3000">3000</th><td>          <a class="local col1 ref" href="#851CC" title='CC' data-ref="851CC">CC</a> = (<em>unsigned</em>)<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::PL" title='llvm::ARMCC::CondCodes::PL' data-ref="llvm::ARMCC::CondCodes::PL">PL</a>;</td></tr>
<tr><th id="3001">3001</th><td>          <b>break</b>;</td></tr>
<tr><th id="3002">3002</th><td>        }</td></tr>
<tr><th id="3003">3003</th><td>      }</td></tr>
<tr><th id="3004">3004</th><td>    }</td></tr>
<tr><th id="3005">3005</th><td></td></tr>
<tr><th id="3006">3006</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="853Tmp2" title='Tmp2' data-type='llvm::SDValue' data-ref="853Tmp2">Tmp2</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#851CC" title='CC' data-ref="851CC">CC</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="3007">3007</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="854Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="854Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#847N1" title='N1' data-ref="847N1">N1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#853Tmp2" title='Tmp2' data-ref="853Tmp2">Tmp2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#849N3" title='N3' data-ref="849N3">N3</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#846Chain" title='Chain' data-ref="846Chain">Chain</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#850InFlag" title='InFlag' data-ref="850InFlag">InFlag</a> };</td></tr>
<tr><th id="3008">3008</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="855ResNode" title='ResNode' data-type='llvm::SDNode *' data-ref="855ResNode">ResNode</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col5 ref" href="#845Opc" title='Opc' data-ref="845Opc">Opc</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>,</td></tr>
<tr><th id="3009">3009</th><td>                                             <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#854Ops" title='Ops' data-ref="854Ops">Ops</a>);</td></tr>
<tr><th id="3010">3010</th><td>    <a class="local col6 ref" href="#846Chain" title='Chain' data-ref="846Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#855ResNode" title='ResNode' data-ref="855ResNode">ResNode</a>, <var>0</var>);</td></tr>
<tr><th id="3011">3011</th><td>    <b>if</b> (<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() == <var>2</var>) {</td></tr>
<tr><th id="3012">3012</th><td>      <a class="local col0 ref" href="#850InFlag" title='InFlag' data-ref="850InFlag">InFlag</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#855ResNode" title='ResNode' data-ref="855ResNode">ResNode</a>, <var>1</var>);</td></tr>
<tr><th id="3013">3013</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#850InFlag" title='InFlag' data-ref="850InFlag">InFlag</a>);</td></tr>
<tr><th id="3014">3014</th><td>    }</td></tr>
<tr><th id="3015">3015</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_" title='llvm::SelectionDAGISel::ReplaceUses' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceUsesENS_7SDValueES1_">ReplaceUses</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <var>0</var>),</td></tr>
<tr><th id="3016">3016</th><td>                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col6 ref" href="#846Chain" title='Chain' data-ref="846Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <a class="local col6 ref" href="#846Chain" title='Chain' data-ref="846Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>()));</td></tr>
<tr><th id="3017">3017</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE" title='llvm::SelectionDAG::RemoveDeadNode' data-ref="_ZN4llvm12SelectionDAG14RemoveDeadNodeEPNS_6SDNodeE">RemoveDeadNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>);</td></tr>
<tr><th id="3018">3018</th><td>    <b>return</b>;</td></tr>
<tr><th id="3019">3019</th><td>  }</td></tr>
<tr><th id="3020">3020</th><td></td></tr>
<tr><th id="3021">3021</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::CMPZ" title='llvm::ARMISD::NodeType::CMPZ' data-ref="llvm::ARMISD::NodeType::CMPZ">CMPZ</a>: {</td></tr>
<tr><th id="3022">3022</th><td>    <i>// select (CMPZ X, #-C) -&gt; (CMPZ (ADDS X, #C), #0)</i></td></tr>
<tr><th id="3023">3023</th><td><i>    //   This allows us to avoid materializing the expensive negative constant.</i></td></tr>
<tr><th id="3024">3024</th><td><i>    //   The CMPZ #0 is useless and will be peepholed away but we need to keep it</i></td></tr>
<tr><th id="3025">3025</th><td><i>    //   for its glue output.</i></td></tr>
<tr><th id="3026">3026</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="856X" title='X' data-type='llvm::SDValue' data-ref="856X">X</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3027">3027</th><td>    <em>auto</em> *<dfn class="local col7 decl" id="857C" title='C' data-type='llvm::ConstantSDNode *' data-ref="857C">C</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="3028">3028</th><td>    <b>if</b> (<a class="local col7 ref" href="#857C" title='C' data-ref="857C">C</a> &amp;&amp; <a class="local col7 ref" href="#857C" title='C' data-ref="857C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>() &lt; <var>0</var> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="3029">3029</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="858Addend" title='Addend' data-type='int64_t' data-ref="858Addend">Addend</dfn> = -<a class="local col7 ref" href="#857C" title='C' data-ref="857C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="3030">3030</th><td></td></tr>
<tr><th id="3031">3031</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="859Add" title='Add' data-type='llvm::SDNode *' data-ref="859Add">Add</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3032">3032</th><td>      <i>// ADDS can be better than CMN if the immediate fits in a</i></td></tr>
<tr><th id="3033">3033</th><td><i>      // 16-bit ADDS, which means either [0,256) for tADDi8 or [0,8) for tADDi3.</i></td></tr>
<tr><th id="3034">3034</th><td><i>      // Outside that range we can just use a CMN which is 32-bit but has a</i></td></tr>
<tr><th id="3035">3035</th><td><i>      // 12-bit immediate range.</i></td></tr>
<tr><th id="3036">3036</th><td>      <b>if</b> (<a class="local col8 ref" href="#858Addend" title='Addend' data-ref="858Addend">Addend</a> &lt; <var>1</var>&lt;&lt;<var>8</var>) {</td></tr>
<tr><th id="3037">3037</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>()) {</td></tr>
<tr><th id="3038">3038</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="860Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="860Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#856X" title='X' data-ref="856X">X</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#858Addend" title='Addend' data-ref="858Addend">Addend</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="3039">3039</th><td>                            <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="3040">3040</th><td>                            <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) };</td></tr>
<tr><th id="3041">3041</th><td>          Add = CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span>, dl, MVT::i32, Ops);</td></tr>
<tr><th id="3042">3042</th><td>        } <b>else</b> {</td></tr>
<tr><th id="3043">3043</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="861Opc" title='Opc' data-type='unsigned int' data-ref="861Opc">Opc</dfn> = (Addend &lt; <var>1</var>&lt;&lt;<var>3</var>) ? ARM::<span class='error' title="no member named &apos;tADDi3&apos; in namespace &apos;llvm::ARM&apos;">tADDi3</span> : ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span>;</td></tr>
<tr><th id="3044">3044</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="862Ops" title='Ops' data-type='llvm::SDValue []' data-ref="862Ops">Ops</dfn>[] = {CurDAG-&gt;getRegister(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, MVT::i32), X,</td></tr>
<tr><th id="3045">3045</th><td>                           CurDAG-&gt;getTargetConstant(Addend, dl, MVT::i32),</td></tr>
<tr><th id="3046">3046</th><td>                           getAL(CurDAG, dl), CurDAG-&gt;getRegister(<var>0</var>, MVT::i32)};</td></tr>
<tr><th id="3047">3047</th><td>          Add = CurDAG-&gt;<span class='error' title="no matching member function for call to &apos;getMachineNode&apos;">getMachineNode</span>(Opc, dl, MVT::i32, Ops);</td></tr>
<tr><th id="3048">3048</th><td>        }</td></tr>
<tr><th id="3049">3049</th><td>      }</td></tr>
<tr><th id="3050">3050</th><td>      <b>if</b> (<a class="local col9 ref" href="#859Add" title='Add' data-ref="859Add">Add</a>) {</td></tr>
<tr><th id="3051">3051</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="863Ops2" title='Ops2' data-type='llvm::SDValue [2]' data-ref="863Ops2">Ops2</dfn>[] = {<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#859Add" title='Add' data-ref="859Add">Add</a>, <var>0</var>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>(<var>0</var>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)};</td></tr>
<tr><th id="3052">3052</th><td>        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11MorphNodeToEPNS_6SDNodeEjNS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::MorphNodeTo' data-ref="_ZN4llvm12SelectionDAG11MorphNodeToEPNS_6SDNodeEjNS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">MorphNodeTo</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::CMPZ" title='llvm::ARMISD::NodeType::CMPZ' data-ref="llvm::ARMISD::NodeType::CMPZ">CMPZ</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTE" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTE">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#863Ops2" title='Ops2' data-ref="863Ops2">Ops2</a>);</td></tr>
<tr><th id="3053">3053</th><td>      }</td></tr>
<tr><th id="3054">3054</th><td>    }</td></tr>
<tr><th id="3055">3055</th><td>    <i>// Other cases are autogenerated.</i></td></tr>
<tr><th id="3056">3056</th><td>    <b>break</b>;</td></tr>
<tr><th id="3057">3057</th><td>  }</td></tr>
<tr><th id="3058">3058</th><td></td></tr>
<tr><th id="3059">3059</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::CMOV" title='llvm::ARMISD::NodeType::CMOV' data-ref="llvm::ARMISD::NodeType::CMOV">CMOV</a>: {</td></tr>
<tr><th id="3060">3060</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="864InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="864InFlag">InFlag</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>4</var>);</td></tr>
<tr><th id="3061">3061</th><td></td></tr>
<tr><th id="3062">3062</th><td>    <b>if</b> (<a class="local col4 ref" href="#864InFlag" title='InFlag' data-ref="864InFlag">InFlag</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::CMPZ" title='llvm::ARMISD::NodeType::CMPZ' data-ref="llvm::ARMISD::NodeType::CMPZ">CMPZ</a>) {</td></tr>
<tr><th id="3063">3063</th><td>      <em>bool</em> <dfn class="local col5 decl" id="865SwitchEQNEToPLMI" title='SwitchEQNEToPLMI' data-type='bool' data-ref="865SwitchEQNEToPLMI">SwitchEQNEToPLMI</dfn>;</td></tr>
<tr><th id="3064">3064</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCMPZEPN4llvm6SDNodeERb" title='(anonymous namespace)::ARMDAGToDAGISel::SelectCMPZ' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCMPZEPN4llvm6SDNodeERb">SelectCMPZ</a>(<a class="local col4 ref" href="#864InFlag" title='InFlag' data-ref="864InFlag">InFlag</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col5 ref" href="#865SwitchEQNEToPLMI" title='SwitchEQNEToPLMI' data-ref="865SwitchEQNEToPLMI">SwitchEQNEToPLMI</a></span>);</td></tr>
<tr><th id="3065">3065</th><td></td></tr>
<tr><th id="3066">3066</th><td>      <b>if</b> (<a class="local col5 ref" href="#865SwitchEQNEToPLMI" title='SwitchEQNEToPLMI' data-ref="865SwitchEQNEToPLMI">SwitchEQNEToPLMI</a>) {</td></tr>
<tr><th id="3067">3067</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="866ARMcc" title='ARMcc' data-type='llvm::SDValue' data-ref="866ARMcc">ARMcc</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3068">3068</th><td>        <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col7 decl" id="867CC" title='CC' data-type='ARMCC::CondCodes' data-ref="867CC">CC</dfn> =</td></tr>
<tr><th id="3069">3069</th><td>          (<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>)<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#866ARMcc" title='ARMcc' data-ref="866ARMcc">ARMcc</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3070">3070</th><td></td></tr>
<tr><th id="3071">3071</th><td>        <b>switch</b> (<a class="local col7 ref" href="#867CC" title='CC' data-ref="867CC">CC</a>) {</td></tr>
<tr><th id="3072">3072</th><td>        <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;CMPZ must be either NE or EQ!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 3072)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"CMPZ must be either NE or EQ!"</q>);</td></tr>
<tr><th id="3073">3073</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>:</td></tr>
<tr><th id="3074">3074</th><td>          <a class="local col7 ref" href="#867CC" title='CC' data-ref="867CC">CC</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</a>;</td></tr>
<tr><th id="3075">3075</th><td>          <b>break</b>;</td></tr>
<tr><th id="3076">3076</th><td>        <b>case</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>:</td></tr>
<tr><th id="3077">3077</th><td>          <a class="local col7 ref" href="#867CC" title='CC' data-ref="867CC">CC</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::PL" title='llvm::ARMCC::CondCodes::PL' data-ref="llvm::ARMCC::CondCodes::PL">PL</a>;</td></tr>
<tr><th id="3078">3078</th><td>          <b>break</b>;</td></tr>
<tr><th id="3079">3079</th><td>        }</td></tr>
<tr><th id="3080">3080</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="868NewARMcc" title='NewARMcc' data-type='llvm::SDValue' data-ref="868NewARMcc">NewARMcc</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantEmRKNS_5SDLocENS_3EVTEbb">getConstant</a>((<em>unsigned</em>)<a class="local col7 ref" href="#867CC" title='CC' data-ref="867CC">CC</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="3081">3081</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="869Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="869Ops">Ops</dfn>[] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#868NewARMcc" title='NewARMcc' data-ref="868NewARMcc">NewARMcc</a>,</td></tr>
<tr><th id="3082">3082</th><td>                         <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>4</var>)};</td></tr>
<tr><th id="3083">3083</th><td>        <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11MorphNodeToEPNS_6SDNodeEjNS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::MorphNodeTo' data-ref="_ZN4llvm12SelectionDAG11MorphNodeToEPNS_6SDNodeEjNS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">MorphNodeTo</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::CMOV" title='llvm::ARMISD::NodeType::CMOV' data-ref="llvm::ARMISD::NodeType::CMOV">CMOV</a>, <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getVTListEv" title='llvm::SDNode::getVTList' data-ref="_ZNK4llvm6SDNode9getVTListEv">getVTList</a>(), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col9 ref" href="#869Ops" title='Ops' data-ref="869Ops">Ops</a>);</td></tr>
<tr><th id="3084">3084</th><td>      }</td></tr>
<tr><th id="3085">3085</th><td></td></tr>
<tr><th id="3086">3086</th><td>    }</td></tr>
<tr><th id="3087">3087</th><td>    <i>// Other cases are autogenerated.</i></td></tr>
<tr><th id="3088">3088</th><td>    <b>break</b>;</td></tr>
<tr><th id="3089">3089</th><td>  }</td></tr>
<tr><th id="3090">3090</th><td></td></tr>
<tr><th id="3091">3091</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VZIP" title='llvm::ARMISD::NodeType::VZIP' data-ref="llvm::ARMISD::NodeType::VZIP">VZIP</a>: {</td></tr>
<tr><th id="3092">3092</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="870Opc" title='Opc' data-type='unsigned int' data-ref="870Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3093">3093</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="871VT" title='VT' data-type='llvm::EVT' data-ref="871VT">VT</dfn> = <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="3094">3094</th><td>    <b>switch</b> (<a class="local col1 ref" href="#871VT" title='VT' data-ref="871VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3095">3095</th><td>    <b>default</b>: <b>return</b>;</td></tr>
<tr><th id="3096">3096</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>:  Opc = ARM::<span class='error' title="no member named &apos;VZIPd8&apos; in namespace &apos;llvm::ARM&apos;">VZIPd8</span>; <b>break</b>;</td></tr>
<tr><th id="3097">3097</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>:</td></tr>
<tr><th id="3098">3098</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>: Opc = ARM::<span class='error' title="no member named &apos;VZIPd16&apos; in namespace &apos;llvm::ARM&apos;">VZIPd16</span>; <b>break</b>;</td></tr>
<tr><th id="3099">3099</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>:</td></tr>
<tr><th id="3100">3100</th><td>    <i>// vzip.32 Dd, Dm is a pseudo-instruction expanded to vtrn.32 Dd, Dm.</i></td></tr>
<tr><th id="3101">3101</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>: Opc = ARM::<span class='error' title="no member named &apos;VTRNd32&apos; in namespace &apos;llvm::ARM&apos;">VTRNd32</span>; <b>break</b>;</td></tr>
<tr><th id="3102">3102</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>: Opc = ARM::<span class='error' title="no member named &apos;VZIPq8&apos; in namespace &apos;llvm::ARM&apos;">VZIPq8</span>; <b>break</b>;</td></tr>
<tr><th id="3103">3103</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>:</td></tr>
<tr><th id="3104">3104</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>: Opc = ARM::<span class='error' title="no member named &apos;VZIPq16&apos; in namespace &apos;llvm::ARM&apos;">VZIPq16</span>; <b>break</b>;</td></tr>
<tr><th id="3105">3105</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>:</td></tr>
<tr><th id="3106">3106</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>: Opc = ARM::<span class='error' title="no member named &apos;VZIPq32&apos; in namespace &apos;llvm::ARM&apos;">VZIPq32</span>; <b>break</b>;</td></tr>
<tr><th id="3107">3107</th><td>    }</td></tr>
<tr><th id="3108">3108</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="872Pred" title='Pred' data-type='llvm::SDValue' data-ref="872Pred">Pred</dfn> = <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>);</td></tr>
<tr><th id="3109">3109</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="873PredReg" title='PredReg' data-type='llvm::SDValue' data-ref="873PredReg">PredReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="3110">3110</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="874Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="874Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#872Pred" title='Pred' data-ref="872Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#873PredReg" title='PredReg' data-ref="873PredReg">PredReg</a> };</td></tr>
<tr><th id="3111">3111</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col0 ref" href="#870Opc" title='Opc' data-ref="870Opc">Opc</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#871VT" title='VT' data-ref="871VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#871VT" title='VT' data-ref="871VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#874Ops" title='Ops' data-ref="874Ops">Ops</a>));</td></tr>
<tr><th id="3112">3112</th><td>    <b>return</b>;</td></tr>
<tr><th id="3113">3113</th><td>  }</td></tr>
<tr><th id="3114">3114</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VUZP" title='llvm::ARMISD::NodeType::VUZP' data-ref="llvm::ARMISD::NodeType::VUZP">VUZP</a>: {</td></tr>
<tr><th id="3115">3115</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="875Opc" title='Opc' data-type='unsigned int' data-ref="875Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3116">3116</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="876VT" title='VT' data-type='llvm::EVT' data-ref="876VT">VT</dfn> = <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="3117">3117</th><td>    <b>switch</b> (<a class="local col6 ref" href="#876VT" title='VT' data-ref="876VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3118">3118</th><td>    <b>default</b>: <b>return</b>;</td></tr>
<tr><th id="3119">3119</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>:  Opc = ARM::<span class='error' title="no member named &apos;VUZPd8&apos; in namespace &apos;llvm::ARM&apos;">VUZPd8</span>; <b>break</b>;</td></tr>
<tr><th id="3120">3120</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>:</td></tr>
<tr><th id="3121">3121</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>: Opc = ARM::<span class='error' title="no member named &apos;VUZPd16&apos; in namespace &apos;llvm::ARM&apos;">VUZPd16</span>; <b>break</b>;</td></tr>
<tr><th id="3122">3122</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>:</td></tr>
<tr><th id="3123">3123</th><td>    <i>// vuzp.32 Dd, Dm is a pseudo-instruction expanded to vtrn.32 Dd, Dm.</i></td></tr>
<tr><th id="3124">3124</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>: Opc = ARM::<span class='error' title="no member named &apos;VTRNd32&apos; in namespace &apos;llvm::ARM&apos;">VTRNd32</span>; <b>break</b>;</td></tr>
<tr><th id="3125">3125</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>: Opc = ARM::<span class='error' title="no member named &apos;VUZPq8&apos; in namespace &apos;llvm::ARM&apos;">VUZPq8</span>; <b>break</b>;</td></tr>
<tr><th id="3126">3126</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>:</td></tr>
<tr><th id="3127">3127</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>: Opc = ARM::<span class='error' title="no member named &apos;VUZPq16&apos; in namespace &apos;llvm::ARM&apos;">VUZPq16</span>; <b>break</b>;</td></tr>
<tr><th id="3128">3128</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>:</td></tr>
<tr><th id="3129">3129</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>: Opc = ARM::<span class='error' title="no member named &apos;VUZPq32&apos; in namespace &apos;llvm::ARM&apos;">VUZPq32</span>; <b>break</b>;</td></tr>
<tr><th id="3130">3130</th><td>    }</td></tr>
<tr><th id="3131">3131</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="877Pred" title='Pred' data-type='llvm::SDValue' data-ref="877Pred">Pred</dfn> = <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>);</td></tr>
<tr><th id="3132">3132</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="878PredReg" title='PredReg' data-type='llvm::SDValue' data-ref="878PredReg">PredReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="3133">3133</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="879Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="879Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#877Pred" title='Pred' data-ref="877Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#878PredReg" title='PredReg' data-ref="878PredReg">PredReg</a> };</td></tr>
<tr><th id="3134">3134</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col5 ref" href="#875Opc" title='Opc' data-ref="875Opc">Opc</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#876VT" title='VT' data-ref="876VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#876VT" title='VT' data-ref="876VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col9 ref" href="#879Ops" title='Ops' data-ref="879Ops">Ops</a>));</td></tr>
<tr><th id="3135">3135</th><td>    <b>return</b>;</td></tr>
<tr><th id="3136">3136</th><td>  }</td></tr>
<tr><th id="3137">3137</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VTRN" title='llvm::ARMISD::NodeType::VTRN' data-ref="llvm::ARMISD::NodeType::VTRN">VTRN</a>: {</td></tr>
<tr><th id="3138">3138</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="880Opc" title='Opc' data-type='unsigned int' data-ref="880Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3139">3139</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="881VT" title='VT' data-type='llvm::EVT' data-ref="881VT">VT</dfn> = <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="3140">3140</th><td>    <b>switch</b> (<a class="local col1 ref" href="#881VT" title='VT' data-ref="881VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3141">3141</th><td>    <b>default</b>: <b>return</b>;</td></tr>
<tr><th id="3142">3142</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i8" title='llvm::MVT::SimpleValueType::v8i8' data-ref="llvm::MVT::SimpleValueType::v8i8">v8i8</a>:  Opc = ARM::<span class='error' title="no member named &apos;VTRNd8&apos; in namespace &apos;llvm::ARM&apos;">VTRNd8</span>; <b>break</b>;</td></tr>
<tr><th id="3143">3143</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f16" title='llvm::MVT::SimpleValueType::v4f16' data-ref="llvm::MVT::SimpleValueType::v4f16">v4f16</a>:</td></tr>
<tr><th id="3144">3144</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i16" title='llvm::MVT::SimpleValueType::v4i16' data-ref="llvm::MVT::SimpleValueType::v4i16">v4i16</a>: Opc = ARM::<span class='error' title="no member named &apos;VTRNd16&apos; in namespace &apos;llvm::ARM&apos;">VTRNd16</span>; <b>break</b>;</td></tr>
<tr><th id="3145">3145</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2f32" title='llvm::MVT::SimpleValueType::v2f32' data-ref="llvm::MVT::SimpleValueType::v2f32">v2f32</a>:</td></tr>
<tr><th id="3146">3146</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i32" title='llvm::MVT::SimpleValueType::v2i32' data-ref="llvm::MVT::SimpleValueType::v2i32">v2i32</a>: Opc = ARM::<span class='error' title="no member named &apos;VTRNd32&apos; in namespace &apos;llvm::ARM&apos;">VTRNd32</span>; <b>break</b>;</td></tr>
<tr><th id="3147">3147</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>: Opc = ARM::<span class='error' title="no member named &apos;VTRNq8&apos; in namespace &apos;llvm::ARM&apos;">VTRNq8</span>; <b>break</b>;</td></tr>
<tr><th id="3148">3148</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8f16" title='llvm::MVT::SimpleValueType::v8f16' data-ref="llvm::MVT::SimpleValueType::v8f16">v8f16</a>:</td></tr>
<tr><th id="3149">3149</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>: Opc = ARM::<span class='error' title="no member named &apos;VTRNq16&apos; in namespace &apos;llvm::ARM&apos;">VTRNq16</span>; <b>break</b>;</td></tr>
<tr><th id="3150">3150</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4f32" title='llvm::MVT::SimpleValueType::v4f32' data-ref="llvm::MVT::SimpleValueType::v4f32">v4f32</a>:</td></tr>
<tr><th id="3151">3151</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>: Opc = ARM::<span class='error' title="no member named &apos;VTRNq32&apos; in namespace &apos;llvm::ARM&apos;">VTRNq32</span>; <b>break</b>;</td></tr>
<tr><th id="3152">3152</th><td>    }</td></tr>
<tr><th id="3153">3153</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="882Pred" title='Pred' data-type='llvm::SDValue' data-ref="882Pred">Pred</dfn> = <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>);</td></tr>
<tr><th id="3154">3154</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="883PredReg" title='PredReg' data-type='llvm::SDValue' data-ref="883PredReg">PredReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="3155">3155</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="884Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="884Ops">Ops</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#882Pred" title='Pred' data-ref="882Pred">Pred</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#883PredReg" title='PredReg' data-ref="883PredReg">PredReg</a> };</td></tr>
<tr><th id="3156">3156</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col0 ref" href="#880Opc" title='Opc' data-ref="880Opc">Opc</a>, <a class="local col5 ref" href="#785dl" title='dl' data-ref="785dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#881VT" title='VT' data-ref="881VT">VT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#881VT" title='VT' data-ref="881VT">VT</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col4 ref" href="#884Ops" title='Ops' data-ref="884Ops">Ops</a>));</td></tr>
<tr><th id="3157">3157</th><td>    <b>return</b>;</td></tr>
<tr><th id="3158">3158</th><td>  }</td></tr>
<tr><th id="3159">3159</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::BUILD_VECTOR" title='llvm::ARMISD::NodeType::BUILD_VECTOR' data-ref="llvm::ARMISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>: {</td></tr>
<tr><th id="3160">3160</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="885VecVT" title='VecVT' data-type='llvm::EVT' data-ref="885VecVT">VecVT</dfn> = <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="3161">3161</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="886EltVT" title='EltVT' data-type='llvm::EVT' data-ref="886EltVT">EltVT</dfn> = <a class="local col5 ref" href="#885VecVT" title='VecVT' data-ref="885VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="3162">3162</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="887NumElts" title='NumElts' data-type='unsigned int' data-ref="887NumElts">NumElts</dfn> = <a class="local col5 ref" href="#885VecVT" title='VecVT' data-ref="885VecVT">VecVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="3163">3163</th><td>    <b>if</b> (<a class="local col6 ref" href="#886EltVT" title='EltVT' data-ref="886EltVT">EltVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) {</td></tr>
<tr><th id="3164">3164</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumElts == 2 &amp;&amp; &quot;unexpected type for BUILD_VECTOR&quot;) ? void (0) : __assert_fail (&quot;NumElts == 2 &amp;&amp; \&quot;unexpected type for BUILD_VECTOR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 3164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#887NumElts" title='NumElts' data-ref="887NumElts">NumElts</a> == <var>2</var> &amp;&amp; <q>"unexpected type for BUILD_VECTOR"</q>);</td></tr>
<tr><th id="3165">3165</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(</td></tr>
<tr><th id="3166">3166</th><td>          <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createDRegPairNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createDRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createDRegPairNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#885VecVT" title='VecVT' data-ref="885VecVT">VecVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="3167">3167</th><td>      <b>return</b>;</td></tr>
<tr><th id="3168">3168</th><td>    }</td></tr>
<tr><th id="3169">3169</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (EltVT == MVT::f32 &amp;&amp; &quot;unexpected type for BUILD_VECTOR&quot;) ? void (0) : __assert_fail (&quot;EltVT == MVT::f32 &amp;&amp; \&quot;unexpected type for BUILD_VECTOR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 3169, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#886EltVT" title='EltVT' data-ref="886EltVT">EltVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> &amp;&amp; <q>"unexpected type for BUILD_VECTOR"</q>);</td></tr>
<tr><th id="3170">3170</th><td>    <b>if</b> (<a class="local col7 ref" href="#887NumElts" title='NumElts' data-ref="887NumElts">NumElts</a> == <var>2</var>) {</td></tr>
<tr><th id="3171">3171</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(</td></tr>
<tr><th id="3172">3172</th><td>          <a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createSRegPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createSRegPairNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel18createSRegPairNodeEN4llvm3EVTENS1_7SDValueES3_">createSRegPairNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#885VecVT" title='VecVT' data-ref="885VecVT">VecVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="3173">3173</th><td>      <b>return</b>;</td></tr>
<tr><th id="3174">3174</th><td>    }</td></tr>
<tr><th id="3175">3175</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumElts == 4 &amp;&amp; &quot;unexpected type for BUILD_VECTOR&quot;) ? void (0) : __assert_fail (&quot;NumElts == 4 &amp;&amp; \&quot;unexpected type for BUILD_VECTOR\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 3175, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#887NumElts" title='NumElts' data-ref="887NumElts">NumElts</a> == <var>4</var> &amp;&amp; <q>"unexpected type for BUILD_VECTOR"</q>);</td></tr>
<tr><th id="3176">3176</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>,</td></tr>
<tr><th id="3177">3177</th><td>                <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadSRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_" title='(anonymous namespace)::ARMDAGToDAGISel::createQuadSRegsNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel19createQuadSRegsNodeEN4llvm3EVTENS1_7SDValueES3_S3_S3_">createQuadSRegsNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#885VecVT" title='VecVT' data-ref="885VecVT">VecVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>),</td></tr>
<tr><th id="3178">3178</th><td>                                    <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>)));</td></tr>
<tr><th id="3179">3179</th><td>    <b>return</b>;</td></tr>
<tr><th id="3180">3180</th><td>  }</td></tr>
<tr><th id="3181">3181</th><td></td></tr>
<tr><th id="3182">3182</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD1DUP" title='llvm::ARMISD::NodeType::VLD1DUP' data-ref="llvm::ARMISD::NodeType::VLD1DUP">VLD1DUP</a>: {</td></tr>
<tr><th id="3183">3183</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="888DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="888DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD1DUPd8&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd8</span>, ARM::<span class='error' title="no member named &apos;VLD1DUPd16&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd16</span>,</td></tr>
<tr><th id="3184">3184</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1DUPd32&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd32</span> };</td></tr>
<tr><th id="3185">3185</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="889QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="889QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD1DUPq8&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8</span>, ARM::<span class='error' title="no member named &apos;VLD1DUPq16&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16</span>,</td></tr>
<tr><th id="3186">3186</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1DUPq32&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32</span> };</td></tr>
<tr><th id="3187">3187</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">SelectVLDDup</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <i>/* IsIntrinsic= */</i> <b>false</b>, <b>false</b>, <var>1</var>, <a class="local col8 ref" href="#888DOpcodes" title='DOpcodes' data-ref="888DOpcodes">DOpcodes</a>, <a class="local col9 ref" href="#889QOpcodes" title='QOpcodes' data-ref="889QOpcodes">QOpcodes</a>);</td></tr>
<tr><th id="3188">3188</th><td>    <b>return</b>;</td></tr>
<tr><th id="3189">3189</th><td>  }</td></tr>
<tr><th id="3190">3190</th><td></td></tr>
<tr><th id="3191">3191</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD2DUP" title='llvm::ARMISD::NodeType::VLD2DUP' data-ref="llvm::ARMISD::NodeType::VLD2DUP">VLD2DUP</a>: {</td></tr>
<tr><th id="3192">3192</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="890Opcodes" title='Opcodes' data-type='const uint16_t []' data-ref="890Opcodes">Opcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD2DUPd8&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8</span>, ARM::<span class='error' title="no member named &apos;VLD2DUPd16&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16</span>,</td></tr>
<tr><th id="3193">3193</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD2DUPd32&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32</span> };</td></tr>
<tr><th id="3194">3194</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">SelectVLDDup</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <i>/* IsIntrinsic= */</i> <b>false</b>, <b>false</b>, <var>2</var>, <a class="local col0 ref" href="#890Opcodes" title='Opcodes' data-ref="890Opcodes">Opcodes</a>);</td></tr>
<tr><th id="3195">3195</th><td>    <b>return</b>;</td></tr>
<tr><th id="3196">3196</th><td>  }</td></tr>
<tr><th id="3197">3197</th><td></td></tr>
<tr><th id="3198">3198</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD3DUP" title='llvm::ARMISD::NodeType::VLD3DUP' data-ref="llvm::ARMISD::NodeType::VLD3DUP">VLD3DUP</a>: {</td></tr>
<tr><th id="3199">3199</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="891Opcodes" title='Opcodes' data-type='const uint16_t []' data-ref="891Opcodes">Opcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD3DUPd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd8Pseudo</span>,</td></tr>
<tr><th id="3200">3200</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD3DUPd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd16Pseudo</span>,</td></tr>
<tr><th id="3201">3201</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD3DUPd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd32Pseudo</span> };</td></tr>
<tr><th id="3202">3202</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">SelectVLDDup</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <i>/* IsIntrinsic= */</i> <b>false</b>, <b>false</b>, <var>3</var>, <a class="local col1 ref" href="#891Opcodes" title='Opcodes' data-ref="891Opcodes">Opcodes</a>);</td></tr>
<tr><th id="3203">3203</th><td>    <b>return</b>;</td></tr>
<tr><th id="3204">3204</th><td>  }</td></tr>
<tr><th id="3205">3205</th><td></td></tr>
<tr><th id="3206">3206</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD4DUP" title='llvm::ARMISD::NodeType::VLD4DUP' data-ref="llvm::ARMISD::NodeType::VLD4DUP">VLD4DUP</a>: {</td></tr>
<tr><th id="3207">3207</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="892Opcodes" title='Opcodes' data-type='const uint16_t []' data-ref="892Opcodes">Opcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD4DUPd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8Pseudo</span>,</td></tr>
<tr><th id="3208">3208</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD4DUPd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16Pseudo</span>,</td></tr>
<tr><th id="3209">3209</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD4DUPd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32Pseudo</span> };</td></tr>
<tr><th id="3210">3210</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">SelectVLDDup</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <i>/* IsIntrinsic= */</i> <b>false</b>, <b>false</b>, <var>4</var>, <a class="local col2 ref" href="#892Opcodes" title='Opcodes' data-ref="892Opcodes">Opcodes</a>);</td></tr>
<tr><th id="3211">3211</th><td>    <b>return</b>;</td></tr>
<tr><th id="3212">3212</th><td>  }</td></tr>
<tr><th id="3213">3213</th><td></td></tr>
<tr><th id="3214">3214</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD1DUP_UPD" title='llvm::ARMISD::NodeType::VLD1DUP_UPD' data-ref="llvm::ARMISD::NodeType::VLD1DUP_UPD">VLD1DUP_UPD</a>: {</td></tr>
<tr><th id="3215">3215</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="893DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="893DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD1DUPd8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd8wb_fixed</span>,</td></tr>
<tr><th id="3216">3216</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1DUPd16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd16wb_fixed</span>,</td></tr>
<tr><th id="3217">3217</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1DUPd32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPd32wb_fixed</span> };</td></tr>
<tr><th id="3218">3218</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="894QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="894QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD1DUPq8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq8wb_fixed</span>,</td></tr>
<tr><th id="3219">3219</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1DUPq16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq16wb_fixed</span>,</td></tr>
<tr><th id="3220">3220</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1DUPq32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1DUPq32wb_fixed</span> };</td></tr>
<tr><th id="3221">3221</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">SelectVLDDup</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <i>/* IsIntrinsic= */</i> <b>false</b>, <b>true</b>, <var>1</var>, <a class="local col3 ref" href="#893DOpcodes" title='DOpcodes' data-ref="893DOpcodes">DOpcodes</a>, <a class="local col4 ref" href="#894QOpcodes" title='QOpcodes' data-ref="894QOpcodes">QOpcodes</a>);</td></tr>
<tr><th id="3222">3222</th><td>    <b>return</b>;</td></tr>
<tr><th id="3223">3223</th><td>  }</td></tr>
<tr><th id="3224">3224</th><td></td></tr>
<tr><th id="3225">3225</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD2DUP_UPD" title='llvm::ARMISD::NodeType::VLD2DUP_UPD' data-ref="llvm::ARMISD::NodeType::VLD2DUP_UPD">VLD2DUP_UPD</a>: {</td></tr>
<tr><th id="3226">3226</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="895Opcodes" title='Opcodes' data-type='const uint16_t []' data-ref="895Opcodes">Opcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD2DUPd8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8wb_fixed</span>,</td></tr>
<tr><th id="3227">3227</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD2DUPd16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16wb_fixed</span>,</td></tr>
<tr><th id="3228">3228</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD2DUPd32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32wb_fixed</span> };</td></tr>
<tr><th id="3229">3229</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">SelectVLDDup</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <i>/* IsIntrinsic= */</i> <b>false</b>, <b>true</b>, <var>2</var>, <a class="local col5 ref" href="#895Opcodes" title='Opcodes' data-ref="895Opcodes">Opcodes</a>);</td></tr>
<tr><th id="3230">3230</th><td>    <b>return</b>;</td></tr>
<tr><th id="3231">3231</th><td>  }</td></tr>
<tr><th id="3232">3232</th><td></td></tr>
<tr><th id="3233">3233</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD3DUP_UPD" title='llvm::ARMISD::NodeType::VLD3DUP_UPD' data-ref="llvm::ARMISD::NodeType::VLD3DUP_UPD">VLD3DUP_UPD</a>: {</td></tr>
<tr><th id="3234">3234</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="896Opcodes" title='Opcodes' data-type='const uint16_t []' data-ref="896Opcodes">Opcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD3DUPd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd8Pseudo_UPD</span>,</td></tr>
<tr><th id="3235">3235</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD3DUPd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd16Pseudo_UPD</span>,</td></tr>
<tr><th id="3236">3236</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD3DUPd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd32Pseudo_UPD</span> };</td></tr>
<tr><th id="3237">3237</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">SelectVLDDup</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <i>/* IsIntrinsic= */</i> <b>false</b>, <b>true</b>, <var>3</var>, <a class="local col6 ref" href="#896Opcodes" title='Opcodes' data-ref="896Opcodes">Opcodes</a>);</td></tr>
<tr><th id="3238">3238</th><td>    <b>return</b>;</td></tr>
<tr><th id="3239">3239</th><td>  }</td></tr>
<tr><th id="3240">3240</th><td></td></tr>
<tr><th id="3241">3241</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD4DUP_UPD" title='llvm::ARMISD::NodeType::VLD4DUP_UPD' data-ref="llvm::ARMISD::NodeType::VLD4DUP_UPD">VLD4DUP_UPD</a>: {</td></tr>
<tr><th id="3242">3242</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="897Opcodes" title='Opcodes' data-type='const uint16_t []' data-ref="897Opcodes">Opcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD4DUPd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8Pseudo_UPD</span>,</td></tr>
<tr><th id="3243">3243</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD4DUPd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16Pseudo_UPD</span>,</td></tr>
<tr><th id="3244">3244</th><td>                                        ARM::<span class='error' title="no member named &apos;VLD4DUPd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32Pseudo_UPD</span> };</td></tr>
<tr><th id="3245">3245</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDDup' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_">SelectVLDDup</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <i>/* IsIntrinsic= */</i> <b>false</b>, <b>true</b>, <var>4</var>, <a class="local col7 ref" href="#897Opcodes" title='Opcodes' data-ref="897Opcodes">Opcodes</a>);</td></tr>
<tr><th id="3246">3246</th><td>    <b>return</b>;</td></tr>
<tr><th id="3247">3247</th><td>  }</td></tr>
<tr><th id="3248">3248</th><td></td></tr>
<tr><th id="3249">3249</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD1_UPD" title='llvm::ARMISD::NodeType::VLD1_UPD' data-ref="llvm::ARMISD::NodeType::VLD1_UPD">VLD1_UPD</a>: {</td></tr>
<tr><th id="3250">3250</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="898DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="898DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD1d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8wb_fixed</span>,</td></tr>
<tr><th id="3251">3251</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16wb_fixed</span>,</td></tr>
<tr><th id="3252">3252</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32wb_fixed</span>,</td></tr>
<tr><th id="3253">3253</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1d64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64wb_fixed</span> };</td></tr>
<tr><th id="3254">3254</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="899QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="899QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD1q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8wb_fixed</span>,</td></tr>
<tr><th id="3255">3255</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16wb_fixed</span>,</td></tr>
<tr><th id="3256">3256</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32wb_fixed</span>,</td></tr>
<tr><th id="3257">3257</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1q64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64wb_fixed</span> };</td></tr>
<tr><th id="3258">3258</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLD' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVLD</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <var>1</var>, <a class="local col8 ref" href="#898DOpcodes" title='DOpcodes' data-ref="898DOpcodes">DOpcodes</a>, <a class="local col9 ref" href="#899QOpcodes" title='QOpcodes' data-ref="899QOpcodes">QOpcodes</a>, <b>nullptr</b>);</td></tr>
<tr><th id="3259">3259</th><td>    <b>return</b>;</td></tr>
<tr><th id="3260">3260</th><td>  }</td></tr>
<tr><th id="3261">3261</th><td></td></tr>
<tr><th id="3262">3262</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD2_UPD" title='llvm::ARMISD::NodeType::VLD2_UPD' data-ref="llvm::ARMISD::NodeType::VLD2_UPD">VLD2_UPD</a>: {</td></tr>
<tr><th id="3263">3263</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="900DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="900DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD2d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8wb_fixed</span>,</td></tr>
<tr><th id="3264">3264</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD2d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16wb_fixed</span>,</td></tr>
<tr><th id="3265">3265</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD2d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32wb_fixed</span>,</td></tr>
<tr><th id="3266">3266</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1q64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64wb_fixed</span>};</td></tr>
<tr><th id="3267">3267</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="901QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="901QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8PseudoWB_fixed</span>,</td></tr>
<tr><th id="3268">3268</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16PseudoWB_fixed</span>,</td></tr>
<tr><th id="3269">3269</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32PseudoWB_fixed</span> };</td></tr>
<tr><th id="3270">3270</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLD' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVLD</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <var>2</var>, <a class="local col0 ref" href="#900DOpcodes" title='DOpcodes' data-ref="900DOpcodes">DOpcodes</a>, <a class="local col1 ref" href="#901QOpcodes" title='QOpcodes' data-ref="901QOpcodes">QOpcodes</a>, <b>nullptr</b>);</td></tr>
<tr><th id="3271">3271</th><td>    <b>return</b>;</td></tr>
<tr><th id="3272">3272</th><td>  }</td></tr>
<tr><th id="3273">3273</th><td></td></tr>
<tr><th id="3274">3274</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD3_UPD" title='llvm::ARMISD::NodeType::VLD3_UPD' data-ref="llvm::ARMISD::NodeType::VLD3_UPD">VLD3_UPD</a>: {</td></tr>
<tr><th id="3275">3275</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="902DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="902DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD3d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8Pseudo_UPD</span>,</td></tr>
<tr><th id="3276">3276</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD3d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16Pseudo_UPD</span>,</td></tr>
<tr><th id="3277">3277</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD3d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32Pseudo_UPD</span>,</td></tr>
<tr><th id="3278">3278</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudoWB_fixed</span>};</td></tr>
<tr><th id="3279">3279</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="903QOpcodes0" title='QOpcodes0' data-type='const uint16_t []' data-ref="903QOpcodes0">QOpcodes0</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD3q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8Pseudo_UPD</span>,</td></tr>
<tr><th id="3280">3280</th><td>                                          ARM::<span class='error' title="no member named &apos;VLD3q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16Pseudo_UPD</span>,</td></tr>
<tr><th id="3281">3281</th><td>                                          ARM::<span class='error' title="no member named &apos;VLD3q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32Pseudo_UPD</span> };</td></tr>
<tr><th id="3282">3282</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="904QOpcodes1" title='QOpcodes1' data-type='const uint16_t []' data-ref="904QOpcodes1">QOpcodes1</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD3q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8oddPseudo_UPD</span>,</td></tr>
<tr><th id="3283">3283</th><td>                                          ARM::<span class='error' title="no member named &apos;VLD3q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16oddPseudo_UPD</span>,</td></tr>
<tr><th id="3284">3284</th><td>                                          ARM::<span class='error' title="no member named &apos;VLD3q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32oddPseudo_UPD</span> };</td></tr>
<tr><th id="3285">3285</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLD' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVLD</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <var>3</var>, <a class="local col2 ref" href="#902DOpcodes" title='DOpcodes' data-ref="902DOpcodes">DOpcodes</a>, <a class="local col3 ref" href="#903QOpcodes0" title='QOpcodes0' data-ref="903QOpcodes0">QOpcodes0</a>, <a class="local col4 ref" href="#904QOpcodes1" title='QOpcodes1' data-ref="904QOpcodes1">QOpcodes1</a>);</td></tr>
<tr><th id="3286">3286</th><td>    <b>return</b>;</td></tr>
<tr><th id="3287">3287</th><td>  }</td></tr>
<tr><th id="3288">3288</th><td></td></tr>
<tr><th id="3289">3289</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD4_UPD" title='llvm::ARMISD::NodeType::VLD4_UPD' data-ref="llvm::ARMISD::NodeType::VLD4_UPD">VLD4_UPD</a>: {</td></tr>
<tr><th id="3290">3290</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="905DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="905DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD4d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8Pseudo_UPD</span>,</td></tr>
<tr><th id="3291">3291</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD4d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16Pseudo_UPD</span>,</td></tr>
<tr><th id="3292">3292</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD4d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32Pseudo_UPD</span>,</td></tr>
<tr><th id="3293">3293</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudoWB_fixed</span>};</td></tr>
<tr><th id="3294">3294</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="906QOpcodes0" title='QOpcodes0' data-type='const uint16_t []' data-ref="906QOpcodes0">QOpcodes0</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD4q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8Pseudo_UPD</span>,</td></tr>
<tr><th id="3295">3295</th><td>                                          ARM::<span class='error' title="no member named &apos;VLD4q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16Pseudo_UPD</span>,</td></tr>
<tr><th id="3296">3296</th><td>                                          ARM::<span class='error' title="no member named &apos;VLD4q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32Pseudo_UPD</span> };</td></tr>
<tr><th id="3297">3297</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="907QOpcodes1" title='QOpcodes1' data-type='const uint16_t []' data-ref="907QOpcodes1">QOpcodes1</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD4q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8oddPseudo_UPD</span>,</td></tr>
<tr><th id="3298">3298</th><td>                                          ARM::<span class='error' title="no member named &apos;VLD4q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16oddPseudo_UPD</span>,</td></tr>
<tr><th id="3299">3299</th><td>                                          ARM::<span class='error' title="no member named &apos;VLD4q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32oddPseudo_UPD</span> };</td></tr>
<tr><th id="3300">3300</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLD' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVLD</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <var>4</var>, <a class="local col5 ref" href="#905DOpcodes" title='DOpcodes' data-ref="905DOpcodes">DOpcodes</a>, <a class="local col6 ref" href="#906QOpcodes0" title='QOpcodes0' data-ref="906QOpcodes0">QOpcodes0</a>, <a class="local col7 ref" href="#907QOpcodes1" title='QOpcodes1' data-ref="907QOpcodes1">QOpcodes1</a>);</td></tr>
<tr><th id="3301">3301</th><td>    <b>return</b>;</td></tr>
<tr><th id="3302">3302</th><td>  }</td></tr>
<tr><th id="3303">3303</th><td></td></tr>
<tr><th id="3304">3304</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD2LN_UPD" title='llvm::ARMISD::NodeType::VLD2LN_UPD' data-ref="llvm::ARMISD::NodeType::VLD2LN_UPD">VLD2LN_UPD</a>: {</td></tr>
<tr><th id="3305">3305</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="908DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="908DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD2LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8Pseudo_UPD</span>,</td></tr>
<tr><th id="3306">3306</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD2LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16Pseudo_UPD</span>,</td></tr>
<tr><th id="3307">3307</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD2LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32Pseudo_UPD</span> };</td></tr>
<tr><th id="3308">3308</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="909QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="909QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD2LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16Pseudo_UPD</span>,</td></tr>
<tr><th id="3309">3309</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD2LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32Pseudo_UPD</span> };</td></tr>
<tr><th id="3310">3310</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDSTLane' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">SelectVLDSTLane</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <b>true</b>, <var>2</var>, <a class="local col8 ref" href="#908DOpcodes" title='DOpcodes' data-ref="908DOpcodes">DOpcodes</a>, <a class="local col9 ref" href="#909QOpcodes" title='QOpcodes' data-ref="909QOpcodes">QOpcodes</a>);</td></tr>
<tr><th id="3311">3311</th><td>    <b>return</b>;</td></tr>
<tr><th id="3312">3312</th><td>  }</td></tr>
<tr><th id="3313">3313</th><td></td></tr>
<tr><th id="3314">3314</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD3LN_UPD" title='llvm::ARMISD::NodeType::VLD3LN_UPD' data-ref="llvm::ARMISD::NodeType::VLD3LN_UPD">VLD3LN_UPD</a>: {</td></tr>
<tr><th id="3315">3315</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="910DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="910DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD3LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd8Pseudo_UPD</span>,</td></tr>
<tr><th id="3316">3316</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD3LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd16Pseudo_UPD</span>,</td></tr>
<tr><th id="3317">3317</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD3LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd32Pseudo_UPD</span> };</td></tr>
<tr><th id="3318">3318</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="911QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="911QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD3LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq16Pseudo_UPD</span>,</td></tr>
<tr><th id="3319">3319</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD3LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq32Pseudo_UPD</span> };</td></tr>
<tr><th id="3320">3320</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDSTLane' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">SelectVLDSTLane</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <b>true</b>, <var>3</var>, <a class="local col0 ref" href="#910DOpcodes" title='DOpcodes' data-ref="910DOpcodes">DOpcodes</a>, <a class="local col1 ref" href="#911QOpcodes" title='QOpcodes' data-ref="911QOpcodes">QOpcodes</a>);</td></tr>
<tr><th id="3321">3321</th><td>    <b>return</b>;</td></tr>
<tr><th id="3322">3322</th><td>  }</td></tr>
<tr><th id="3323">3323</th><td></td></tr>
<tr><th id="3324">3324</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VLD4LN_UPD" title='llvm::ARMISD::NodeType::VLD4LN_UPD' data-ref="llvm::ARMISD::NodeType::VLD4LN_UPD">VLD4LN_UPD</a>: {</td></tr>
<tr><th id="3325">3325</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="912DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="912DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD4LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8Pseudo_UPD</span>,</td></tr>
<tr><th id="3326">3326</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD4LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16Pseudo_UPD</span>,</td></tr>
<tr><th id="3327">3327</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD4LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32Pseudo_UPD</span> };</td></tr>
<tr><th id="3328">3328</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="913QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="913QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VLD4LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16Pseudo_UPD</span>,</td></tr>
<tr><th id="3329">3329</th><td>                                         ARM::<span class='error' title="no member named &apos;VLD4LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32Pseudo_UPD</span> };</td></tr>
<tr><th id="3330">3330</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDSTLane' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">SelectVLDSTLane</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <b>true</b>, <var>4</var>, <a class="local col2 ref" href="#912DOpcodes" title='DOpcodes' data-ref="912DOpcodes">DOpcodes</a>, <a class="local col3 ref" href="#913QOpcodes" title='QOpcodes' data-ref="913QOpcodes">QOpcodes</a>);</td></tr>
<tr><th id="3331">3331</th><td>    <b>return</b>;</td></tr>
<tr><th id="3332">3332</th><td>  }</td></tr>
<tr><th id="3333">3333</th><td></td></tr>
<tr><th id="3334">3334</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VST1_UPD" title='llvm::ARMISD::NodeType::VST1_UPD' data-ref="llvm::ARMISD::NodeType::VST1_UPD">VST1_UPD</a>: {</td></tr>
<tr><th id="3335">3335</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="914DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="914DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST1d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d8wb_fixed</span>,</td></tr>
<tr><th id="3336">3336</th><td>                                         ARM::<span class='error' title="no member named &apos;VST1d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d16wb_fixed</span>,</td></tr>
<tr><th id="3337">3337</th><td>                                         ARM::<span class='error' title="no member named &apos;VST1d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d32wb_fixed</span>,</td></tr>
<tr><th id="3338">3338</th><td>                                         ARM::<span class='error' title="no member named &apos;VST1d64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64wb_fixed</span> };</td></tr>
<tr><th id="3339">3339</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="915QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="915QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST1q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q8wb_fixed</span>,</td></tr>
<tr><th id="3340">3340</th><td>                                         ARM::<span class='error' title="no member named &apos;VST1q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q16wb_fixed</span>,</td></tr>
<tr><th id="3341">3341</th><td>                                         ARM::<span class='error' title="no member named &apos;VST1q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q32wb_fixed</span>,</td></tr>
<tr><th id="3342">3342</th><td>                                         ARM::<span class='error' title="no member named &apos;VST1q64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q64wb_fixed</span> };</td></tr>
<tr><th id="3343">3343</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVST' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVST</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <var>1</var>, <a class="local col4 ref" href="#914DOpcodes" title='DOpcodes' data-ref="914DOpcodes">DOpcodes</a>, <a class="local col5 ref" href="#915QOpcodes" title='QOpcodes' data-ref="915QOpcodes">QOpcodes</a>, <b>nullptr</b>);</td></tr>
<tr><th id="3344">3344</th><td>    <b>return</b>;</td></tr>
<tr><th id="3345">3345</th><td>  }</td></tr>
<tr><th id="3346">3346</th><td></td></tr>
<tr><th id="3347">3347</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VST2_UPD" title='llvm::ARMISD::NodeType::VST2_UPD' data-ref="llvm::ARMISD::NodeType::VST2_UPD">VST2_UPD</a>: {</td></tr>
<tr><th id="3348">3348</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="916DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="916DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST2d8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2d8wb_fixed</span>,</td></tr>
<tr><th id="3349">3349</th><td>                                         ARM::<span class='error' title="no member named &apos;VST2d16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2d16wb_fixed</span>,</td></tr>
<tr><th id="3350">3350</th><td>                                         ARM::<span class='error' title="no member named &apos;VST2d32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2d32wb_fixed</span>,</td></tr>
<tr><th id="3351">3351</th><td>                                         ARM::<span class='error' title="no member named &apos;VST1q64wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1q64wb_fixed</span>};</td></tr>
<tr><th id="3352">3352</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="917QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="917QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q8PseudoWB_fixed</span>,</td></tr>
<tr><th id="3353">3353</th><td>                                         ARM::<span class='error' title="no member named &apos;VST2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q16PseudoWB_fixed</span>,</td></tr>
<tr><th id="3354">3354</th><td>                                         ARM::<span class='error' title="no member named &apos;VST2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q32PseudoWB_fixed</span> };</td></tr>
<tr><th id="3355">3355</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVST' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVST</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <var>2</var>, <a class="local col6 ref" href="#916DOpcodes" title='DOpcodes' data-ref="916DOpcodes">DOpcodes</a>, <a class="local col7 ref" href="#917QOpcodes" title='QOpcodes' data-ref="917QOpcodes">QOpcodes</a>, <b>nullptr</b>);</td></tr>
<tr><th id="3356">3356</th><td>    <b>return</b>;</td></tr>
<tr><th id="3357">3357</th><td>  }</td></tr>
<tr><th id="3358">3358</th><td></td></tr>
<tr><th id="3359">3359</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VST3_UPD" title='llvm::ARMISD::NodeType::VST3_UPD' data-ref="llvm::ARMISD::NodeType::VST3_UPD">VST3_UPD</a>: {</td></tr>
<tr><th id="3360">3360</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="918DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="918DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST3d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d8Pseudo_UPD</span>,</td></tr>
<tr><th id="3361">3361</th><td>                                         ARM::<span class='error' title="no member named &apos;VST3d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d16Pseudo_UPD</span>,</td></tr>
<tr><th id="3362">3362</th><td>                                         ARM::<span class='error' title="no member named &apos;VST3d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d32Pseudo_UPD</span>,</td></tr>
<tr><th id="3363">3363</th><td>                                         ARM::<span class='error' title="no member named &apos;VST1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudoWB_fixed</span>};</td></tr>
<tr><th id="3364">3364</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="919QOpcodes0" title='QOpcodes0' data-type='const uint16_t []' data-ref="919QOpcodes0">QOpcodes0</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST3q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q8Pseudo_UPD</span>,</td></tr>
<tr><th id="3365">3365</th><td>                                          ARM::<span class='error' title="no member named &apos;VST3q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q16Pseudo_UPD</span>,</td></tr>
<tr><th id="3366">3366</th><td>                                          ARM::<span class='error' title="no member named &apos;VST3q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q32Pseudo_UPD</span> };</td></tr>
<tr><th id="3367">3367</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="920QOpcodes1" title='QOpcodes1' data-type='const uint16_t []' data-ref="920QOpcodes1">QOpcodes1</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST3q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q8oddPseudo_UPD</span>,</td></tr>
<tr><th id="3368">3368</th><td>                                          ARM::<span class='error' title="no member named &apos;VST3q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q16oddPseudo_UPD</span>,</td></tr>
<tr><th id="3369">3369</th><td>                                          ARM::<span class='error' title="no member named &apos;VST3q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q32oddPseudo_UPD</span> };</td></tr>
<tr><th id="3370">3370</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVST' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVST</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <var>3</var>, <a class="local col8 ref" href="#918DOpcodes" title='DOpcodes' data-ref="918DOpcodes">DOpcodes</a>, <a class="local col9 ref" href="#919QOpcodes0" title='QOpcodes0' data-ref="919QOpcodes0">QOpcodes0</a>, <a class="local col0 ref" href="#920QOpcodes1" title='QOpcodes1' data-ref="920QOpcodes1">QOpcodes1</a>);</td></tr>
<tr><th id="3371">3371</th><td>    <b>return</b>;</td></tr>
<tr><th id="3372">3372</th><td>  }</td></tr>
<tr><th id="3373">3373</th><td></td></tr>
<tr><th id="3374">3374</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VST4_UPD" title='llvm::ARMISD::NodeType::VST4_UPD' data-ref="llvm::ARMISD::NodeType::VST4_UPD">VST4_UPD</a>: {</td></tr>
<tr><th id="3375">3375</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="921DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="921DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST4d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d8Pseudo_UPD</span>,</td></tr>
<tr><th id="3376">3376</th><td>                                         ARM::<span class='error' title="no member named &apos;VST4d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d16Pseudo_UPD</span>,</td></tr>
<tr><th id="3377">3377</th><td>                                         ARM::<span class='error' title="no member named &apos;VST4d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d32Pseudo_UPD</span>,</td></tr>
<tr><th id="3378">3378</th><td>                                         ARM::<span class='error' title="no member named &apos;VST1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudoWB_fixed</span>};</td></tr>
<tr><th id="3379">3379</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="922QOpcodes0" title='QOpcodes0' data-type='const uint16_t []' data-ref="922QOpcodes0">QOpcodes0</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST4q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q8Pseudo_UPD</span>,</td></tr>
<tr><th id="3380">3380</th><td>                                          ARM::<span class='error' title="no member named &apos;VST4q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q16Pseudo_UPD</span>,</td></tr>
<tr><th id="3381">3381</th><td>                                          ARM::<span class='error' title="no member named &apos;VST4q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q32Pseudo_UPD</span> };</td></tr>
<tr><th id="3382">3382</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="923QOpcodes1" title='QOpcodes1' data-type='const uint16_t []' data-ref="923QOpcodes1">QOpcodes1</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST4q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q8oddPseudo_UPD</span>,</td></tr>
<tr><th id="3383">3383</th><td>                                          ARM::<span class='error' title="no member named &apos;VST4q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q16oddPseudo_UPD</span>,</td></tr>
<tr><th id="3384">3384</th><td>                                          ARM::<span class='error' title="no member named &apos;VST4q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q32oddPseudo_UPD</span> };</td></tr>
<tr><th id="3385">3385</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVST' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_">SelectVST</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>true</b>, <var>4</var>, <a class="local col1 ref" href="#921DOpcodes" title='DOpcodes' data-ref="921DOpcodes">DOpcodes</a>, <a class="local col2 ref" href="#922QOpcodes0" title='QOpcodes0' data-ref="922QOpcodes0">QOpcodes0</a>, <a class="local col3 ref" href="#923QOpcodes1" title='QOpcodes1' data-ref="923QOpcodes1">QOpcodes1</a>);</td></tr>
<tr><th id="3386">3386</th><td>    <b>return</b>;</td></tr>
<tr><th id="3387">3387</th><td>  }</td></tr>
<tr><th id="3388">3388</th><td></td></tr>
<tr><th id="3389">3389</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VST2LN_UPD" title='llvm::ARMISD::NodeType::VST2LN_UPD' data-ref="llvm::ARMISD::NodeType::VST2LN_UPD">VST2LN_UPD</a>: {</td></tr>
<tr><th id="3390">3390</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="924DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="924DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST2LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd8Pseudo_UPD</span>,</td></tr>
<tr><th id="3391">3391</th><td>                                         ARM::<span class='error' title="no member named &apos;VST2LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd16Pseudo_UPD</span>,</td></tr>
<tr><th id="3392">3392</th><td>                                         ARM::<span class='error' title="no member named &apos;VST2LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd32Pseudo_UPD</span> };</td></tr>
<tr><th id="3393">3393</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="925QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="925QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST2LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq16Pseudo_UPD</span>,</td></tr>
<tr><th id="3394">3394</th><td>                                         ARM::<span class='error' title="no member named &apos;VST2LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq32Pseudo_UPD</span> };</td></tr>
<tr><th id="3395">3395</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDSTLane' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">SelectVLDSTLane</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>false</b>, <b>true</b>, <var>2</var>, <a class="local col4 ref" href="#924DOpcodes" title='DOpcodes' data-ref="924DOpcodes">DOpcodes</a>, <a class="local col5 ref" href="#925QOpcodes" title='QOpcodes' data-ref="925QOpcodes">QOpcodes</a>);</td></tr>
<tr><th id="3396">3396</th><td>    <b>return</b>;</td></tr>
<tr><th id="3397">3397</th><td>  }</td></tr>
<tr><th id="3398">3398</th><td></td></tr>
<tr><th id="3399">3399</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VST3LN_UPD" title='llvm::ARMISD::NodeType::VST3LN_UPD' data-ref="llvm::ARMISD::NodeType::VST3LN_UPD">VST3LN_UPD</a>: {</td></tr>
<tr><th id="3400">3400</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="926DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="926DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST3LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd8Pseudo_UPD</span>,</td></tr>
<tr><th id="3401">3401</th><td>                                         ARM::<span class='error' title="no member named &apos;VST3LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd16Pseudo_UPD</span>,</td></tr>
<tr><th id="3402">3402</th><td>                                         ARM::<span class='error' title="no member named &apos;VST3LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd32Pseudo_UPD</span> };</td></tr>
<tr><th id="3403">3403</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="927QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="927QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST3LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq16Pseudo_UPD</span>,</td></tr>
<tr><th id="3404">3404</th><td>                                         ARM::<span class='error' title="no member named &apos;VST3LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq32Pseudo_UPD</span> };</td></tr>
<tr><th id="3405">3405</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDSTLane' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">SelectVLDSTLane</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>false</b>, <b>true</b>, <var>3</var>, <a class="local col6 ref" href="#926DOpcodes" title='DOpcodes' data-ref="926DOpcodes">DOpcodes</a>, <a class="local col7 ref" href="#927QOpcodes" title='QOpcodes' data-ref="927QOpcodes">QOpcodes</a>);</td></tr>
<tr><th id="3406">3406</th><td>    <b>return</b>;</td></tr>
<tr><th id="3407">3407</th><td>  }</td></tr>
<tr><th id="3408">3408</th><td></td></tr>
<tr><th id="3409">3409</th><td>  <b>case</b> <span class="namespace">ARMISD::</span><a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VST4LN_UPD" title='llvm::ARMISD::NodeType::VST4LN_UPD' data-ref="llvm::ARMISD::NodeType::VST4LN_UPD">VST4LN_UPD</a>: {</td></tr>
<tr><th id="3410">3410</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="928DOpcodes" title='DOpcodes' data-type='const uint16_t []' data-ref="928DOpcodes">DOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST4LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd8Pseudo_UPD</span>,</td></tr>
<tr><th id="3411">3411</th><td>                                         ARM::<span class='error' title="no member named &apos;VST4LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd16Pseudo_UPD</span>,</td></tr>
<tr><th id="3412">3412</th><td>                                         ARM::<span class='error' title="no member named &apos;VST4LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd32Pseudo_UPD</span> };</td></tr>
<tr><th id="3413">3413</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="929QOpcodes" title='QOpcodes' data-type='const uint16_t []' data-ref="929QOpcodes">QOpcodes</dfn>[] = { ARM::<span class='error' title="no member named &apos;VST4LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq16Pseudo_UPD</span>,</td></tr>
<tr><th id="3414">3414</th><td>                                         ARM::<span class='error' title="no member named &apos;VST4LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq32Pseudo_UPD</span> };</td></tr>
<tr><th id="3415">3415</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_" title='(anonymous namespace)::ARMDAGToDAGISel::SelectVLDSTLane' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_">SelectVLDSTLane</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>, <b>false</b>, <b>true</b>, <var>4</var>, <a class="local col8 ref" href="#928DOpcodes" title='DOpcodes' data-ref="928DOpcodes">DOpcodes</a>, <a class="local col9 ref" href="#929QOpcodes" title='QOpcodes' data-ref="929QOpcodes">QOpcodes</a>);</td></tr>
<tr><th id="3416">3416</th><td>    <b>return</b>;</td></tr>
<tr><th id="3417">3417</th><td>  }</td></tr>
<tr><th id="3418">3418</th><td></td></tr>
<tr><th id="3419">3419</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>:</td></tr>
<tr><th id="3420">3420</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>: {</td></tr>
<tr><th id="3421">3421</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="930IntNo" title='IntNo' data-type='unsigned int' data-ref="930IntNo">IntNo</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3422">3422</th><td>    <b>switch</b> (<a class="local col0 ref" href="#930IntNo" title='IntNo' data-ref="930IntNo">IntNo</a>) {</td></tr>
<tr><th id="3423">3423</th><td>    <b>default</b>:</td></tr>
<tr><th id="3424">3424</th><td>      <b>break</b>;</td></tr>
<tr><th id="3425">3425</th><td></td></tr>
<tr><th id="3426">3426</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_mrrc&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_mrrc</span>:</td></tr>
<tr><th id="3427">3427</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_mrrc2&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_mrrc2</span>: {</td></tr>
<tr><th id="3428">3428</th><td>      SDLoc dl(N);</td></tr>
<tr><th id="3429">3429</th><td>      SDValue Chain = N-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="3430">3430</th><td>      <em>unsigned</em> Opc;</td></tr>
<tr><th id="3431">3431</th><td></td></tr>
<tr><th id="3432">3432</th><td>      <b>if</b> (Subtarget-&gt;isThumb())</td></tr>
<tr><th id="3433">3433</th><td>        Opc = (IntNo == Intrinsic::<span class='error' title="no member named &apos;arm_mrrc&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_mrrc</span> ? ARM::<span class='error' title="no member named &apos;t2MRRC&apos; in namespace &apos;llvm::ARM&apos;">t2MRRC</span> : ARM::<span class='error' title="no member named &apos;t2MRRC2&apos; in namespace &apos;llvm::ARM&apos;">t2MRRC2</span>);</td></tr>
<tr><th id="3434">3434</th><td>      <b>else</b></td></tr>
<tr><th id="3435">3435</th><td>        Opc = (IntNo == Intrinsic::<span class='error' title="no member named &apos;arm_mrrc&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_mrrc</span> ? ARM::<span class='error' title="no member named &apos;MRRC&apos; in namespace &apos;llvm::ARM&apos;">MRRC</span> : ARM::<span class='error' title="no member named &apos;MRRC2&apos; in namespace &apos;llvm::ARM&apos;">MRRC2</span>);</td></tr>
<tr><th id="3436">3436</th><td></td></tr>
<tr><th id="3437">3437</th><td>      SmallVector&lt;SDValue, <var>5</var>&gt; Ops;</td></tr>
<tr><th id="3438">3438</th><td>      Ops.push_back(getI32Imm(cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(<var>2</var>))-&gt;getZExtValue(), dl)); <i>/* coproc */</i></td></tr>
<tr><th id="3439">3439</th><td>      Ops.push_back(getI32Imm(cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(<var>3</var>))-&gt;getZExtValue(), dl)); <i>/* opc */</i></td></tr>
<tr><th id="3440">3440</th><td>      Ops.push_back(getI32Imm(cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(<var>4</var>))-&gt;getZExtValue(), dl)); <i>/* CRm */</i></td></tr>
<tr><th id="3441">3441</th><td></td></tr>
<tr><th id="3442">3442</th><td>      <i>// The mrrc2 instruction in ARM doesn't allow predicates, the top 4 bits of the encoded</i></td></tr>
<tr><th id="3443">3443</th><td><i>      // instruction will always be '1111' but it is possible in assembly language to specify</i></td></tr>
<tr><th id="3444">3444</th><td><i>      // AL as a predicate to mrrc2 but it doesn't make any difference to the encoded instruction.</i></td></tr>
<tr><th id="3445">3445</th><td>      <b>if</b> (Opc != ARM::<span class='error' title="no member named &apos;MRRC2&apos; in namespace &apos;llvm::ARM&apos;">MRRC2</span>) {</td></tr>
<tr><th id="3446">3446</th><td>        Ops.push_back(getAL(CurDAG, dl));</td></tr>
<tr><th id="3447">3447</th><td>        Ops.push_back(CurDAG-&gt;getRegister(<var>0</var>, MVT::i32));</td></tr>
<tr><th id="3448">3448</th><td>      }</td></tr>
<tr><th id="3449">3449</th><td></td></tr>
<tr><th id="3450">3450</th><td>      Ops.push_back(Chain);</td></tr>
<tr><th id="3451">3451</th><td></td></tr>
<tr><th id="3452">3452</th><td>      <i>// Writes to two registers.</i></td></tr>
<tr><th id="3453">3453</th><td>      <em>const</em> EVT RetType[] = {MVT::i32, MVT::i32, MVT::Other};</td></tr>
<tr><th id="3454">3454</th><td></td></tr>
<tr><th id="3455">3455</th><td>      ReplaceNode(N, CurDAG-&gt;getMachineNode(Opc, dl, RetType, Ops));</td></tr>
<tr><th id="3456">3456</th><td>      <b>return</b>;</td></tr>
<tr><th id="3457">3457</th><td>    }</td></tr>
<tr><th id="3458">3458</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_ldaexd&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_ldaexd</span>:</td></tr>
<tr><th id="3459">3459</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_ldrexd&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_ldrexd</span>: {</td></tr>
<tr><th id="3460">3460</th><td>      SDLoc dl(N);</td></tr>
<tr><th id="3461">3461</th><td>      SDValue Chain = N-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="3462">3462</th><td>      SDValue MemAddr = N-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="3463">3463</th><td>      <em>bool</em> isThumb = Subtarget-&gt;isThumb() &amp;&amp; Subtarget-&gt;hasV8MBaselineOps();</td></tr>
<tr><th id="3464">3464</th><td></td></tr>
<tr><th id="3465">3465</th><td>      <em>bool</em> IsAcquire = IntNo == Intrinsic::<span class='error' title="no member named &apos;arm_ldaexd&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_ldaexd</span>;</td></tr>
<tr><th id="3466">3466</th><td>      <em>unsigned</em> NewOpc = isThumb ? (IsAcquire ? ARM::<span class='error' title="no member named &apos;t2LDAEXD&apos; in namespace &apos;llvm::ARM&apos;">t2LDAEXD</span> : ARM::<span class='error' title="no member named &apos;t2LDREXD&apos; in namespace &apos;llvm::ARM&apos;">t2LDREXD</span>)</td></tr>
<tr><th id="3467">3467</th><td>                                : (IsAcquire ? ARM::<span class='error' title="no member named &apos;LDAEXD&apos; in namespace &apos;llvm::ARM&apos;">LDAEXD</span> : ARM::<span class='error' title="no member named &apos;LDREXD&apos; in namespace &apos;llvm::ARM&apos;">LDREXD</span>);</td></tr>
<tr><th id="3468">3468</th><td></td></tr>
<tr><th id="3469">3469</th><td>      <i>// arm_ldrexd returns a i64 value in {i32, i32}</i></td></tr>
<tr><th id="3470">3470</th><td>      std::vector&lt;EVT&gt; ResTys;</td></tr>
<tr><th id="3471">3471</th><td>      <b>if</b> (isThumb) {</td></tr>
<tr><th id="3472">3472</th><td>        ResTys.push_back(MVT::i32);</td></tr>
<tr><th id="3473">3473</th><td>        ResTys.push_back(MVT::i32);</td></tr>
<tr><th id="3474">3474</th><td>      } <b>else</b></td></tr>
<tr><th id="3475">3475</th><td>        ResTys.push_back(MVT::Untyped);</td></tr>
<tr><th id="3476">3476</th><td>      ResTys.push_back(MVT::Other);</td></tr>
<tr><th id="3477">3477</th><td></td></tr>
<tr><th id="3478">3478</th><td>      <i>// Place arguments in the right order.</i></td></tr>
<tr><th id="3479">3479</th><td>      SDValue Ops[] = {MemAddr, getAL(CurDAG, dl),</td></tr>
<tr><th id="3480">3480</th><td>                       CurDAG-&gt;getRegister(<var>0</var>, MVT::i32), Chain};</td></tr>
<tr><th id="3481">3481</th><td>      SDNode *Ld = CurDAG-&gt;getMachineNode(NewOpc, dl, ResTys, Ops);</td></tr>
<tr><th id="3482">3482</th><td>      <i>// Transfer memoperands.</i></td></tr>
<tr><th id="3483">3483</th><td>      MachineMemOperand *MemOp = cast&lt;MemIntrinsicSDNode&gt;(N)-&gt;getMemOperand();</td></tr>
<tr><th id="3484">3484</th><td>      CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(Ld), {MemOp});</td></tr>
<tr><th id="3485">3485</th><td></td></tr>
<tr><th id="3486">3486</th><td>      <i>// Remap uses.</i></td></tr>
<tr><th id="3487">3487</th><td>      SDValue OutChain = isThumb ? SDValue(Ld, <var>2</var>) : SDValue(Ld, <var>1</var>);</td></tr>
<tr><th id="3488">3488</th><td>      <b>if</b> (!SDValue(N, <var>0</var>).use_empty()) {</td></tr>
<tr><th id="3489">3489</th><td>        SDValue Result;</td></tr>
<tr><th id="3490">3490</th><td>        <b>if</b> (isThumb)</td></tr>
<tr><th id="3491">3491</th><td>          Result = SDValue(Ld, <var>0</var>);</td></tr>
<tr><th id="3492">3492</th><td>        <b>else</b> {</td></tr>
<tr><th id="3493">3493</th><td>          SDValue SubRegIdx =</td></tr>
<tr><th id="3494">3494</th><td>            CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>, dl, MVT::i32);</td></tr>
<tr><th id="3495">3495</th><td>          SDNode *ResNode = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</td></tr>
<tr><th id="3496">3496</th><td>              dl, MVT::i32, SDValue(Ld, <var>0</var>), SubRegIdx);</td></tr>
<tr><th id="3497">3497</th><td>          Result = SDValue(ResNode,<var>0</var>);</td></tr>
<tr><th id="3498">3498</th><td>        }</td></tr>
<tr><th id="3499">3499</th><td>        ReplaceUses(SDValue(N, <var>0</var>), Result);</td></tr>
<tr><th id="3500">3500</th><td>      }</td></tr>
<tr><th id="3501">3501</th><td>      <b>if</b> (!SDValue(N, <var>1</var>).use_empty()) {</td></tr>
<tr><th id="3502">3502</th><td>        SDValue Result;</td></tr>
<tr><th id="3503">3503</th><td>        <b>if</b> (isThumb)</td></tr>
<tr><th id="3504">3504</th><td>          Result = SDValue(Ld, <var>1</var>);</td></tr>
<tr><th id="3505">3505</th><td>        <b>else</b> {</td></tr>
<tr><th id="3506">3506</th><td>          SDValue SubRegIdx =</td></tr>
<tr><th id="3507">3507</th><td>            CurDAG-&gt;getTargetConstant(ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span>, dl, MVT::i32);</td></tr>
<tr><th id="3508">3508</th><td>          SDNode *ResNode = CurDAG-&gt;getMachineNode(TargetOpcode::EXTRACT_SUBREG,</td></tr>
<tr><th id="3509">3509</th><td>              dl, MVT::i32, SDValue(Ld, <var>0</var>), SubRegIdx);</td></tr>
<tr><th id="3510">3510</th><td>          Result = SDValue(ResNode,<var>0</var>);</td></tr>
<tr><th id="3511">3511</th><td>        }</td></tr>
<tr><th id="3512">3512</th><td>        ReplaceUses(SDValue(N, <var>1</var>), Result);</td></tr>
<tr><th id="3513">3513</th><td>      }</td></tr>
<tr><th id="3514">3514</th><td>      ReplaceUses(SDValue(N, <var>2</var>), OutChain);</td></tr>
<tr><th id="3515">3515</th><td>      CurDAG-&gt;RemoveDeadNode(N);</td></tr>
<tr><th id="3516">3516</th><td>      <b>return</b>;</td></tr>
<tr><th id="3517">3517</th><td>    }</td></tr>
<tr><th id="3518">3518</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_stlexd&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_stlexd</span>:</td></tr>
<tr><th id="3519">3519</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_strexd&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_strexd</span>: {</td></tr>
<tr><th id="3520">3520</th><td>      SDLoc dl(N);</td></tr>
<tr><th id="3521">3521</th><td>      SDValue Chain = N-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="3522">3522</th><td>      SDValue Val0 = N-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="3523">3523</th><td>      SDValue Val1 = N-&gt;getOperand(<var>3</var>);</td></tr>
<tr><th id="3524">3524</th><td>      SDValue MemAddr = N-&gt;getOperand(<var>4</var>);</td></tr>
<tr><th id="3525">3525</th><td></td></tr>
<tr><th id="3526">3526</th><td>      <i>// Store exclusive double return a i32 value which is the return status</i></td></tr>
<tr><th id="3527">3527</th><td><i>      // of the issued store.</i></td></tr>
<tr><th id="3528">3528</th><td>      <em>const</em> EVT ResTys[] = {MVT::i32, MVT::Other};</td></tr>
<tr><th id="3529">3529</th><td></td></tr>
<tr><th id="3530">3530</th><td>      <em>bool</em> isThumb = Subtarget-&gt;isThumb() &amp;&amp; Subtarget-&gt;hasThumb2();</td></tr>
<tr><th id="3531">3531</th><td>      <i>// Place arguments in the right order.</i></td></tr>
<tr><th id="3532">3532</th><td>      SmallVector&lt;SDValue, <var>7</var>&gt; Ops;</td></tr>
<tr><th id="3533">3533</th><td>      <b>if</b> (isThumb) {</td></tr>
<tr><th id="3534">3534</th><td>        Ops.push_back(Val0);</td></tr>
<tr><th id="3535">3535</th><td>        Ops.push_back(Val1);</td></tr>
<tr><th id="3536">3536</th><td>      } <b>else</b></td></tr>
<tr><th id="3537">3537</th><td>        <i>// arm_strexd uses GPRPair.</i></td></tr>
<tr><th id="3538">3538</th><td>        Ops.push_back(SDValue(createGPRPairNode(MVT::Untyped, Val0, Val1), <var>0</var>));</td></tr>
<tr><th id="3539">3539</th><td>      Ops.push_back(MemAddr);</td></tr>
<tr><th id="3540">3540</th><td>      Ops.push_back(getAL(CurDAG, dl));</td></tr>
<tr><th id="3541">3541</th><td>      Ops.push_back(CurDAG-&gt;getRegister(<var>0</var>, MVT::i32));</td></tr>
<tr><th id="3542">3542</th><td>      Ops.push_back(Chain);</td></tr>
<tr><th id="3543">3543</th><td></td></tr>
<tr><th id="3544">3544</th><td>      <em>bool</em> IsRelease = IntNo == Intrinsic::<span class='error' title="no member named &apos;arm_stlexd&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_stlexd</span>;</td></tr>
<tr><th id="3545">3545</th><td>      <em>unsigned</em> NewOpc = isThumb ? (IsRelease ? ARM::<span class='error' title="no member named &apos;t2STLEXD&apos; in namespace &apos;llvm::ARM&apos;">t2STLEXD</span> : ARM::<span class='error' title="no member named &apos;t2STREXD&apos; in namespace &apos;llvm::ARM&apos;">t2STREXD</span>)</td></tr>
<tr><th id="3546">3546</th><td>                                : (IsRelease ? ARM::<span class='error' title="no member named &apos;STLEXD&apos; in namespace &apos;llvm::ARM&apos;">STLEXD</span> : ARM::<span class='error' title="no member named &apos;STREXD&apos; in namespace &apos;llvm::ARM&apos;">STREXD</span>);</td></tr>
<tr><th id="3547">3547</th><td></td></tr>
<tr><th id="3548">3548</th><td>      SDNode *St = CurDAG-&gt;getMachineNode(NewOpc, dl, ResTys, Ops);</td></tr>
<tr><th id="3549">3549</th><td>      <i>// Transfer memoperands.</i></td></tr>
<tr><th id="3550">3550</th><td>      MachineMemOperand *MemOp = cast&lt;MemIntrinsicSDNode&gt;(N)-&gt;getMemOperand();</td></tr>
<tr><th id="3551">3551</th><td>      CurDAG-&gt;setNodeMemRefs(cast&lt;MachineSDNode&gt;(St), {MemOp});</td></tr>
<tr><th id="3552">3552</th><td></td></tr>
<tr><th id="3553">3553</th><td>      ReplaceNode(N, St);</td></tr>
<tr><th id="3554">3554</th><td>      <b>return</b>;</td></tr>
<tr><th id="3555">3555</th><td>    }</td></tr>
<tr><th id="3556">3556</th><td></td></tr>
<tr><th id="3557">3557</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld1&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld1</span>: {</td></tr>
<tr><th id="3558">3558</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD1d8&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8</span>, ARM::<span class='error' title="no member named &apos;VLD1d16&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16</span>,</td></tr>
<tr><th id="3559">3559</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d32&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32</span>, ARM::<span class='error' title="no member named &apos;VLD1d64&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64</span> };</td></tr>
<tr><th id="3560">3560</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD1q8&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8</span>, ARM::<span class='error' title="no member named &apos;VLD1q16&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16</span>,</td></tr>
<tr><th id="3561">3561</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1q32&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32</span>, ARM::<span class='error' title="no member named &apos;VLD1q64&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64</span>};</td></tr>
<tr><th id="3562">3562</th><td>      SelectVLD(N, <b>false</b>, <var>1</var>, DOpcodes, QOpcodes, <b>nullptr</b>);</td></tr>
<tr><th id="3563">3563</th><td>      <b>return</b>;</td></tr>
<tr><th id="3564">3564</th><td>    }</td></tr>
<tr><th id="3565">3565</th><td></td></tr>
<tr><th id="3566">3566</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld1x2&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld1x2</span>: {</td></tr>
<tr><th id="3567">3567</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD1q8&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8</span>, ARM::<span class='error' title="no member named &apos;VLD1q16&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16</span>,</td></tr>
<tr><th id="3568">3568</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1q32&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32</span>, ARM::<span class='error' title="no member named &apos;VLD1q64&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64</span> };</td></tr>
<tr><th id="3569">3569</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD1d8QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8QPseudo</span>,</td></tr>
<tr><th id="3570">3570</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d16QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16QPseudo</span>,</td></tr>
<tr><th id="3571">3571</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d32QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32QPseudo</span>,</td></tr>
<tr><th id="3572">3572</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudo</span> };</td></tr>
<tr><th id="3573">3573</th><td>      SelectVLD(N, <b>false</b>, <var>2</var>, DOpcodes, QOpcodes, <b>nullptr</b>);</td></tr>
<tr><th id="3574">3574</th><td>      <b>return</b>;</td></tr>
<tr><th id="3575">3575</th><td>    }</td></tr>
<tr><th id="3576">3576</th><td></td></tr>
<tr><th id="3577">3577</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld1x3&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld1x3</span>: {</td></tr>
<tr><th id="3578">3578</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD1d8TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8TPseudo</span>,</td></tr>
<tr><th id="3579">3579</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d16TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16TPseudo</span>,</td></tr>
<tr><th id="3580">3580</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d32TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32TPseudo</span>,</td></tr>
<tr><th id="3581">3581</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudo</span> };</td></tr>
<tr><th id="3582">3582</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VLD1q8LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8LowTPseudo_UPD</span>,</td></tr>
<tr><th id="3583">3583</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q16LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16LowTPseudo_UPD</span>,</td></tr>
<tr><th id="3584">3584</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q32LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32LowTPseudo_UPD</span>,</td></tr>
<tr><th id="3585">3585</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q64LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64LowTPseudo_UPD</span> };</td></tr>
<tr><th id="3586">3586</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VLD1q8HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8HighTPseudo</span>,</td></tr>
<tr><th id="3587">3587</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q16HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16HighTPseudo</span>,</td></tr>
<tr><th id="3588">3588</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q32HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32HighTPseudo</span>,</td></tr>
<tr><th id="3589">3589</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q64HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64HighTPseudo</span> };</td></tr>
<tr><th id="3590">3590</th><td>      SelectVLD(N, <b>false</b>, <var>3</var>, DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3591">3591</th><td>      <b>return</b>;</td></tr>
<tr><th id="3592">3592</th><td>    }</td></tr>
<tr><th id="3593">3593</th><td></td></tr>
<tr><th id="3594">3594</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld1x4&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld1x4</span>: {</td></tr>
<tr><th id="3595">3595</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD1d8QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8QPseudo</span>,</td></tr>
<tr><th id="3596">3596</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d16QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16QPseudo</span>,</td></tr>
<tr><th id="3597">3597</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d32QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32QPseudo</span>,</td></tr>
<tr><th id="3598">3598</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudo</span> };</td></tr>
<tr><th id="3599">3599</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VLD1q8LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8LowQPseudo_UPD</span>,</td></tr>
<tr><th id="3600">3600</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q16LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16LowQPseudo_UPD</span>,</td></tr>
<tr><th id="3601">3601</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q32LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32LowQPseudo_UPD</span>,</td></tr>
<tr><th id="3602">3602</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q64LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64LowQPseudo_UPD</span> };</td></tr>
<tr><th id="3603">3603</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VLD1q8HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8HighQPseudo</span>,</td></tr>
<tr><th id="3604">3604</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q16HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16HighQPseudo</span>,</td></tr>
<tr><th id="3605">3605</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q32HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32HighQPseudo</span>,</td></tr>
<tr><th id="3606">3606</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD1q64HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64HighQPseudo</span> };</td></tr>
<tr><th id="3607">3607</th><td>      SelectVLD(N, <b>false</b>, <var>4</var>, DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3608">3608</th><td>      <b>return</b>;</td></tr>
<tr><th id="3609">3609</th><td>    }</td></tr>
<tr><th id="3610">3610</th><td></td></tr>
<tr><th id="3611">3611</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld2&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld2</span>: {</td></tr>
<tr><th id="3612">3612</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD2d8&apos; in namespace &apos;llvm::ARM&apos;">VLD2d8</span>, ARM::<span class='error' title="no member named &apos;VLD2d16&apos; in namespace &apos;llvm::ARM&apos;">VLD2d16</span>,</td></tr>
<tr><th id="3613">3613</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD2d32&apos; in namespace &apos;llvm::ARM&apos;">VLD2d32</span>, ARM::<span class='error' title="no member named &apos;VLD1q64&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64</span> };</td></tr>
<tr><th id="3614">3614</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD2q8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8Pseudo</span>, ARM::<span class='error' title="no member named &apos;VLD2q16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16Pseudo</span>,</td></tr>
<tr><th id="3615">3615</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD2q32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32Pseudo</span> };</td></tr>
<tr><th id="3616">3616</th><td>      SelectVLD(N, <b>false</b>, <var>2</var>, DOpcodes, QOpcodes, <b>nullptr</b>);</td></tr>
<tr><th id="3617">3617</th><td>      <b>return</b>;</td></tr>
<tr><th id="3618">3618</th><td>    }</td></tr>
<tr><th id="3619">3619</th><td></td></tr>
<tr><th id="3620">3620</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld3&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld3</span>: {</td></tr>
<tr><th id="3621">3621</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD3d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8Pseudo</span>,</td></tr>
<tr><th id="3622">3622</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD3d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16Pseudo</span>,</td></tr>
<tr><th id="3623">3623</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD3d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32Pseudo</span>,</td></tr>
<tr><th id="3624">3624</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudo</span> };</td></tr>
<tr><th id="3625">3625</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VLD3q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8Pseudo_UPD</span>,</td></tr>
<tr><th id="3626">3626</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD3q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16Pseudo_UPD</span>,</td></tr>
<tr><th id="3627">3627</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD3q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32Pseudo_UPD</span> };</td></tr>
<tr><th id="3628">3628</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VLD3q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8oddPseudo</span>,</td></tr>
<tr><th id="3629">3629</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD3q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16oddPseudo</span>,</td></tr>
<tr><th id="3630">3630</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD3q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32oddPseudo</span> };</td></tr>
<tr><th id="3631">3631</th><td>      SelectVLD(N, <b>false</b>, <var>3</var>, DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3632">3632</th><td>      <b>return</b>;</td></tr>
<tr><th id="3633">3633</th><td>    }</td></tr>
<tr><th id="3634">3634</th><td></td></tr>
<tr><th id="3635">3635</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld4&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld4</span>: {</td></tr>
<tr><th id="3636">3636</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD4d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8Pseudo</span>,</td></tr>
<tr><th id="3637">3637</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD4d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16Pseudo</span>,</td></tr>
<tr><th id="3638">3638</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD4d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32Pseudo</span>,</td></tr>
<tr><th id="3639">3639</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudo</span> };</td></tr>
<tr><th id="3640">3640</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VLD4q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8Pseudo_UPD</span>,</td></tr>
<tr><th id="3641">3641</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD4q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16Pseudo_UPD</span>,</td></tr>
<tr><th id="3642">3642</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD4q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32Pseudo_UPD</span> };</td></tr>
<tr><th id="3643">3643</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VLD4q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8oddPseudo</span>,</td></tr>
<tr><th id="3644">3644</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD4q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16oddPseudo</span>,</td></tr>
<tr><th id="3645">3645</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD4q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32oddPseudo</span> };</td></tr>
<tr><th id="3646">3646</th><td>      SelectVLD(N, <b>false</b>, <var>4</var>, DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3647">3647</th><td>      <b>return</b>;</td></tr>
<tr><th id="3648">3648</th><td>    }</td></tr>
<tr><th id="3649">3649</th><td></td></tr>
<tr><th id="3650">3650</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld2dup&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld2dup</span>: {</td></tr>
<tr><th id="3651">3651</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD2DUPd8&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8</span>, ARM::<span class='error' title="no member named &apos;VLD2DUPd16&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16</span>,</td></tr>
<tr><th id="3652">3652</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD2DUPd32&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32</span>, ARM::<span class='error' title="no member named &apos;VLD1q64&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64</span> };</td></tr>
<tr><th id="3653">3653</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VLD2DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq8EvenPseudo</span>,</td></tr>
<tr><th id="3654">3654</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD2DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq16EvenPseudo</span>,</td></tr>
<tr><th id="3655">3655</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD2DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq32EvenPseudo</span> };</td></tr>
<tr><th id="3656">3656</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VLD2DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq8OddPseudo</span>,</td></tr>
<tr><th id="3657">3657</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD2DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq16OddPseudo</span>,</td></tr>
<tr><th id="3658">3658</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD2DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq32OddPseudo</span> };</td></tr>
<tr><th id="3659">3659</th><td>      SelectVLDDup(N, <i>/* IsIntrinsic= */</i> <b>true</b>, <b>false</b>, <var>2</var>,</td></tr>
<tr><th id="3660">3660</th><td>                   DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3661">3661</th><td>      <b>return</b>;</td></tr>
<tr><th id="3662">3662</th><td>    }</td></tr>
<tr><th id="3663">3663</th><td></td></tr>
<tr><th id="3664">3664</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld3dup&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld3dup</span>: {</td></tr>
<tr><th id="3665">3665</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD3DUPd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd8Pseudo</span>,</td></tr>
<tr><th id="3666">3666</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD3DUPd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd16Pseudo</span>,</td></tr>
<tr><th id="3667">3667</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD3DUPd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd32Pseudo</span>,</td></tr>
<tr><th id="3668">3668</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudo</span> };</td></tr>
<tr><th id="3669">3669</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VLD3DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq8EvenPseudo</span>,</td></tr>
<tr><th id="3670">3670</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD3DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq16EvenPseudo</span>,</td></tr>
<tr><th id="3671">3671</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD3DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq32EvenPseudo</span> };</td></tr>
<tr><th id="3672">3672</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VLD3DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq8OddPseudo</span>,</td></tr>
<tr><th id="3673">3673</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD3DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq16OddPseudo</span>,</td></tr>
<tr><th id="3674">3674</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD3DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq32OddPseudo</span> };</td></tr>
<tr><th id="3675">3675</th><td>      SelectVLDDup(N, <i>/* IsIntrinsic= */</i> <b>true</b>, <b>false</b>, <var>3</var>,</td></tr>
<tr><th id="3676">3676</th><td>                   DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3677">3677</th><td>      <b>return</b>;</td></tr>
<tr><th id="3678">3678</th><td>    }</td></tr>
<tr><th id="3679">3679</th><td></td></tr>
<tr><th id="3680">3680</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld4dup&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld4dup</span>: {</td></tr>
<tr><th id="3681">3681</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD4DUPd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8Pseudo</span>,</td></tr>
<tr><th id="3682">3682</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD4DUPd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16Pseudo</span>,</td></tr>
<tr><th id="3683">3683</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD4DUPd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32Pseudo</span>,</td></tr>
<tr><th id="3684">3684</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudo</span> };</td></tr>
<tr><th id="3685">3685</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VLD4DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq8EvenPseudo</span>,</td></tr>
<tr><th id="3686">3686</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD4DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq16EvenPseudo</span>,</td></tr>
<tr><th id="3687">3687</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD4DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq32EvenPseudo</span> };</td></tr>
<tr><th id="3688">3688</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VLD4DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq8OddPseudo</span>,</td></tr>
<tr><th id="3689">3689</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD4DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq16OddPseudo</span>,</td></tr>
<tr><th id="3690">3690</th><td>                                            ARM::<span class='error' title="no member named &apos;VLD4DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq32OddPseudo</span> };</td></tr>
<tr><th id="3691">3691</th><td>      SelectVLDDup(N, <i>/* IsIntrinsic= */</i> <b>true</b>, <b>false</b>, <var>4</var>,</td></tr>
<tr><th id="3692">3692</th><td>                   DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3693">3693</th><td>      <b>return</b>;</td></tr>
<tr><th id="3694">3694</th><td>    }</td></tr>
<tr><th id="3695">3695</th><td></td></tr>
<tr><th id="3696">3696</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld2lane&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld2lane</span>: {</td></tr>
<tr><th id="3697">3697</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD2LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8Pseudo</span>,</td></tr>
<tr><th id="3698">3698</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD2LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16Pseudo</span>,</td></tr>
<tr><th id="3699">3699</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD2LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32Pseudo</span> };</td></tr>
<tr><th id="3700">3700</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD2LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16Pseudo</span>,</td></tr>
<tr><th id="3701">3701</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD2LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32Pseudo</span> };</td></tr>
<tr><th id="3702">3702</th><td>      SelectVLDSTLane(N, <b>true</b>, <b>false</b>, <var>2</var>, DOpcodes, QOpcodes);</td></tr>
<tr><th id="3703">3703</th><td>      <b>return</b>;</td></tr>
<tr><th id="3704">3704</th><td>    }</td></tr>
<tr><th id="3705">3705</th><td></td></tr>
<tr><th id="3706">3706</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld3lane&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld3lane</span>: {</td></tr>
<tr><th id="3707">3707</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD3LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd8Pseudo</span>,</td></tr>
<tr><th id="3708">3708</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD3LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd16Pseudo</span>,</td></tr>
<tr><th id="3709">3709</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD3LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd32Pseudo</span> };</td></tr>
<tr><th id="3710">3710</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD3LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq16Pseudo</span>,</td></tr>
<tr><th id="3711">3711</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD3LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq32Pseudo</span> };</td></tr>
<tr><th id="3712">3712</th><td>      SelectVLDSTLane(N, <b>true</b>, <b>false</b>, <var>3</var>, DOpcodes, QOpcodes);</td></tr>
<tr><th id="3713">3713</th><td>      <b>return</b>;</td></tr>
<tr><th id="3714">3714</th><td>    }</td></tr>
<tr><th id="3715">3715</th><td></td></tr>
<tr><th id="3716">3716</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vld4lane&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vld4lane</span>: {</td></tr>
<tr><th id="3717">3717</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD4LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8Pseudo</span>,</td></tr>
<tr><th id="3718">3718</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD4LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16Pseudo</span>,</td></tr>
<tr><th id="3719">3719</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD4LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32Pseudo</span> };</td></tr>
<tr><th id="3720">3720</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VLD4LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16Pseudo</span>,</td></tr>
<tr><th id="3721">3721</th><td>                                           ARM::<span class='error' title="no member named &apos;VLD4LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32Pseudo</span> };</td></tr>
<tr><th id="3722">3722</th><td>      SelectVLDSTLane(N, <b>true</b>, <b>false</b>, <var>4</var>, DOpcodes, QOpcodes);</td></tr>
<tr><th id="3723">3723</th><td>      <b>return</b>;</td></tr>
<tr><th id="3724">3724</th><td>    }</td></tr>
<tr><th id="3725">3725</th><td></td></tr>
<tr><th id="3726">3726</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vst1&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vst1</span>: {</td></tr>
<tr><th id="3727">3727</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST1d8&apos; in namespace &apos;llvm::ARM&apos;">VST1d8</span>, ARM::<span class='error' title="no member named &apos;VST1d16&apos; in namespace &apos;llvm::ARM&apos;">VST1d16</span>,</td></tr>
<tr><th id="3728">3728</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d32&apos; in namespace &apos;llvm::ARM&apos;">VST1d32</span>, ARM::<span class='error' title="no member named &apos;VST1d64&apos; in namespace &apos;llvm::ARM&apos;">VST1d64</span> };</td></tr>
<tr><th id="3729">3729</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST1q8&apos; in namespace &apos;llvm::ARM&apos;">VST1q8</span>, ARM::<span class='error' title="no member named &apos;VST1q16&apos; in namespace &apos;llvm::ARM&apos;">VST1q16</span>,</td></tr>
<tr><th id="3730">3730</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1q32&apos; in namespace &apos;llvm::ARM&apos;">VST1q32</span>, ARM::<span class='error' title="no member named &apos;VST1q64&apos; in namespace &apos;llvm::ARM&apos;">VST1q64</span> };</td></tr>
<tr><th id="3731">3731</th><td>      SelectVST(N, <b>false</b>, <var>1</var>, DOpcodes, QOpcodes, <b>nullptr</b>);</td></tr>
<tr><th id="3732">3732</th><td>      <b>return</b>;</td></tr>
<tr><th id="3733">3733</th><td>    }</td></tr>
<tr><th id="3734">3734</th><td></td></tr>
<tr><th id="3735">3735</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vst1x2&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vst1x2</span>: {</td></tr>
<tr><th id="3736">3736</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST1q8&apos; in namespace &apos;llvm::ARM&apos;">VST1q8</span>, ARM::<span class='error' title="no member named &apos;VST1q16&apos; in namespace &apos;llvm::ARM&apos;">VST1q16</span>,</td></tr>
<tr><th id="3737">3737</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1q32&apos; in namespace &apos;llvm::ARM&apos;">VST1q32</span>, ARM::<span class='error' title="no member named &apos;VST1q64&apos; in namespace &apos;llvm::ARM&apos;">VST1q64</span> };</td></tr>
<tr><th id="3738">3738</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST1d8QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d8QPseudo</span>,</td></tr>
<tr><th id="3739">3739</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d16QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d16QPseudo</span>,</td></tr>
<tr><th id="3740">3740</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d32QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d32QPseudo</span>,</td></tr>
<tr><th id="3741">3741</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudo</span> };</td></tr>
<tr><th id="3742">3742</th><td>      SelectVST(N, <b>false</b>, <var>2</var>, DOpcodes, QOpcodes, <b>nullptr</b>);</td></tr>
<tr><th id="3743">3743</th><td>      <b>return</b>;</td></tr>
<tr><th id="3744">3744</th><td>    }</td></tr>
<tr><th id="3745">3745</th><td></td></tr>
<tr><th id="3746">3746</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vst1x3&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vst1x3</span>: {</td></tr>
<tr><th id="3747">3747</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST1d8TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d8TPseudo</span>,</td></tr>
<tr><th id="3748">3748</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d16TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d16TPseudo</span>,</td></tr>
<tr><th id="3749">3749</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d32TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d32TPseudo</span>,</td></tr>
<tr><th id="3750">3750</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudo</span> };</td></tr>
<tr><th id="3751">3751</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VST1q8LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q8LowTPseudo_UPD</span>,</td></tr>
<tr><th id="3752">3752</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q16LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q16LowTPseudo_UPD</span>,</td></tr>
<tr><th id="3753">3753</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q32LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q32LowTPseudo_UPD</span>,</td></tr>
<tr><th id="3754">3754</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q64LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q64LowTPseudo_UPD</span> };</td></tr>
<tr><th id="3755">3755</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VST1q8HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q8HighTPseudo</span>,</td></tr>
<tr><th id="3756">3756</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q16HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q16HighTPseudo</span>,</td></tr>
<tr><th id="3757">3757</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q32HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q32HighTPseudo</span>,</td></tr>
<tr><th id="3758">3758</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q64HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q64HighTPseudo</span> };</td></tr>
<tr><th id="3759">3759</th><td>      SelectVST(N, <b>false</b>, <var>3</var>, DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3760">3760</th><td>      <b>return</b>;</td></tr>
<tr><th id="3761">3761</th><td>    }</td></tr>
<tr><th id="3762">3762</th><td></td></tr>
<tr><th id="3763">3763</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vst1x4&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vst1x4</span>: {</td></tr>
<tr><th id="3764">3764</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST1d8QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d8QPseudo</span>,</td></tr>
<tr><th id="3765">3765</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d16QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d16QPseudo</span>,</td></tr>
<tr><th id="3766">3766</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d32QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d32QPseudo</span>,</td></tr>
<tr><th id="3767">3767</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudo</span> };</td></tr>
<tr><th id="3768">3768</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VST1q8LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q8LowQPseudo_UPD</span>,</td></tr>
<tr><th id="3769">3769</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q16LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q16LowQPseudo_UPD</span>,</td></tr>
<tr><th id="3770">3770</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q32LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q32LowQPseudo_UPD</span>,</td></tr>
<tr><th id="3771">3771</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q64LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q64LowQPseudo_UPD</span> };</td></tr>
<tr><th id="3772">3772</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VST1q8HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q8HighQPseudo</span>,</td></tr>
<tr><th id="3773">3773</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q16HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q16HighQPseudo</span>,</td></tr>
<tr><th id="3774">3774</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q32HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q32HighQPseudo</span>,</td></tr>
<tr><th id="3775">3775</th><td>                                            ARM::<span class='error' title="no member named &apos;VST1q64HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q64HighQPseudo</span> };</td></tr>
<tr><th id="3776">3776</th><td>      SelectVST(N, <b>false</b>, <var>4</var>, DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3777">3777</th><td>      <b>return</b>;</td></tr>
<tr><th id="3778">3778</th><td>    }</td></tr>
<tr><th id="3779">3779</th><td></td></tr>
<tr><th id="3780">3780</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vst2&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vst2</span>: {</td></tr>
<tr><th id="3781">3781</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST2d8&apos; in namespace &apos;llvm::ARM&apos;">VST2d8</span>, ARM::<span class='error' title="no member named &apos;VST2d16&apos; in namespace &apos;llvm::ARM&apos;">VST2d16</span>,</td></tr>
<tr><th id="3782">3782</th><td>                                           ARM::<span class='error' title="no member named &apos;VST2d32&apos; in namespace &apos;llvm::ARM&apos;">VST2d32</span>, ARM::<span class='error' title="no member named &apos;VST1q64&apos; in namespace &apos;llvm::ARM&apos;">VST1q64</span> };</td></tr>
<tr><th id="3783">3783</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST2q8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2q8Pseudo</span>, ARM::<span class='error' title="no member named &apos;VST2q16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2q16Pseudo</span>,</td></tr>
<tr><th id="3784">3784</th><td>                                           ARM::<span class='error' title="no member named &apos;VST2q32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2q32Pseudo</span> };</td></tr>
<tr><th id="3785">3785</th><td>      SelectVST(N, <b>false</b>, <var>2</var>, DOpcodes, QOpcodes, <b>nullptr</b>);</td></tr>
<tr><th id="3786">3786</th><td>      <b>return</b>;</td></tr>
<tr><th id="3787">3787</th><td>    }</td></tr>
<tr><th id="3788">3788</th><td></td></tr>
<tr><th id="3789">3789</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vst3&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vst3</span>: {</td></tr>
<tr><th id="3790">3790</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST3d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3d8Pseudo</span>,</td></tr>
<tr><th id="3791">3791</th><td>                                           ARM::<span class='error' title="no member named &apos;VST3d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3d16Pseudo</span>,</td></tr>
<tr><th id="3792">3792</th><td>                                           ARM::<span class='error' title="no member named &apos;VST3d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3d32Pseudo</span>,</td></tr>
<tr><th id="3793">3793</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudo</span> };</td></tr>
<tr><th id="3794">3794</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VST3q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q8Pseudo_UPD</span>,</td></tr>
<tr><th id="3795">3795</th><td>                                            ARM::<span class='error' title="no member named &apos;VST3q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q16Pseudo_UPD</span>,</td></tr>
<tr><th id="3796">3796</th><td>                                            ARM::<span class='error' title="no member named &apos;VST3q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q32Pseudo_UPD</span> };</td></tr>
<tr><th id="3797">3797</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VST3q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3q8oddPseudo</span>,</td></tr>
<tr><th id="3798">3798</th><td>                                            ARM::<span class='error' title="no member named &apos;VST3q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3q16oddPseudo</span>,</td></tr>
<tr><th id="3799">3799</th><td>                                            ARM::<span class='error' title="no member named &apos;VST3q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3q32oddPseudo</span> };</td></tr>
<tr><th id="3800">3800</th><td>      SelectVST(N, <b>false</b>, <var>3</var>, DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3801">3801</th><td>      <b>return</b>;</td></tr>
<tr><th id="3802">3802</th><td>    }</td></tr>
<tr><th id="3803">3803</th><td></td></tr>
<tr><th id="3804">3804</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vst4&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vst4</span>: {</td></tr>
<tr><th id="3805">3805</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST4d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4d8Pseudo</span>,</td></tr>
<tr><th id="3806">3806</th><td>                                           ARM::<span class='error' title="no member named &apos;VST4d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4d16Pseudo</span>,</td></tr>
<tr><th id="3807">3807</th><td>                                           ARM::<span class='error' title="no member named &apos;VST4d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4d32Pseudo</span>,</td></tr>
<tr><th id="3808">3808</th><td>                                           ARM::<span class='error' title="no member named &apos;VST1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudo</span> };</td></tr>
<tr><th id="3809">3809</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes0[] = { ARM::<span class='error' title="no member named &apos;VST4q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q8Pseudo_UPD</span>,</td></tr>
<tr><th id="3810">3810</th><td>                                            ARM::<span class='error' title="no member named &apos;VST4q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q16Pseudo_UPD</span>,</td></tr>
<tr><th id="3811">3811</th><td>                                            ARM::<span class='error' title="no member named &apos;VST4q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q32Pseudo_UPD</span> };</td></tr>
<tr><th id="3812">3812</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes1[] = { ARM::<span class='error' title="no member named &apos;VST4q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4q8oddPseudo</span>,</td></tr>
<tr><th id="3813">3813</th><td>                                            ARM::<span class='error' title="no member named &apos;VST4q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4q16oddPseudo</span>,</td></tr>
<tr><th id="3814">3814</th><td>                                            ARM::<span class='error' title="no member named &apos;VST4q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4q32oddPseudo</span> };</td></tr>
<tr><th id="3815">3815</th><td>      SelectVST(N, <b>false</b>, <var>4</var>, DOpcodes, QOpcodes0, QOpcodes1);</td></tr>
<tr><th id="3816">3816</th><td>      <b>return</b>;</td></tr>
<tr><th id="3817">3817</th><td>    }</td></tr>
<tr><th id="3818">3818</th><td></td></tr>
<tr><th id="3819">3819</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vst2lane&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vst2lane</span>: {</td></tr>
<tr><th id="3820">3820</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST2LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd8Pseudo</span>,</td></tr>
<tr><th id="3821">3821</th><td>                                           ARM::<span class='error' title="no member named &apos;VST2LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd16Pseudo</span>,</td></tr>
<tr><th id="3822">3822</th><td>                                           ARM::<span class='error' title="no member named &apos;VST2LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd32Pseudo</span> };</td></tr>
<tr><th id="3823">3823</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST2LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq16Pseudo</span>,</td></tr>
<tr><th id="3824">3824</th><td>                                           ARM::<span class='error' title="no member named &apos;VST2LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq32Pseudo</span> };</td></tr>
<tr><th id="3825">3825</th><td>      SelectVLDSTLane(N, <b>false</b>, <b>false</b>, <var>2</var>, DOpcodes, QOpcodes);</td></tr>
<tr><th id="3826">3826</th><td>      <b>return</b>;</td></tr>
<tr><th id="3827">3827</th><td>    }</td></tr>
<tr><th id="3828">3828</th><td></td></tr>
<tr><th id="3829">3829</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vst3lane&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vst3lane</span>: {</td></tr>
<tr><th id="3830">3830</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST3LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd8Pseudo</span>,</td></tr>
<tr><th id="3831">3831</th><td>                                           ARM::<span class='error' title="no member named &apos;VST3LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd16Pseudo</span>,</td></tr>
<tr><th id="3832">3832</th><td>                                           ARM::<span class='error' title="no member named &apos;VST3LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd32Pseudo</span> };</td></tr>
<tr><th id="3833">3833</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST3LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq16Pseudo</span>,</td></tr>
<tr><th id="3834">3834</th><td>                                           ARM::<span class='error' title="no member named &apos;VST3LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq32Pseudo</span> };</td></tr>
<tr><th id="3835">3835</th><td>      SelectVLDSTLane(N, <b>false</b>, <b>false</b>, <var>3</var>, DOpcodes, QOpcodes);</td></tr>
<tr><th id="3836">3836</th><td>      <b>return</b>;</td></tr>
<tr><th id="3837">3837</th><td>    }</td></tr>
<tr><th id="3838">3838</th><td></td></tr>
<tr><th id="3839">3839</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;arm_neon_vst4lane&apos; in namespace &apos;llvm::Intrinsic&apos;">arm_neon_vst4lane</span>: {</td></tr>
<tr><th id="3840">3840</th><td>      <em>static</em> <em>const</em> uint16_t DOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST4LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd8Pseudo</span>,</td></tr>
<tr><th id="3841">3841</th><td>                                           ARM::<span class='error' title="no member named &apos;VST4LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd16Pseudo</span>,</td></tr>
<tr><th id="3842">3842</th><td>                                           ARM::<span class='error' title="no member named &apos;VST4LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd32Pseudo</span> };</td></tr>
<tr><th id="3843">3843</th><td>      <em>static</em> <em>const</em> uint16_t QOpcodes[] = { ARM::<span class='error' title="no member named &apos;VST4LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq16Pseudo</span>,</td></tr>
<tr><th id="3844">3844</th><td>                                           ARM::<span class='error' title="no member named &apos;VST4LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq32Pseudo</span> };</td></tr>
<tr><th id="3845">3845</th><td>      SelectVLDSTLane(N, <b>false</b>, <b>false</b>, <var>4</var>, DOpcodes, QOpcodes);</td></tr>
<tr><th id="3846">3846</th><td>      <b>return</b>;</td></tr>
<tr><th id="3847">3847</th><td>    }</td></tr>
<tr><th id="3848">3848</th><td>    }</td></tr>
<tr><th id="3849">3849</th><td>    <b>break</b>;</td></tr>
<tr><th id="3850">3850</th><td>  }</td></tr>
<tr><th id="3851">3851</th><td></td></tr>
<tr><th id="3852">3852</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ATOMIC_CMP_SWAP" title='llvm::ISD::NodeType::ATOMIC_CMP_SWAP' data-ref="llvm::ISD::NodeType::ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</a>:</td></tr>
<tr><th id="3853">3853</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::SelectCMP_SWAP' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel14SelectCMP_SWAPEPN4llvm6SDNodeE">SelectCMP_SWAP</a>(<a class="local col4 ref" href="#784N" title='N' data-ref="784N">N</a>);</td></tr>
<tr><th id="3854">3854</th><td>    <b>return</b>;</td></tr>
<tr><th id="3855">3855</th><td>  }</td></tr>
<tr><th id="3856">3856</th><td></td></tr>
<tr><th id="3857">3857</th><td>  <span class='error' title="use of undeclared identifier &apos;SelectCode&apos;">SelectCode</span>(N);</td></tr>
<tr><th id="3858">3858</th><td>}</td></tr>
<tr><th id="3859">3859</th><td></td></tr>
<tr><th id="3860">3860</th><td><i  data-doc="_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE">// Inspect a register string of the form</i></td></tr>
<tr><th id="3861">3861</th><td><i  data-doc="_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE">// cp&lt;coprocessor&gt;:&lt;opc1&gt;:c&lt;CRn&gt;:c&lt;CRm&gt;:&lt;opc2&gt; (32bit) or</i></td></tr>
<tr><th id="3862">3862</th><td><i  data-doc="_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE">// cp&lt;coprocessor&gt;:&lt;opc1&gt;:c&lt;CRm&gt; (64bit) inspect the fields of the string</i></td></tr>
<tr><th id="3863">3863</th><td><i  data-doc="_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE">// and obtain the integer operands from them, adding these operands to the</i></td></tr>
<tr><th id="3864">3864</th><td><i  data-doc="_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE">// provided vector.</i></td></tr>
<tr><th id="3865">3865</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE" title='getIntOperandsFromRegisterString' data-type='void getIntOperandsFromRegisterString(llvm::StringRef RegString, llvm::SelectionDAG * CurDAG, const llvm::SDLoc &amp; DL, std::vector&lt;SDValue&gt; &amp; Ops)' data-ref="_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE">getIntOperandsFromRegisterString</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="931RegString" title='RegString' data-type='llvm::StringRef' data-ref="931RegString">RegString</dfn>,</td></tr>
<tr><th id="3866">3866</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col2 decl" id="932CurDAG" title='CurDAG' data-type='llvm::SelectionDAG *' data-ref="932CurDAG">CurDAG</dfn>,</td></tr>
<tr><th id="3867">3867</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="933DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="933DL">DL</dfn>,</td></tr>
<tr><th id="3868">3868</th><td>                                             <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="934Ops" title='Ops' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="934Ops">Ops</dfn>) {</td></tr>
<tr><th id="3869">3869</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <var>5</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="935Fields" title='Fields' data-type='SmallVector&lt;llvm::StringRef, 5&gt;' data-ref="935Fields">Fields</dfn>;</td></tr>
<tr><th id="3870">3870</th><td>  <a class="local col1 ref" href="#931RegString" title='RegString' data-ref="931RegString">RegString</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib" title='llvm::StringRef::split' data-ref="_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib">split</a>(<span class='refarg'><a class="local col5 ref" href="#935Fields" title='Fields' data-ref="935Fields">Fields</a></span>, <kbd>':'</kbd>);</td></tr>
<tr><th id="3871">3871</th><td></td></tr>
<tr><th id="3872">3872</th><td>  <b>if</b> (<a class="local col5 ref" href="#935Fields" title='Fields' data-ref="935Fields">Fields</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="3873">3873</th><td>    <em>bool</em> <dfn class="local col6 decl" id="936AllIntFields" title='AllIntFields' data-type='bool' data-ref="936AllIntFields">AllIntFields</dfn> = <b>true</b>;</td></tr>
<tr><th id="3874">3874</th><td></td></tr>
<tr><th id="3875">3875</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="937Field" title='Field' data-type='llvm::StringRef' data-ref="937Field">Field</dfn> : <a class="local col5 ref" href="#935Fields" title='Fields' data-ref="935Fields">Fields</a>) {</td></tr>
<tr><th id="3876">3876</th><td>      <i>// Need to trim out leading 'cp' characters and get the integer field.</i></td></tr>
<tr><th id="3877">3877</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="938IntField" title='IntField' data-type='unsigned int' data-ref="938IntField">IntField</dfn>;</td></tr>
<tr><th id="3878">3878</th><td>      <a class="local col6 ref" href="#936AllIntFields" title='AllIntFields' data-ref="936AllIntFields">AllIntFields</a> &amp;= !<a class="local col7 ref" href="#937Field" title='Field' data-ref="937Field">Field</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4trimES0_" title='llvm::StringRef::trim' data-ref="_ZNK4llvm9StringRef4trimES0_">trim</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CPcp"</q>).<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef12getAsIntegerEjRT_" title='llvm::StringRef::getAsInteger' data-ref="_ZNK4llvm9StringRef12getAsIntegerEjRT_">getAsInteger</a>(<var>10</var>, <span class='refarg'><a class="local col8 ref" href="#938IntField" title='IntField' data-ref="938IntField">IntField</a></span>);</td></tr>
<tr><th id="3879">3879</th><td>      <a class="local col4 ref" href="#934Ops" title='Ops' data-ref="934Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col2 ref" href="#932CurDAG" title='CurDAG' data-ref="932CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#938IntField" title='IntField' data-ref="938IntField">IntField</a>, <a class="local col3 ref" href="#933DL" title='DL' data-ref="933DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="3880">3880</th><td>    }</td></tr>
<tr><th id="3881">3881</th><td></td></tr>
<tr><th id="3882">3882</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AllIntFields &amp;&amp; &quot;Unexpected non-integer value in special register string.&quot;) ? void (0) : __assert_fail (&quot;AllIntFields &amp;&amp; \&quot;Unexpected non-integer value in special register string.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 3883, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#936AllIntFields" title='AllIntFields' data-ref="936AllIntFields">AllIntFields</a> &amp;&amp;</td></tr>
<tr><th id="3883">3883</th><td>            <q>"Unexpected non-integer value in special register string."</q>);</td></tr>
<tr><th id="3884">3884</th><td>  }</td></tr>
<tr><th id="3885">3885</th><td>}</td></tr>
<tr><th id="3886">3886</th><td></td></tr>
<tr><th id="3887">3887</th><td><i  data-doc="_ZL21getBankedRegisterMaskN4llvm9StringRefE">// Maps a Banked Register string to its mask value. The mask value returned is</i></td></tr>
<tr><th id="3888">3888</th><td><i  data-doc="_ZL21getBankedRegisterMaskN4llvm9StringRefE">// for use in the MRSbanked / MSRbanked instruction nodes as the Banked Register</i></td></tr>
<tr><th id="3889">3889</th><td><i  data-doc="_ZL21getBankedRegisterMaskN4llvm9StringRefE">// mask operand, which expresses which register is to be used, e.g. r8, and in</i></td></tr>
<tr><th id="3890">3890</th><td><i  data-doc="_ZL21getBankedRegisterMaskN4llvm9StringRefE">// which mode it is to be used, e.g. usr. Returns -1 to signify that the string</i></td></tr>
<tr><th id="3891">3891</th><td><i  data-doc="_ZL21getBankedRegisterMaskN4llvm9StringRefE">// was invalid.</i></td></tr>
<tr><th id="3892">3892</th><td><em>static</em> <b>inline</b> <em>int</em> <dfn class="tu decl def" id="_ZL21getBankedRegisterMaskN4llvm9StringRefE" title='getBankedRegisterMask' data-type='int getBankedRegisterMask(llvm::StringRef RegString)' data-ref="_ZL21getBankedRegisterMaskN4llvm9StringRefE">getBankedRegisterMask</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="939RegString" title='RegString' data-type='llvm::StringRef' data-ref="939RegString">RegString</dfn>) {</td></tr>
<tr><th id="3893">3893</th><td>  <em>auto</em> <dfn class="local col0 decl" id="940TheReg" title='TheReg' data-type='auto' data-ref="940TheReg">TheReg</dfn> = ARMBankedReg::<span class='error' title="no member named &apos;lookupBankedRegByName&apos; in namespace &apos;llvm::ARMBankedReg&apos;">lookupBankedRegByName</span>(RegString.lower());</td></tr>
<tr><th id="3894">3894</th><td>  <b>if</b> (!TheReg)</td></tr>
<tr><th id="3895">3895</th><td>     <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="3896">3896</th><td>  <b>return</b> TheReg-&gt;Encoding;</td></tr>
<tr><th id="3897">3897</th><td>}</td></tr>
<tr><th id="3898">3898</th><td></td></tr>
<tr><th id="3899">3899</th><td><i  data-doc="_ZL18getMClassFlagsMaskN4llvm9StringRefE">// The flags here are common to those allowed for apsr in the A class cores and</i></td></tr>
<tr><th id="3900">3900</th><td><i  data-doc="_ZL18getMClassFlagsMaskN4llvm9StringRefE">// those allowed for the special registers in the M class cores. Returns a</i></td></tr>
<tr><th id="3901">3901</th><td><i  data-doc="_ZL18getMClassFlagsMaskN4llvm9StringRefE">// value representing which flags were present, -1 if invalid.</i></td></tr>
<tr><th id="3902">3902</th><td><em>static</em> <b>inline</b> <em>int</em> <dfn class="tu decl def" id="_ZL18getMClassFlagsMaskN4llvm9StringRefE" title='getMClassFlagsMask' data-type='int getMClassFlagsMask(llvm::StringRef Flags)' data-ref="_ZL18getMClassFlagsMaskN4llvm9StringRefE">getMClassFlagsMask</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="941Flags" title='Flags' data-type='llvm::StringRef' data-ref="941Flags">Flags</dfn>) {</td></tr>
<tr><th id="3903">3903</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/ADT/StringSwitch.h.html#llvm::StringSwitch" title='llvm::StringSwitch' data-ref="llvm::StringSwitch">StringSwitch</a>&lt;<em>int</em>&gt;<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitchC1ENS_9StringRefE" title='llvm::StringSwitch::StringSwitch&lt;T, R&gt;' data-ref="_ZN4llvm12StringSwitchC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col1 ref" href="#941Flags" title='Flags' data-ref="941Flags">Flags</a>)</td></tr>
<tr><th id="3904">3904</th><td>          .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>""</q>, <var>0x2</var>) <i>// no flags means nzcvq for psr registers, and 0x2 is</i></td></tr>
<tr><th id="3905">3905</th><td>                         <i>// correct when flags are not permitted</i></td></tr>
<tr><th id="3906">3906</th><td>          .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"g"</q>, <var>0x1</var>)</td></tr>
<tr><th id="3907">3907</th><td>          .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"nzcvq"</q>, <var>0x2</var>)</td></tr>
<tr><th id="3908">3908</th><td>          .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"nzcvqg"</q>, <var>0x3</var>)</td></tr>
<tr><th id="3909">3909</th><td>          .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch7DefaultET_" title='llvm::StringSwitch::Default' data-ref="_ZN4llvm12StringSwitch7DefaultET_">Default</a>(-<var>1</var>);</td></tr>
<tr><th id="3910">3910</th><td>}</td></tr>
<tr><th id="3911">3911</th><td></td></tr>
<tr><th id="3912">3912</th><td><i  data-doc="_ZL21getMClassRegisterMaskN4llvm9StringRefEPKNS_12ARMSubtargetE">// Maps MClass special registers string to its value for use in the</i></td></tr>
<tr><th id="3913">3913</th><td><i  data-doc="_ZL21getMClassRegisterMaskN4llvm9StringRefEPKNS_12ARMSubtargetE">// t2MRS_M/t2MSR_M instruction nodes as the SYSm value operand.</i></td></tr>
<tr><th id="3914">3914</th><td><i  data-doc="_ZL21getMClassRegisterMaskN4llvm9StringRefEPKNS_12ARMSubtargetE">// Returns -1 to signify that the string was invalid.</i></td></tr>
<tr><th id="3915">3915</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL21getMClassRegisterMaskN4llvm9StringRefEPKNS_12ARMSubtargetE" title='getMClassRegisterMask' data-type='int getMClassRegisterMask(llvm::StringRef Reg, const llvm::ARMSubtarget * Subtarget)' data-ref="_ZL21getMClassRegisterMaskN4llvm9StringRefEPKNS_12ARMSubtargetE">getMClassRegisterMask</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="942Reg" title='Reg' data-type='llvm::StringRef' data-ref="942Reg">Reg</dfn>, <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="local col3 decl" id="943Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget *' data-ref="943Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="3916">3916</th><td>  <em>auto</em> <dfn class="local col4 decl" id="944TheReg" title='TheReg' data-type='auto' data-ref="944TheReg">TheReg</dfn> = ARMSysReg::<span class='error' title="no member named &apos;lookupMClassSysRegByName&apos; in namespace &apos;llvm::ARMSysReg&apos;">lookupMClassSysRegByName</span>(Reg);</td></tr>
<tr><th id="3917">3917</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col5 decl" id="945FeatureBits" title='FeatureBits' data-type='const llvm::FeatureBitset &amp;' data-ref="945FeatureBits">FeatureBits</dfn> = Subtarget-&gt;<span class='error' title="no member named &apos;getFeatureBits&apos; in &apos;llvm::ARMSubtarget&apos;">getFeatureBits</span>();</td></tr>
<tr><th id="3918">3918</th><td>  <b>if</b> (!TheReg || !TheReg-&gt;hasRequiredFeatures(FeatureBits))</td></tr>
<tr><th id="3919">3919</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="3920">3920</th><td>  <b>return</b> (<em>int</em>)(TheReg-&gt;Encoding &amp; <var>0xFFF</var>); <i>// SYSm value</i></td></tr>
<tr><th id="3921">3921</th><td>}</td></tr>
<tr><th id="3922">3922</th><td></td></tr>
<tr><th id="3923">3923</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL22getARClassRegisterMaskN4llvm9StringRefES0_" title='getARClassRegisterMask' data-type='int getARClassRegisterMask(llvm::StringRef Reg, llvm::StringRef Flags)' data-ref="_ZL22getARClassRegisterMaskN4llvm9StringRefES0_">getARClassRegisterMask</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="946Reg" title='Reg' data-type='llvm::StringRef' data-ref="946Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="947Flags" title='Flags' data-type='llvm::StringRef' data-ref="947Flags">Flags</dfn>) {</td></tr>
<tr><th id="3924">3924</th><td>  <i>// The mask operand contains the special register (R Bit) in bit 4, whether</i></td></tr>
<tr><th id="3925">3925</th><td><i>  // the register is spsr (R bit is 1) or one of cpsr/apsr (R bit is 0), and</i></td></tr>
<tr><th id="3926">3926</th><td><i>  // bits 3-0 contains the fields to be accessed in the special register, set by</i></td></tr>
<tr><th id="3927">3927</th><td><i>  // the flags provided with the register.</i></td></tr>
<tr><th id="3928">3928</th><td>  <em>int</em> <dfn class="local col8 decl" id="948Mask" title='Mask' data-type='int' data-ref="948Mask">Mask</dfn> = <var>0</var>;</td></tr>
<tr><th id="3929">3929</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#946Reg" title='Reg' data-ref="946Reg">Reg</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"apsr"</q>) {</td></tr>
<tr><th id="3930">3930</th><td>    <i>// The flags permitted for apsr are the same flags that are allowed in</i></td></tr>
<tr><th id="3931">3931</th><td><i>    // M class registers. We get the flag value and then shift the flags into</i></td></tr>
<tr><th id="3932">3932</th><td><i>    // the correct place to combine with the mask.</i></td></tr>
<tr><th id="3933">3933</th><td>    <a class="local col8 ref" href="#948Mask" title='Mask' data-ref="948Mask">Mask</a> = <a class="tu ref" href="#_ZL18getMClassFlagsMaskN4llvm9StringRefE" title='getMClassFlagsMask' data-use='c' data-ref="_ZL18getMClassFlagsMaskN4llvm9StringRefE">getMClassFlagsMask</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#947Flags" title='Flags' data-ref="947Flags">Flags</a>);</td></tr>
<tr><th id="3934">3934</th><td>    <b>if</b> (<a class="local col8 ref" href="#948Mask" title='Mask' data-ref="948Mask">Mask</a> == -<var>1</var>)</td></tr>
<tr><th id="3935">3935</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="3936">3936</th><td>    <b>return</b> <a class="local col8 ref" href="#948Mask" title='Mask' data-ref="948Mask">Mask</a> &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="3937">3937</th><td>  }</td></tr>
<tr><th id="3938">3938</th><td></td></tr>
<tr><th id="3939">3939</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#946Reg" title='Reg' data-ref="946Reg">Reg</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmneENS_9StringRefES0_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_9StringRefES0_">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"cpsr"</q> &amp;&amp; <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#946Reg" title='Reg' data-ref="946Reg">Reg</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmneENS_9StringRefES0_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_9StringRefES0_">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"spsr"</q>) {</td></tr>
<tr><th id="3940">3940</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="3941">3941</th><td>  }</td></tr>
<tr><th id="3942">3942</th><td></td></tr>
<tr><th id="3943">3943</th><td>  <i>// This is the same as if the flags were "fc"</i></td></tr>
<tr><th id="3944">3944</th><td>  <b>if</b> (<a class="local col7 ref" href="#947Flags" title='Flags' data-ref="947Flags">Flags</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>() || <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#947Flags" title='Flags' data-ref="947Flags">Flags</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"all"</q>)</td></tr>
<tr><th id="3945">3945</th><td>    <b>return</b> <a class="local col8 ref" href="#948Mask" title='Mask' data-ref="948Mask">Mask</a> | <var>0x9</var>;</td></tr>
<tr><th id="3946">3946</th><td></td></tr>
<tr><th id="3947">3947</th><td>  <i>// Inspect the supplied flags string and set the bits in the mask for</i></td></tr>
<tr><th id="3948">3948</th><td><i>  // the relevant and valid flags allowed for cpsr and spsr.</i></td></tr>
<tr><th id="3949">3949</th><td>  <b>for</b> (<em>char</em> <dfn class="local col9 decl" id="949Flag" title='Flag' data-type='char' data-ref="949Flag">Flag</dfn> : <a class="local col7 ref" href="#947Flags" title='Flags' data-ref="947Flags">Flags</a>) {</td></tr>
<tr><th id="3950">3950</th><td>    <em>int</em> <dfn class="local col0 decl" id="950FlagVal" title='FlagVal' data-type='int' data-ref="950FlagVal">FlagVal</dfn>;</td></tr>
<tr><th id="3951">3951</th><td>    <b>switch</b> (<a class="local col9 ref" href="#949Flag" title='Flag' data-ref="949Flag">Flag</a>) {</td></tr>
<tr><th id="3952">3952</th><td>      <b>case</b> <kbd>'c'</kbd>:</td></tr>
<tr><th id="3953">3953</th><td>        <a class="local col0 ref" href="#950FlagVal" title='FlagVal' data-ref="950FlagVal">FlagVal</a> = <var>0x1</var>;</td></tr>
<tr><th id="3954">3954</th><td>        <b>break</b>;</td></tr>
<tr><th id="3955">3955</th><td>      <b>case</b> <kbd>'x'</kbd>:</td></tr>
<tr><th id="3956">3956</th><td>        <a class="local col0 ref" href="#950FlagVal" title='FlagVal' data-ref="950FlagVal">FlagVal</a> = <var>0x2</var>;</td></tr>
<tr><th id="3957">3957</th><td>        <b>break</b>;</td></tr>
<tr><th id="3958">3958</th><td>      <b>case</b> <kbd>'s'</kbd>:</td></tr>
<tr><th id="3959">3959</th><td>        <a class="local col0 ref" href="#950FlagVal" title='FlagVal' data-ref="950FlagVal">FlagVal</a> = <var>0x4</var>;</td></tr>
<tr><th id="3960">3960</th><td>        <b>break</b>;</td></tr>
<tr><th id="3961">3961</th><td>      <b>case</b> <kbd>'f'</kbd>:</td></tr>
<tr><th id="3962">3962</th><td>        <a class="local col0 ref" href="#950FlagVal" title='FlagVal' data-ref="950FlagVal">FlagVal</a> = <var>0x8</var>;</td></tr>
<tr><th id="3963">3963</th><td>        <b>break</b>;</td></tr>
<tr><th id="3964">3964</th><td>      <b>default</b>:</td></tr>
<tr><th id="3965">3965</th><td>        <a class="local col0 ref" href="#950FlagVal" title='FlagVal' data-ref="950FlagVal">FlagVal</a> = <var>0</var>;</td></tr>
<tr><th id="3966">3966</th><td>    }</td></tr>
<tr><th id="3967">3967</th><td></td></tr>
<tr><th id="3968">3968</th><td>    <i>// This avoids allowing strings where the same flag bit appears twice.</i></td></tr>
<tr><th id="3969">3969</th><td>    <b>if</b> (!<a class="local col0 ref" href="#950FlagVal" title='FlagVal' data-ref="950FlagVal">FlagVal</a> || (<a class="local col8 ref" href="#948Mask" title='Mask' data-ref="948Mask">Mask</a> &amp; <a class="local col0 ref" href="#950FlagVal" title='FlagVal' data-ref="950FlagVal">FlagVal</a>))</td></tr>
<tr><th id="3970">3970</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="3971">3971</th><td>    <a class="local col8 ref" href="#948Mask" title='Mask' data-ref="948Mask">Mask</a> |= <a class="local col0 ref" href="#950FlagVal" title='FlagVal' data-ref="950FlagVal">FlagVal</a>;</td></tr>
<tr><th id="3972">3972</th><td>  }</td></tr>
<tr><th id="3973">3973</th><td></td></tr>
<tr><th id="3974">3974</th><td>  <i>// If the register is spsr then we need to set the R bit.</i></td></tr>
<tr><th id="3975">3975</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#946Reg" title='Reg' data-ref="946Reg">Reg</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"spsr"</q>)</td></tr>
<tr><th id="3976">3976</th><td>    <a class="local col8 ref" href="#948Mask" title='Mask' data-ref="948Mask">Mask</a> |= <var>0x10</var>;</td></tr>
<tr><th id="3977">3977</th><td></td></tr>
<tr><th id="3978">3978</th><td>  <b>return</b> <a class="local col8 ref" href="#948Mask" title='Mask' data-ref="948Mask">Mask</a>;</td></tr>
<tr><th id="3979">3979</th><td>}</td></tr>
<tr><th id="3980">3980</th><td></td></tr>
<tr><th id="3981">3981</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">// Lower the read_register intrinsic to ARM specific DAG nodes</i></td></tr>
<tr><th id="3982">3982</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">// using the supplied metadata string to select the instruction node to use</i></td></tr>
<tr><th id="3983">3983</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">// and the registers/masks to construct as operands for the node.</i></td></tr>
<tr><th id="3984">3984</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryReadRegister' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryReadRegister(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel15tryReadRegisterEPN4llvm6SDNodeE">tryReadRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="951N" title='N' data-type='llvm::SDNode *' data-ref="951N">N</dfn>){</td></tr>
<tr><th id="3985">3985</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MDNodeSDNode" title='llvm::MDNodeSDNode' data-ref="llvm::MDNodeSDNode">MDNodeSDNode</a> *<dfn class="local col2 decl" id="952MD" title='MD' data-type='const llvm::MDNodeSDNode *' data-ref="952MD">MD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MDNodeSDNode" title='llvm::MDNodeSDNode' data-ref="llvm::MDNodeSDNode">MDNodeSDNode</a>&gt;(<a class="local col1 ref" href="#951N" title='N' data-ref="951N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="3986">3986</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString">MDString</a> *<dfn class="local col3 decl" id="953RegString" title='RegString' data-type='const llvm::MDString *' data-ref="953RegString">RegString</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString">MDString</a>&gt;(<a class="local col2 ref" href="#952MD" title='MD' data-ref="952MD">MD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12MDNodeSDNode5getMDEv" title='llvm::MDNodeSDNode::getMD' data-ref="_ZNK4llvm12MDNodeSDNode5getMDEv">getMD</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode10getOperandEj" title='llvm::MDNode::getOperand' data-ref="_ZNK4llvm6MDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="3987">3987</th><td>  <em>bool</em> <dfn class="local col4 decl" id="954IsThumb2" title='IsThumb2' data-type='bool' data-ref="954IsThumb2">IsThumb2</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>();</td></tr>
<tr><th id="3988">3988</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="955DL" title='DL' data-type='llvm::SDLoc' data-ref="955DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#951N" title='N' data-ref="951N">N</a>);</td></tr>
<tr><th id="3989">3989</th><td></td></tr>
<tr><th id="3990">3990</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="956Ops" title='Ops' data-type='std::vector&lt;SDValue&gt;' data-ref="956Ops">Ops</dfn>;</td></tr>
<tr><th id="3991">3991</th><td>  <a class="tu ref" href="#_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE" title='getIntOperandsFromRegisterString' data-use='c' data-ref="_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE">getIntOperandsFromRegisterString</a>(<a class="local col3 ref" href="#953RegString" title='RegString' data-ref="953RegString">RegString</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>(), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>, <span class='refarg'><a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a></span>);</td></tr>
<tr><th id="3992">3992</th><td></td></tr>
<tr><th id="3993">3993</th><td>  <b>if</b> (!<a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="3994">3994</th><td>    <i>// If the special register string was constructed of fields (as defined</i></td></tr>
<tr><th id="3995">3995</th><td><i>    // in the ACLE) then need to lower to MRC node (32 bit) or</i></td></tr>
<tr><th id="3996">3996</th><td><i>    // MRRC node(64 bit), we can make the distinction based on the number of</i></td></tr>
<tr><th id="3997">3997</th><td><i>    // operands we have.</i></td></tr>
<tr><th id="3998">3998</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="957Opcode" title='Opcode' data-type='unsigned int' data-ref="957Opcode">Opcode</dfn>;</td></tr>
<tr><th id="3999">3999</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <var>3</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="958ResTypes" title='ResTypes' data-type='SmallVector&lt;llvm::EVT, 3&gt;' data-ref="958ResTypes">ResTypes</dfn>;</td></tr>
<tr><th id="4000">4000</th><td>    <b>if</b> (<a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <var>5</var>){</td></tr>
<tr><th id="4001">4001</th><td>      Opcode = IsThumb2 ? ARM::<span class='error' title="no member named &apos;t2MRC&apos; in namespace &apos;llvm::ARM&apos;">t2MRC</span> : ARM::<span class='error' title="no member named &apos;MRC&apos; in namespace &apos;llvm::ARM&apos;">MRC</span>;</td></tr>
<tr><th id="4002">4002</th><td>      <a class="local col8 ref" href="#958ResTypes" title='ResTypes' data-ref="958ResTypes">ResTypes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendESt16initializer_listIT_E" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendESt16initializer_listIT_E">append</a>({ <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> });</td></tr>
<tr><th id="4003">4003</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4004">4004</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ops.size() == 3 &amp;&amp; &quot;Invalid number of fields in special register string.&quot;) ? void (0) : __assert_fail (&quot;Ops.size() == 3 &amp;&amp; \&quot;Invalid number of fields in special register string.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 4005, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="4005">4005</th><td>              <q>"Invalid number of fields in special register string."</q>);</td></tr>
<tr><th id="4006">4006</th><td>      Opcode = IsThumb2 ? ARM::<span class='error' title="no member named &apos;t2MRRC&apos; in namespace &apos;llvm::ARM&apos;">t2MRRC</span> : ARM::<span class='error' title="no member named &apos;MRRC&apos; in namespace &apos;llvm::ARM&apos;">MRRC</span>;</td></tr>
<tr><th id="4007">4007</th><td>      <a class="local col8 ref" href="#958ResTypes" title='ResTypes' data-ref="958ResTypes">ResTypes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendESt16initializer_listIT_E" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendESt16initializer_listIT_E">append</a>({ <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> });</td></tr>
<tr><th id="4008">4008</th><td>    }</td></tr>
<tr><th id="4009">4009</th><td></td></tr>
<tr><th id="4010">4010</th><td>    <a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>));</td></tr>
<tr><th id="4011">4011</th><td>    <a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="4012">4012</th><td>    <a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#951N" title='N' data-ref="951N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4013">4013</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col1 ref" href="#951N" title='N' data-ref="951N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col7 ref" href="#957Opcode" title='Opcode' data-ref="957Opcode">Opcode</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#958ResTypes" title='ResTypes' data-ref="958ResTypes">ResTypes</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a>));</td></tr>
<tr><th id="4014">4014</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4015">4015</th><td>  }</td></tr>
<tr><th id="4016">4016</th><td></td></tr>
<tr><th id="4017">4017</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col9 decl" id="959SpecialReg" title='SpecialReg' data-type='std::string' data-ref="959SpecialReg">SpecialReg</dfn> = <a class="local col3 ref" href="#953RegString" title='RegString' data-ref="953RegString">RegString</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>().<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5lowerEv" title='llvm::StringRef::lower' data-ref="_ZNK4llvm9StringRef5lowerEv">lower</a>();</td></tr>
<tr><th id="4018">4018</th><td></td></tr>
<tr><th id="4019">4019</th><td>  <em>int</em> <dfn class="local col0 decl" id="960BankedReg" title='BankedReg' data-type='int' data-ref="960BankedReg">BankedReg</dfn> = <a class="tu ref" href="#_ZL21getBankedRegisterMaskN4llvm9StringRefE" title='getBankedRegisterMask' data-use='c' data-ref="_ZL21getBankedRegisterMaskN4llvm9StringRefE">getBankedRegisterMask</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col9 ref" href="#959SpecialReg" title='SpecialReg' data-ref="959SpecialReg">SpecialReg</a>);</td></tr>
<tr><th id="4020">4020</th><td>  <b>if</b> (<a class="local col0 ref" href="#960BankedReg" title='BankedReg' data-ref="960BankedReg">BankedReg</a> != -<var>1</var>) {</td></tr>
<tr><th id="4021">4021</th><td>    <a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSESt16initializer_listIT_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSESt16initializer_listIT_E">=</a> { <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#960BankedReg" title='BankedReg' data-ref="960BankedReg">BankedReg</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="4022">4022</th><td>            <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="4023">4023</th><td>            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#951N" title='N' data-ref="951N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) };</td></tr>
<tr><th id="4024">4024</th><td>    ReplaceNode(</td></tr>
<tr><th id="4025">4025</th><td>        N, CurDAG-&gt;getMachineNode(IsThumb2 ? ARM::<span class='error' title="no member named &apos;t2MRSbanked&apos; in namespace &apos;llvm::ARM&apos;">t2MRSbanked</span> : ARM::<span class='error' title="no member named &apos;MRSbanked&apos; in namespace &apos;llvm::ARM&apos;">MRSbanked</span>,</td></tr>
<tr><th id="4026">4026</th><td>                                  DL, MVT::i32, MVT::Other, Ops));</td></tr>
<tr><th id="4027">4027</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4028">4028</th><td>  }</td></tr>
<tr><th id="4029">4029</th><td></td></tr>
<tr><th id="4030">4030</th><td>  <i>// The VFP registers are read by creating SelectionDAG nodes with opcodes</i></td></tr>
<tr><th id="4031">4031</th><td><i>  // corresponding to the register that is being read from. So we switch on the</i></td></tr>
<tr><th id="4032">4032</th><td><i>  // string to find which opcode we need to use.</i></td></tr>
<tr><th id="4033">4033</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="961Opcode" title='Opcode' data-type='unsigned int' data-ref="961Opcode">Opcode</dfn> = StringSwitch&lt;<em>unsigned</em>&gt;(SpecialReg)</td></tr>
<tr><th id="4034">4034</th><td>                    .Case(<q>"fpscr"</q>, ARM::<span class='error' title="no member named &apos;VMRS&apos; in namespace &apos;llvm::ARM&apos;">VMRS</span>)</td></tr>
<tr><th id="4035">4035</th><td>                    .Case(<q>"fpexc"</q>, ARM::<span class='error' title="no member named &apos;VMRS_FPEXC&apos; in namespace &apos;llvm::ARM&apos;">VMRS_FPEXC</span>)</td></tr>
<tr><th id="4036">4036</th><td>                    .Case(<q>"fpsid"</q>, ARM::<span class='error' title="no member named &apos;VMRS_FPSID&apos; in namespace &apos;llvm::ARM&apos;">VMRS_FPSID</span>)</td></tr>
<tr><th id="4037">4037</th><td>                    .Case(<q>"mvfr0"</q>, ARM::<span class='error' title="no member named &apos;VMRS_MVFR0&apos; in namespace &apos;llvm::ARM&apos;">VMRS_MVFR0</span>)</td></tr>
<tr><th id="4038">4038</th><td>                    .Case(<q>"mvfr1"</q>, ARM::<span class='error' title="no member named &apos;VMRS_MVFR1&apos; in namespace &apos;llvm::ARM&apos;">VMRS_MVFR1</span>)</td></tr>
<tr><th id="4039">4039</th><td>                    .Case(<q>"mvfr2"</q>, ARM::<span class='error' title="no member named &apos;VMRS_MVFR2&apos; in namespace &apos;llvm::ARM&apos;">VMRS_MVFR2</span>)</td></tr>
<tr><th id="4040">4040</th><td>                    .Case(<q>"fpinst"</q>, ARM::<span class='error' title="no member named &apos;VMRS_FPINST&apos; in namespace &apos;llvm::ARM&apos;">VMRS_FPINST</span>)</td></tr>
<tr><th id="4041">4041</th><td>                    .Case(<q>"fpinst2"</q>, ARM::<span class='error' title="no member named &apos;VMRS_FPINST2&apos; in namespace &apos;llvm::ARM&apos;">VMRS_FPINST2</span>)</td></tr>
<tr><th id="4042">4042</th><td>                    .Default(<var>0</var>);</td></tr>
<tr><th id="4043">4043</th><td></td></tr>
<tr><th id="4044">4044</th><td>  <i>// If an opcode was found then we can lower the read to a VFP instruction.</i></td></tr>
<tr><th id="4045">4045</th><td>  <b>if</b> (<a class="local col1 ref" href="#961Opcode" title='Opcode' data-ref="961Opcode">Opcode</a>) {</td></tr>
<tr><th id="4046">4046</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>())</td></tr>
<tr><th id="4047">4047</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4048">4048</th><td>    <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;VMRS_MVFR2&apos; in namespace &apos;llvm::ARM&apos;">VMRS_MVFR2</span> &amp;&amp; !Subtarget-&gt;hasFPARMv8Base())</td></tr>
<tr><th id="4049">4049</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4050">4050</th><td></td></tr>
<tr><th id="4051">4051</th><td>    <a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSESt16initializer_listIT_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSESt16initializer_listIT_E">=</a> { <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="4052">4052</th><td>            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#951N" title='N' data-ref="951N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) };</td></tr>
<tr><th id="4053">4053</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col1 ref" href="#951N" title='N' data-ref="951N">N</a>,</td></tr>
<tr><th id="4054">4054</th><td>                <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col1 ref" href="#961Opcode" title='Opcode' data-ref="961Opcode">Opcode</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a>));</td></tr>
<tr><th id="4055">4055</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4056">4056</th><td>  }</td></tr>
<tr><th id="4057">4057</th><td></td></tr>
<tr><th id="4058">4058</th><td>  <i>// If the target is M Class then need to validate that the register string</i></td></tr>
<tr><th id="4059">4059</th><td><i>  // is an acceptable value, so check that a mask can be constructed from the</i></td></tr>
<tr><th id="4060">4060</th><td><i>  // string.</i></td></tr>
<tr><th id="4061">4061</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>()) {</td></tr>
<tr><th id="4062">4062</th><td>    <em>int</em> <dfn class="local col2 decl" id="962SYSmValue" title='SYSmValue' data-type='int' data-ref="962SYSmValue">SYSmValue</dfn> = <a class="tu ref" href="#_ZL21getMClassRegisterMaskN4llvm9StringRefEPKNS_12ARMSubtargetE" title='getMClassRegisterMask' data-use='c' data-ref="_ZL21getMClassRegisterMaskN4llvm9StringRefEPKNS_12ARMSubtargetE">getMClassRegisterMask</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col9 ref" href="#959SpecialReg" title='SpecialReg' data-ref="959SpecialReg">SpecialReg</a>, <a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="4063">4063</th><td>    <b>if</b> (<a class="local col2 ref" href="#962SYSmValue" title='SYSmValue' data-ref="962SYSmValue">SYSmValue</a> == -<var>1</var>)</td></tr>
<tr><th id="4064">4064</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4065">4065</th><td></td></tr>
<tr><th id="4066">4066</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="963Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="963Ops">Ops</dfn>[] = { <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col2 ref" href="#962SYSmValue" title='SYSmValue' data-ref="962SYSmValue">SYSmValue</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="4067">4067</th><td>                      <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="4068">4068</th><td>                      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#951N" title='N' data-ref="951N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) };</td></tr>
<tr><th id="4069">4069</th><td>    ReplaceNode(</td></tr>
<tr><th id="4070">4070</th><td>        N, CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;t2MRS_M&apos; in namespace &apos;llvm::ARM&apos;">t2MRS_M</span>, DL, MVT::i32, MVT::Other, Ops));</td></tr>
<tr><th id="4071">4071</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4072">4072</th><td>  }</td></tr>
<tr><th id="4073">4073</th><td></td></tr>
<tr><th id="4074">4074</th><td>  <i>// Here we know the target is not M Class so we need to check if it is one</i></td></tr>
<tr><th id="4075">4075</th><td><i>  // of the remaining possible values which are apsr, cpsr or spsr.</i></td></tr>
<tr><th id="4076">4076</th><td>  <b>if</b> (<a class="local col9 ref" href="#959SpecialReg" title='SpecialReg' data-ref="959SpecialReg">SpecialReg</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</a> <q>"apsr"</q> || <a class="local col9 ref" href="#959SpecialReg" title='SpecialReg' data-ref="959SpecialReg">SpecialReg</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</a> <q>"cpsr"</q>) {</td></tr>
<tr><th id="4077">4077</th><td>    <a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSESt16initializer_listIT_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSESt16initializer_listIT_E">=</a> { <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="4078">4078</th><td>            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#951N" title='N' data-ref="951N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) };</td></tr>
<tr><th id="4079">4079</th><td>    ReplaceNode(N, CurDAG-&gt;getMachineNode(IsThumb2 ? ARM::<span class='error' title="no member named &apos;t2MRS_AR&apos; in namespace &apos;llvm::ARM&apos;">t2MRS_AR</span> : ARM::<span class='error' title="no member named &apos;MRS&apos; in namespace &apos;llvm::ARM&apos;">MRS</span>,</td></tr>
<tr><th id="4080">4080</th><td>                                          DL, MVT::i32, MVT::Other, Ops));</td></tr>
<tr><th id="4081">4081</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4082">4082</th><td>  }</td></tr>
<tr><th id="4083">4083</th><td></td></tr>
<tr><th id="4084">4084</th><td>  <b>if</b> (<a class="local col9 ref" href="#959SpecialReg" title='SpecialReg' data-ref="959SpecialReg">SpecialReg</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</a> <q>"spsr"</q>) {</td></tr>
<tr><th id="4085">4085</th><td>    <a class="local col6 ref" href="#956Ops" title='Ops' data-ref="956Ops">Ops</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSESt16initializer_listIT_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSESt16initializer_listIT_E">=</a> { <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col5 ref" href="#955DL" title='DL' data-ref="955DL">DL</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="4086">4086</th><td>            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#951N" title='N' data-ref="951N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) };</td></tr>
<tr><th id="4087">4087</th><td>    ReplaceNode(</td></tr>
<tr><th id="4088">4088</th><td>        N, CurDAG-&gt;getMachineNode(IsThumb2 ? ARM::<span class='error' title="no member named &apos;t2MRSsys_AR&apos; in namespace &apos;llvm::ARM&apos;">t2MRSsys_AR</span> : ARM::<span class='error' title="no member named &apos;MRSsys&apos; in namespace &apos;llvm::ARM&apos;">MRSsys</span>, DL,</td></tr>
<tr><th id="4089">4089</th><td>                                  MVT::i32, MVT::Other, Ops));</td></tr>
<tr><th id="4090">4090</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4091">4091</th><td>  }</td></tr>
<tr><th id="4092">4092</th><td></td></tr>
<tr><th id="4093">4093</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4094">4094</th><td>}</td></tr>
<tr><th id="4095">4095</th><td></td></tr>
<tr><th id="4096">4096</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">// Lower the write_register intrinsic to ARM specific DAG nodes</i></td></tr>
<tr><th id="4097">4097</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">// using the supplied metadata string to select the instruction node to use</i></td></tr>
<tr><th id="4098">4098</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">// and the registers/masks to use in the nodes</i></td></tr>
<tr><th id="4099">4099</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryWriteRegister' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryWriteRegister(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel16tryWriteRegisterEPN4llvm6SDNodeE">tryWriteRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="964N" title='N' data-type='llvm::SDNode *' data-ref="964N">N</dfn>){</td></tr>
<tr><th id="4100">4100</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MDNodeSDNode" title='llvm::MDNodeSDNode' data-ref="llvm::MDNodeSDNode">MDNodeSDNode</a> *<dfn class="local col5 decl" id="965MD" title='MD' data-type='const llvm::MDNodeSDNode *' data-ref="965MD">MD</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MDNodeSDNode" title='llvm::MDNodeSDNode' data-ref="llvm::MDNodeSDNode">MDNodeSDNode</a>&gt;(<a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="4101">4101</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString">MDString</a> *<dfn class="local col6 decl" id="966RegString" title='RegString' data-type='const llvm::MDString *' data-ref="966RegString">RegString</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDString" title='llvm::MDString' data-ref="llvm::MDString">MDString</a>&gt;(<a class="local col5 ref" href="#965MD" title='MD' data-ref="965MD">MD</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12MDNodeSDNode5getMDEv" title='llvm::MDNodeSDNode::getMD' data-ref="_ZNK4llvm12MDNodeSDNode5getMDEv">getMD</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm6MDNode10getOperandEj" title='llvm::MDNode::getOperand' data-ref="_ZNK4llvm6MDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4102">4102</th><td>  <em>bool</em> <dfn class="local col7 decl" id="967IsThumb2" title='IsThumb2' data-type='bool' data-ref="967IsThumb2">IsThumb2</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>();</td></tr>
<tr><th id="4103">4103</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col8 decl" id="968DL" title='DL' data-type='llvm::SDLoc' data-ref="968DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>);</td></tr>
<tr><th id="4104">4104</th><td></td></tr>
<tr><th id="4105">4105</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col9 decl" id="969Ops" title='Ops' data-type='std::vector&lt;SDValue&gt;' data-ref="969Ops">Ops</dfn>;</td></tr>
<tr><th id="4106">4106</th><td>  <a class="tu ref" href="#_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE" title='getIntOperandsFromRegisterString' data-use='c' data-ref="_ZL32getIntOperandsFromRegisterStringN4llvm9StringRefEPNS_12SelectionDAGERKNS_5SDLocERSt6vectorINS_7SDValueESaIS7_EE">getIntOperandsFromRegisterString</a>(<a class="local col6 ref" href="#966RegString" title='RegString' data-ref="966RegString">RegString</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>(), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>, <span class='refarg'><a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a></span>);</td></tr>
<tr><th id="4107">4107</th><td></td></tr>
<tr><th id="4108">4108</th><td>  <b>if</b> (!<a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="4109">4109</th><td>    <i>// If the special register string was constructed of fields (as defined</i></td></tr>
<tr><th id="4110">4110</th><td><i>    // in the ACLE) then need to lower to MCR node (32 bit) or</i></td></tr>
<tr><th id="4111">4111</th><td><i>    // MCRR node(64 bit), we can make the distinction based on the number of</i></td></tr>
<tr><th id="4112">4112</th><td><i>    // operands we have.</i></td></tr>
<tr><th id="4113">4113</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="970Opcode" title='Opcode' data-type='unsigned int' data-ref="970Opcode">Opcode</dfn>;</td></tr>
<tr><th id="4114">4114</th><td>    <b>if</b> (<a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <var>5</var>) {</td></tr>
<tr><th id="4115">4115</th><td>      Opcode = IsThumb2 ? ARM::<span class='error' title="no member named &apos;t2MCR&apos; in namespace &apos;llvm::ARM&apos;">t2MCR</span> : ARM::<span class='error' title="no member named &apos;MCR&apos; in namespace &apos;llvm::ARM&apos;">MCR</span>;</td></tr>
<tr><th id="4116">4116</th><td>      <a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEERKS4_" title='std::vector::insert' data-ref="_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEERKS4_">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a><var>2</var>, <a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="4117">4117</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4118">4118</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ops.size() == 3 &amp;&amp; &quot;Invalid number of fields in special register string.&quot;) ? void (0) : __assert_fail (&quot;Ops.size() == 3 &amp;&amp; \&quot;Invalid number of fields in special register string.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 4119, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="4119">4119</th><td>              <q>"Invalid number of fields in special register string."</q>);</td></tr>
<tr><th id="4120">4120</th><td>      Opcode = IsThumb2 ? ARM::<span class='error' title="no member named &apos;t2MCRR&apos; in namespace &apos;llvm::ARM&apos;">t2MCRR</span> : ARM::<span class='error' title="no member named &apos;MCRR&apos; in namespace &apos;llvm::ARM&apos;">MCRR</span>;</td></tr>
<tr><th id="4121">4121</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="971WriteValue" title='WriteValue' data-type='llvm::SDValue [2]' data-ref="971WriteValue">WriteValue</dfn>[] = { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>) };</td></tr>
<tr><th id="4122">4122</th><td>      <a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEET_SE_" title='std::vector::insert' data-ref="_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEET_SE_">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a><var>2</var>, <a class="local col1 ref" href="#971WriteValue" title='WriteValue' data-ref="971WriteValue">WriteValue</a>, <a class="local col1 ref" href="#971WriteValue" title='WriteValue' data-ref="971WriteValue">WriteValue</a>+<var>2</var>);</td></tr>
<tr><th id="4123">4123</th><td>    }</td></tr>
<tr><th id="4124">4124</th><td></td></tr>
<tr><th id="4125">4125</th><td>    <a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>));</td></tr>
<tr><th id="4126">4126</th><td>    <a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="4127">4127</th><td>    <a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4128">4128</th><td></td></tr>
<tr><th id="4129">4129</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col0 ref" href="#970Opcode" title='Opcode' data-ref="970Opcode">Opcode</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>));</td></tr>
<tr><th id="4130">4130</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4131">4131</th><td>  }</td></tr>
<tr><th id="4132">4132</th><td></td></tr>
<tr><th id="4133">4133</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col2 decl" id="972SpecialReg" title='SpecialReg' data-type='std::string' data-ref="972SpecialReg">SpecialReg</dfn> = <a class="local col6 ref" href="#966RegString" title='RegString' data-ref="966RegString">RegString</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Metadata.h.html#_ZNK4llvm8MDString9getStringEv" title='llvm::MDString::getString' data-ref="_ZNK4llvm8MDString9getStringEv">getString</a>().<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5lowerEv" title='llvm::StringRef::lower' data-ref="_ZNK4llvm9StringRef5lowerEv">lower</a>();</td></tr>
<tr><th id="4134">4134</th><td>  <em>int</em> <dfn class="local col3 decl" id="973BankedReg" title='BankedReg' data-type='int' data-ref="973BankedReg">BankedReg</dfn> = <a class="tu ref" href="#_ZL21getBankedRegisterMaskN4llvm9StringRefE" title='getBankedRegisterMask' data-use='c' data-ref="_ZL21getBankedRegisterMaskN4llvm9StringRefE">getBankedRegisterMask</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col2 ref" href="#972SpecialReg" title='SpecialReg' data-ref="972SpecialReg">SpecialReg</a>);</td></tr>
<tr><th id="4135">4135</th><td>  <b>if</b> (<a class="local col3 ref" href="#973BankedReg" title='BankedReg' data-ref="973BankedReg">BankedReg</a> != -<var>1</var>) {</td></tr>
<tr><th id="4136">4136</th><td>    <a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSESt16initializer_listIT_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSESt16initializer_listIT_E">=</a> { <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col3 ref" href="#973BankedReg" title='BankedReg' data-ref="973BankedReg">BankedReg</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>),</td></tr>
<tr><th id="4137">4137</th><td>            <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="4138">4138</th><td>            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) };</td></tr>
<tr><th id="4139">4139</th><td>    ReplaceNode(</td></tr>
<tr><th id="4140">4140</th><td>        N, CurDAG-&gt;getMachineNode(IsThumb2 ? ARM::<span class='error' title="no member named &apos;t2MSRbanked&apos; in namespace &apos;llvm::ARM&apos;">t2MSRbanked</span> : ARM::<span class='error' title="no member named &apos;MSRbanked&apos; in namespace &apos;llvm::ARM&apos;">MSRbanked</span>,</td></tr>
<tr><th id="4141">4141</th><td>                                  DL, MVT::Other, Ops));</td></tr>
<tr><th id="4142">4142</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4143">4143</th><td>  }</td></tr>
<tr><th id="4144">4144</th><td></td></tr>
<tr><th id="4145">4145</th><td>  <i>// The VFP registers are written to by creating SelectionDAG nodes with</i></td></tr>
<tr><th id="4146">4146</th><td><i>  // opcodes corresponding to the register that is being written. So we switch</i></td></tr>
<tr><th id="4147">4147</th><td><i>  // on the string to find which opcode we need to use.</i></td></tr>
<tr><th id="4148">4148</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="974Opcode" title='Opcode' data-type='unsigned int' data-ref="974Opcode">Opcode</dfn> = StringSwitch&lt;<em>unsigned</em>&gt;(SpecialReg)</td></tr>
<tr><th id="4149">4149</th><td>                    .Case(<q>"fpscr"</q>, ARM::<span class='error' title="no member named &apos;VMSR&apos; in namespace &apos;llvm::ARM&apos;">VMSR</span>)</td></tr>
<tr><th id="4150">4150</th><td>                    .Case(<q>"fpexc"</q>, ARM::<span class='error' title="no member named &apos;VMSR_FPEXC&apos; in namespace &apos;llvm::ARM&apos;">VMSR_FPEXC</span>)</td></tr>
<tr><th id="4151">4151</th><td>                    .Case(<q>"fpsid"</q>, ARM::<span class='error' title="no member named &apos;VMSR_FPSID&apos; in namespace &apos;llvm::ARM&apos;">VMSR_FPSID</span>)</td></tr>
<tr><th id="4152">4152</th><td>                    .Case(<q>"fpinst"</q>, ARM::<span class='error' title="no member named &apos;VMSR_FPINST&apos; in namespace &apos;llvm::ARM&apos;">VMSR_FPINST</span>)</td></tr>
<tr><th id="4153">4153</th><td>                    .Case(<q>"fpinst2"</q>, ARM::<span class='error' title="no member named &apos;VMSR_FPINST2&apos; in namespace &apos;llvm::ARM&apos;">VMSR_FPINST2</span>)</td></tr>
<tr><th id="4154">4154</th><td>                    .Default(<var>0</var>);</td></tr>
<tr><th id="4155">4155</th><td></td></tr>
<tr><th id="4156">4156</th><td>  <b>if</b> (<a class="local col4 ref" href="#974Opcode" title='Opcode' data-ref="974Opcode">Opcode</a>) {</td></tr>
<tr><th id="4157">4157</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>())</td></tr>
<tr><th id="4158">4158</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4159">4159</th><td>    <a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSESt16initializer_listIT_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSESt16initializer_listIT_E">=</a> { <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>),</td></tr>
<tr><th id="4160">4160</th><td>            <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) };</td></tr>
<tr><th id="4161">4161</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col4 ref" href="#974Opcode" title='Opcode' data-ref="974Opcode">Opcode</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a>));</td></tr>
<tr><th id="4162">4162</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4163">4163</th><td>  }</td></tr>
<tr><th id="4164">4164</th><td></td></tr>
<tr><th id="4165">4165</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1Ev" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1Ev"></a><dfn class="local col5 decl" id="975Fields" title='Fields' data-type='std::pair&lt;StringRef, StringRef&gt;' data-ref="975Fields">Fields</dfn>;</td></tr>
<tr><th id="4166">4166</th><td>  <a class="local col5 ref" href="#975Fields" title='Fields' data-ref="975Fields">Fields</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</a> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col2 ref" href="#972SpecialReg" title='SpecialReg' data-ref="972SpecialReg">SpecialReg</a>).<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef6rsplitEc" title='llvm::StringRef::rsplit' data-ref="_ZNK4llvm9StringRef6rsplitEc">rsplit</a>(<kbd>'_'</kbd>);</td></tr>
<tr><th id="4167">4167</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col6 decl" id="976Reg" title='Reg' data-type='std::string' data-ref="976Reg">Reg</dfn> = <a class="local col5 ref" href="#975Fields" title='Fields' data-ref="975Fields">Fields</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::StringRef, llvm::StringRef&gt;::first' data-ref="std::pair::first">first</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>();</td></tr>
<tr><th id="4168">4168</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="977Flags" title='Flags' data-type='llvm::StringRef' data-ref="977Flags">Flags</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#975Fields" title='Fields' data-ref="975Fields">Fields</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::StringRef, llvm::StringRef&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="4169">4169</th><td></td></tr>
<tr><th id="4170">4170</th><td>  <i>// If the target was M Class then need to validate the special register value</i></td></tr>
<tr><th id="4171">4171</th><td><i>  // and retrieve the mask for use in the instruction node.</i></td></tr>
<tr><th id="4172">4172</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</a>()) {</td></tr>
<tr><th id="4173">4173</th><td>    <em>int</em> <dfn class="local col8 decl" id="978SYSmValue" title='SYSmValue' data-type='int' data-ref="978SYSmValue">SYSmValue</dfn> = <a class="tu ref" href="#_ZL21getMClassRegisterMaskN4llvm9StringRefEPKNS_12ARMSubtargetE" title='getMClassRegisterMask' data-use='c' data-ref="_ZL21getMClassRegisterMaskN4llvm9StringRefEPKNS_12ARMSubtargetE">getMClassRegisterMask</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col2 ref" href="#972SpecialReg" title='SpecialReg' data-ref="972SpecialReg">SpecialReg</a>, <a class="tu member" href="#(anonymousnamespace)::ARMDAGToDAGISel::Subtarget" title='(anonymous namespace)::ARMDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMDAGToDAGISel::Subtarget">Subtarget</a>);</td></tr>
<tr><th id="4174">4174</th><td>    <b>if</b> (<a class="local col8 ref" href="#978SYSmValue" title='SYSmValue' data-ref="978SYSmValue">SYSmValue</a> == -<var>1</var>)</td></tr>
<tr><th id="4175">4175</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4176">4176</th><td></td></tr>
<tr><th id="4177">4177</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="979Ops" title='Ops' data-type='llvm::SDValue [5]' data-ref="979Ops">Ops</dfn>[] = { <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#978SYSmValue" title='SYSmValue' data-ref="978SYSmValue">SYSmValue</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="4178">4178</th><td>                      <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>), <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>),</td></tr>
<tr><th id="4179">4179</th><td>                      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) };</td></tr>
<tr><th id="4180">4180</th><td>    ReplaceNode(N, CurDAG-&gt;getMachineNode(ARM::<span class='error' title="no member named &apos;t2MSR_M&apos; in namespace &apos;llvm::ARM&apos;">t2MSR_M</span>, DL, MVT::Other, Ops));</td></tr>
<tr><th id="4181">4181</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4182">4182</th><td>  }</td></tr>
<tr><th id="4183">4183</th><td></td></tr>
<tr><th id="4184">4184</th><td>  <i>// We then check to see if a valid mask can be constructed for one of the</i></td></tr>
<tr><th id="4185">4185</th><td><i>  // register string values permitted for the A and R class cores. These values</i></td></tr>
<tr><th id="4186">4186</th><td><i>  // are apsr, spsr and cpsr; these are also valid on older cores.</i></td></tr>
<tr><th id="4187">4187</th><td>  <em>int</em> <dfn class="local col0 decl" id="980Mask" title='Mask' data-type='int' data-ref="980Mask">Mask</dfn> = <a class="tu ref" href="#_ZL22getARClassRegisterMaskN4llvm9StringRefES0_" title='getARClassRegisterMask' data-use='c' data-ref="_ZL22getARClassRegisterMaskN4llvm9StringRefES0_">getARClassRegisterMask</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col6 ref" href="#976Reg" title='Reg' data-ref="976Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#977Flags" title='Flags' data-ref="977Flags">Flags</a>);</td></tr>
<tr><th id="4188">4188</th><td>  <b>if</b> (<a class="local col0 ref" href="#980Mask" title='Mask' data-ref="980Mask">Mask</a> != -<var>1</var>) {</td></tr>
<tr><th id="4189">4189</th><td>    <a class="local col9 ref" href="#969Ops" title='Ops' data-ref="969Ops">Ops</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSESt16initializer_listIT_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSESt16initializer_listIT_E">=</a> { <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#980Mask" title='Mask' data-ref="980Mask">Mask</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>),</td></tr>
<tr><th id="4190">4190</th><td>            <a class="tu ref" href="#_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE" title='getAL' data-use='c' data-ref="_ZL5getALPN4llvm12SelectionDAGERKNS_5SDLocE">getAL</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>, <a class="local col8 ref" href="#968DL" title='DL' data-ref="968DL">DL</a>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<var>0</var>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="4191">4191</th><td>            <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#964N" title='N' data-ref="964N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>) };</td></tr>
<tr><th id="4192">4192</th><td>    ReplaceNode(N, CurDAG-&gt;getMachineNode(IsThumb2 ? ARM::<span class='error' title="no member named &apos;t2MSR_AR&apos; in namespace &apos;llvm::ARM&apos;">t2MSR_AR</span> : ARM::<span class='error' title="no member named &apos;MSR&apos; in namespace &apos;llvm::ARM&apos;">MSR</span>,</td></tr>
<tr><th id="4193">4193</th><td>                                          DL, MVT::Other, Ops));</td></tr>
<tr><th id="4194">4194</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4195">4195</th><td>  }</td></tr>
<tr><th id="4196">4196</th><td></td></tr>
<tr><th id="4197">4197</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4198">4198</th><td>}</td></tr>
<tr><th id="4199">4199</th><td></td></tr>
<tr><th id="4200">4200</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12tryInlineAsmEPN4llvm6SDNodeE" title='(anonymous namespace)::ARMDAGToDAGISel::tryInlineAsm' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::tryInlineAsm(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel12tryInlineAsmEPN4llvm6SDNodeE">tryInlineAsm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="981N" title='N' data-type='llvm::SDNode *' data-ref="981N">N</dfn>){</td></tr>
<tr><th id="4201">4201</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col2 decl" id="982AsmNodeOperands" title='AsmNodeOperands' data-type='std::vector&lt;SDValue&gt;' data-ref="982AsmNodeOperands">AsmNodeOperands</dfn>;</td></tr>
<tr><th id="4202">4202</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="983Flag" title='Flag' data-type='unsigned int' data-ref="983Flag">Flag</dfn>, <dfn class="local col4 decl" id="984Kind" title='Kind' data-type='unsigned int' data-ref="984Kind">Kind</dfn>;</td></tr>
<tr><th id="4203">4203</th><td>  <em>bool</em> <dfn class="local col5 decl" id="985Changed" title='Changed' data-type='bool' data-ref="985Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="4204">4204</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="986NumOps" title='NumOps' data-type='unsigned int' data-ref="986NumOps">NumOps</dfn> = <a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="4205">4205</th><td></td></tr>
<tr><th id="4206">4206</th><td>  <i>// Normally, i64 data is bounded to two arbitrary GRPs for "%r" constraint.</i></td></tr>
<tr><th id="4207">4207</th><td><i>  // However, some instrstions (e.g. ldrexd/strexd in ARM mode) require</i></td></tr>
<tr><th id="4208">4208</th><td><i>  // (even/even+1) GPRs and use %n and %Hn to refer to the individual regs</i></td></tr>
<tr><th id="4209">4209</th><td><i>  // respectively. Since there is no constraint to explicitly specify a</i></td></tr>
<tr><th id="4210">4210</th><td><i>  // reg pair, we use GPRPair reg class for "%r" for 64-bit data. For Thumb,</i></td></tr>
<tr><th id="4211">4211</th><td><i>  // the 64-bit data may be referred by H, Q, R modifiers, so we still pack</i></td></tr>
<tr><th id="4212">4212</th><td><i>  // them into a GPRPair.</i></td></tr>
<tr><th id="4213">4213</th><td></td></tr>
<tr><th id="4214">4214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col7 decl" id="987dl" title='dl' data-type='llvm::SDLoc' data-ref="987dl">dl</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>);</td></tr>
<tr><th id="4215">4215</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="988Glue" title='Glue' data-type='llvm::SDValue' data-ref="988Glue">Glue</dfn> = <a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>() ? <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#986NumOps" title='NumOps' data-ref="986NumOps">NumOps</a>-<var>1</var>)</td></tr>
<tr><th id="4216">4216</th><td>                                   : <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><b>nullptr</b>,<var>0</var>);</td></tr>
<tr><th id="4217">4217</th><td></td></tr>
<tr><th id="4218">4218</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>bool</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="989OpChanged" title='OpChanged' data-type='SmallVector&lt;bool, 8&gt;' data-ref="989OpChanged">OpChanged</dfn>;</td></tr>
<tr><th id="4219">4219</th><td>  <i>// Glue node will be appended late.</i></td></tr>
<tr><th id="4220">4220</th><td>  <b>for</b>(<em>unsigned</em> <dfn class="local col0 decl" id="990i" title='i' data-type='unsigned int' data-ref="990i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="991e" title='e' data-type='unsigned int' data-ref="991e">e</dfn> = <a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>() ? <a class="local col6 ref" href="#986NumOps" title='NumOps' data-ref="986NumOps">NumOps</a> - <var>1</var> : <a class="local col6 ref" href="#986NumOps" title='NumOps' data-ref="986NumOps">NumOps</a>; <a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a> &lt; <a class="local col1 ref" href="#991e" title='e' data-ref="991e">e</a>; ++<a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a>) {</td></tr>
<tr><th id="4221">4221</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="992op" title='op' data-type='llvm::SDValue' data-ref="992op">op</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a>);</td></tr>
<tr><th id="4222">4222</th><td>    <a class="local col2 ref" href="#982AsmNodeOperands" title='AsmNodeOperands' data-ref="982AsmNodeOperands">AsmNodeOperands</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#992op" title='op' data-ref="992op">op</a>);</td></tr>
<tr><th id="4223">4223</th><td></td></tr>
<tr><th id="4224">4224</th><td>    <b>if</b> (<a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a> &lt; <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Op_FirstOperand" title='llvm::InlineAsm::Op_FirstOperand' data-ref="llvm::InlineAsm::Op_FirstOperand">Op_FirstOperand</a>)</td></tr>
<tr><th id="4225">4225</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4226">4226</th><td></td></tr>
<tr><th id="4227">4227</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="993C" title='C' data-type='llvm::ConstantSDNode *' data-ref="993C"><a class="local col3 ref" href="#993C" title='C' data-ref="993C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a>))) {</td></tr>
<tr><th id="4228">4228</th><td>      <a class="local col3 ref" href="#983Flag" title='Flag' data-ref="983Flag">Flag</a> = <a class="local col3 ref" href="#993C" title='C' data-ref="993C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="4229">4229</th><td>      <a class="local col4 ref" href="#984Kind" title='Kind' data-ref="984Kind">Kind</a> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm7getKindEj" title='llvm::InlineAsm::getKind' data-ref="_ZN4llvm9InlineAsm7getKindEj">getKind</a>(<a class="local col3 ref" href="#983Flag" title='Flag' data-ref="983Flag">Flag</a>);</td></tr>
<tr><th id="4230">4230</th><td>    }</td></tr>
<tr><th id="4231">4231</th><td>    <b>else</b></td></tr>
<tr><th id="4232">4232</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4233">4233</th><td></td></tr>
<tr><th id="4234">4234</th><td>    <i>// Immediate operands to inline asm in the SelectionDAG are modeled with</i></td></tr>
<tr><th id="4235">4235</th><td><i>    // two operands. The first is a constant of value InlineAsm::Kind_Imm, and</i></td></tr>
<tr><th id="4236">4236</th><td><i>    // the second is a constant with the value of the immediate. If we get here</i></td></tr>
<tr><th id="4237">4237</th><td><i>    // and we have a Kind_Imm, skip the next operand, and continue.</i></td></tr>
<tr><th id="4238">4238</th><td>    <b>if</b> (<a class="local col4 ref" href="#984Kind" title='Kind' data-ref="984Kind">Kind</a> == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_Imm" title='llvm::InlineAsm::Kind_Imm' data-ref="llvm::InlineAsm::Kind_Imm">Kind_Imm</a>) {</td></tr>
<tr><th id="4239">4239</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="994op" title='op' data-type='llvm::SDValue' data-ref="994op">op</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(++<a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a>);</td></tr>
<tr><th id="4240">4240</th><td>      <a class="local col2 ref" href="#982AsmNodeOperands" title='AsmNodeOperands' data-ref="982AsmNodeOperands">AsmNodeOperands</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#994op" title='op' data-ref="994op">op</a>);</td></tr>
<tr><th id="4241">4241</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4242">4242</th><td>    }</td></tr>
<tr><th id="4243">4243</th><td></td></tr>
<tr><th id="4244">4244</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="995NumRegs" title='NumRegs' data-type='unsigned int' data-ref="995NumRegs">NumRegs</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm22getNumOperandRegistersEj" title='llvm::InlineAsm::getNumOperandRegisters' data-ref="_ZN4llvm9InlineAsm22getNumOperandRegistersEj">getNumOperandRegisters</a>(<a class="local col3 ref" href="#983Flag" title='Flag' data-ref="983Flag">Flag</a>);</td></tr>
<tr><th id="4245">4245</th><td>    <b>if</b> (<a class="local col5 ref" href="#995NumRegs" title='NumRegs' data-ref="995NumRegs">NumRegs</a>)</td></tr>
<tr><th id="4246">4246</th><td>      <a class="local col9 ref" href="#989OpChanged" title='OpChanged' data-ref="989OpChanged">OpChanged</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<b>false</b>);</td></tr>
<tr><th id="4247">4247</th><td></td></tr>
<tr><th id="4248">4248</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="996DefIdx" title='DefIdx' data-type='unsigned int' data-ref="996DefIdx">DefIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="4249">4249</th><td>    <em>bool</em> <dfn class="local col7 decl" id="997IsTiedToChangedOp" title='IsTiedToChangedOp' data-type='bool' data-ref="997IsTiedToChangedOp">IsTiedToChangedOp</dfn> = <b>false</b>;</td></tr>
<tr><th id="4250">4250</th><td>    <i>// If it's a use that is tied with a previous def, it has no</i></td></tr>
<tr><th id="4251">4251</th><td><i>    // reg class constraint.</i></td></tr>
<tr><th id="4252">4252</th><td>    <b>if</b> (<a class="local col5 ref" href="#985Changed" title='Changed' data-ref="985Changed">Changed</a> &amp;&amp; <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm21isUseOperandTiedToDefEjRj" title='llvm::InlineAsm::isUseOperandTiedToDef' data-ref="_ZN4llvm9InlineAsm21isUseOperandTiedToDefEjRj">isUseOperandTiedToDef</a>(<a class="local col3 ref" href="#983Flag" title='Flag' data-ref="983Flag">Flag</a>, <span class='refarg'><a class="local col6 ref" href="#996DefIdx" title='DefIdx' data-ref="996DefIdx">DefIdx</a></span>))</td></tr>
<tr><th id="4253">4253</th><td>      <a class="local col7 ref" href="#997IsTiedToChangedOp" title='IsTiedToChangedOp' data-ref="997IsTiedToChangedOp">IsTiedToChangedOp</a> = <a class="local col9 ref" href="#989OpChanged" title='OpChanged' data-ref="989OpChanged">OpChanged</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#996DefIdx" title='DefIdx' data-ref="996DefIdx">DefIdx</a>]</a>;</td></tr>
<tr><th id="4254">4254</th><td></td></tr>
<tr><th id="4255">4255</th><td>    <i>// Memory operands to inline asm in the SelectionDAG are modeled with two</i></td></tr>
<tr><th id="4256">4256</th><td><i>    // operands: a constant of value InlineAsm::Kind_Mem followed by the input</i></td></tr>
<tr><th id="4257">4257</th><td><i>    // operand. If we get here and we have a Kind_Mem, skip the next operand (so</i></td></tr>
<tr><th id="4258">4258</th><td><i>    // it doesn't get misinterpreted), and continue. We do this here because</i></td></tr>
<tr><th id="4259">4259</th><td><i>    // it's important to update the OpChanged array correctly before moving on.</i></td></tr>
<tr><th id="4260">4260</th><td>    <b>if</b> (<a class="local col4 ref" href="#984Kind" title='Kind' data-ref="984Kind">Kind</a> == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_Mem" title='llvm::InlineAsm::Kind_Mem' data-ref="llvm::InlineAsm::Kind_Mem">Kind_Mem</a>) {</td></tr>
<tr><th id="4261">4261</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="998op" title='op' data-type='llvm::SDValue' data-ref="998op">op</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(++<a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a>);</td></tr>
<tr><th id="4262">4262</th><td>      <a class="local col2 ref" href="#982AsmNodeOperands" title='AsmNodeOperands' data-ref="982AsmNodeOperands">AsmNodeOperands</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#998op" title='op' data-ref="998op">op</a>);</td></tr>
<tr><th id="4263">4263</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4264">4264</th><td>    }</td></tr>
<tr><th id="4265">4265</th><td></td></tr>
<tr><th id="4266">4266</th><td>    <b>if</b> (<a class="local col4 ref" href="#984Kind" title='Kind' data-ref="984Kind">Kind</a> != <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegUse" title='llvm::InlineAsm::Kind_RegUse' data-ref="llvm::InlineAsm::Kind_RegUse">Kind_RegUse</a> &amp;&amp; <a class="local col4 ref" href="#984Kind" title='Kind' data-ref="984Kind">Kind</a> != <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegDef" title='llvm::InlineAsm::Kind_RegDef' data-ref="llvm::InlineAsm::Kind_RegDef">Kind_RegDef</a></td></tr>
<tr><th id="4267">4267</th><td>        &amp;&amp; <a class="local col4 ref" href="#984Kind" title='Kind' data-ref="984Kind">Kind</a> != <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegDefEarlyClobber" title='llvm::InlineAsm::Kind_RegDefEarlyClobber' data-ref="llvm::InlineAsm::Kind_RegDefEarlyClobber">Kind_RegDefEarlyClobber</a>)</td></tr>
<tr><th id="4268">4268</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4269">4269</th><td></td></tr>
<tr><th id="4270">4270</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="999RC" title='RC' data-type='unsigned int' data-ref="999RC">RC</dfn>;</td></tr>
<tr><th id="4271">4271</th><td>    <em>bool</em> <dfn class="local col0 decl" id="1000HasRC" title='HasRC' data-type='bool' data-ref="1000HasRC">HasRC</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm21hasRegClassConstraintEjRj" title='llvm::InlineAsm::hasRegClassConstraint' data-ref="_ZN4llvm9InlineAsm21hasRegClassConstraintEjRj">hasRegClassConstraint</a>(<a class="local col3 ref" href="#983Flag" title='Flag' data-ref="983Flag">Flag</a>, <span class='refarg'><a class="local col9 ref" href="#999RC" title='RC' data-ref="999RC">RC</a></span>);</td></tr>
<tr><th id="4272">4272</th><td>    <b>if</b> ((!IsTiedToChangedOp &amp;&amp; (!HasRC || RC != ARM::<span class='error' title="no member named &apos;GPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClassID</span>))</td></tr>
<tr><th id="4273">4273</th><td>        || NumRegs != <var>2</var>)</td></tr>
<tr><th id="4274">4274</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4275">4275</th><td></td></tr>
<tr><th id="4276">4276</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((i+2 &lt; NumOps) &amp;&amp; &quot;Invalid number of operands in inline asm&quot;) ? void (0) : __assert_fail (&quot;(i+2 &lt; NumOps) &amp;&amp; \&quot;Invalid number of operands in inline asm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 4276, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a>+<var>2</var> &lt; <a class="local col6 ref" href="#986NumOps" title='NumOps' data-ref="986NumOps">NumOps</a>) &amp;&amp; <q>"Invalid number of operands in inline asm"</q>);</td></tr>
<tr><th id="4277">4277</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1001V0" title='V0' data-type='llvm::SDValue' data-ref="1001V0">V0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a>+<var>1</var>);</td></tr>
<tr><th id="4278">4278</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1002V1" title='V1' data-type='llvm::SDValue' data-ref="1002V1">V1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a>+<var>2</var>);</td></tr>
<tr><th id="4279">4279</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="1003Reg0" title='Reg0' data-type='unsigned int' data-ref="1003Reg0">Reg0</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<span class='refarg'><a class="local col1 ref" href="#1001V0" title='V0' data-ref="1001V0">V0</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="4280">4280</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="1004Reg1" title='Reg1' data-type='unsigned int' data-ref="1004Reg1">Reg1</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<span class='refarg'><a class="local col2 ref" href="#1002V1" title='V1' data-ref="1002V1">V1</a></span>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="4281">4281</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="1005PairedReg" title='PairedReg' data-type='llvm::SDValue' data-ref="1005PairedReg">PairedReg</dfn>;</td></tr>
<tr><th id="4282">4282</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1006MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1006MRI">MRI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4283">4283</th><td></td></tr>
<tr><th id="4284">4284</th><td>    <b>if</b> (<a class="local col4 ref" href="#984Kind" title='Kind' data-ref="984Kind">Kind</a> == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegDef" title='llvm::InlineAsm::Kind_RegDef' data-ref="llvm::InlineAsm::Kind_RegDef">Kind_RegDef</a> ||</td></tr>
<tr><th id="4285">4285</th><td>        <a class="local col4 ref" href="#984Kind" title='Kind' data-ref="984Kind">Kind</a> == <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Kind_RegDefEarlyClobber" title='llvm::InlineAsm::Kind_RegDefEarlyClobber' data-ref="llvm::InlineAsm::Kind_RegDefEarlyClobber">Kind_RegDefEarlyClobber</a>) {</td></tr>
<tr><th id="4286">4286</th><td>      <i>// Replace the two GPRs with 1 GPRPair and copy values from GPRPair to</i></td></tr>
<tr><th id="4287">4287</th><td><i>      // the original GPRs.</i></td></tr>
<tr><th id="4288">4288</th><td></td></tr>
<tr><th id="4289">4289</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="1007GPVR" title='GPVR' data-type='unsigned int' data-ref="1007GPVR">GPVR</dfn> = MRI.createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;GPRPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRPairRegClass</span>);</td></tr>
<tr><th id="4290">4290</th><td>      <a class="local col5 ref" href="#1005PairedReg" title='PairedReg' data-ref="1005PairedReg">PairedReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<a class="local col7 ref" href="#1007GPVR" title='GPVR' data-ref="1007GPVR">GPVR</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>);</td></tr>
<tr><th id="4291">4291</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1008Chain" title='Chain' data-type='llvm::SDValue' data-ref="1008Chain">Chain</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>,<var>0</var>);</td></tr>
<tr><th id="4292">4292</th><td></td></tr>
<tr><th id="4293">4293</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="1009GU" title='GU' data-type='llvm::SDNode *' data-ref="1009GU">GU</dfn> = <a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedUserEv" title='llvm::SDNode::getGluedUser' data-ref="_ZNK4llvm6SDNode12getGluedUserEv">getGluedUser</a>();</td></tr>
<tr><th id="4294">4294</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1010RegCopy" title='RegCopy' data-type='llvm::SDValue' data-ref="1010RegCopy">RegCopy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTES1_" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTES1_">getCopyFromReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1008Chain" title='Chain' data-ref="1008Chain">Chain</a>, <a class="local col7 ref" href="#987dl" title='dl' data-ref="987dl">dl</a>, <a class="local col7 ref" href="#1007GPVR" title='GPVR' data-ref="1007GPVR">GPVR</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>,</td></tr>
<tr><th id="4295">4295</th><td>                                               <a class="local col8 ref" href="#1008Chain" title='Chain' data-ref="1008Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="4296">4296</th><td></td></tr>
<tr><th id="4297">4297</th><td>      <i>// Extract values from a GPRPair reg and copy to the original GPR reg.</i></td></tr>
<tr><th id="4298">4298</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1011Sub0" title='Sub0' data-type='llvm::SDValue' data-ref="1011Sub0">Sub0</dfn> = CurDAG-&gt;getTargetExtractSubreg(ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>, dl, MVT::i32,</td></tr>
<tr><th id="4299">4299</th><td>                                                    RegCopy);</td></tr>
<tr><th id="4300">4300</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1012Sub1" title='Sub1' data-type='llvm::SDValue' data-ref="1012Sub1">Sub1</dfn> = CurDAG-&gt;getTargetExtractSubreg(ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span>, dl, MVT::i32,</td></tr>
<tr><th id="4301">4301</th><td>                                                    RegCopy);</td></tr>
<tr><th id="4302">4302</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1013T0" title='T0' data-type='llvm::SDValue' data-ref="1013T0">T0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1011Sub0" title='Sub0' data-ref="1011Sub0">Sub0</a>, <a class="local col7 ref" href="#987dl" title='dl' data-ref="987dl">dl</a>, <a class="local col3 ref" href="#1003Reg0" title='Reg0' data-ref="1003Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#1011Sub0" title='Sub0' data-ref="1011Sub0">Sub0</a>,</td></tr>
<tr><th id="4303">4303</th><td>                                        <a class="local col0 ref" href="#1010RegCopy" title='RegCopy' data-ref="1010RegCopy">RegCopy</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="4304">4304</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1014T1" title='T1' data-type='llvm::SDValue' data-ref="1014T1">T1</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1012Sub1" title='Sub1' data-ref="1012Sub1">Sub1</a>, <a class="local col7 ref" href="#987dl" title='dl' data-ref="987dl">dl</a>, <a class="local col4 ref" href="#1004Reg1" title='Reg1' data-ref="1004Reg1">Reg1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#1012Sub1" title='Sub1' data-ref="1012Sub1">Sub1</a>, <a class="local col3 ref" href="#1013T0" title='T0' data-ref="1013T0">T0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="4305">4305</th><td></td></tr>
<tr><th id="4306">4306</th><td>      <i>// Update the original glue user.</i></td></tr>
<tr><th id="4307">4307</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="local col5 decl" id="1015Ops" title='Ops' data-type='std::vector&lt;SDValue&gt;' data-ref="1015Ops">Ops</dfn><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ET_S0_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ET_S0_RKT0_">(</a><a class="local col9 ref" href="#1009GU" title='GU' data-ref="1009GU">GU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>(), <a class="local col9 ref" href="#1009GU" title='GU' data-ref="1009GU">GU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode6op_endEv" title='llvm::SDNode::op_end' data-ref="_ZNK4llvm6SDNode6op_endEv">op_end</a>()-<var>1</var>);</td></tr>
<tr><th id="4308">4308</th><td>      <a class="local col5 ref" href="#1015Ops" title='Ops' data-ref="1015Ops">Ops</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col4 ref" href="#1014T1" title='T1' data-ref="1014T1">T1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="4309">4309</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG18UpdateNodeOperandsEPNS_6SDNodeENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::UpdateNodeOperands' data-ref="_ZN4llvm12SelectionDAG18UpdateNodeOperandsEPNS_6SDNodeENS_8ArrayRefINS_7SDValueEEE">UpdateNodeOperands</a>(<a class="local col9 ref" href="#1009GU" title='GU' data-ref="1009GU">GU</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col5 ref" href="#1015Ops" title='Ops' data-ref="1015Ops">Ops</a>);</td></tr>
<tr><th id="4310">4310</th><td>    }</td></tr>
<tr><th id="4311">4311</th><td>    <b>else</b> {</td></tr>
<tr><th id="4312">4312</th><td>      <i>// For Kind  == InlineAsm::Kind_RegUse, we first copy two GPRs into a</i></td></tr>
<tr><th id="4313">4313</th><td><i>      // GPRPair and then pass the GPRPair to the inline asm.</i></td></tr>
<tr><th id="4314">4314</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1016Chain" title='Chain' data-type='llvm::SDValue' data-ref="1016Chain">Chain</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#982AsmNodeOperands" title='AsmNodeOperands' data-ref="982AsmNodeOperands">AsmNodeOperands</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Op_InputChain" title='llvm::InlineAsm::Op_InputChain' data-ref="llvm::InlineAsm::Op_InputChain">Op_InputChain</a>]</a>;</td></tr>
<tr><th id="4315">4315</th><td></td></tr>
<tr><th id="4316">4316</th><td>      <i>// As REG_SEQ doesn't take RegisterSDNode, we copy them first.</i></td></tr>
<tr><th id="4317">4317</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1017T0" title='T0' data-type='llvm::SDValue' data-ref="1017T0">T0</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTES1_" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTES1_">getCopyFromReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1016Chain" title='Chain' data-ref="1016Chain">Chain</a>, <a class="local col7 ref" href="#987dl" title='dl' data-ref="987dl">dl</a>, <a class="local col3 ref" href="#1003Reg0" title='Reg0' data-ref="1003Reg0">Reg0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="4318">4318</th><td>                                          <a class="local col6 ref" href="#1016Chain" title='Chain' data-ref="1016Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="4319">4319</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1018T1" title='T1' data-type='llvm::SDValue' data-ref="1018T1">T1</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTES1_" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTES1_">getCopyFromReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#1016Chain" title='Chain' data-ref="1016Chain">Chain</a>, <a class="local col7 ref" href="#987dl" title='dl' data-ref="987dl">dl</a>, <a class="local col4 ref" href="#1004Reg1" title='Reg1' data-ref="1004Reg1">Reg1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="4320">4320</th><td>                                          <a class="local col7 ref" href="#1017T0" title='T0' data-ref="1017T0">T0</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="4321">4321</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1019Pair" title='Pair' data-type='llvm::SDValue' data-ref="1019Pair">Pair</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="tu member" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISel17createGPRPairNodeEN4llvm3EVTENS1_7SDValueES3_" title='(anonymous namespace)::ARMDAGToDAGISel::createGPRPairNode' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel17createGPRPairNodeEN4llvm3EVTENS1_7SDValueES3_">createGPRPairNode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#1017T0" title='T0' data-ref="1017T0">T0</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1018T1" title='T1' data-ref="1018T1">T1</a>), <var>0</var>);</td></tr>
<tr><th id="4322">4322</th><td></td></tr>
<tr><th id="4323">4323</th><td>      <i>// Copy REG_SEQ into a GPRPair-typed VR and replace the original two</i></td></tr>
<tr><th id="4324">4324</th><td><i>      // i32 VRs of inline asm with it.</i></td></tr>
<tr><th id="4325">4325</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="1020GPVR" title='GPVR' data-type='unsigned int' data-ref="1020GPVR">GPVR</dfn> = MRI.createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;GPRPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRPairRegClass</span>);</td></tr>
<tr><th id="4326">4326</th><td>      <a class="local col5 ref" href="#1005PairedReg" title='PairedReg' data-ref="1005PairedReg">PairedReg</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE" title='llvm::SelectionDAG::getRegister' data-ref="_ZN4llvm12SelectionDAG11getRegisterEjNS_3EVTE">getRegister</a>(<a class="local col0 ref" href="#1020GPVR" title='GPVR' data-ref="1020GPVR">GPVR</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>);</td></tr>
<tr><th id="4327">4327</th><td>      <a class="local col6 ref" href="#1016Chain" title='Chain' data-ref="1016Chain">Chain</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_S1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_S1_">getCopyToReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#1018T1" title='T1' data-ref="1018T1">T1</a>, <a class="local col7 ref" href="#987dl" title='dl' data-ref="987dl">dl</a>, <a class="local col0 ref" href="#1020GPVR" title='GPVR' data-ref="1020GPVR">GPVR</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#1019Pair" title='Pair' data-ref="1019Pair">Pair</a>, <a class="local col8 ref" href="#1018T1" title='T1' data-ref="1018T1">T1</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>));</td></tr>
<tr><th id="4328">4328</th><td></td></tr>
<tr><th id="4329">4329</th><td>      <a class="local col2 ref" href="#982AsmNodeOperands" title='AsmNodeOperands' data-ref="982AsmNodeOperands">AsmNodeOperands</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Op_InputChain" title='llvm::InlineAsm::Op_InputChain' data-ref="llvm::InlineAsm::Op_InputChain">Op_InputChain</a>]</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col6 ref" href="#1016Chain" title='Chain' data-ref="1016Chain">Chain</a>;</td></tr>
<tr><th id="4330">4330</th><td>      <a class="local col8 ref" href="#988Glue" title='Glue' data-ref="988Glue">Glue</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="local col6 ref" href="#1016Chain" title='Chain' data-ref="1016Chain">Chain</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getValueEj" title='llvm::SDValue::getValue' data-ref="_ZNK4llvm7SDValue8getValueEj">getValue</a>(<var>1</var>);</td></tr>
<tr><th id="4331">4331</th><td>    }</td></tr>
<tr><th id="4332">4332</th><td></td></tr>
<tr><th id="4333">4333</th><td>    <a class="local col5 ref" href="#985Changed" title='Changed' data-ref="985Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="4334">4334</th><td></td></tr>
<tr><th id="4335">4335</th><td>    <b>if</b>(<a class="local col5 ref" href="#1005PairedReg" title='PairedReg' data-ref="1005PairedReg">PairedReg</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()) {</td></tr>
<tr><th id="4336">4336</th><td>      <a class="local col9 ref" href="#989OpChanged" title='OpChanged' data-ref="989OpChanged">OpChanged</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#989OpChanged" title='OpChanged' data-ref="989OpChanged">OpChanged</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() -<var>1</var> ]</a> = <b>true</b>;</td></tr>
<tr><th id="4337">4337</th><td>      <a class="local col3 ref" href="#983Flag" title='Flag' data-ref="983Flag">Flag</a> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm11getFlagWordEjj" title='llvm::InlineAsm::getFlagWord' data-ref="_ZN4llvm9InlineAsm11getFlagWordEjj">getFlagWord</a>(<a class="local col4 ref" href="#984Kind" title='Kind' data-ref="984Kind">Kind</a>, <var>1</var> <i>/* RegNum*/</i>);</td></tr>
<tr><th id="4338">4338</th><td>      <b>if</b> (<a class="local col7 ref" href="#997IsTiedToChangedOp" title='IsTiedToChangedOp' data-ref="997IsTiedToChangedOp">IsTiedToChangedOp</a>)</td></tr>
<tr><th id="4339">4339</th><td>        <a class="local col3 ref" href="#983Flag" title='Flag' data-ref="983Flag">Flag</a> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm24getFlagWordForMatchingOpEjj" title='llvm::InlineAsm::getFlagWordForMatchingOp' data-ref="_ZN4llvm9InlineAsm24getFlagWordForMatchingOpEjj">getFlagWordForMatchingOp</a>(<a class="local col3 ref" href="#983Flag" title='Flag' data-ref="983Flag">Flag</a>, <a class="local col6 ref" href="#996DefIdx" title='DefIdx' data-ref="996DefIdx">DefIdx</a>);</td></tr>
<tr><th id="4340">4340</th><td>      <b>else</b></td></tr>
<tr><th id="4341">4341</th><td>        Flag = InlineAsm::getFlagWordForRegClass(Flag, ARM::<span class='error' title="no member named &apos;GPRPairRegClassID&apos; in namespace &apos;llvm::ARM&apos;">GPRPairRegClassID</span>);</td></tr>
<tr><th id="4342">4342</th><td>      <i>// Replace the current flag.</i></td></tr>
<tr><th id="4343">4343</th><td>      <a class="local col2 ref" href="#982AsmNodeOperands" title='AsmNodeOperands' data-ref="982AsmNodeOperands">AsmNodeOperands</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#982AsmNodeOperands" title='AsmNodeOperands' data-ref="982AsmNodeOperands">AsmNodeOperands</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() -<var>1</var>]</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(</td></tr>
<tr><th id="4344">4344</th><td>          <a class="local col3 ref" href="#983Flag" title='Flag' data-ref="983Flag">Flag</a>, <a class="local col7 ref" href="#987dl" title='dl' data-ref="987dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="4345">4345</th><td>      <i>// Add the new register node and skip the original two GPRs.</i></td></tr>
<tr><th id="4346">4346</th><td>      <a class="local col2 ref" href="#982AsmNodeOperands" title='AsmNodeOperands' data-ref="982AsmNodeOperands">AsmNodeOperands</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#1005PairedReg" title='PairedReg' data-ref="1005PairedReg">PairedReg</a>);</td></tr>
<tr><th id="4347">4347</th><td>      <i>// Skip the next two GPRs.</i></td></tr>
<tr><th id="4348">4348</th><td>      <a class="local col0 ref" href="#990i" title='i' data-ref="990i">i</a> += <var>2</var>;</td></tr>
<tr><th id="4349">4349</th><td>    }</td></tr>
<tr><th id="4350">4350</th><td>  }</td></tr>
<tr><th id="4351">4351</th><td></td></tr>
<tr><th id="4352">4352</th><td>  <b>if</b> (<a class="local col8 ref" href="#988Glue" title='Glue' data-ref="988Glue">Glue</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())</td></tr>
<tr><th id="4353">4353</th><td>    <a class="local col2 ref" href="#982AsmNodeOperands" title='AsmNodeOperands' data-ref="982AsmNodeOperands">AsmNodeOperands</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#988Glue" title='Glue' data-ref="988Glue">Glue</a>);</td></tr>
<tr><th id="4354">4354</th><td>  <b>if</b> (!<a class="local col5 ref" href="#985Changed" title='Changed' data-ref="985Changed">Changed</a>)</td></tr>
<tr><th id="4355">4355</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4356">4356</th><td></td></tr>
<tr><th id="4357">4357</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="1021New" title='New' data-type='llvm::SDValue' data-ref="1021New">New</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getNode' data-ref="_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">getNode</a>(<a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>(), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>),</td></tr>
<tr><th id="4358">4358</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_3EVTES1_">getVTList</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>), <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col2 ref" href="#982AsmNodeOperands" title='AsmNodeOperands' data-ref="982AsmNodeOperands">AsmNodeOperands</a>);</td></tr>
<tr><th id="4359">4359</th><td>  <a class="local col1 ref" href="#1021New" title='New' data-ref="1021New">New</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(-<var>1</var>);</td></tr>
<tr><th id="4360">4360</th><td>  <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col1 ref" href="#981N" title='N' data-ref="981N">N</a>, <a class="local col1 ref" href="#1021New" title='New' data-ref="1021New">New</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="4361">4361</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4362">4362</th><td>}</td></tr>
<tr><th id="4363">4363</th><td></td></tr>
<tr><th id="4364">4364</th><td></td></tr>
<tr><th id="4365">4365</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a>::</td></tr>
<tr><th id="4366">4366</th><td><dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE" title='(anonymous namespace)::ARMDAGToDAGISel::SelectInlineAsmMemoryOperand' data-type='bool (anonymous namespace)::ARMDAGToDAGISel::SelectInlineAsmMemoryOperand(const llvm::SDValue &amp; Op, unsigned int ConstraintID, std::vector&lt;SDValue&gt; &amp; OutOps)' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE">SelectInlineAsmMemoryOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="1022Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="1022Op">Op</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1023ConstraintID" title='ConstraintID' data-type='unsigned int' data-ref="1023ConstraintID">ConstraintID</dfn>,</td></tr>
<tr><th id="4367">4367</th><td>                             <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="1024OutOps" title='OutOps' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="1024OutOps">OutOps</dfn>) {</td></tr>
<tr><th id="4368">4368</th><td>  <b>switch</b>(<a class="local col3 ref" href="#1023ConstraintID" title='ConstraintID' data-ref="1023ConstraintID">ConstraintID</a>) {</td></tr>
<tr><th id="4369">4369</th><td>  <b>default</b>:</td></tr>
<tr><th id="4370">4370</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected asm memory constraint&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp&quot;, 4370)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected asm memory constraint"</q>);</td></tr>
<tr><th id="4371">4371</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_i" title='llvm::InlineAsm::Constraint_i' data-ref="llvm::InlineAsm::Constraint_i">Constraint_i</a>:</td></tr>
<tr><th id="4372">4372</th><td>    <i>// FIXME: It seems strange that 'i' is needed here since it's supposed to</i></td></tr>
<tr><th id="4373">4373</th><td><i>    //        be an immediate and not a memory constraint.</i></td></tr>
<tr><th id="4374">4374</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="4375">4375</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_m" title='llvm::InlineAsm::Constraint_m' data-ref="llvm::InlineAsm::Constraint_m">Constraint_m</a>:</td></tr>
<tr><th id="4376">4376</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_o" title='llvm::InlineAsm::Constraint_o' data-ref="llvm::InlineAsm::Constraint_o">Constraint_o</a>:</td></tr>
<tr><th id="4377">4377</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Q" title='llvm::InlineAsm::Constraint_Q' data-ref="llvm::InlineAsm::Constraint_Q">Constraint_Q</a>:</td></tr>
<tr><th id="4378">4378</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Um" title='llvm::InlineAsm::Constraint_Um' data-ref="llvm::InlineAsm::Constraint_Um">Constraint_Um</a>:</td></tr>
<tr><th id="4379">4379</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Un" title='llvm::InlineAsm::Constraint_Un' data-ref="llvm::InlineAsm::Constraint_Un">Constraint_Un</a>:</td></tr>
<tr><th id="4380">4380</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Uq" title='llvm::InlineAsm::Constraint_Uq' data-ref="llvm::InlineAsm::Constraint_Uq">Constraint_Uq</a>:</td></tr>
<tr><th id="4381">4381</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Us" title='llvm::InlineAsm::Constraint_Us' data-ref="llvm::InlineAsm::Constraint_Us">Constraint_Us</a>:</td></tr>
<tr><th id="4382">4382</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Ut" title='llvm::InlineAsm::Constraint_Ut' data-ref="llvm::InlineAsm::Constraint_Ut">Constraint_Ut</a>:</td></tr>
<tr><th id="4383">4383</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Uv" title='llvm::InlineAsm::Constraint_Uv' data-ref="llvm::InlineAsm::Constraint_Uv">Constraint_Uv</a>:</td></tr>
<tr><th id="4384">4384</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Uy" title='llvm::InlineAsm::Constraint_Uy' data-ref="llvm::InlineAsm::Constraint_Uy">Constraint_Uy</a>:</td></tr>
<tr><th id="4385">4385</th><td>    <i>// Require the address to be in a register.  That is safe for all ARM</i></td></tr>
<tr><th id="4386">4386</th><td><i>    // variants and it is hard to do anything much smarter without knowing</i></td></tr>
<tr><th id="4387">4387</th><td><i>    // how the operand is used.</i></td></tr>
<tr><th id="4388">4388</th><td>    <a class="local col4 ref" href="#1024OutOps" title='OutOps' data-ref="1024OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#1022Op" title='Op' data-ref="1022Op">Op</a>);</td></tr>
<tr><th id="4389">4389</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4390">4390</th><td>  }</td></tr>
<tr><th id="4391">4391</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4392">4392</th><td>}</td></tr>
<tr><th id="4393">4393</th><td></td></tr>
<tr><th id="4394">4394</th><td><i class="doc">/// createARMISelDag - This pass converts a legalized DAG into a</i></td></tr>
<tr><th id="4395">4395</th><td><i class="doc">/// ARM-specific DAG, ready for instruction scheduling.</i></td></tr>
<tr><th id="4396">4396</th><td><i class="doc">///</i></td></tr>
<tr><th id="4397">4397</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm16createARMISelDagERNS_20ARMBaseTargetMachineENS_10CodeGenOpt5LevelE" title='llvm::createARMISelDag' data-ref="_ZN4llvm16createARMISelDagERNS_20ARMBaseTargetMachineENS_10CodeGenOpt5LevelE">createARMISelDag</dfn>(<a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="local col5 decl" id="1025TM" title='TM' data-type='llvm::ARMBaseTargetMachine &amp;' data-ref="1025TM">TM</dfn>,</td></tr>
<tr><th id="4398">4398</th><td>                                     <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col6 decl" id="1026OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="1026OptLevel">OptLevel</dfn>) {</td></tr>
<tr><th id="4399">4399</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMDAGToDAGISel" title='(anonymous namespace)::ARMDAGToDAGISel' data-ref="(anonymousnamespace)::ARMDAGToDAGISel">ARMDAGToDAGISel</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115ARMDAGToDAGISelC1ERN4llvm20ARMBaseTargetMachineENS1_10CodeGenOpt5LevelE" title='(anonymous namespace)::ARMDAGToDAGISel::ARMDAGToDAGISel' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMDAGToDAGISelC1ERN4llvm20ARMBaseTargetMachineENS1_10CodeGenOpt5LevelE">(</a><a class="local col5 ref" href="#1025TM" title='TM' data-ref="1025TM">TM</a>, <a class="local col6 ref" href="#1026OptLevel" title='OptLevel' data-ref="1026OptLevel">OptLevel</a>);</td></tr>
<tr><th id="4400">4400</th><td>}</td></tr>
<tr><th id="4401">4401</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
