../rtl/spiMasterTop.v
../rtl/dpMem_dc.v
../rtl/fifoRTL.v
../rtl/RxFifoBI.v
../rtl/TxFifoBI.v
../rtl/RxFifo.v
../rtl/TxFifo.v
../rtl/initSD.v
../rtl/readWriteSPIWireData.v
../rtl/readWriteSDBlock.v
../rtl/sendCmd.v
../rtl/spiCtrl.v
../rtl/spiTxRxData.v
../rtl/wishBoneBI.v
../rtl/ctrlStsRegBI.v
../model/wb_master_model.v
../model/sdModel.v
../bench/testHarness.v
../bench/testCase0.v
+incdir+../rtl

