<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>ilang: ilang::SignalInfoPort Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.4</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_signal_info_port.html">SignalInfoPort</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classilang_1_1_signal_info_port-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::SignalInfoPort Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Class to convert port to signal info.  
 <a href="classilang_1_1_signal_info_port.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="verilog__analysis_8h_source.html">verilog_analysis.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ilang::SignalInfoPort:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classilang_1_1_signal_info_port.png" usemap="#ilang::SignalInfoPort_map" alt=""/>
  <map id="ilang::SignalInfoPort_map" name="ilang::SignalInfoPort_map">
<area href="classilang_1_1_signal_info_base.html" title="Class to hold signal info. " alt="ilang::SignalInfoBase" shape="rect" coords="0,0,129,24"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a9e893ce7d0a5930d48847906f83dbc7f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_port.html#a9e893ce7d0a5930d48847906f83dbc7f">SignalInfoPort</a> (ast_port_declaration *def, const std::string &amp;full_name, <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> tp, const std::map&lt; std::string, int &gt; *const width_info, const <a class="el" href="classilang_1_1_verilog_analyzer.html">VerilogAnalyzer</a> *_ana)</td></tr>
<tr class="separator:a9e893ce7d0a5930d48847906f83dbc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41cd85619d28a0a239e3478c80561e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa41cd85619d28a0a239e3478c80561e1"></a>
ast_port_declaration *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_port.html#aa41cd85619d28a0a239e3478c80561e1">get_def</a> ()</td></tr>
<tr class="memdesc:aa41cd85619d28a0a239e3478c80561e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return its definition. <br/></td></tr>
<tr class="separator:aa41cd85619d28a0a239e3478c80561e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classilang_1_1_signal_info_base"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classilang_1_1_signal_info_base')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classilang_1_1_signal_info_base.html">ilang::SignalInfoBase</a></td></tr>
<tr class="memitem:ab53185410370915c7e62fa7ea2b74623 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#ab53185410370915c7e62fa7ea2b74623">get_width</a> () const </td></tr>
<tr class="separator:ab53185410370915c7e62fa7ea2b74623 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff72f705c541495f7f5ad2427109aea inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ff72f705c541495f7f5ad2427109aea"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a7ff72f705c541495f7f5ad2427109aea">is_io_sig</a> () const </td></tr>
<tr class="memdesc:a7ff72f705c541495f7f5ad2427109aea inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether is a IO signal. <br/></td></tr>
<tr class="separator:a7ff72f705c541495f7f5ad2427109aea inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b9f49541ba02a52231e07c3d8a5132 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8b9f49541ba02a52231e07c3d8a5132"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#ae8b9f49541ba02a52231e07c3d8a5132">no_internal_def</a> () const </td></tr>
<tr class="memdesc:ae8b9f49541ba02a52231e07c3d8a5132 inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether it is defined only at the port. <br/></td></tr>
<tr class="separator:ae8b9f49541ba02a52231e07c3d8a5132 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d88b5fa526a7b8e6534d8a4645a4c32 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d88b5fa526a7b8e6534d8a4645a4c32"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a8d88b5fa526a7b8e6534d8a4645a4c32">is_reg</a> () const </td></tr>
<tr class="memdesc:a8d88b5fa526a7b8e6534d8a4645a4c32 inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether it is a register. <br/></td></tr>
<tr class="separator:a8d88b5fa526a7b8e6534d8a4645a4c32 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79cdad9698421116ed494ec33ee7944 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af79cdad9698421116ed494ec33ee7944"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#af79cdad9698421116ed494ec33ee7944">is_input</a> () const </td></tr>
<tr class="memdesc:af79cdad9698421116ed494ec33ee7944 inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether it is an input signal. <br/></td></tr>
<tr class="separator:af79cdad9698421116ed494ec33ee7944 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0c657c302f644565ba45a6978e88ca inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb0c657c302f644565ba45a6978e88ca"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#acb0c657c302f644565ba45a6978e88ca">is_output</a> () const </td></tr>
<tr class="memdesc:acb0c657c302f644565ba45a6978e88ca inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether it is an output signal. <br/></td></tr>
<tr class="separator:acb0c657c302f644565ba45a6978e88ca inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3cd843c8b8ada19b22fa9a6f3c0d19f inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3cd843c8b8ada19b22fa9a6f3c0d19f"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#ad3cd843c8b8ada19b22fa9a6f3c0d19f">is_bad_signal</a> () const </td></tr>
<tr class="memdesc:ad3cd843c8b8ada19b22fa9a6f3c0d19f inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether this info is usable. <br/></td></tr>
<tr class="separator:ad3cd843c8b8ada19b22fa9a6f3c0d19f inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca93117d2adee282a2e604cb0d4cfdd3 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca93117d2adee282a2e604cb0d4cfdd3"></a>
virtual <br class="typebreak"/>
<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#aca93117d2adee282a2e604cb0d4cfdd3">get_type</a> () const </td></tr>
<tr class="memdesc:aca93117d2adee282a2e604cb0d4cfdd3 inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">return its type <br/></td></tr>
<tr class="separator:aca93117d2adee282a2e604cb0d4cfdd3 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9244d2bc6125ec327bff929fc80f63d inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9244d2bc6125ec327bff929fc80f63d"></a>
virtual <br class="typebreak"/>
<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#ab9244d2bc6125ec327bff929fc80f63d">get_decl_loc</a> () const </td></tr>
<tr class="memdesc:ab9244d2bc6125ec327bff929fc80f63d inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return its location. <br/></td></tr>
<tr class="separator:ab9244d2bc6125ec327bff929fc80f63d inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200a475ac24f07cd4adc734317caf833 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a200a475ac24f07cd4adc734317caf833"></a>
virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a200a475ac24f07cd4adc734317caf833">get_signal_name</a> () const </td></tr>
<tr class="memdesc:a200a475ac24f07cd4adc734317caf833 inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return is own name. <br/></td></tr>
<tr class="separator:a200a475ac24f07cd4adc734317caf833 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07e6ff2aa9e71add18abe0e5010eab9 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac07e6ff2aa9e71add18abe0e5010eab9"></a>
virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#ac07e6ff2aa9e71add18abe0e5010eab9">get_hierarchical_name</a> () const </td></tr>
<tr class="memdesc:ac07e6ff2aa9e71add18abe0e5010eab9 inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return its hierarchical name. <br/></td></tr>
<tr class="separator:ac07e6ff2aa9e71add18abe0e5010eab9 inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919ea5db2aa3e8faed4212c681db1a7e inherit pub_methods_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a919ea5db2aa3e8faed4212c681db1a7e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a919ea5db2aa3e8faed4212c681db1a7e">SignalInfoBase</a> (const std::string &amp;n, const std::string &amp;h, unsigned w, const <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> &amp;typ, const <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a> &amp;loc)</td></tr>
<tr class="memdesc:a919ea5db2aa3e8faed4212c681db1a7e inherit pub_methods_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">------------------&mdash; ACCESSORS ----------------&mdash; /// <br/></td></tr>
<tr class="separator:a919ea5db2aa3e8faed4212c681db1a7e inherit pub_methods_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:acdf78fad08d62a2698ad8df927689d75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdf78fad08d62a2698ad8df927689d75"></a>
ast_port_declaration *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">_def</a></td></tr>
<tr class="memdesc:acdf78fad08d62a2698ad8df927689d75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stores its own definition. <br/></td></tr>
<tr class="separator:acdf78fad08d62a2698ad8df927689d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classilang_1_1_signal_info_base"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classilang_1_1_signal_info_base')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classilang_1_1_signal_info_base.html">ilang::SignalInfoBase</a></td></tr>
<tr class="memitem:a2a215960d9c0c07b8f0eaa7b96f6a446 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top">const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a2a215960d9c0c07b8f0eaa7b96f6a446">_name</a></td></tr>
<tr class="separator:a2a215960d9c0c07b8f0eaa7b96f6a446 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f955d7c0b89d7c5d2984ee0902fd59 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0f955d7c0b89d7c5d2984ee0902fd59"></a>
const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#ab0f955d7c0b89d7c5d2984ee0902fd59">_hierarchical_name</a></td></tr>
<tr class="memdesc:ab0f955d7c0b89d7c5d2984ee0902fd59 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">full name <br/></td></tr>
<tr class="separator:ab0f955d7c0b89d7c5d2984ee0902fd59 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821ca13092ad5fb783ccc85a7896f532 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a821ca13092ad5fb783ccc85a7896f532"></a>
const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a821ca13092ad5fb783ccc85a7896f532">_width</a></td></tr>
<tr class="memdesc:a821ca13092ad5fb783ccc85a7896f532 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of the signal <br/></td></tr>
<tr class="separator:a821ca13092ad5fb783ccc85a7896f532 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca9622672314cf6d0783aa7ee3971a9 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abca9622672314cf6d0783aa7ee3971a9"></a>
const <br class="typebreak"/>
<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a></td></tr>
<tr class="memdesc:abca9622672314cf6d0783aa7ee3971a9 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">its type <br/></td></tr>
<tr class="separator:abca9622672314cf6d0783aa7ee3971a9 inherit pro_attribs_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94889fb788e0c98ce5105489c624686e inherit pro_attribs_classilang_1_1_signal_info_base"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94889fb788e0c98ce5105489c624686e"></a>
const <br class="typebreak"/>
<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a94889fb788e0c98ce5105489c624686e">_loc</a></td></tr>
<tr class="memdesc:a94889fb788e0c98ce5105489c624686e inherit pro_attribs_classilang_1_1_signal_info_base"><td class="mdescLeft">&#160;</td><td class="mdescRight">its location of definition <br/></td></tr>
<tr class="separator:a94889fb788e0c98ce5105489c624686e inherit pro_attribs_classilang_1_1_signal_info_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Class to convert port to signal info. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a9e893ce7d0a5930d48847906f83dbc7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ilang::SignalInfoPort::SignalInfoPort </td>
          <td>(</td>
          <td class="paramtype">ast_port_declaration *&#160;</td>
          <td class="paramname"><em>def</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>full_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a>&#160;</td>
          <td class="paramname"><em>tp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::map&lt; std::string, int &gt; *const&#160;</td>
          <td class="paramname"><em>width_info</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_analyzer.html">VerilogAnalyzer</a> *&#160;</td>
          <td class="paramname"><em>_ana</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Constructor: from ast_port_declaration &ndash; will parse the parameters of itself </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="verilog__analysis_8h_source.html">verilog_analysis.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
