<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Nov 28 15:36:19 2018" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xczu7ev" NAME="bd_22f3" PACKAGE="fbvb900" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="99999000" DIR="I" NAME="sdi_rx_clk" SIGIS="clk" SIGNAME="External_Ports_sdi_rx_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_clk"/>
        <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="clk"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_io_in_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sdi_rx_rst" SIGIS="rst" SIGNAME="External_Ports_sdi_rx_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_rst"/>
        <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fid" SIGIS="undef" SIGNAME="v_vid_in_axi4s_fid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="fid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="99999000" DIR="I" NAME="video_out_clk" SIGIS="clk" SIGNAME="External_Ports_video_out_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="axis_clk"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="video_out_arstn" SIGIS="rst" SIGNAME="External_Ports_video_out_arstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="axis_rstn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sdi_rx_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="v_smpte_uhdsdi_rx_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="99999000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_arstn" SIGIS="rst" SIGNAME="External_Ports_s_axi_arstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXIS_CTRL_SB_RX_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="M_AXIS_CTRL_SB_RX_tready" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXIS_CTRL_SB_RX_tvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="SDI_TS_DET_OUT_rx_t_family" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="SDI_TS_DET_OUT_rx_t_locked" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="SDI_TS_DET_OUT_rx_t_rate" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="SDI_TS_DET_OUT_rx_t_scan" SIGIS="undef"/>
    <PORT DIR="I" LEFT="39" NAME="S_AXIS_RX_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXIS_RX_tready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="S_AXIS_RX_tuser" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXIS_RX_tvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="S_AXIS_STS_SB_RX_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXIS_STS_SB_RX_tready" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXIS_STS_SB_RX_tvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="63" NAME="VIDEO_OUT_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="VIDEO_OUT_tlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="VIDEO_OUT_tready" SIGIS="undef"/>
    <PORT DIR="O" NAME="VIDEO_OUT_tuser" SIGIS="undef"/>
    <PORT DIR="O" NAME="VIDEO_OUT_tvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_CTRL_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CTRL_arready" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_arvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_CTRL_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CTRL_awready" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_awvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_bready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CTRL_bvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_CTRL_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_rready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CTRL_rvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_CTRL_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CTRL_wready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_CTRL_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_wvalid" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_RX" NAME="S_AXIS_RX" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="32"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="vcu_trd_clk_wiz_1_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_RX_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_RX_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="S_AXIS_RX_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_RX_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="v_smpte_uhdsdi_rx_M_AXIS_CTRL_SB_RX" NAME="M_AXIS_CTRL_SB_RX" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="vcu_trd_clk_wiz_1_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_CTRL_SB_RX_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_CTRL_SB_RX_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_CTRL_SB_RX_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_STS_SB_RX" NAME="S_AXIS_STS_SB_RX" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="vcu_trd_clk_wiz_1_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_STS_SB_RX_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_STS_SB_RX_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_STS_SB_RX_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="v_smpte_uhdsdi_rx_SDI_TS_DET_OUT" NAME="SDI_TS_DET_OUT" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RX_T_FAMILY" PHYSICAL="SDI_TS_DET_OUT_rx_t_family"/>
        <PORTMAP LOGICAL="RX_T_LOCKED" PHYSICAL="SDI_TS_DET_OUT_rx_t_locked"/>
        <PORTMAP LOGICAL="RX_T_RATE" PHYSICAL="SDI_TS_DET_OUT_rx_t_rate"/>
        <PORTMAP LOGICAL="RX_T_SCAN" PHYSICAL="SDI_TS_DET_OUT_rx_t_scan"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="v_vid_in_axi4s_video_out" NAME="VIDEO_OUT" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="vcu_trd_clk_wiz_1_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 10} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 20} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 32}"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="VIDEO_OUT_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="VIDEO_OUT_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="VIDEO_OUT_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="VIDEO_OUT_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="VIDEO_OUT_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CTRL" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="vcu_trd_zynq_ultra_ps_e_0_1_pl_clk0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CTRL_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CTRL_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CTRL_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CTRL_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CTRL_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CTRL_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CTRL_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CTRL_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CTRL_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CTRL_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CTRL_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CTRL_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CTRL_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CTRL_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CTRL_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CTRL_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CTRL_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CTRL_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CTRL_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="v_smpte_uhdsdi_rx" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CTRL" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="v_smpte_uhdsdi_rx"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/v_sdi_rx_vid_bridge" HWVERSION="2.0" INSTANCE="v_sdi_rx_vid_bridge" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_sdi_rx_vid_bridge" VLNV="xilinx.com:ip:v_sdi_rx_vid_bridge:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_sdi_rx_vid_bridge;v=v2_0;d=pg179-sdi-rx-video-bridge.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="C_INCLUDE_3G_SDI_BRIDGE" VALUE="true"/>
        <PARAMETER NAME="C_INCLUDE_12G_SDI_BRIDGE" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_22f3_v_sdi_rx_vid_bridge_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sdi_rx_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdi_rx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_sdi_rx_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdi_rx_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sdi_rx_bridge_ctrl" RIGHT="0" SIGIS="undef" SIGNAME="v_smpte_uhdsdi_rx_sdi_rx_bridge_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="sdi_rx_bridge_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sdi_rx_bridge_sts" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_sdi_rx_bridge_sts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="sdi_rx_bridge_sts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="rx_ds1" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_ds1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="rx_ds2" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_ds2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="rx_ds3" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_ds3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="rx_ds4" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_ds4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="rx_ds5" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_ds5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="rx_ds6" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_ds6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="rx_ds7" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_ds7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="rx_ds8" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_ds8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_ce" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_ce_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_level_b" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_level_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_level_b_3g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="rx_mode" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_mode_locked" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_mode_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="rx_mode_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="59" NAME="vid_data" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_vid_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_active_video" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_vid_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_vblank" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_vid_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_vblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_hblank" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_vid_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_hblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_field_id" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_vid_field_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_field_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_ce" SIGIS="ce" SIGNAME="v_sdi_rx_vid_bridge_vid_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_io_in_ce"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="v_sdi_rx_vid_bridge_VID_IO_OUT" NAME="VID_IO_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_data"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_hblank"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_vblank"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_smpte_uhdsdi_rx_SDI_DS_OUT" NAME="SDI_DS_IN" TYPE="TARGET" VLNV="xilinx.com:interface:sdi_native:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DS1" PHYSICAL="rx_ds1"/>
            <PORTMAP LOGICAL="DS2" PHYSICAL="rx_ds2"/>
            <PORTMAP LOGICAL="DS3" PHYSICAL="rx_ds3"/>
            <PORTMAP LOGICAL="DS4" PHYSICAL="rx_ds4"/>
            <PORTMAP LOGICAL="DS5" PHYSICAL="rx_ds5"/>
            <PORTMAP LOGICAL="DS6" PHYSICAL="rx_ds6"/>
            <PORTMAP LOGICAL="DS7" PHYSICAL="rx_ds7"/>
            <PORTMAP LOGICAL="DS8" PHYSICAL="rx_ds8"/>
            <PORTMAP LOGICAL="LEVEL_B_3G" PHYSICAL="rx_level_b"/>
            <PORTMAP LOGICAL="RX_CE_OUT" PHYSICAL="rx_ce"/>
            <PORTMAP LOGICAL="RX_MODE_LOCKED" PHYSICAL="rx_mode_locked"/>
            <PORTMAP LOGICAL="SDI_MODE" PHYSICAL="rx_mode"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/v_smpte_uhdsdi_rx" HWVERSION="1.0" INSTANCE="v_smpte_uhdsdi_rx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_smpte_uhdsdi_rx" VLNV="xilinx.com:ip:v_smpte_uhdsdi_rx:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_smpte_uhdsdi;v=v1_0;d=pg205-v-smpte-uhdsdi.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI4LITE_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_ADV_FEATURE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_VID_OVER_AXI" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SDI_BRIDGE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_RX_EDH_PROCESSOR" VALUE="1"/>
        <PARAMETER NAME="C_NUM_RX_CE" VALUE="1"/>
        <PARAMETER NAME="C_RX_TDATA_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_RX_TUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_NUM_SYNC_REGS" VALUE="3"/>
        <PARAMETER NAME="C_EDH_ERR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ERRCNT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MAX_ERRS_LOCKED" VALUE="15"/>
        <PARAMETER NAME="C_MAX_ERRS_UNLOCKED" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_22f3_v_smpte_uhdsdi_rx_0"/>
        <PARAMETER NAME="C_LINE_RATE" VALUE="12G_SDI_8DS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999000" DIR="I" NAME="rx_clk" SIGIS="clk" SIGNAME="External_Ports_sdi_rx_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdi_rx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999000" DIR="I" NAME="axis_clk" SIGIS="clk" SIGNAME="External_Ports_video_out_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_out_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_rst" SIGIS="rst" SIGNAME="External_Ports_sdi_rx_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdi_rx_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axis_rstn" SIGIS="rst" SIGNAME="External_Ports_video_out_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_out_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_mode_locked" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_mode_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_mode_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rx_mode" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_mode_hd" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_mode_sd" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_mode_3g" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_mode_6g" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_mode_12g" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_level_b_3g" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_level_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_level_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="rx_ce_out" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rx_active_streams" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_eav" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_sav" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_trs" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_t_locked" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_t_family" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_t_rate" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_t_scan" SIGIS="undef"/>
        <PORT DIR="O" LEFT="10" NAME="rx_ln_ds1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="10" NAME="rx_ln_ds2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="10" NAME="rx_ln_ds3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="10" NAME="rx_ln_ds4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="10" NAME="rx_ln_ds5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="10" NAME="rx_ln_ds6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="10" NAME="rx_ln_ds7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="10" NAME="rx_ln_ds8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="9" NAME="rx_ds1" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_ds1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="rx_ds2" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_ds2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="rx_ds3" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_ds3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="rx_ds4" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_ds4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="rx_ds5" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_ds5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="rx_ds6" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_ds6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="rx_ds7" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_ds7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="rx_ds8" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_rx_ds8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="rx_ds8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_rx_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_rx_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="39" NAME="s_axis_rx_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_rx_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_ctrl_sb_rx_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_ctrl_sb_rx_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_ctrl_sb_rx_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_sts_sb_rx_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_sts_sb_rx_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_sts_sb_rx_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="sdi_rx_bridge_ctrl" RIGHT="0" SIGIS="undef" SIGNAME="v_smpte_uhdsdi_rx_sdi_rx_bridge_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="sdi_rx_bridge_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_in_axi4s_vid_rst" SIGIS="rst" SIGNAME="v_smpte_uhdsdi_rx_vid_in_axi4s_vid_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_io_in_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_in_axi4s_vid_rstn" SIGIS="rst"/>
        <PORT DIR="O" NAME="vid_in_axi4s_axis_rstn" SIGIS="rst" SIGNAME="v_smpte_uhdsdi_rx_vid_in_axi4s_axis_rstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_in_axi4s_axis_enable" SIGIS="undef" SIGNAME="v_smpte_uhdsdi_rx_vid_in_axi4s_axis_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="axis_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sdi_rx_bridge_sts" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_sdi_rx_bridge_sts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="sdi_rx_bridge_sts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_in_axi4s_overflow" SIGIS="undef" SIGNAME="v_vid_in_axi4s_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_in_axi4s_underflow" SIGIS="undef" SIGNAME="v_vid_in_axi4s_underflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="underflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axi_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="v_smpte_uhdsdi_rx_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdi_rx_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_mode_locked_sts" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="rx_mode_sts" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_mode_hd_sts" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_mode_sd_sts" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_mode_3g_sts" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_mode_6g_sts" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_mode_12g_sts" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_level_b_3g_sts" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="rx_ce_out_sts" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="rx_active_streams_sts" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_eav_sts" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_sav_sts" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_trs_sts" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CTRL" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="vcu_trd_zynq_ultra_ps_e_0_1_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_RX" NAME="S_AXIS_RX" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="vcu_trd_clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_rx_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_rx_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_rx_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_rx_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_smpte_uhdsdi_rx_M_AXIS_CTRL_SB_RX" NAME="M_AXIS_CTRL_SB_RX" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="vcu_trd_clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_ctrl_sb_rx_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_ctrl_sb_rx_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_ctrl_sb_rx_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_STS_SB_RX" NAME="S_AXIS_STS_SB_RX" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="vcu_trd_clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_sts_sb_rx_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_sts_sb_rx_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_sts_sb_rx_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_smpte_uhdsdi_rx_SDI_DS_OUT" NAME="SDI_DS_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdi_native:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DS1" PHYSICAL="rx_ds1"/>
            <PORTMAP LOGICAL="DS2" PHYSICAL="rx_ds2"/>
            <PORTMAP LOGICAL="DS3" PHYSICAL="rx_ds3"/>
            <PORTMAP LOGICAL="DS4" PHYSICAL="rx_ds4"/>
            <PORTMAP LOGICAL="DS5" PHYSICAL="rx_ds5"/>
            <PORTMAP LOGICAL="DS6" PHYSICAL="rx_ds6"/>
            <PORTMAP LOGICAL="DS7" PHYSICAL="rx_ds7"/>
            <PORTMAP LOGICAL="DS8" PHYSICAL="rx_ds8"/>
            <PORTMAP LOGICAL="LEVEL_B_3G" PHYSICAL="rx_level_b_3g"/>
            <PORTMAP LOGICAL="LN_NUM_1" PHYSICAL="rx_ln_ds1"/>
            <PORTMAP LOGICAL="LN_NUM_2" PHYSICAL="rx_ln_ds2"/>
            <PORTMAP LOGICAL="LN_NUM_3" PHYSICAL="rx_ln_ds3"/>
            <PORTMAP LOGICAL="LN_NUM_4" PHYSICAL="rx_ln_ds4"/>
            <PORTMAP LOGICAL="LN_NUM_5" PHYSICAL="rx_ln_ds5"/>
            <PORTMAP LOGICAL="LN_NUM_6" PHYSICAL="rx_ln_ds6"/>
            <PORTMAP LOGICAL="LN_NUM_7" PHYSICAL="rx_ln_ds7"/>
            <PORTMAP LOGICAL="LN_NUM_8" PHYSICAL="rx_ln_ds8"/>
            <PORTMAP LOGICAL="RX_ACTIVE_STREAMS" PHYSICAL="rx_active_streams"/>
            <PORTMAP LOGICAL="RX_CE_OUT" PHYSICAL="rx_ce_out"/>
            <PORTMAP LOGICAL="RX_EAV" PHYSICAL="rx_eav"/>
            <PORTMAP LOGICAL="RX_MODE_3G" PHYSICAL="rx_mode_3g"/>
            <PORTMAP LOGICAL="RX_MODE_6G" PHYSICAL="rx_mode_6g"/>
            <PORTMAP LOGICAL="RX_MODE_12G" PHYSICAL="rx_mode_12g"/>
            <PORTMAP LOGICAL="RX_MODE_HD" PHYSICAL="rx_mode_hd"/>
            <PORTMAP LOGICAL="RX_MODE_LOCKED" PHYSICAL="rx_mode_locked"/>
            <PORTMAP LOGICAL="RX_MODE_SD" PHYSICAL="rx_mode_sd"/>
            <PORTMAP LOGICAL="RX_SAV" PHYSICAL="rx_sav"/>
            <PORTMAP LOGICAL="RX_TRS" PHYSICAL="rx_trs"/>
            <PORTMAP LOGICAL="SDI_MODE" PHYSICAL="rx_mode"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_smpte_uhdsdi_rx_SDI_TS_DET_OUT" NAME="SDI_TS_DET_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdi_native:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RX_T_FAMILY" PHYSICAL="rx_t_family"/>
            <PORTMAP LOGICAL="RX_T_LOCKED" PHYSICAL="rx_t_locked"/>
            <PORTMAP LOGICAL="RX_T_RATE" PHYSICAL="rx_t_rate"/>
            <PORTMAP LOGICAL="RX_T_SCAN" PHYSICAL="rx_t_scan"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SDI_STS_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdi_native:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="LEVEL_B_3G" PHYSICAL="rx_level_b_3g_sts"/>
            <PORTMAP LOGICAL="RX_ACTIVE_STREAMS" PHYSICAL="rx_active_streams_sts"/>
            <PORTMAP LOGICAL="RX_CE_OUT" PHYSICAL="rx_ce_out_sts"/>
            <PORTMAP LOGICAL="RX_EAV" PHYSICAL="rx_eav_sts"/>
            <PORTMAP LOGICAL="RX_MODE_3G" PHYSICAL="rx_mode_3g_sts"/>
            <PORTMAP LOGICAL="RX_MODE_6G" PHYSICAL="rx_mode_6g_sts"/>
            <PORTMAP LOGICAL="RX_MODE_12G" PHYSICAL="rx_mode_12g_sts"/>
            <PORTMAP LOGICAL="RX_MODE_HD" PHYSICAL="rx_mode_hd_sts"/>
            <PORTMAP LOGICAL="RX_MODE_LOCKED" PHYSICAL="rx_mode_locked_sts"/>
            <PORTMAP LOGICAL="RX_MODE_SD" PHYSICAL="rx_mode_sd_sts"/>
            <PORTMAP LOGICAL="RX_SAV" PHYSICAL="rx_sav_sts"/>
            <PORTMAP LOGICAL="RX_TRS" PHYSICAL="rx_trs_sts"/>
            <PORTMAP LOGICAL="SDI_MODE" PHYSICAL="rx_mode_sts"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/v_vid_in_axi4s" HWVERSION="4.0" INSTANCE="v_vid_in_axi4s" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_vid_in_axi4s" VLNV="xilinx.com:ip:v_vid_in_axi4s:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v4_0;d=pg043_v_vid_in_axi4s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="C_COMPONENTS_PER_PIXEL" VALUE="3"/>
        <PARAMETER NAME="C_M_AXIS_COMPONENT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_NATIVE_COMPONENT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_NATIVE_DATA_WIDTH" VALUE="60"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_HAS_ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_DROP" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_REMAP_420" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH_PIXEL_REMAP_420" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_22f3_v_vid_in_axi4s_0"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999000" DIR="I" NAME="vid_io_in_clk" SIGIS="clk" SIGNAME="External_Ports_sdi_rx_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdi_rx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_in_ce" SIGIS="ce" SIGNAME="v_sdi_rx_vid_bridge_vid_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="vid_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_in_reset" SIGIS="rst" SIGNAME="v_smpte_uhdsdi_rx_vid_in_axi4s_vid_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="vid_in_axi4s_vid_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_active_video" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_vid_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_vblank" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_vid_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="vid_vblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_hblank" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_vid_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="vid_hblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_field_id" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_vid_field_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="vid_field_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="59" NAME="vid_data" RIGHT="0" SIGIS="undef" SIGNAME="v_sdi_rx_vid_bridge_vid_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_sdi_rx_vid_bridge" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_video_out_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_out_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="v_smpte_uhdsdi_rx_vid_in_axi4s_axis_rstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="vid_in_axi4s_axis_rstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="fid" SIGIS="undef" SIGNAME="v_vid_in_axi4s_fid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vtd_active_video" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="overflow" SIGIS="undef" SIGNAME="v_vid_in_axi4s_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="vid_in_axi4s_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="underflow" SIGIS="undef" SIGNAME="v_vid_in_axi4s_underflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="vid_in_axi4s_underflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axis_enable" SIGIS="undef" SIGNAME="v_smpte_uhdsdi_rx_vid_in_axi4s_axis_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_smpte_uhdsdi_rx" PORT="vid_in_axi4s_axis_enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="v_vid_in_axi4s_video_out" NAME="video_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="vcu_trd_clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 10} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 20} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 32}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vtiming_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vtd_active_video"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vtd_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vtd_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vtd_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vtd_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vtd_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_sdi_rx_vid_bridge_VID_IO_OUT" NAME="vid_io_in" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_data"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
