[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mux_8to1|Mux_8to1>io_out",
    "sources":[
      "~Mux_8to1|Mux_8to1>io_s2",
      "~Mux_8to1|Mux_8to1>io_s1",
      "~Mux_8to1|Mux_8to1>io_s0",
      "~Mux_8to1|Mux_8to1>io_in"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]