#ifndef __ARCH_ARM_MACH_OMAP2_CM2_REGBITS_44XX_H
#define __ARCH_ARM_MACH_OMAP2_CM2_REGBITS_44XX_H

/*
 * OMAP4430 Clock Management Module2 register bits
 *
 * Copyright (C) 2009 Texas Instruments, Inc.
 *
 * Written by Rajendra Nayak (rnayak@ti.com)
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include "cm.h"

#define OMAP4430_EN_GPT_SHIFT	1

#define OMAP4430_CLKACTIVITY_FDIF_GFCLK		(1 << 10)
#define OMAP4430_CLKACTIVITY_ISS_GCLK		(1 << 9)
#define OMAP4430_CLKACTIVITY_CAM_PHY_CTRL_GCLK	(1 << 8)
#define OMAP4430_CLKTRCTRL			(1 << 0)
#define OMAP4430_L3_2_STATDEP			(1 << 6)
#define OMAP4430_L3_1_STATDEP			(1 << 5)
#define OMAP4430_MEMIF_STATDEP			(1 << 4)
#define OMAP4430_IVAHD_STATDEP			(1 << 2)
#define OMAP4430_L3_2_DYNDEP			(1 << 6)
#define OMAP4430_STBYST				(1 << 18)
#define OMAP4430_IDLEST				(1 << 16)
#define OMAP4430_OPTFCLKEN_CTRLCLK		(1 << 8)
#define OMAP4430_MODULEMODE			(1 << 0)
#define OMAP4430_CLKSEL_FCLK			(1 << 24)
#define OMAP4430_CLKACTIVITY_UTMI_P3_GFCLK	(1 << 30)
#define OMAP4430_CLKACTIVITY_INIT_60M_P2_GFCLK	(1 << 29)
#define OMAP4430_CLKACTIVITY_INIT_60M_P1_GFCLK	(1 << 28)
#define OMAP4430_CLKACTIVITY_HSIC_P2_GFCLK	(1 << 27)
#define OMAP4430_CLKACTIVITY_HSIC_P1_GFCLK	(1 << 26)
#define OMAP4430_CLKACTIVITY_UTMI_ROOT_GFCLK	(1 << 25)
#define OMAP4430_CLKACTIVITY_TLL_CH2_GFCLK	(1 << 24)
#define OMAP4430_CLKACTIVITY_TLL_CH1_GFCLK	(1 << 23)
#define OMAP4430_CLKACTIVITY_TLL_CH0_GFCLK	(1 << 22)
#define OMAP4430_CLKACTIVITY_HSIC_P2_480M_GFCLK	(1 << 21)
#define OMAP4430_CLKACTIVITY_HSIC_P1_480M_GFCLK	(1 << 20)
#define OMAP4430_CLKACTIVITY_INIT_HSMMC6_GFCLK	(1 << 19)
#define OMAP4430_CLKACTIVITY_INIT_HSMMC2_GFCLK	(1 << 18)
#define OMAP4430_CLKACTIVITY_INIT_HSMMC1_GFCLK	(1 << 17)
#define OMAP4430_CLKACTIVITY_INIT_HSI_GFCLK	(1 << 16)
#define OMAP4430_CLKACTIVITY_USB_DPLL_HS_CLK	(1 << 15)
#define OMAP4430_CLKACTIVITY_L3INIT_DPLL_ALWON_CLK	(1 << 14)
#define OMAP4430_CLKACTIVITY_INIT_48MC_GFCLK	(1 << 13)
#define OMAP4430_CLKACTIVITY_INIT_48M_GFCLK	(1 << 12)
#define OMAP4430_CLKACTIVITY_INIT_96M_GFCLK	(1 << 11)
#define OMAP4430_CLKACTIVITY_EMAC_50MHZ_CLK	(1 << 10)
#define OMAP4430_CLKACTIVITY_L4_INIT_GICLK	(1 << 9)
#define OMAP4430_CLKACTIVITY_L3_INIT_GICLK	(1 << 8)
#define OMAP4430_L4WKUP_STATDEP			(1 << 15)
#define OMAP4430_L4SEC_STATDEP			(1 << 14)
#define OMAP4430_L4PER_STATDEP			(1 << 13)
#define OMAP4430_L4CFG_STATDEP			(1 << 12)
#define OMAP4430_ABE_STATDEP			(1 << 3)
#define OMAP4430_L3_1_DYNDEP			(1 << 5)
#define OMAP4430_HSMMC1_CLKSEL			(1 << 24)
#define OMAP4430_HSMMC2_CLKSEL			(1 << 24)
#define OMAP4430_HSI_CLKSEL			(1 << 24)
#define OMAP4430_OPTFCLKEN_TXPHYCLK		(1 << 8)
#define OMAP4430_CLKSEL_UTMI_P2			(1 << 25)
#define OMAP4430_CLKSEL_UTMI_P1			(1 << 24)
#define OMAP4430_OPTFCLKEN_FUNC48MCLK		(1 << 15)
#define OMAP4430_OPTFCLKEN_HSIC480M_P2_CLK	(1 << 14)
#define OMAP4430_OPTFCLKEN_HSIC480M_P1_CLK	(1 << 13)
#define OMAP4430_OPTFCLKEN_HSIC60M_P2_CLK	(1 << 12)
#define OMAP4430_OPTFCLKEN_HSIC60M_P1_CLK	(1 << 11)
#define OMAP4430_OPTFCLKEN_UTMI_P3_CLK		(1 << 10)
#define OMAP4430_OPTFCLKEN_UTMI_P2_CLK		(1 << 9)
#define OMAP4430_OPTFCLKEN_UTMI_P1_CLK		(1 << 8)
#define OMAP4430_SAR_MODE			(1 << 4)
#define OMAP4430_CLKSEL_60M			(1 << 24)
#define OMAP4430_OPTFCLKEN_XCLK			(1 << 8)
#define OMAP4430_OPTFCLKEN_USB_CH2_CLK		(1 << 10)
#define OMAP4430_OPTFCLKEN_USB_CH1_CLK		(1 << 9)
#define OMAP4430_OPTFCLKEN_USB_CH0_CLK		(1 << 8)
#define OMAP4430_GPTIMER10_CLKSEL		(1 << 24)
#define OMAP4430_OPTFCLKEN_PHY_48M		(1 << 8)
#define OMAP4430_CLKACTIVITY_IVAHD_ROOT_CLK	(1 << 8)
#define OMAP4430_L3_2_STATDEP			(1 << 6)
#define OMAP4430_CLKACTIVITY_HDMI_PHY_48MHZ_GFCLK	(1 << 11)
#define OMAP4430_CLKACTIVITY_DSS_ALWON_SYS_CLK	(1 << 10)
#define OMAP4430_CLKACTIVITY_DSS_FCLK		(1 << 9)
#define OMAP4430_CLKACTIVITY_L3_DSS_GICLK	(1 << 8)
#define OMAP4430_IVAHD_STATDEP			(1 << 2)
#define OMAP4430_OPTFCLKEN_TV_CLK		(1 << 11)
#define OMAP4430_OPTFCLKEN_SYS_CLK		(1 << 10)
#define OMAP4430_OPTFCLKEN_48MHZ_CLK		(1 << 9)
#define OMAP4430_OPTFCLKEN_DSSCLK		(1 << 8)
#define OMAP4430_CLKACTIVITY_PER_ABE_24M_GFCLK	(1 << 25)
#define OMAP4430_CLKACTIVITY_PER_SYS_GFCLK	(1 << 24)
#define OMAP4430_CLKACTIVITY_PER_MCBSP4_GFCLK	(1 << 22)
#define OMAP4430_CLKACTIVITY_PER_MCASP3_GFCLK	(1 << 21)
#define OMAP4430_CLKACTIVITY_PER_MCASP2_GFCLK	(1 << 20)
#define OMAP4430_CLKACTIVITY_PER_96M_GFCLK	(1 << 19)
#define OMAP4430_CLKACTIVITY_PER_48M_GFCLK	(1 << 18)
#define OMAP4430_CLKACTIVITY_PER_32K_GFCLK	(1 << 17)
#define OMAP4430_CLKACTIVITY_PER_24MC_GFCLK	(1 << 16)
#define OMAP4430_CLKACTIVITY_FUNC_12M_GFCLK	(1 << 15)
#define OMAP4430_CLKACTIVITY_DMT9_GFCLK		(1 << 14)
#define OMAP4430_CLKACTIVITY_DMT4_GFCLK		(1 << 13)
#define OMAP4430_CLKACTIVITY_DMT3_GFCLK		(1 << 12)
#define OMAP4430_CLKACTIVITY_DMT2_GFCLK		(1 << 11)
#define OMAP4430_CLKACTIVITY_DMT11_GFCLK	(1 << 10)
#define OMAP4430_CLKACTIVITY_DMT10_GFCLK	(1 << 9)
#define OMAP4430_CLKACTIVITY_L4_PER_GICLK	(1 << 8)
#define OMAP4430_WINDOWSIZE			(1 << 24)
#define OMAP4430_L4SEC_DYNDEP			(1 << 14)
#define OMAP4430_DSS_DYNDEP			(1 << 8)
#define OMAP4430_L3INIT_DYNDEP			(1 << 7)
#define OMAP4430_GPTIMER11_CLKSEL		(1 << 24)
#define OMAP4430_GPTIMER2_CLKSEL		(1 << 24)
#define OMAP4430_GPTIMER3_CLKSEL		(1 << 24)
#define OMAP4430_GPTIMER4_CLKSEL		(1 << 24)
#define OMAP4430_GPTIMER9_CLKSEL		(1 << 24)
#define OMAP4430_OPTFCLKEN_DBCLK		(1 << 8)
#define OMAP4430_OPTFCLKEN_DBCLK		(1 << 8)
#define OMAP4430_OPTFCLKEN_DBCLK		(1 << 8)
#define OMAP4430_OPTFCLKEN_DBCLK		(1 << 8)
#define OMAP4430_OPTFCLKEN_DBCLK		(1 << 8)
#define OMAP4430_L4PER_CLKSEL_INTERNAL_SOURCE	(1 << 25)
#define OMAP4430_CLKSEL_SOURCE			(1 << 24)
#define OMAP4430_L4PER_OPTFCLKEN_SLIMBUS_CLK	(1 << 10)
#define OMAP4430_OPTFCLKEN_PERABE24M_GFCLK	(1 << 9)
#define OMAP4430_OPTFCLKEN_PER24MC_GFCLK	(1 << 8)
#define OMAP4430_CLKACTIVITY_L4_SECURE_GICLK	(1 << 9)
#define OMAP4430_CLKACTIVITY_L3_SECURE_GICLK	(1 << 8)
#define OMAP4430_CLKACTIVITY_SGX_GFCLK		(1 << 9)
#define OMAP4430_CLKACTIVITY_L3_GFX_GICLK	(1 << 8)
#define OMAP4430_IVAHD_STATDEP			(1 << 2)
#define OMAP4430_CLKSEL_PER_192M		(1 << 25)
#define OMAP4430_CLKSEL_SGX_FCLK		(1 << 24)
#define OMAP4430_CLKACTIVITY_L3_1_GICLK		(1 << 8)
#define OMAP4430_L4CFG_DYNDEP			(1 << 12)
#define OMAP4430_MEMIF_DYNDEP			(1 << 4)
#define OMAP4430_ABE_DYNDEP			(1 << 3)
#define OMAP4430_CLKACTIVITY_L3_2_GICLK		(1 << 8)
#define OMAP4430_L4PER_DYNDEP			(1 << 13)
#define OMAP4430_GFX_DYNDEP			(1 << 10)
#define OMAP4430_ISS_DYNDEP			(1 << 9)
#define OMAP4430_IVAHD_DYNDEP			(1 << 2)
#define OMAP4430_DUCATI_DYNDEP			(1 << 0)
#define OMAP4430_CLKACTIVITY_DUCATI_GCLK	(1 << 8)
#define OMAP4430_CEFUSE_STATDEP			(1 << 17)
#define OMAP4430_ALWONCORE_STATDEP		(1 << 16)
#define OMAP4430_L4SEC_STATDEP			(1 << 14)
#define OMAP4430_L4CFG_STATDEP			(1 << 12)
#define OMAP4430_SDMA_STATDEP			(1 << 11)
#define OMAP4430_GFX_STATDEP			(1 << 10)
#define OMAP4430_ISS_STATDEP			(1 << 9)
#define OMAP4430_DSS_STATDEP			(1 << 8)
#define OMAP4430_L3INIT_STATDEP			(1 << 7)
#define OMAP4430_ABE_STATDEP			(1 << 3)
#define OMAP4430_IVAHD_STATDEP			(1 << 2)
#define OMAP4430_TESLA_STATDEP			(1 << 1)
#define OMAP4430_CLKACTIVITY_L3_DMA_GICLK	(1 << 8)
#define OMAP4430_L4SEC_STATDEP			(1 << 14)
#define OMAP4430_L4CFG_STATDEP			(1 << 12)
#define OMAP4430_ISS_STATDEP			(1 << 9)
#define OMAP4430_L3INIT_STATDEP			(1 << 7)
#define OMAP4430_ABE_STATDEP			(1 << 3)
#define OMAP4430_DUCATI_STATDEP			(1 << 0)
#define OMAP4430_CLKACTIVITY_ASYNC_PHY2_CLK	(1 << 13)
#define OMAP4430_CLKACTIVITY_ASYNC_PHY1_CLK	(1 << 12)
#define OMAP4430_CLKACTIVITY_ASYNC_DLL_CLK	(1 << 11)
#define OMAP4430_CLKACTIVITY_PHY_ROOT_CLK	(1 << 10)
#define OMAP4430_CLKACTIVITY_DLL_CLK		(1 << 9)
#define OMAP4430_CLKACTIVITY_L3_EMIF_GICLK	(1 << 8)
#define OMAP4430_OPTFCLKEN_DLL_CLK		(1 << 8)
#define OMAP4430_OPTFCLKEN_DLL_CLK		(1 << 8)
#define OMAP4430_CLKACTIVITY_L4_D2D_GICLK	(1 << 9)
#define OMAP4430_CLKACTIVITY_L3_D2D_GICLK	(1 << 8)
#define OMAP4430_L4CFG_STATDEP			(1 << 12)
#define OMAP4430_L3INIT_STATDEP			(1 << 7)
#define OMAP4430_ABE_STATDEP			(1 << 3)
#define OMAP4430_MEMIF_DYNDEP			(1 << 4)
#define OMAP4430_CLKACTIVITY_L4_CFG_GICLK	(1 << 8)
#define OMAP4430_D2D_DYNDEP			(1 << 18)
#define OMAP4430_CEFUSE_DYNDEP			(1 << 17)
#define OMAP4430_ALWONCORE_DYNDEP		(1 << 16)
#define OMAP4430_L4WKUP_DYNDEP			(1 << 15)
#define OMAP4430_SDMA_DYNDEP			(1 << 11)
#define OMAP4430_MEMIF_DYNDEP			(1 << 4)
#define OMAP4430_TESLA_DYNDEP			(1 << 1)
#define OMAP4430_CLKACTIVITY_L3_INSTR_GICLK	(1 << 8)
#define OMAP4430_CLKACTIVITY_CUST_EFUSE_SYS_CLK	(1 << 9)
#define OMAP4430_CLKACTIVITY_L4_CEFUSE_GICLK	(1 << 8)
#define OMAP4430_REV				(1 << 0)
#define OMAP4430_CLKSEL_MPU			(1 << 0)
#define OMAP4430_CLKSEL_USB			(1 << 0)
#define OMAP4430_SCALE_FCLK			(1 << 0)
#define OMAP4430_PERF_REQ			(1 << 0)
#define OMAP4430_PERF_CURRENT			(1 << 0)
#define OMAP4430_DPLL_SSC_TYPE			(1 << 15)
#define OMAP4430_DPLL_SSC_DOWNSPREAD		(1 << 14)
#define OMAP4430_DPLL_SSC_ACK			(1 << 13)
#define OMAP4430_DPLL_SSC_EN			(1 << 12)
#define OMAP4430_DPLL_REGM4XEN			(1 << 11)
#define OMAP4430_DPLL_LPMODE_EN			(1 << 10)
#define OMAP4430_DPLL_RELOCK_RAMP_EN		(1 << 9)
#define OMAP4430_DPLL_RAMP_RATE			(1 << 6)
#define OMAP4430_DPLL_RAMP_LEVEL		(1 << 4)
#define OMAP4430_DPLL_DRIFTGUARD_EN		(1 << 3)
#define OMAP4430_DPLL_EN			(1 << 0)
#define OMAP4430_ST_DPLL_CLK			(1 << 0)
#define OMAP4430_DPLL_DCOCLKLDO_PWDN		(1 << 4)
#define OMAP4430_AUTO_DPLL_MODE			(1 << 0)
#define OMAP4430_DPLL_BYP_CLKSEL		(1 << 23)
#define OMAP4430_DPLL_MULT			(1 << 8)
#define OMAP4430_DPLL_DIV			(1 << 0)
#define OMAP4430_DPLL_M2_PWDN			(1 << 12)
#define OMAP4430_ST_DPLL_CLKOUTX2		(1 << 11)
#define OMAP4430_DPLL_CLKOUTX2_GATE_CTRL	(1 << 10)
#define OMAP4430_ST_DPLL_CLKOUT			(1 << 9)
#define OMAP4430_DPLL_CLKOUT_GATE_CTRL		(1 << 8)
#define OMAP4430_DPLL_PER_CLKOUT_DIVCHACK	(1 << 5)
#define OMAP4430_DPLL_CLKOUT_DIV		(1 << 0)
#define OMAP4430_DPLL_M3_PWDN			(1 << 12)
#define OMAP4430_ST_DPLL_CLKOUTHIF		(1 << 9)
#define OMAP4430_DPLL_CLKOUTHIF_GATE_CTRL	(1 << 8)
#define OMAP4430_DPLL_CLKOUTHIF_DIVCHACK	(1 << 5)
#define OMAP4430_DPLL_CLKOUTHIF_DIV		(1 << 0)
#define OMAP4430_HSDIVIDER_CLKOUT1_PWDN		(1 << 12)
#define OMAP4430_ST_HSDIVIDER_CLKOUT1		(1 << 9)
#define OMAP4430_HSDIVIDER_CLKOUT1_GATE_CTRL	(1 << 8)
#define OMAP4430_HSDIVIDER_CLKOUT1_DIVCHACK	(1 << 5)
#define OMAP4430_HSDIVIDER_CLKOUT1_DIV		(1 << 0)
#define OMAP4430_HSDIVIDER_CLKOUT2_PWDN		(1 << 12)
#define OMAP4430_ST_HSDIVIDER_CLKOUT2		(1 << 9)
#define OMAP4430_HSDIVIDER_CLKOUT2_GATE_CTRL	(1 << 8)
#define OMAP4430_HSDIVIDER_CLKOUT2_DIVCHACK	(1 << 5)
#define OMAP4430_HSDIVIDER_CLKOUT2_DIV		(1 << 0)
#define OMAP4430_HSDIVIDER_CLKOUT3_PWDN		(1 << 12)
#define OMAP4430_ST_HSDIVIDER_CLKOUT3		(1 << 9)
#define OMAP4430_HSDIVIDER_CLKOUT3_GATE_CTRL	(1 << 8)
#define OMAP4430_HSDIVIDER_CLKOUT3_DIVCHACK	(1 << 5)
#define OMAP4430_HSDIVIDER_CLKOUT3_DIV		(1 << 0)
#define OMAP4430_HSDIVIDER_CLKOUT4_PWDN		(1 << 12)
#define OMAP4430_ST_HSDIVIDER_CLKOUT4		(1 << 9)
#define OMAP4430_HSDIVIDER_CLKOUT4_GATE_CTRL	(1 << 8)
#define OMAP4430_HSDIVIDER_CLKOUT4_DIVCHACK	(1 << 5)
#define OMAP4430_HSDIVIDER_CLKOUT4_DIV		(1 << 0)
#define OMAP4430_DELTAMSTEP			(1 << 0)
#define OMAP4430_MODFREQDIV_EXPONENT		(1 << 8)
#define OMAP4430_MODFREQDIV_MANTISSA		(1 << 0)
#define OMAP4430_OVERRIDE_ENABLE		(1 << 19)
#define OMAP4430_PER_DPLL_EMU_MULT		(1 << 8)
#define OMAP4430_RESERVED			(1 << 7)
#define OMAP4430_PER_DPLL_EMU_DIV		(1 << 0)
#define OMAP4430_DPLL_SSC_TYPE			(1 << 15)
#define OMAP4430_DPLL_SSC_DOWNSPREAD		(1 << 14)
#define OMAP4430_DPLL_SSC_ACK			(1 << 13)
#define OMAP4430_DPLL_SSC_EN			(1 << 12)
#define OMAP4430_DPLL_DRIFTGUARD_EN		(1 << 3)
#define OMAP4430_AUTO_DPLL_MODE			(1 << 0)
#define OMAP4430_DPLL_SD_DIV			(1 << 24)
#define OMAP4430_DPLL_CLKOUT_GATE_CTRL		(1 << 8)
#define OMAP4430_DPLL_USB_CLKOUT_DIVCHACK	(1 << 7)
#define OMAP4430_DPLL_CLKOUT_DIV		(1 << 0)
#define OMAP4430_DELTAMSTEP			(1 << 0)
#define OMAP4430_MODFREQDIV_EXPONENT		(1 << 8)
#define OMAP4430_MODFREQDIV_MANTISSA		(1 << 0)
#define OMAP4430_DPLL_CLKDCOLDO_PWDN		(1 << 12)
#define OMAP4430_ST_DPLL_CLKDCOLDO		(1 << 9)
#define OMAP4430_DPLL_CLKDCOLDO_GATE_CTRL	(1 << 8)
#define OMAP4430_DPLL_SSC_TYPE			(1 << 15)
#define OMAP4430_DPLL_SSC_DOWNSPREAD		(1 << 14)
#define OMAP4430_DPLL_SSC_ACK			(1 << 13)
#define OMAP4430_DPLL_SSC_EN			(1 << 12)
#define OMAP4430_DPLL_REGM4XEN			(1 << 11)
#define OMAP4430_DPLL_LPMODE_EN			(1 << 10)
#define OMAP4430_DPLL_RELOCK_RAMP_EN		(1 << 9)
#define OMAP4430_DPLL_RAMP_RATE			(1 << 6)
#define OMAP4430_DPLL_RAMP_LEVEL		(1 << 4)
#define OMAP4430_DPLL_DRIFTGUARD_EN		(1 << 3)
#define OMAP4430_AUTO_DPLL_MODE			(1 << 0)
#define OMAP4430_DPLL_UNIPRO_CLKOUT_DIVCHACK	(1 << 5)
#define OMAP4430_DPLL_CLKOUT_DIV		(1 << 0)
#define OMAP4430_DELTAMSTEP			(1 << 0)
#define OMAP4430_MODFREQDIV_EXPONENT		(1 << 8)
#define OMAP4430_MODFREQDIV_MANTISSA		(1 << 0)
#define OMAP4430_CLKACTIVITY_SR_CORE_SYSCLK	(1 << 11)
#define OMAP4430_CLKACTIVITY_SR_IVA_SYSCLK	(1 << 10)
#define OMAP4430_CLKACTIVITY_SR_MPU_SYSCLK	(1 << 9)
#define OMAP4430_CLKACTIVITY_L4_AO_ICLK		(1 << 8)

#endif /* __ARCH_ARM_MACH_OMAP2_CM2_REGBITS_44XX_H */
