Classic Timing Analyzer report for Metis
Fri Apr 08 21:14:13 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
  7. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
  8. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
  9. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 10. Clock Setup: 'PHY_CLK125'
 11. Clock Setup: 'PHY_MDIO_clk'
 12. Clock Setup: 'PHY_RX_CLOCK'
 13. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
 14. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
 15. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
 16. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 17. Clock Hold: 'PHY_CLK125'
 18. Clock Hold: 'PHY_MDIO_clk'
 19. Clock Hold: 'PHY_RX_CLOCK'
 20. tsu
 21. tco
 22. th
 23. Board Trace Model Assignments
 24. Input Transition Times
 25. Slow Corner Signal Integrity Metrics
 26. Fast Corner Signal Integrity Metrics
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                                                                                                        ; To                                                                                                                                                                                                                                                     ; From Clock                                                                                    ; To Clock                                                                                      ; Failed Paths ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                               ; N/A       ; None                              ; 3.582 ns                         ; PHY_DV                                                                                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                                                                                                                         ; --                                                                                            ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Worst-case tco                                                                                               ; N/A       ; None                              ; 19.109 ns                        ; MDIO:MDIO_inst|write[0]                                                                                                                                                                                     ; PHY_MDC                                                                                                                                                                                                                                                ; PHY_CLK125                                                                                    ; --                                                                                            ; 0            ;
; Worst-case th                                                                                                ; N/A       ; None                              ; 6.601 ns                         ; MODE2                                                                                                                                                                                                       ; MDIO:MDIO_inst|previous_speed                                                                                                                                                                                                                          ; --                                                                                            ; PHY_CLK125                                                                                    ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' ; -4.018 ns ; 48.00 MHz ( period = 20.833 ns )  ; N/A                              ; reset                                                                                                                                                                                                       ; NWire_rcv:m_ver2|DB_LEN[1][4]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 1069         ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' ; -2.464 ns ; 0.80 MHz ( period = 1250.000 ns ) ; N/A                              ; IF_Mic_boost                                                                                                                                                                                                ; I2C_Master:I2C_Master_inst|state[1]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 19           ;
; Clock Setup: 'PHY_CLK125'                                                                                    ; -2.108 ns ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; IF_I_PWM[4]                                                                                                                                                                                                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125                                                                                    ; 144          ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' ; -1.416 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; EEPROM:EEPROM_inst|This_IP[10]                                                                                                                                                                              ; Assigned_IP_valid                                                                                                                                                                                                                                      ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 32           ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]' ; 9.740 ns  ; 25.00 MHz ( period = 40.000 ns )  ; 48.73 MHz ( period = 20.520 ns ) ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                                                                                                   ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Setup: 'PHY_RX_CLOCK'                                                                                  ; 13.533 ns ; 25.00 MHz ( period = 40.000 ns )  ; 77.32 MHz ( period = 12.934 ns ) ; Rx_MAC:Rx_MAC_inst|Rx_enable                                                                                                                                                                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_address_reg0                                                                                    ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Clock Setup: 'PHY_MDIO_clk'                                                                                  ; 32.482 ns ; 2.50 MHz ( period = 400.000 ns )  ; N/A                              ; write_PHY                                                                                                                                                                                                   ; MDIO:MDIO_inst|MDIO                                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk                                                                                  ; 0            ;
; Clock Hold: 'PHY_RX_CLOCK'                                                                                   ; -1.902 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                                                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|FromMAC[26]                                                                                                                                                                                                                         ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 427          ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'  ; 0.532 ns  ; 48.00 MHz ( period = 20.833 ns )  ; N/A                              ; NWire_rcv:SPD|DIFF_CLK.xd1[15]                                                                                                                                                                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'  ; 0.582 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'  ; 0.646 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                                                             ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'  ; 0.646 ns  ; 0.80 MHz ( period = 1250.000 ns ) ; N/A                              ; I2C_Master:I2C_Master_inst|setup[2]                                                                                                                                                                         ; I2C_Master:I2C_Master_inst|setup[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0            ;
; Clock Hold: 'PHY_CLK125'                                                                                     ; 0.646 ns  ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; NWire_xmit:M_LRAudio|id[31]                                                                                                                                                                                 ; NWire_xmit:M_LRAudio|id[31]                                                                                                                                                                                                                            ; PHY_CLK125                                                                                    ; PHY_CLK125                                                                                    ; 0            ;
; Clock Hold: 'PHY_MDIO_clk'                                                                                   ; 0.646 ns  ; 2.50 MHz ( period = 400.000 ns )  ; N/A                              ; EEPROM:EEPROM_inst|CS                                                                                                                                                                                       ; EEPROM:EEPROM_inst|CS                                                                                                                                                                                                                                  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk                                                                                  ; 0            ;
; Total number of failed paths                                                                                 ;           ;                                   ;                                  ;                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                        ;                                                                                               ;                                                                                               ; 1691         ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP3C40Q240C8       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                                                     ; 25 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Nominal Core Supply Voltage                                                                          ; 1.2V               ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; On                 ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                                                       ; CLK_25MHZ          ;                 ; CLK_25MHZ                 ;             ;
; Clock Settings                                                                                       ; PHY_CLK125         ;                 ; PHY_CLK125                ;             ;
; Clock Settings                                                                                       ; PHY_MDIO_clk       ;                 ; PHY_MDIO_clk              ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; dcfifo_nhk1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_nhk1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a   ; dcfifo_q9l1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a   ; dcfifo_q9l1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                                                                               ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ;                    ; PLL output    ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 240                   ; 125                 ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ;                    ; PLL output    ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 5                   ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ;                    ; PLL output    ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 10                  ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ;                    ; PLL output    ; 0.8 MHz          ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 20                    ; 625                 ; 1.535 ns ;              ;
; PHY_CLK125                                                                                    ; PHY_CLK125         ; User Pin      ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 1                   ; AUTO     ;              ;
; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk       ; Internal Node ; 2.5 MHz          ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 1                     ; 10                  ; AUTO     ;              ;
; CLK_25MHZ                                                                                     ; CLK_25MHZ          ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
; PHY_RX_CLOCK                                                                                  ;                    ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From  ; To                                                                                            ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -4.018 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][4]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.586 ns                ;
; -4.018 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][17]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.586 ns                ;
; -4.006 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][6]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.567 ns                  ; 4.573 ns                ;
; -3.992 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][7]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.558 ns                ;
; -3.986 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][1]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.556 ns                ;
; -3.986 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][4]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.556 ns                ;
; -3.986 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][9]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.556 ns                ;
; -3.986 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][12]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.556 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][1]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][4]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][9]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][9]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][10]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][5]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][17]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][11]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][11]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][12]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][14]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][14]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][14]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][13]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][15]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.949 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][15]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.520 ns                ;
; -3.946 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][0]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.505 ns                ;
; -3.946 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.505 ns                ;
; -3.946 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][7]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.505 ns                ;
; -3.946 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][8]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.505 ns                ;
; -3.946 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][4]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.505 ns                ;
; -3.946 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][3]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.505 ns                ;
; -3.946 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][14]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.505 ns                ;
; -3.946 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][16]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.505 ns                ;
; -3.944 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][0]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.503 ns                ;
; -3.944 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][9]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.503 ns                ;
; -3.944 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][10]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.503 ns                ;
; -3.944 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][11]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.503 ns                ;
; -3.944 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][11]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.503 ns                ;
; -3.944 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][12]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.503 ns                ;
; -3.944 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][13]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.503 ns                ;
; -3.944 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][16]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.503 ns                ;
; -3.874 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[0]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.440 ns                ;
; -3.874 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[5]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.440 ns                ;
; -3.874 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[6]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.440 ns                ;
; -3.874 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[2]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.440 ns                ;
; -3.874 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[1]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.440 ns                ;
; -3.874 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.440 ns                ;
; -3.874 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[3]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.440 ns                ;
; -3.728 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_cnt[5]                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.301 ns                ;
; -3.728 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_cnt[6]                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.301 ns                ;
; -3.728 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_cnt[7]                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.301 ns                ;
; -3.728 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_cnt[3]                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.301 ns                ;
; -3.728 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_cnt[2]                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.301 ns                ;
; -3.728 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_cnt[8]                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 4.301 ns                ;
; -3.647 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][10]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.217 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][0]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][7]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][7]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][8]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][3]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][10]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][6]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][17]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][17]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][13]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][13]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][16]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][16]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][15]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.601 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][15]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.171 ns                ;
; -3.565 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][8]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.136 ns                ;
; -3.560 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][8]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.131 ns                ;
; -3.549 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][6]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.120 ns                ;
; -3.515 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][1]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.080 ns                ;
; -3.510 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][0]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.081 ns                ;
; -3.499 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][5]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.067 ns                ;
; -3.499 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][3]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.067 ns                ;
; -3.499 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.067 ns                ;
; -3.499 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][8]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.067 ns                ;
; -3.499 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][8]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.067 ns                ;
; -3.499 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][7]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.067 ns                ;
; -3.469 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][1]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.040 ns                ;
; -3.438 ns                               ; None                                                ; reset ; IF_frequency[1][8]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 4.008 ns                ;
; -3.400 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][9]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.972 ns                ;
; -3.400 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][10]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.972 ns                ;
; -3.400 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][4]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.972 ns                ;
; -3.400 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.972 ns                ;
; -3.400 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.972 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][1]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][3]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][3]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][6]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][5]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][5]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][5]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.392 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][12]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.963 ns                ;
; -3.333 ns                               ; None                                                ; reset ; IF_frequency[5][29]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.904 ns                ;
; -3.333 ns                               ; None                                                ; reset ; IF_frequency[5][25]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.904 ns                ;
; -3.333 ns                               ; None                                                ; reset ; IF_frequency[5][24]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.904 ns                ;
; -3.333 ns                               ; None                                                ; reset ; IF_frequency[5][22]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.904 ns                ;
; -3.333 ns                               ; None                                                ; reset ; IF_frequency[5][5]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.904 ns                ;
; -3.333 ns                               ; None                                                ; reset ; IF_frequency[5][4]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.904 ns                ;
; -3.333 ns                               ; None                                                ; reset ; IF_frequency[5][3]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.904 ns                ;
; -3.333 ns                               ; None                                                ; reset ; IF_frequency[5][1]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.904 ns                ;
; -3.332 ns                               ; None                                                ; reset ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 1.064 ns                  ; 4.396 ns                ;
; -3.312 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.564 ns                  ; 3.876 ns                ;
; -3.312 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[3]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.564 ns                  ; 3.876 ns                ;
; -3.312 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[4]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.564 ns                  ; 3.876 ns                ;
; -3.312 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[6]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.564 ns                  ; 3.876 ns                ;
; -3.312 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[5]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.564 ns                  ; 3.876 ns                ;
; -3.312 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.564 ns                  ; 3.876 ns                ;
; -3.312 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.564 ns                  ; 3.876 ns                ;
; -3.308 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.583 ns                  ; 3.891 ns                ;
; -3.304 ns                               ; None                                                ; reset ; NWire_xmit:ser_no|dly_cnt[12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.575 ns                  ; 3.879 ns                ;
; -3.304 ns                               ; None                                                ; reset ; NWire_xmit:ser_no|dly_cnt[22]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.575 ns                  ; 3.879 ns                ;
; -3.304 ns                               ; None                                                ; reset ; NWire_xmit:ser_no|dly_cnt[23]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.575 ns                  ; 3.879 ns                ;
; -3.287 ns                               ; None                                                ; reset ; IF_frequency[5][19]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.856 ns                ;
; -3.287 ns                               ; None                                                ; reset ; IF_frequency[5][18]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.856 ns                ;
; -3.287 ns                               ; None                                                ; reset ; IF_frequency[5][17]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.856 ns                ;
; -3.287 ns                               ; None                                                ; reset ; IF_frequency[5][16]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.856 ns                ;
; -3.287 ns                               ; None                                                ; reset ; IF_frequency[5][10]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.856 ns                ;
; -3.287 ns                               ; None                                                ; reset ; IF_frequency[5][8]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.856 ns                ;
; -3.285 ns                               ; None                                                ; reset ; IF_frequency[8][10]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.855 ns                ;
; -3.285 ns                               ; None                                                ; reset ; IF_frequency[8][8]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.855 ns                ;
; -3.282 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][0]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.850 ns                ;
; -3.282 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][1]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.850 ns                ;
; -3.282 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][6]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.850 ns                ;
; -3.282 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][3]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.850 ns                ;
; -3.273 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][13]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.842 ns                ;
; -3.271 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][11]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.839 ns                ;
; -3.271 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.839 ns                ;
; -3.271 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][16]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.839 ns                ;
; -3.271 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.839 ns                ;
; -3.265 ns                               ; None                                                ; reset ; IF_frequency[1][25]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.835 ns                ;
; -3.247 ns                               ; None                                                ; reset ; IF_Mic_boost                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 3.820 ns                ;
; -3.247 ns                               ; None                                                ; reset ; IF_Line_in                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.573 ns                  ; 3.820 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[7][14]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.817 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[7][13]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.817 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[6][13]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.816 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[6][12]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.816 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[7][12]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.817 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[7][11]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.817 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[6][11]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.816 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[6][10]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.816 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[7][9]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.817 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[6][9]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.816 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[6][8]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.816 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[6][7]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.816 ns                ;
; -3.245 ns                               ; None                                                ; reset ; IF_frequency[7][0]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 3.817 ns                ;
; -3.240 ns                               ; None                                                ; reset ; IF_frequency[2][13]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.811 ns                ;
; -3.240 ns                               ; None                                                ; reset ; IF_frequency[2][12]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.811 ns                ;
; -3.240 ns                               ; None                                                ; reset ; IF_frequency[2][11]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.811 ns                ;
; -3.240 ns                               ; None                                                ; reset ; IF_frequency[2][10]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.811 ns                ;
; -3.240 ns                               ; None                                                ; reset ; IF_frequency[2][9]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.811 ns                ;
; -3.240 ns                               ; None                                                ; reset ; IF_frequency[2][8]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.811 ns                ;
; -3.240 ns                               ; None                                                ; reset ; IF_frequency[2][7]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 3.811 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][13]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][11]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][17]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.238 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][9]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.807 ns                ;
; -3.235 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[7]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.805 ns                ;
; -3.235 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[8]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.805 ns                ;
; -3.235 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[15]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.805 ns                ;
; -3.235 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[9]                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.805 ns                ;
; -3.235 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[10]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.805 ns                ;
; -3.235 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[12]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.805 ns                ;
; -3.235 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[11]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.805 ns                ;
; -3.235 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[14]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.805 ns                ;
; -3.235 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[13]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 3.805 ns                ;
; -3.234 ns                               ; None                                                ; reset ; IF_frequency[2][23]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.802 ns                ;
; -3.234 ns                               ; None                                                ; reset ; IF_frequency[7][7]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.803 ns                ;
; -3.234 ns                               ; None                                                ; reset ; IF_frequency[7][6]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.803 ns                ;
; -3.234 ns                               ; None                                                ; reset ; IF_frequency[2][4]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.802 ns                ;
; -3.234 ns                               ; None                                                ; reset ; IF_frequency[2][3]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.802 ns                ;
; -3.234 ns                               ; None                                                ; reset ; IF_frequency[2][2]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.802 ns                ;
; -3.234 ns                               ; None                                                ; reset ; IF_frequency[2][0]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 3.802 ns                ;
; -3.227 ns                               ; None                                                ; reset ; IF_frequency[8][23]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.796 ns                ;
; -3.227 ns                               ; None                                                ; reset ; IF_frequency[8][5]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.796 ns                ;
; -3.227 ns                               ; None                                                ; reset ; IF_frequency[8][3]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 3.796 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|rdata[8]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.819 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|rdata[7]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.819 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|rdata[3]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.819 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|rdata[6]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.819 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|rdata[2]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.819 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|rdata[5]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.819 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|rdata[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.819 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|rdata[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.819 ns                ;
; -3.227 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|rdata[4]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.592 ns                  ; 3.819 ns                ;
; -3.222 ns                               ; None                                                ; reset ; IF_frequency[3][11]                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.575 ns                  ; 3.797 ns                ;
; -3.222 ns                               ; None                                                ; reset ; IF_frequency[3][6]                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.575 ns                  ; 3.797 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;       ;                                                                                               ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                        ; To                                       ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 9.740 ns                                ; 48.73 MHz ( period = 20.520 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 10.022 ns               ;
; 9.799 ns                                ; 49.01 MHz ( period = 20.402 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.959 ns                ;
; 9.803 ns                                ; 49.03 MHz ( period = 20.394 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.955 ns                ;
; 9.846 ns                                ; 49.24 MHz ( period = 20.308 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.909 ns                ;
; 9.859 ns                                ; 49.30 MHz ( period = 20.282 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.903 ns                ;
; 9.911 ns                                ; 49.56 MHz ( period = 20.178 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.847 ns                ;
; 9.945 ns                                ; 49.73 MHz ( period = 20.110 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.813 ns                ;
; 9.981 ns                                ; 49.91 MHz ( period = 20.038 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.777 ns                ;
; 10.024 ns                               ; 50.12 MHz ( period = 19.952 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.734 ns                ;
; 10.027 ns                               ; 50.14 MHz ( period = 19.946 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.731 ns                ;
; 10.119 ns                               ; 50.60 MHz ( period = 19.762 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.636 ns                ;
; 10.169 ns                               ; 50.86 MHz ( period = 19.662 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.589 ns                ;
; 10.240 ns                               ; 51.23 MHz ( period = 19.520 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.518 ns                ;
; 10.241 ns                               ; 51.23 MHz ( period = 19.518 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.521 ns                ;
; 10.244 ns                               ; 51.25 MHz ( period = 19.512 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.514 ns                ;
; 10.264 ns                               ; 51.36 MHz ( period = 19.472 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.498 ns                ;
; 10.300 ns                               ; 51.55 MHz ( period = 19.400 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.458 ns                ;
; 10.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.454 ns                ;
; 10.323 ns                               ; 51.67 MHz ( period = 19.354 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.435 ns                ;
; 10.327 ns                               ; 51.69 MHz ( period = 19.346 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.435 ns                ;
; 10.327 ns                               ; 51.69 MHz ( period = 19.346 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.431 ns                ;
; 10.347 ns                               ; 51.80 MHz ( period = 19.306 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.408 ns                ;
; 10.360 ns                               ; 51.87 MHz ( period = 19.280 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.402 ns                ;
; 10.370 ns                               ; 51.92 MHz ( period = 19.260 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.385 ns                ;
; 10.379 ns                               ; 51.97 MHz ( period = 19.242 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.383 ns                ;
; 10.383 ns                               ; 51.99 MHz ( period = 19.234 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.379 ns                ;
; 10.386 ns                               ; 52.01 MHz ( period = 19.228 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.372 ns                ;
; 10.390 ns                               ; 52.03 MHz ( period = 19.220 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.368 ns                ;
; 10.412 ns                               ; 52.15 MHz ( period = 19.176 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.346 ns                ;
; 10.433 ns                               ; 52.26 MHz ( period = 19.134 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.322 ns                ;
; 10.435 ns                               ; 52.27 MHz ( period = 19.130 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.323 ns                ;
; 10.438 ns                               ; 52.29 MHz ( period = 19.124 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.320 ns                ;
; 10.442 ns                               ; 52.31 MHz ( period = 19.116 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.316 ns                ;
; 10.446 ns                               ; 52.33 MHz ( period = 19.108 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.312 ns                ;
; 10.446 ns                               ; 52.33 MHz ( period = 19.108 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.316 ns                ;
; 10.457 ns                               ; 52.39 MHz ( period = 19.086 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.305 ns                ;
; 10.469 ns                               ; 52.46 MHz ( period = 19.062 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.289 ns                ;
; 10.471 ns                               ; 52.47 MHz ( period = 19.058 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.291 ns                ;
; 10.482 ns                               ; 52.53 MHz ( period = 19.036 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.276 ns                ;
; 10.485 ns                               ; 52.55 MHz ( period = 19.030 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.270 ns                ;
; 10.498 ns                               ; 52.62 MHz ( period = 19.004 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.264 ns                ;
; 10.498 ns                               ; 52.62 MHz ( period = 19.004 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.260 ns                ;
; 10.505 ns                               ; 52.66 MHz ( period = 18.990 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.253 ns                ;
; 10.509 ns                               ; 52.68 MHz ( period = 18.982 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.253 ns                ;
; 10.525 ns                               ; 52.77 MHz ( period = 18.950 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.233 ns                ;
; 10.528 ns                               ; 52.79 MHz ( period = 18.944 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.230 ns                ;
; 10.530 ns                               ; 52.80 MHz ( period = 18.940 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.228 ns                ;
; 10.532 ns                               ; 52.81 MHz ( period = 18.936 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.226 ns                ;
; 10.534 ns                               ; 52.82 MHz ( period = 18.932 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.224 ns                ;
; 10.548 ns                               ; 52.90 MHz ( period = 18.904 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.210 ns                ;
; 10.550 ns                               ; 52.91 MHz ( period = 18.900 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.208 ns                ;
; 10.551 ns                               ; 52.92 MHz ( period = 18.898 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.207 ns                ;
; 10.568 ns                               ; 53.01 MHz ( period = 18.864 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.190 ns                ;
; 10.568 ns                               ; 53.01 MHz ( period = 18.864 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.190 ns                ;
; 10.572 ns                               ; 53.03 MHz ( period = 18.856 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.186 ns                ;
; 10.577 ns                               ; 53.06 MHz ( period = 18.846 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.178 ns                ;
; 10.584 ns                               ; 53.10 MHz ( period = 18.832 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.174 ns                ;
; 10.590 ns                               ; 53.13 MHz ( period = 18.820 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.165 ns                ;
; 10.590 ns                               ; 53.13 MHz ( period = 18.820 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.172 ns                ;
; 10.611 ns                               ; 53.25 MHz ( period = 18.778 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.147 ns                ;
; 10.614 ns                               ; 53.27 MHz ( period = 18.772 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.144 ns                ;
; 10.615 ns                               ; 53.28 MHz ( period = 18.770 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.140 ns                ;
; 10.617 ns                               ; 53.29 MHz ( period = 18.766 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.145 ns                ;
; 10.620 ns                               ; 53.30 MHz ( period = 18.760 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.135 ns                ;
; 10.620 ns                               ; 53.30 MHz ( period = 18.760 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.138 ns                ;
; 10.628 ns                               ; 53.35 MHz ( period = 18.744 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.134 ns                ;
; 10.630 ns                               ; 53.36 MHz ( period = 18.740 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.132 ns                ;
; 10.642 ns                               ; 53.43 MHz ( period = 18.716 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.116 ns                ;
; 10.643 ns                               ; 53.44 MHz ( period = 18.714 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.112 ns                ;
; 10.663 ns                               ; 53.55 MHz ( period = 18.674 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.095 ns                ;
; 10.666 ns                               ; 53.57 MHz ( period = 18.668 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.092 ns                ;
; 10.670 ns                               ; 53.59 MHz ( period = 18.660 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.088 ns                ;
; 10.676 ns                               ; 53.63 MHz ( period = 18.648 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.082 ns                ;
; 10.680 ns                               ; 53.65 MHz ( period = 18.640 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.078 ns                ;
; 10.689 ns                               ; 53.70 MHz ( period = 18.622 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.069 ns                ;
; 10.693 ns                               ; 53.72 MHz ( period = 18.614 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.065 ns                ;
; 10.693 ns                               ; 53.72 MHz ( period = 18.614 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.065 ns                ;
; 10.706 ns                               ; 53.80 MHz ( period = 18.588 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.049 ns                ;
; 10.712 ns                               ; 53.83 MHz ( period = 18.576 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.046 ns                ;
; 10.714 ns                               ; 53.84 MHz ( period = 18.572 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.044 ns                ;
; 10.736 ns                               ; 53.97 MHz ( period = 18.528 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 9.019 ns                ;
; 10.741 ns                               ; 54.00 MHz ( period = 18.518 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.017 ns                ;
; 10.745 ns                               ; 54.02 MHz ( period = 18.510 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.013 ns                ;
; 10.749 ns                               ; 54.05 MHz ( period = 18.502 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.013 ns                ;
; 10.750 ns                               ; 54.05 MHz ( period = 18.500 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.008 ns                ;
; 10.755 ns                               ; 54.08 MHz ( period = 18.490 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.003 ns                ;
; 10.756 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.002 ns                ;
; 10.758 ns                               ; 54.10 MHz ( period = 18.484 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.997 ns                ;
; 10.758 ns                               ; 54.10 MHz ( period = 18.484 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 9.000 ns                ;
; 10.764 ns                               ; 54.14 MHz ( period = 18.472 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.994 ns                ;
; 10.768 ns                               ; 54.16 MHz ( period = 18.464 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.990 ns                ;
; 10.793 ns                               ; 54.31 MHz ( period = 18.414 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.965 ns                ;
; 10.796 ns                               ; 54.32 MHz ( period = 18.408 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.962 ns                ;
; 10.801 ns                               ; 54.35 MHz ( period = 18.398 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.957 ns                ;
; 10.808 ns                               ; 54.40 MHz ( period = 18.384 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.950 ns                ;
; 10.827 ns                               ; 54.51 MHz ( period = 18.346 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.931 ns                ;
; 10.831 ns                               ; 54.53 MHz ( period = 18.338 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.927 ns                ;
; 10.835 ns                               ; 54.56 MHz ( period = 18.330 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.923 ns                ;
; 10.850 ns                               ; 54.64 MHz ( period = 18.300 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.905 ns                ;
; 10.871 ns                               ; 54.77 MHz ( period = 18.258 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.887 ns                ;
; 10.879 ns                               ; 54.82 MHz ( period = 18.242 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.879 ns                ;
; 10.883 ns                               ; 54.84 MHz ( period = 18.234 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.875 ns                ;
; 10.888 ns                               ; 54.87 MHz ( period = 18.224 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.867 ns                ;
; 10.900 ns                               ; 54.95 MHz ( period = 18.200 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.858 ns                ;
; 10.914 ns                               ; 55.03 MHz ( period = 18.172 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.844 ns                ;
; 10.917 ns                               ; 55.05 MHz ( period = 18.166 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.841 ns                ;
; 10.928 ns                               ; 55.11 MHz ( period = 18.144 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.830 ns                ;
; 10.938 ns                               ; 55.18 MHz ( period = 18.124 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.820 ns                ;
; 10.958 ns                               ; 55.30 MHz ( period = 18.084 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.804 ns                ;
; 10.971 ns                               ; 55.38 MHz ( period = 18.058 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.787 ns                ;
; 10.975 ns                               ; 55.40 MHz ( period = 18.050 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.783 ns                ;
; 10.981 ns                               ; 55.44 MHz ( period = 18.038 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.781 ns                ;
; 11.009 ns                               ; 55.61 MHz ( period = 17.982 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.749 ns                ;
; 11.009 ns                               ; 55.61 MHz ( period = 17.982 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.746 ns                ;
; 11.013 ns                               ; 55.64 MHz ( period = 17.974 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.745 ns                ;
; 11.044 ns                               ; 55.83 MHz ( period = 17.912 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.718 ns                ;
; 11.059 ns                               ; 55.92 MHz ( period = 17.882 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.699 ns                ;
; 11.091 ns                               ; 56.12 MHz ( period = 17.818 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.664 ns                ;
; 11.096 ns                               ; 56.15 MHz ( period = 17.808 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.666 ns                ;
; 11.114 ns                               ; 56.27 MHz ( period = 17.772 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.641 ns                ;
; 11.118 ns                               ; 56.29 MHz ( period = 17.764 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.644 ns                ;
; 11.130 ns                               ; 56.37 MHz ( period = 17.740 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.628 ns                ;
; 11.134 ns                               ; 56.40 MHz ( period = 17.732 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.624 ns                ;
; 11.141 ns                               ; 56.44 MHz ( period = 17.718 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.621 ns                ;
; 11.177 ns                               ; 56.67 MHz ( period = 17.646 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.578 ns                ;
; 11.188 ns                               ; 56.74 MHz ( period = 17.624 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.574 ns                ;
; 11.204 ns                               ; 56.84 MHz ( period = 17.592 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.558 ns                ;
; 11.226 ns                               ; 56.99 MHz ( period = 17.548 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.536 ns                ;
; 11.229 ns                               ; 57.01 MHz ( period = 17.542 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.526 ns                ;
; 11.244 ns                               ; 57.10 MHz ( period = 17.512 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.523 ns                ;
; 11.256 ns                               ; 57.18 MHz ( period = 17.488 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.506 ns                ;
; 11.261 ns                               ; 57.21 MHz ( period = 17.478 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.494 ns                ;
; 11.266 ns                               ; 57.25 MHz ( period = 17.468 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.501 ns                ;
; 11.321 ns                               ; 57.61 MHz ( period = 17.358 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.434 ns                ;
; 11.347 ns                               ; 57.78 MHz ( period = 17.306 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.415 ns                ;
; 11.348 ns                               ; 57.79 MHz ( period = 17.304 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.414 ns                ;
; 11.359 ns                               ; 57.86 MHz ( period = 17.282 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.396 ns                ;
; 11.386 ns                               ; 58.05 MHz ( period = 17.228 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.376 ns                ;
; 11.429 ns                               ; 58.34 MHz ( period = 17.142 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.329 ns                ;
; 11.452 ns                               ; 58.49 MHz ( period = 17.096 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.306 ns                ;
; 11.480 ns                               ; 58.69 MHz ( period = 17.040 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 8.275 ns                ;
; 11.507 ns                               ; 58.87 MHz ( period = 16.986 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.255 ns                ;
; 11.515 ns                               ; 58.93 MHz ( period = 16.970 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.243 ns                ;
; 11.536 ns                               ; 59.07 MHz ( period = 16.928 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.757 ns                 ; 8.221 ns                ;
; 11.567 ns                               ; 59.29 MHz ( period = 16.866 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.191 ns                ;
; 11.595 ns                               ; 59.49 MHz ( period = 16.810 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.158 ns                ;
; 11.599 ns                               ; 59.52 MHz ( period = 16.802 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.154 ns                ;
; 11.607 ns                               ; 59.57 MHz ( period = 16.786 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.757 ns                 ; 8.150 ns                ;
; 11.629 ns                               ; 59.73 MHz ( period = 16.742 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg       ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.138 ns                ;
; 11.642 ns                               ; 59.82 MHz ( period = 16.716 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.750 ns                 ; 8.108 ns                ;
; 11.655 ns                               ; 59.92 MHz ( period = 16.690 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.757 ns                 ; 8.102 ns                ;
; 11.659 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.099 ns                ;
; 11.666 ns                               ; 60.00 MHz ( period = 16.668 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.087 ns                ;
; 11.666 ns                               ; 60.00 MHz ( period = 16.668 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[9]                   ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 8.096 ns                ;
; 11.670 ns                               ; 60.02 MHz ( period = 16.660 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.083 ns                ;
; 11.697 ns                               ; 60.22 MHz ( period = 16.606 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 8.061 ns                ;
; 11.707 ns                               ; 60.29 MHz ( period = 16.586 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.046 ns                ;
; 11.713 ns                               ; 60.34 MHz ( period = 16.574 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.750 ns                 ; 8.037 ns                ;
; 11.725 ns                               ; 60.42 MHz ( period = 16.550 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.757 ns                 ; 8.032 ns                ;
; 11.726 ns                               ; 60.43 MHz ( period = 16.548 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.757 ns                 ; 8.031 ns                ;
; 11.741 ns                               ; 60.54 MHz ( period = 16.518 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.012 ns                ;
; 11.745 ns                               ; 60.57 MHz ( period = 16.510 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.022 ns                ;
; 11.755 ns                               ; 60.64 MHz ( period = 16.490 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.757 ns                 ; 8.002 ns                ;
; 11.762 ns                               ; 60.69 MHz ( period = 16.476 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 7.993 ns                ;
; 11.767 ns                               ; 60.73 MHz ( period = 16.466 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg   ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.000 ns                ;
; 11.768 ns                               ; 60.74 MHz ( period = 16.464 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.999 ns                ;
; 11.777 ns                               ; 60.81 MHz ( period = 16.446 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.976 ns                ;
; 11.778 ns                               ; 60.81 MHz ( period = 16.444 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.975 ns                ;
; 11.784 ns                               ; 60.86 MHz ( period = 16.432 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.969 ns                ;
; 11.785 ns                               ; 60.86 MHz ( period = 16.430 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 7.970 ns                ;
; 11.788 ns                               ; 60.89 MHz ( period = 16.424 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.965 ns                ;
; 11.790 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg   ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.977 ns                ;
; 11.812 ns                               ; 61.06 MHz ( period = 16.376 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.941 ns                ;
; 11.814 ns                               ; 61.08 MHz ( period = 16.372 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.939 ns                ;
; 11.818 ns                               ; 61.11 MHz ( period = 16.364 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                   ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.935 ns                ;
; 11.818 ns                               ; 61.11 MHz ( period = 16.364 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                   ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.758 ns                 ; 7.940 ns                ;
; 11.820 ns                               ; 61.12 MHz ( period = 16.360 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.933 ns                ;
; 11.823 ns                               ; 61.15 MHz ( period = 16.354 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.930 ns                ;
; 11.831 ns                               ; 61.21 MHz ( period = 16.338 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.750 ns                 ; 7.919 ns                ;
; 11.831 ns                               ; 61.21 MHz ( period = 16.338 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.936 ns                ;
; 11.844 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.757 ns                 ; 7.913 ns                ;
; 11.848 ns                               ; 61.33 MHz ( period = 16.304 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.905 ns                ;
; 11.848 ns                               ; 61.33 MHz ( period = 16.304 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 7.907 ns                ;
; 11.853 ns                               ; 61.37 MHz ( period = 16.294 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg   ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.914 ns                ;
; 11.861 ns                               ; 61.43 MHz ( period = 16.278 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.750 ns                 ; 7.889 ns                ;
; 11.874 ns                               ; 61.53 MHz ( period = 16.252 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                   ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.757 ns                 ; 7.883 ns                ;
; 11.883 ns                               ; 61.60 MHz ( period = 16.234 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.884 ns                ;
; 11.891 ns                               ; 61.66 MHz ( period = 16.218 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.862 ns                ;
; 11.894 ns                               ; 61.68 MHz ( period = 16.212 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.859 ns                ;
; 11.896 ns                               ; 61.70 MHz ( period = 16.208 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.857 ns                ;
; 11.900 ns                               ; 61.73 MHz ( period = 16.200 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.755 ns                 ; 7.855 ns                ;
; 11.905 ns                               ; 61.77 MHz ( period = 16.190 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg   ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.862 ns                ;
; 11.915 ns                               ; 61.84 MHz ( period = 16.170 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.750 ns                 ; 7.835 ns                ;
; 11.926 ns                               ; 61.93 MHz ( period = 16.148 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.827 ns                ;
; 11.930 ns                               ; 61.96 MHz ( period = 16.140 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.823 ns                ;
; 11.960 ns                               ; 62.19 MHz ( period = 16.080 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                   ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.793 ns                ;
; 11.965 ns                               ; 62.23 MHz ( period = 16.070 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.788 ns                ;
; 11.966 ns                               ; 62.24 MHz ( period = 16.068 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                   ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.787 ns                ;
; 11.975 ns                               ; 62.31 MHz ( period = 16.050 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.792 ns                ;
; 11.986 ns                               ; 62.39 MHz ( period = 16.028 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                   ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.750 ns                 ; 7.764 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                             ;                                          ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                          ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -1.416 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.253 ns                  ; 3.669 ns                ;
; -1.394 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.253 ns                  ; 3.647 ns                ;
; -1.390 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.644 ns                ;
; -1.367 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.621 ns                ;
; -1.364 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.618 ns                ;
; -1.352 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.253 ns                  ; 3.605 ns                ;
; -1.314 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.252 ns                  ; 3.566 ns                ;
; -1.309 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.252 ns                  ; 3.561 ns                ;
; -1.271 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.525 ns                ;
; -1.256 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.510 ns                ;
; -1.231 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[14]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.253 ns                  ; 3.484 ns                ;
; -1.225 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[13]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.253 ns                  ; 3.478 ns                ;
; -1.223 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.477 ns                ;
; -1.199 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.252 ns                  ; 3.451 ns                ;
; -1.193 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[30]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.447 ns                ;
; -1.182 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.436 ns                ;
; -1.165 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.419 ns                ;
; -1.158 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.252 ns                  ; 3.410 ns                ;
; -1.144 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.252 ns                  ; 3.396 ns                ;
; -1.133 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.387 ns                ;
; -1.103 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.252 ns                  ; 3.355 ns                ;
; -1.087 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.253 ns                  ; 3.340 ns                ;
; -1.077 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.253 ns                  ; 3.330 ns                ;
; -1.043 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.297 ns                ;
; -1.018 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.272 ns                ;
; -1.010 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[15]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.253 ns                  ; 3.263 ns                ;
; -0.982 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.252 ns                  ; 3.234 ns                ;
; -0.979 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[31]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.233 ns                ;
; -0.977 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.231 ns                ;
; -0.890 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.252 ns                  ; 3.142 ns                ;
; -0.867 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.121 ns                ;
; -0.861 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.254 ns                  ; 3.115 ns                ;
; 0.787 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; read_IP                                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.263 ns                  ; 1.476 ns                ;
; 0.819 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; start_up[0]                                 ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.263 ns                  ; 1.444 ns                ;
; 0.924 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; read_IP                                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.266 ns                  ; 1.342 ns                ;
; 0.927 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; write_PHY                                   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.266 ns                  ; 1.339 ns                ;
; 0.965 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; start_up[0]                                 ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.260 ns                  ; 1.295 ns                ;
; 1.127 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; read_MAC                                    ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.263 ns                  ; 1.136 ns                ;
; 1.131 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; start_up[1]                                 ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.263 ns                  ; 1.132 ns                ;
; 10.563 ns                               ; 16.99 MHz ( period = 58.874 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.751 ns                 ; 29.188 ns               ;
; 10.834 ns                               ; 17.14 MHz ( period = 58.332 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.751 ns                 ; 28.917 ns               ;
; 11.815 ns                               ; 17.74 MHz ( period = 56.370 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.934 ns               ;
; 11.909 ns                               ; 17.80 MHz ( period = 56.182 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.840 ns               ;
; 12.029 ns                               ; 17.88 MHz ( period = 55.942 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 27.726 ns               ;
; 12.195 ns                               ; 17.98 MHz ( period = 55.610 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 27.560 ns               ;
; 12.558 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[2]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.777 ns                 ; 7.219 ns                ;
; 12.656 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 7.115 ns                ;
; 12.778 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.993 ns                ;
; 12.794 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[2]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.778 ns                 ; 6.984 ns                ;
; 12.816 ns                               ; 18.39 MHz ( period = 54.368 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 26.933 ns               ;
; 12.847 ns                               ; 18.41 MHz ( period = 54.306 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 26.908 ns               ;
; 12.892 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.772 ns                 ; 6.880 ns                ;
; 12.941 ns                               ; 18.48 MHz ( period = 54.118 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 26.814 ns               ;
; 12.964 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.756 ns                 ; 6.792 ns                ;
; 13.014 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.772 ns                 ; 6.758 ns                ;
; 13.118 ns                               ; 18.60 MHz ( period = 53.764 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 26.631 ns               ;
; 13.200 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.757 ns                 ; 6.557 ns                ;
; 13.513 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 28.732 ns               ;
; 13.533 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[5]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.756 ns                 ; 6.223 ns                ;
; 13.606 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 28.637 ns               ;
; 13.671 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[8]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.772 ns                 ; 6.101 ns                ;
; 13.750 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 28.495 ns               ;
; 13.769 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[5]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.757 ns                 ; 5.988 ns                ;
; 13.770 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 28.473 ns               ;
; 13.782 ns                               ; 19.07 MHz ( period = 52.436 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 25.974 ns               ;
; 13.802 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 28.443 ns               ;
; 13.821 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 28.422 ns               ;
; 13.826 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 28.417 ns               ;
; 13.900 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[7]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.756 ns                 ; 5.856 ns                ;
; 13.907 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[8]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.773 ns                 ; 5.866 ns                ;
; 14.056 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 28.187 ns               ;
; 14.058 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[1]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.777 ns                 ; 5.719 ns                ;
; 14.058 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[2]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.777 ns                 ; 5.719 ns                ;
; 14.058 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[0]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.777 ns                 ; 5.719 ns                ;
; 14.072 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 28.173 ns               ;
; 14.074 ns                               ; 19.29 MHz ( period = 51.852 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 25.682 ns               ;
; 14.087 ns                               ; 19.30 MHz ( period = 51.826 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 25.669 ns               ;
; 14.115 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[4]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.756 ns                 ; 5.641 ns                ;
; 14.116 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 28.129 ns               ;
; 14.119 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.255 ns                 ; 28.136 ns               ;
; 14.136 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[7]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.757 ns                 ; 5.621 ns                ;
; 14.148 ns                               ; 19.34 MHz ( period = 51.704 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 25.608 ns               ;
; 14.151 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 28.094 ns               ;
; 14.156 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 5.608 ns                ;
; 14.178 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 28.067 ns               ;
; 14.191 ns                               ; 19.37 MHz ( period = 51.618 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 25.565 ns               ;
; 14.199 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.250 ns                 ; 28.051 ns               ;
; 14.224 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 28.020 ns               ;
; 14.230 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.248 ns                 ; 28.018 ns               ;
; 14.238 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 28.007 ns               ;
; 14.240 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 28.005 ns               ;
; 14.242 ns                               ; 19.41 MHz ( period = 51.516 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 25.514 ns               ;
; 14.267 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 27.977 ns               ;
; 14.294 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[1]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.778 ns                 ; 5.484 ns                ;
; 14.294 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[2]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.778 ns                 ; 5.484 ns                ;
; 14.294 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[0]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.778 ns                 ; 5.484 ns                ;
; 14.324 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.246 ns                 ; 27.922 ns               ;
; 14.341 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 27.902 ns               ;
; 14.351 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[4]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.757 ns                 ; 5.406 ns                ;
; 14.364 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 27.880 ns               ;
; 14.369 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.255 ns                 ; 27.886 ns               ;
; 14.392 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.765 ns                 ; 5.373 ns                ;
; 14.415 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.255 ns                 ; 27.840 ns               ;
; 14.454 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 27.789 ns               ;
; 14.487 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.246 ns                 ; 27.759 ns               ;
; 14.489 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 27.755 ns               ;
; 14.489 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 27.756 ns               ;
; 14.520 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 27.724 ns               ;
; 14.533 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 27.712 ns               ;
; 14.584 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 27.659 ns               ;
; 14.630 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[6]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.756 ns                 ; 5.126 ns                ;
; 14.669 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.241 ns                 ; 27.572 ns               ;
; 14.670 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 27.575 ns               ;
; 14.683 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.246 ns                 ; 27.563 ns               ;
; 14.740 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[13]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.256 ns                 ; 27.516 ns               ;
; 14.756 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 27.489 ns               ;
; 14.796 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[14]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 27.448 ns               ;
; 14.813 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 27.430 ns               ;
; 14.830 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.246 ns                 ; 27.416 ns               ;
; 14.844 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[9]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.250 ns                 ; 27.406 ns               ;
; 14.845 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.241 ns                 ; 27.396 ns               ;
; 14.866 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[6]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.757 ns                 ; 4.891 ns                ;
; 14.867 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[13]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 27.377 ns               ;
; 14.873 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 27.370 ns               ;
; 14.884 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.241 ns                 ; 27.357 ns               ;
; 14.901 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.248 ns                 ; 27.347 ns               ;
; 14.908 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 27.337 ns               ;
; 14.955 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.247 ns                 ; 27.292 ns               ;
; 14.959 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.250 ns                 ; 27.291 ns               ;
; 14.979 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 27.270 ns               ;
; 14.982 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[31]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 27.263 ns               ;
; 15.025 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.250 ns                 ; 27.225 ns               ;
; 15.029 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[30]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.245 ns                 ; 27.216 ns               ;
; 15.031 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[15]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.256 ns                 ; 27.225 ns               ;
; 15.045 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.241 ns                 ; 27.196 ns               ;
; 15.099 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 27.150 ns               ;
; 15.131 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.247 ns                 ; 27.116 ns               ;
; 15.162 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 27.081 ns               ;
; 15.170 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.247 ns                 ; 27.077 ns               ;
; 15.182 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.253 ns                 ; 27.071 ns               ;
; 15.186 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[14]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.256 ns                 ; 27.070 ns               ;
; 15.268 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 26.981 ns               ;
; 15.292 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.247 ns                 ; 26.955 ns               ;
; 15.305 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.246 ns                 ; 26.941 ns               ;
; 15.332 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.911 ns               ;
; 15.339 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.242 ns                 ; 26.903 ns               ;
; 15.352 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.241 ns                 ; 26.889 ns               ;
; 15.356 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.887 ns               ;
; 15.404 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.241 ns                 ; 26.837 ns               ;
; 15.427 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.242 ns                 ; 26.815 ns               ;
; 15.428 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 26.816 ns               ;
; 15.430 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.813 ns               ;
; 15.468 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.259 ns                 ; 26.791 ns               ;
; 15.475 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.768 ns               ;
; 15.476 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.767 ns               ;
; 15.478 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.253 ns                 ; 26.775 ns               ;
; 15.519 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.724 ns               ;
; 15.522 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.247 ns                 ; 26.725 ns               ;
; 15.538 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 26.711 ns               ;
; 15.552 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.691 ns               ;
; 15.559 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.248 ns                 ; 26.689 ns               ;
; 15.570 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.241 ns                 ; 26.671 ns               ;
; 15.582 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 26.667 ns               ;
; 15.583 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.242 ns                 ; 26.659 ns               ;
; 15.588 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.253 ns                 ; 26.665 ns               ;
; 15.591 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.252 ns                 ; 26.661 ns               ;
; 15.617 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 26.632 ns               ;
; 15.625 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.248 ns                 ; 26.623 ns               ;
; 15.627 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.242 ns                 ; 26.615 ns               ;
; 15.644 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 26.605 ns               ;
; 15.665 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.254 ns                 ; 26.589 ns               ;
; 15.687 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[15]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 26.557 ns               ;
; 15.688 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.241 ns                 ; 26.553 ns               ;
; 15.690 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.247 ns                 ; 26.557 ns               ;
; 15.701 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.247 ns                 ; 26.546 ns               ;
; 15.706 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 26.543 ns               ;
; 15.713 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.248 ns                 ; 26.535 ns               ;
; 15.714 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.250 ns                 ; 26.536 ns               ;
; 15.733 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.248 ns                 ; 26.515 ns               ;
; 15.764 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.259 ns                 ; 26.495 ns               ;
; 15.766 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.477 ns               ;
; 15.783 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 26.461 ns               ;
; 15.799 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 26.445 ns               ;
; 15.819 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.424 ns               ;
; 15.835 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.259 ns                 ; 26.424 ns               ;
; 15.838 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 26.411 ns               ;
; 15.840 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 26.409 ns               ;
; 15.845 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.249 ns                 ; 26.404 ns               ;
; 15.849 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.242 ns                 ; 26.393 ns               ;
; 15.856 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.247 ns                 ; 26.391 ns               ;
; 15.869 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.248 ns                 ; 26.379 ns               ;
; 15.877 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.247 ns                 ; 26.370 ns               ;
; 15.883 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.360 ns               ;
; 15.890 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.241 ns                 ; 26.351 ns               ;
; 15.893 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.243 ns                 ; 26.350 ns               ;
; 15.893 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.244 ns                 ; 26.351 ns               ;
; 15.907 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[9]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.248 ns                 ; 26.341 ns               ;
; 15.916 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.247 ns                 ; 26.331 ns               ;
; 15.953 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.250 ns                 ; 26.297 ns               ;
; 15.955 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.248 ns                 ; 26.293 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                             ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                         ; To                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -2.464 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.249 ns                 ; 2.215 ns                ;
; -2.379 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.249 ns                 ; 2.130 ns                ;
; -2.275 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.024 ns                ;
; -2.190 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.939 ns                ;
; -1.854 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.603 ns                ;
; -1.854 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.603 ns                ;
; -1.852 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.601 ns                ;
; -1.850 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.599 ns                ;
; -1.840 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.589 ns                ;
; -1.780 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.248 ns                 ; 1.532 ns                ;
; -1.769 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.518 ns                ;
; -1.769 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.518 ns                ;
; -1.767 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.516 ns                ;
; -1.765 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.514 ns                ;
; -1.755 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.504 ns                ;
; -1.513 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.248 ns                 ; 1.265 ns                ;
; -1.463 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.248 ns                 ; 1.215 ns                ;
; -1.265 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.249 ns                 ; 1.016 ns                ;
; -1.259 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.249 ns                 ; 1.010 ns                ;
; 4.625 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.749 ns                  ; 5.124 ns                ;
; 4.625 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.749 ns                  ; 5.124 ns                ;
; 4.625 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.749 ns                  ; 5.124 ns                ;
; 4.625 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.749 ns                  ; 5.124 ns                ;
; 4.854 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.749 ns                  ; 4.895 ns                ;
; 5.111 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.752 ns                  ; 4.641 ns                ;
; 5.843 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.752 ns                  ; 3.909 ns                ;
; 5.843 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.752 ns                  ; 3.909 ns                ;
; 5.843 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.752 ns                  ; 3.909 ns                ;
; 6.406 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.752 ns                  ; 3.346 ns                ;
; 1243.582 ns                             ; 155.81 MHz ( period = 6.418 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 6.181 ns                ;
; 1243.632 ns                             ; 157.04 MHz ( period = 6.368 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 6.131 ns                ;
; 1244.019 ns                             ; 167.20 MHz ( period = 5.981 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 5.744 ns                ;
; 1244.123 ns                             ; 170.15 MHz ( period = 5.877 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 5.640 ns                ;
; 1244.216 ns                             ; 172.89 MHz ( period = 5.784 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 5.547 ns                ;
; 1244.387 ns                             ; 178.16 MHz ( period = 5.613 ns )                    ; I2C_Master:I2C_Master_inst|data[7][2]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.373 ns                ;
; 1244.499 ns                             ; 181.79 MHz ( period = 5.501 ns )                    ; I2C_Master:I2C_Master_inst|data[7][4]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.261 ns                ;
; 1244.521 ns                             ; 182.52 MHz ( period = 5.479 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 5.242 ns                ;
; 1244.548 ns                             ; 183.42 MHz ( period = 5.452 ns )                    ; I2C_Master:I2C_Master_inst|data[7][0]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.212 ns                ;
; 1244.558 ns                             ; 183.76 MHz ( period = 5.442 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.202 ns                ;
; 1244.558 ns                             ; 183.76 MHz ( period = 5.442 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.202 ns                ;
; 1244.558 ns                             ; 183.76 MHz ( period = 5.442 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.202 ns                ;
; 1244.558 ns                             ; 183.76 MHz ( period = 5.442 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.202 ns                ;
; 1244.787 ns                             ; 191.83 MHz ( period = 5.213 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.973 ns                ;
; 1244.817 ns                             ; 192.94 MHz ( period = 5.183 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.943 ns                ;
; 1244.817 ns                             ; 192.94 MHz ( period = 5.183 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.943 ns                ;
; 1244.817 ns                             ; 192.94 MHz ( period = 5.183 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.943 ns                ;
; 1244.817 ns                             ; 192.94 MHz ( period = 5.183 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.943 ns                ;
; 1244.945 ns                             ; 197.82 MHz ( period = 5.055 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.815 ns                ;
; 1244.945 ns                             ; 197.82 MHz ( period = 5.055 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.815 ns                ;
; 1244.945 ns                             ; 197.82 MHz ( period = 5.055 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.815 ns                ;
; 1244.945 ns                             ; 197.82 MHz ( period = 5.055 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.815 ns                ;
; 1245.046 ns                             ; 201.86 MHz ( period = 4.954 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.714 ns                ;
; 1245.142 ns                             ; 205.85 MHz ( period = 4.858 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.618 ns                ;
; 1245.142 ns                             ; 205.85 MHz ( period = 4.858 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.618 ns                ;
; 1245.142 ns                             ; 205.85 MHz ( period = 4.858 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.618 ns                ;
; 1245.142 ns                             ; 205.85 MHz ( period = 4.858 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.618 ns                ;
; 1245.174 ns                             ; 207.21 MHz ( period = 4.826 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.586 ns                ;
; 1245.299 ns                             ; 212.72 MHz ( period = 4.701 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.461 ns                ;
; 1245.299 ns                             ; 212.72 MHz ( period = 4.701 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.461 ns                ;
; 1245.299 ns                             ; 212.72 MHz ( period = 4.701 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.461 ns                ;
; 1245.299 ns                             ; 212.72 MHz ( period = 4.701 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.461 ns                ;
; 1245.371 ns                             ; 216.03 MHz ( period = 4.629 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.389 ns                ;
; 1245.502 ns                             ; 222.32 MHz ( period = 4.498 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.258 ns                ;
; 1245.502 ns                             ; 222.32 MHz ( period = 4.498 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.258 ns                ;
; 1245.502 ns                             ; 222.32 MHz ( period = 4.498 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.258 ns                ;
; 1245.502 ns                             ; 222.32 MHz ( period = 4.498 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.258 ns                ;
; 1245.528 ns                             ; 223.61 MHz ( period = 4.472 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.232 ns                ;
; 1245.664 ns                             ; 230.63 MHz ( period = 4.336 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.094 ns                ;
; 1245.664 ns                             ; 230.63 MHz ( period = 4.336 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.094 ns                ;
; 1245.664 ns                             ; 230.63 MHz ( period = 4.336 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.094 ns                ;
; 1245.664 ns                             ; 230.63 MHz ( period = 4.336 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.094 ns                ;
; 1245.731 ns                             ; 234.25 MHz ( period = 4.269 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.029 ns                ;
; 1245.766 ns                             ; 236.18 MHz ( period = 4.234 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.997 ns                ;
; 1245.797 ns                             ; 237.93 MHz ( period = 4.203 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.965 ns                ;
; 1245.893 ns                             ; 243.49 MHz ( period = 4.107 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.865 ns                ;
; 1245.978 ns                             ; 248.63 MHz ( period = 4.022 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.785 ns                ;
; 1246.056 ns                             ; 253.55 MHz ( period = 3.944 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.706 ns                ;
; 1246.100 ns                             ; 256.41 MHz ( period = 3.900 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.657 ns                ;
; 1246.100 ns                             ; 256.41 MHz ( period = 3.900 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.657 ns                ;
; 1246.100 ns                             ; 256.41 MHz ( period = 3.900 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.657 ns                ;
; 1246.100 ns                             ; 256.41 MHz ( period = 3.900 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.657 ns                ;
; 1246.137 ns                             ; 258.87 MHz ( period = 3.863 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.624 ns                ;
; 1246.160 ns                             ; 260.42 MHz ( period = 3.840 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.603 ns                ;
; 1246.184 ns                             ; 262.05 MHz ( period = 3.816 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.578 ns                ;
; 1246.200 ns                             ; 263.16 MHz ( period = 3.800 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.560 ns                ;
; 1246.200 ns                             ; 263.16 MHz ( period = 3.800 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.560 ns                ;
; 1246.200 ns                             ; 263.16 MHz ( period = 3.800 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.560 ns                ;
; 1246.200 ns                             ; 263.16 MHz ( period = 3.800 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.560 ns                ;
; 1246.299 ns                             ; 270.20 MHz ( period = 3.701 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.461 ns                ;
; 1246.301 ns                             ; 270.34 MHz ( period = 3.699 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.459 ns                ;
; 1246.329 ns                             ; 272.41 MHz ( period = 3.671 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.428 ns                ;
; 1246.363 ns                             ; 274.95 MHz ( period = 3.637 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.398 ns                ;
; 1246.429 ns                             ; 280.03 MHz ( period = 3.571 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.331 ns                ;
; 1246.451 ns                             ; 281.77 MHz ( period = 3.549 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.312 ns                ;
; 1246.558 ns                             ; 290.53 MHz ( period = 3.442 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.202 ns                ;
; 1246.560 ns                             ; 290.70 MHz ( period = 3.440 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.200 ns                ;
; 1246.576 ns                             ; 292.06 MHz ( period = 3.424 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.187 ns                ;
; 1246.662 ns                             ; 299.58 MHz ( period = 3.338 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.101 ns                ;
; 1246.662 ns                             ; 299.58 MHz ( period = 3.338 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.101 ns                ;
; 1246.662 ns                             ; 299.58 MHz ( period = 3.338 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.101 ns                ;
; 1246.686 ns                             ; 301.75 MHz ( period = 3.314 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.074 ns                ;
; 1246.688 ns                             ; 301.93 MHz ( period = 3.312 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.072 ns                ;
; 1246.694 ns                             ; 302.48 MHz ( period = 3.306 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.069 ns                ;
; 1246.710 ns                             ; 303.95 MHz ( period = 3.290 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.053 ns                ;
; 1246.730 ns                             ; 305.81 MHz ( period = 3.270 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.027 ns                ;
; 1246.730 ns                             ; 305.81 MHz ( period = 3.270 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.027 ns                ;
; 1246.732 ns                             ; 306.00 MHz ( period = 3.268 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.025 ns                ;
; 1246.734 ns                             ; 306.18 MHz ( period = 3.266 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.023 ns                ;
; 1246.745 ns                             ; 307.22 MHz ( period = 3.255 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.015 ns                ;
; 1246.802 ns                             ; 312.70 MHz ( period = 3.198 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.958 ns                ;
; 1246.819 ns                             ; 314.37 MHz ( period = 3.181 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.942 ns                ;
; 1246.819 ns                             ; 314.37 MHz ( period = 3.181 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.942 ns                ;
; 1246.819 ns                             ; 314.37 MHz ( period = 3.181 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.942 ns                ;
; 1246.823 ns                             ; 314.76 MHz ( period = 3.177 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.936 ns                ;
; 1246.838 ns                             ; 316.26 MHz ( period = 3.162 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.925 ns                ;
; 1246.855 ns                             ; 317.97 MHz ( period = 3.145 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.905 ns                ;
; 1246.857 ns                             ; 318.17 MHz ( period = 3.143 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.903 ns                ;
; 1246.863 ns                             ; 318.78 MHz ( period = 3.137 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.899 ns                ;
; 1246.908 ns                             ; 323.42 MHz ( period = 3.092 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.854 ns                ;
; 1246.918 ns                             ; 324.46 MHz ( period = 3.082 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.844 ns                ;
; 1246.925 ns                             ; 325.20 MHz ( period = 3.075 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.833 ns                ;
; 1246.925 ns                             ; 325.20 MHz ( period = 3.075 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.833 ns                ;
; 1246.927 ns                             ; 325.41 MHz ( period = 3.073 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.831 ns                ;
; 1246.929 ns                             ; 325.63 MHz ( period = 3.071 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.829 ns                ;
; 1246.946 ns                             ; 327.44 MHz ( period = 3.054 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.817 ns                ;
; 1246.946 ns                             ; 327.44 MHz ( period = 3.054 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.817 ns                ;
; 1246.946 ns                             ; 327.44 MHz ( period = 3.054 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.817 ns                ;
; 1246.951 ns                             ; 327.98 MHz ( period = 3.049 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.809 ns                ;
; 1247.033 ns                             ; 337.04 MHz ( period = 2.967 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.730 ns                ;
; 1247.039 ns                             ; 337.72 MHz ( period = 2.961 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.721 ns                ;
; 1247.040 ns                             ; 337.84 MHz ( period = 2.960 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.720 ns                ;
; 1247.041 ns                             ; 337.95 MHz ( period = 2.959 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.719 ns                ;
; 1247.046 ns                             ; 338.52 MHz ( period = 2.954 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.714 ns                ;
; 1247.067 ns                             ; 340.95 MHz ( period = 2.933 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.696 ns                ;
; 1247.083 ns                             ; 342.82 MHz ( period = 2.917 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.680 ns                ;
; 1247.095 ns                             ; 344.23 MHz ( period = 2.905 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.665 ns                ;
; 1247.095 ns                             ; 344.23 MHz ( period = 2.905 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.665 ns                ;
; 1247.095 ns                             ; 344.23 MHz ( period = 2.905 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.665 ns                ;
; 1247.097 ns                             ; 344.47 MHz ( period = 2.903 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.663 ns                ;
; 1247.105 ns                             ; 345.42 MHz ( period = 2.895 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.657 ns                ;
; 1247.107 ns                             ; 345.66 MHz ( period = 2.893 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.653 ns                ;
; 1247.122 ns                             ; 347.46 MHz ( period = 2.878 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.640 ns                ;
; 1247.229 ns                             ; 360.88 MHz ( period = 2.771 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.529 ns                ;
; 1247.235 ns                             ; 361.66 MHz ( period = 2.765 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.523 ns                ;
; 1247.252 ns                             ; 363.90 MHz ( period = 2.748 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.510 ns                ;
; 1247.311 ns                             ; 371.89 MHz ( period = 2.689 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.449 ns                ;
; 1247.394 ns                             ; 383.73 MHz ( period = 2.606 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 2.363 ns                ;
; 1247.437 ns                             ; 390.17 MHz ( period = 2.563 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.323 ns                ;
; 1247.437 ns                             ; 390.17 MHz ( period = 2.563 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.323 ns                ;
; 1247.441 ns                             ; 390.78 MHz ( period = 2.559 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.319 ns                ;
; 1247.441 ns                             ; 390.78 MHz ( period = 2.559 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.319 ns                ;
; 1247.443 ns                             ; 391.08 MHz ( period = 2.557 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.319 ns                ;
; 1247.443 ns                             ; 391.08 MHz ( period = 2.557 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.319 ns                ;
; 1247.447 ns                             ; 391.70 MHz ( period = 2.553 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.313 ns                ;
; 1247.447 ns                             ; 391.70 MHz ( period = 2.553 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.313 ns                ;
; 1247.449 ns                             ; 392.00 MHz ( period = 2.551 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.311 ns                ;
; 1247.449 ns                             ; 392.00 MHz ( period = 2.551 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.311 ns                ;
; 1247.451 ns                             ; 392.31 MHz ( period = 2.549 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.309 ns                ;
; 1247.451 ns                             ; 392.31 MHz ( period = 2.549 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.309 ns                ;
; 1247.453 ns                             ; 392.62 MHz ( period = 2.547 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.307 ns                ;
; 1247.491 ns                             ; 398.57 MHz ( period = 2.509 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 2.266 ns                ;
; 1247.521 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.238 ns                ;
; 1247.521 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.238 ns                ;
; 1247.532 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.228 ns                ;
; 1247.542 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.218 ns                ;
; 1247.617 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.143 ns                ;
; 1247.617 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.143 ns                ;
; 1247.619 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.141 ns                ;
; 1247.621 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.139 ns                ;
; 1247.650 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.108 ns                ;
; 1247.650 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.108 ns                ;
; 1247.651 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.109 ns                ;
; 1247.651 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.109 ns                ;
; 1247.652 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.106 ns                ;
; 1247.653 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.107 ns                ;
; 1247.654 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.104 ns                ;
; 1247.655 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.105 ns                ;
; 1247.656 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.102 ns                ;
; 1247.656 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.102 ns                ;
; 1247.658 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.100 ns                ;
; 1247.660 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.098 ns                ;
; 1247.664 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.094 ns                ;
; 1247.670 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.088 ns                ;
; 1247.734 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.026 ns                ;
; 1247.734 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.026 ns                ;
; 1247.746 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.014 ns                ;
; 1247.781 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.979 ns                ;
; 1247.781 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.979 ns                ;
; 1247.783 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.977 ns                ;
; 1247.785 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.975 ns                ;
; 1247.876 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.884 ns                ;
; 1247.898 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|SDA_I             ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.862 ns                ;
; 1247.901 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.859 ns                ;
; 1247.906 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 1.856 ns                ;
; 1247.906 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 1.856 ns                ;
; 1247.918 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.842 ns                ;
; 1247.919 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.841 ns                ;
; 1248.022 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 1.737 ns                ;
; 1248.048 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 1.714 ns                ;
; 1248.101 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 1.661 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                              ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_CLK125'                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                               ; To                                    ; From Clock                                                                                    ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+
; -2.108 ns                               ; None                                                ; IF_I_PWM[4]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.855 ns                ;
; -2.104 ns                               ; None                                                ; IF_I_PWM[2]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[18]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.851 ns                ;
; -2.072 ns                               ; None                                                ; IF_Right_Data[12]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.819 ns                ;
; -2.070 ns                               ; None                                                ; IF_Right_Data[9]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.070 ns                               ; None                                                ; IF_I_PWM[8]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[24]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.070 ns                               ; None                                                ; IF_Q_PWM[13]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.070 ns                               ; None                                                ; IF_Q_PWM[9]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.070 ns                               ; None                                                ; IF_Q_PWM[7]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.069 ns                               ; None                                                ; IF_Right_Data[6]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.816 ns                ;
; -2.069 ns                               ; None                                                ; IF_I_PWM[6]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[22]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.816 ns                ;
; -2.068 ns                               ; None                                                ; IF_Right_Data[10]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.815 ns                ;
; -2.068 ns                               ; None                                                ; IF_Q_PWM[8]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.815 ns                ;
; -1.939 ns                               ; None                                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT ; NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.686 ns                ;
; -1.938 ns                               ; None                                                ; sp_rcv_ctrl:SPC|spd_ack            ; NWire_rcv:SPD|DIFF_CLK.ia0            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.685 ns                ;
; -1.915 ns                               ; None                                                ; IF_Left_Data[4]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.662 ns                ;
; -1.914 ns                               ; None                                                ; IF_Left_Data[9]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Left_Data[2]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Left_Data[0]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Right_Data[1]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_I_PWM[10]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[26]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_I_PWM[5]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_I_PWM[3]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[19]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Q_PWM[11]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Q_PWM[4]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_xmit_req                        ; NWire_xmit:P_IQPWM|DIFF_CLK.iq0       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[13]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[6]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[5]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[15]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[11]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[7]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[3]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[0]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_I_PWM[14]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[30]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_I_PWM[11]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_I_PWM[1]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[17]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[14]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[14]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[3]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[0]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_I_PWM[15]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[8]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[7]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[3]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[1]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Right_Data[5]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[12]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[28]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[9]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[25]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[0]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[16]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[15]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[15]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[6]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[5]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[1]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.911 ns                               ; None                                                ; IF_Left_Data[14]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Left_Data[12]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[28] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Left_Data[11]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Right_Data[14]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Right_Data[13]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Right_Data[8]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Right_Data[2]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_I_PWM[13]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[29]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_I_PWM[7]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[23]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Q_PWM[12]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Q_PWM[10]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Q_PWM[2]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Left_Data[15]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.910 ns                               ; None                                                ; IF_Left_Data[10]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[26] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -1.910 ns                               ; None                                                ; IF_Right_Data[4]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[43]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[39]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[35]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[42]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[38]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[46]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[34]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[41]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[37]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[36]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[45]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[44]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[33]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[32]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.433 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[40]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.492 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[7]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[11]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[6]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[13]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[12]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[10]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[9]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.431 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[8]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.070 ns                  ; 5.501 ns                ;
; -0.333 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.041 ns                  ; 5.374 ns                ;
; -0.333 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.041 ns                  ; 5.374 ns                ;
; -0.333 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.041 ns                  ; 5.374 ns                ;
; -0.216 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.042 ns                  ; 5.258 ns                ;
; -0.216 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.042 ns                  ; 5.258 ns                ;
; -0.193 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[3][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.244 ns                ;
; -0.142 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.201 ns                ;
; -0.142 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.201 ns                ;
; -0.142 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[14]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.201 ns                ;
; -0.142 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[37]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.201 ns                ;
; -0.142 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[36]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.201 ns                ;
; -0.142 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[40]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.201 ns                ;
; -0.142 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[1]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.201 ns                ;
; -0.142 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[13]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.201 ns                ;
; -0.142 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[41]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.201 ns                ;
; -0.142 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[8]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.201 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[39]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[35]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[38]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[15]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[34]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[31]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[33]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[30]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[17]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[32]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[16]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[29]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[28]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.128 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[12]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 5.187 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[23]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[27]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[22]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[18]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[31]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[26]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[21]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[20]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[24]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[17]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[30]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[25]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[1]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[28]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.101 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[29]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.060 ns                  ; 5.161 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[15]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.103 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[14]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.103 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[16]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.103 ns                ;
; 0.012 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.020 ns                ;
; 0.012 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.020 ns                ;
; 0.012 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.020 ns                ;
; 0.012 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.020 ns                ;
; 0.012 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.020 ns                ;
; 0.012 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.020 ns                ;
; 0.012 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.020 ns                ;
; 0.047 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.042 ns                  ; 4.995 ns                ;
; 0.047 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[3][9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.042 ns                  ; 4.995 ns                ;
; 0.047 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.042 ns                  ; 4.995 ns                ;
; 0.047 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.042 ns                  ; 4.995 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[3]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[2]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[1]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[0]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[11]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[10]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[9]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[8]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[7]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[14]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[6]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[13]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[5]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[12]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.052 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[4]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.001 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[3][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.982 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.959 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.959 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.959 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.959 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.959 ns                ;
; 0.099 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[19]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.959 ns                ;
; 0.099 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[18]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.959 ns                ;
; 0.099 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[21]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.959 ns                ;
; 0.099 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.959 ns                ;
; 0.099 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[20]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.959 ns                ;
; 0.099 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.959 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[0]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[8]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[7]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[6]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[5]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[2]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[1]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[4]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[3]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[10]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[9]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.101 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|tb_width[11]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.949 ns                ;
; 0.125 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|rdata[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.933 ns                ;
; 0.125 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|rdata[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.933 ns                ;
; 0.125 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|rdata[6]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.933 ns                ;
; 0.125 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|rdata[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.933 ns                ;
; 0.125 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|rdata[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.933 ns                ;
; 0.160 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[3][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.059 ns                  ; 4.899 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                       ;                                                                                               ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_MDIO_clk'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                                 ; From Clock                                                                                    ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+
; 32.482 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|MDIO                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.264 ns                 ; 4.782 ns                ;
; 33.150 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 4.112 ns                ;
; 33.150 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 4.112 ns                ;
; 33.160 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.263 ns                 ; 4.103 ns                ;
; 33.308 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 3.954 ns                ;
; 33.308 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 3.954 ns                ;
; 33.308 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 3.954 ns                ;
; 33.308 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 3.954 ns                ;
; 33.308 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 3.954 ns                ;
; 33.308 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 3.954 ns                ;
; 33.308 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 3.954 ns                ;
; 34.113 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.263 ns                 ; 3.150 ns                ;
; 34.114 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[2]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.263 ns                 ; 3.149 ns                ;
; 34.397 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.864 ns                ;
; 34.397 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.864 ns                ;
; 34.397 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.864 ns                ;
; 34.397 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.864 ns                ;
; 34.397 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.864 ns                ;
; 34.431 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.830 ns                ;
; 34.431 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.830 ns                ;
; 34.431 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.830 ns                ;
; 34.431 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.830 ns                ;
; 34.431 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.830 ns                ;
; 34.431 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.830 ns                ;
; 34.465 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[1]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.263 ns                 ; 2.798 ns                ;
; 34.472 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.789 ns                ;
; 34.472 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.789 ns                ;
; 34.472 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.789 ns                ;
; 34.472 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.789 ns                ;
; 34.472 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 2.789 ns                ;
; 34.488 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 2.774 ns                ;
; 34.488 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 2.774 ns                ;
; 34.488 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 2.774 ns                ;
; 34.488 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 2.774 ns                ;
; 34.870 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read[0]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 2.392 ns                ;
; 34.915 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write[0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.263 ns                 ; 2.348 ns                ;
; 35.534 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write_done          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.261 ns                 ; 1.727 ns                ;
; 36.057 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.262 ns                 ; 1.205 ns                ;
; 36.102 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_done           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.259 ns                 ; 1.157 ns                ;
; 72.204 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.250 ns                 ; 5.046 ns                ;
; 72.204 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.250 ns                 ; 5.046 ns                ;
; 72.204 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.250 ns                 ; 5.046 ns                ;
; 72.204 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.250 ns                 ; 5.046 ns                ;
; 72.204 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.250 ns                 ; 5.046 ns                ;
; 72.341 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.250 ns                 ; 4.909 ns                ;
; 72.341 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.250 ns                 ; 4.909 ns                ;
; 72.341 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.250 ns                 ; 4.909 ns                ;
; 72.341 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.250 ns                 ; 4.909 ns                ;
; 72.341 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.250 ns                 ; 4.909 ns                ;
; 72.520 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.737 ns                ;
; 72.520 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.737 ns                ;
; 72.520 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.737 ns                ;
; 72.520 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.737 ns                ;
; 72.520 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.737 ns                ;
; 72.520 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.737 ns                ;
; 72.520 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.737 ns                ;
; 72.520 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.737 ns                ;
; 72.680 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.577 ns                ;
; 72.680 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.577 ns                ;
; 72.680 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.577 ns                ;
; 72.680 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.577 ns                ;
; 72.680 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.577 ns                ;
; 72.680 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.577 ns                ;
; 72.680 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.577 ns                ;
; 72.680 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.257 ns                 ; 4.577 ns                ;
; 72.770 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.486 ns                ;
; 72.770 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.486 ns                ;
; 72.770 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.486 ns                ;
; 72.770 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.486 ns                ;
; 72.770 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.486 ns                ;
; 72.770 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.486 ns                ;
; 72.770 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.486 ns                ;
; 72.770 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.486 ns                ;
; 72.773 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.483 ns                ;
; 72.773 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.483 ns                ;
; 72.773 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.483 ns                ;
; 72.773 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.483 ns                ;
; 72.773 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.483 ns                ;
; 72.773 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.483 ns                ;
; 72.773 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.483 ns                ;
; 72.773 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.483 ns                ;
; 72.813 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.445 ns                ;
; 72.813 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.445 ns                ;
; 72.813 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.445 ns                ;
; 72.813 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.445 ns                ;
; 72.813 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.445 ns                ;
; 72.813 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.445 ns                ;
; 72.813 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.445 ns                ;
; 72.813 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.445 ns                ;
; 72.930 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.326 ns                ;
; 72.930 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.326 ns                ;
; 72.930 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.326 ns                ;
; 72.930 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.326 ns                ;
; 72.930 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.326 ns                ;
; 72.930 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.326 ns                ;
; 72.930 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.326 ns                ;
; 72.930 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.326 ns                ;
; 72.933 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.323 ns                ;
; 72.933 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.323 ns                ;
; 72.933 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.323 ns                ;
; 72.933 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.323 ns                ;
; 72.933 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.323 ns                ;
; 72.933 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.323 ns                ;
; 72.933 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.323 ns                ;
; 72.933 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.256 ns                 ; 4.323 ns                ;
; 72.973 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.285 ns                ;
; 72.973 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.285 ns                ;
; 72.973 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.285 ns                ;
; 72.973 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.285 ns                ;
; 72.973 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.285 ns                ;
; 72.973 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.285 ns                ;
; 72.973 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.285 ns                ;
; 72.973 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 4.285 ns                ;
; 73.334 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.260 ns                 ; 3.926 ns                ;
; 73.471 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.260 ns                 ; 3.789 ns                ;
; 74.266 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.261 ns                 ; 2.995 ns                ;
; 74.273 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.261 ns                 ; 2.988 ns                ;
; 74.410 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.261 ns                 ; 2.851 ns                ;
; 74.444 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.814 ns                ;
; 74.444 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.814 ns                ;
; 74.444 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.814 ns                ;
; 74.444 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.814 ns                ;
; 74.444 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.814 ns                ;
; 74.444 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.814 ns                ;
; 74.444 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.814 ns                ;
; 74.444 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.814 ns                ;
; 74.444 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.814 ns                ;
; 74.444 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.814 ns                ;
; 74.581 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.677 ns                ;
; 74.581 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.677 ns                ;
; 74.581 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.677 ns                ;
; 74.581 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.677 ns                ;
; 74.581 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.677 ns                ;
; 74.581 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.677 ns                ;
; 74.581 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.677 ns                ;
; 74.581 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.677 ns                ;
; 74.581 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.677 ns                ;
; 74.581 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 2.677 ns                ;
; 74.674 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.261 ns                 ; 2.587 ns                ;
; 75.739 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 1.519 ns                ;
; 76.144 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.258 ns                 ; 1.114 ns                ;
; 392.794 ns                              ; 138.77 MHz ( period = 7.206 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|MDIO                ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.764 ns                ; 6.970 ns                ;
; 392.887 ns                              ; 140.59 MHz ( period = 7.113 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|shift_count[1]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.873 ns                ;
; 392.887 ns                              ; 140.59 MHz ( period = 7.113 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|shift_count[2]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.873 ns                ;
; 392.887 ns                              ; 140.59 MHz ( period = 7.113 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|shift_count[3]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.873 ns                ;
; 392.887 ns                              ; 140.59 MHz ( period = 7.113 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|shift_count[5]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.873 ns                ;
; 392.887 ns                              ; 140.59 MHz ( period = 7.113 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|shift_count[4]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.873 ns                ;
; 392.887 ns                              ; 140.59 MHz ( period = 7.113 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|shift_count[0]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.873 ns                ;
; 392.918 ns                              ; 141.20 MHz ( period = 7.082 ns )                    ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[1]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.842 ns                ;
; 392.918 ns                              ; 141.20 MHz ( period = 7.082 ns )                    ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[2]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.842 ns                ;
; 392.918 ns                              ; 141.20 MHz ( period = 7.082 ns )                    ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[3]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.842 ns                ;
; 392.918 ns                              ; 141.20 MHz ( period = 7.082 ns )                    ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[5]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.842 ns                ;
; 392.918 ns                              ; 141.20 MHz ( period = 7.082 ns )                    ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[4]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.842 ns                ;
; 392.918 ns                              ; 141.20 MHz ( period = 7.082 ns )                    ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|shift_count[0]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.842 ns                ;
; 393.092 ns                              ; 144.76 MHz ( period = 6.908 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|shift_count[1]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.668 ns                ;
; 393.092 ns                              ; 144.76 MHz ( period = 6.908 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|shift_count[2]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.668 ns                ;
; 393.092 ns                              ; 144.76 MHz ( period = 6.908 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|shift_count[3]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.668 ns                ;
; 393.092 ns                              ; 144.76 MHz ( period = 6.908 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|shift_count[5]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.668 ns                ;
; 393.092 ns                              ; 144.76 MHz ( period = 6.908 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|shift_count[4]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.668 ns                ;
; 393.092 ns                              ; 144.76 MHz ( period = 6.908 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|shift_count[0]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.668 ns                ;
; 393.236 ns                              ; 147.84 MHz ( period = 6.764 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.747 ns                ; 6.511 ns                ;
; 393.236 ns                              ; 147.84 MHz ( period = 6.764 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.747 ns                ; 6.511 ns                ;
; 393.236 ns                              ; 147.84 MHz ( period = 6.764 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.747 ns                ; 6.511 ns                ;
; 393.236 ns                              ; 147.84 MHz ( period = 6.764 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.747 ns                ; 6.511 ns                ;
; 393.236 ns                              ; 147.84 MHz ( period = 6.764 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.747 ns                ; 6.511 ns                ;
; 393.247 ns                              ; 148.08 MHz ( period = 6.753 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|shift_count[1]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.513 ns                ;
; 393.247 ns                              ; 148.08 MHz ( period = 6.753 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|shift_count[2]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.513 ns                ;
; 393.247 ns                              ; 148.08 MHz ( period = 6.753 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|shift_count[3]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.513 ns                ;
; 393.247 ns                              ; 148.08 MHz ( period = 6.753 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|shift_count[5]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.513 ns                ;
; 393.247 ns                              ; 148.08 MHz ( period = 6.753 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|shift_count[4]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.513 ns                ;
; 393.247 ns                              ; 148.08 MHz ( period = 6.753 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|shift_count[0]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.513 ns                ;
; 393.337 ns                              ; 150.08 MHz ( period = 6.663 ns )                    ; MDIO:MDIO_inst|mask[1]            ; MDIO:MDIO_inst|MDIO                ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.763 ns                ; 6.426 ns                ;
; 393.811 ns                              ; 161.58 MHz ( period = 6.189 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[1]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.949 ns                ;
; 393.811 ns                              ; 161.58 MHz ( period = 6.189 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[2]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.949 ns                ;
; 393.811 ns                              ; 161.58 MHz ( period = 6.189 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[3]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.949 ns                ;
; 393.811 ns                              ; 161.58 MHz ( period = 6.189 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[5]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.949 ns                ;
; 393.811 ns                              ; 161.58 MHz ( period = 6.189 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[4]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.949 ns                ;
; 393.811 ns                              ; 161.58 MHz ( period = 6.189 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|shift_count[0]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.949 ns                ;
; 393.830 ns                              ; 162.07 MHz ( period = 6.170 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.750 ns                ; 5.920 ns                ;
; 393.830 ns                              ; 162.07 MHz ( period = 6.170 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.750 ns                ; 5.920 ns                ;
; 393.830 ns                              ; 162.07 MHz ( period = 6.170 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.750 ns                ; 5.920 ns                ;
; 393.830 ns                              ; 162.07 MHz ( period = 6.170 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.750 ns                ; 5.920 ns                ;
; 393.830 ns                              ; 162.07 MHz ( period = 6.170 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.750 ns                ; 5.920 ns                ;
; 393.979 ns                              ; 166.09 MHz ( period = 6.021 ns )                    ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|MDIO                ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.763 ns                ; 5.784 ns                ;
; 394.036 ns                              ; 167.67 MHz ( period = 5.964 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|CS              ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.762 ns                ; 5.726 ns                ;
; 394.048 ns                              ; 168.01 MHz ( period = 5.952 ns )                    ; MDIO:MDIO_inst|mask[2]            ; MDIO:MDIO_inst|MDIO                ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.763 ns                ; 5.715 ns                ;
; 394.067 ns                              ; 168.55 MHz ( period = 5.933 ns )                    ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|CS              ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.762 ns                ; 5.695 ns                ;
; 394.078 ns                              ; 168.86 MHz ( period = 5.922 ns )                    ; MDIO:MDIO_inst|previous_speed     ; MDIO:MDIO_inst|MDIO                ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.763 ns                ; 5.685 ns                ;
; 394.129 ns                              ; 170.33 MHz ( period = 5.871 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|shift_count[1]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.631 ns                ;
; 394.129 ns                              ; 170.33 MHz ( period = 5.871 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|shift_count[2]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.631 ns                ;
; 394.129 ns                              ; 170.33 MHz ( period = 5.871 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|shift_count[3]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.631 ns                ;
; 394.129 ns                              ; 170.33 MHz ( period = 5.871 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|shift_count[5]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.631 ns                ;
; 394.129 ns                              ; 170.33 MHz ( period = 5.871 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|shift_count[4]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.631 ns                ;
; 394.129 ns                              ; 170.33 MHz ( period = 5.871 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|shift_count[0]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 5.631 ns                ;
; 394.137 ns                              ; 170.56 MHz ( period = 5.863 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[10]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 5.617 ns                ;
; 394.137 ns                              ; 170.56 MHz ( period = 5.863 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[9]      ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 5.617 ns                ;
; 394.137 ns                              ; 170.56 MHz ( period = 5.863 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[14]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 5.617 ns                ;
; 394.137 ns                              ; 170.56 MHz ( period = 5.863 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[13]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 5.617 ns                ;
; 394.137 ns                              ; 170.56 MHz ( period = 5.863 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[15]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 5.617 ns                ;
; 394.137 ns                              ; 170.56 MHz ( period = 5.863 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[11]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 5.617 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                    ;                                                                                               ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                                                                                                                                                                   ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; 13.533 ns                               ; 77.32 MHz ( period = 12.934 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 6.697 ns                ;
; 13.533 ns                               ; 77.32 MHz ( period = 12.934 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.235 ns                 ; 6.702 ns                ;
; 13.533 ns                               ; 77.32 MHz ( period = 12.934 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 6.697 ns                ;
; 13.918 ns                               ; 82.21 MHz ( period = 12.164 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 6.312 ns                ;
; 13.918 ns                               ; 82.21 MHz ( period = 12.164 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.235 ns                 ; 6.317 ns                ;
; 13.918 ns                               ; 82.21 MHz ( period = 12.164 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 6.312 ns                ;
; 13.972 ns                               ; 82.95 MHz ( period = 12.056 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 6.258 ns                ;
; 13.972 ns                               ; 82.95 MHz ( period = 12.056 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.235 ns                 ; 6.263 ns                ;
; 13.972 ns                               ; 82.95 MHz ( period = 12.056 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 6.258 ns                ;
; 13.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 6.234 ns                ;
; 13.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.235 ns                 ; 6.239 ns                ;
; 13.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 6.234 ns                ;
; 14.583 ns                               ; 92.30 MHz ( period = 10.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[11]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 5.180 ns                ;
; 14.717 ns                               ; 94.64 MHz ( period = 10.566 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[8]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.756 ns                 ; 5.039 ns                ;
; 14.733 ns                               ; 94.93 MHz ( period = 10.534 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.218 ns                 ; 5.485 ns                ;
; 14.733 ns                               ; 94.93 MHz ( period = 10.534 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.223 ns                 ; 5.490 ns                ;
; 14.733 ns                               ; 94.93 MHz ( period = 10.534 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.218 ns                 ; 5.485 ns                ;
; 14.737 ns                               ; 95.00 MHz ( period = 10.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 5.493 ns                ;
; 14.737 ns                               ; 95.00 MHz ( period = 10.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.235 ns                 ; 5.498 ns                ;
; 14.737 ns                               ; 95.00 MHz ( period = 10.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 5.493 ns                ;
; 14.766 ns                               ; 95.53 MHz ( period = 10.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.473 ns                 ; 5.707 ns                ;
; 14.766 ns                               ; 95.53 MHz ( period = 10.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.473 ns                 ; 5.707 ns                ;
; 14.853 ns                               ; 97.14 MHz ( period = 10.294 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[12]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 4.910 ns                ;
; 14.855 ns                               ; 97.18 MHz ( period = 10.290 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 4.908 ns                ;
; 14.982 ns                               ; 99.64 MHz ( period = 10.036 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[10]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.756 ns                 ; 4.774 ns                ;
; 14.987 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[9]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.756 ns                 ; 4.769 ns                ;
; 15.073 ns                               ; 101.48 MHz ( period = 9.854 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[6]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.756 ns                 ; 4.683 ns                ;
; 15.187 ns                               ; 103.89 MHz ( period = 9.626 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[8]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 4.576 ns                ;
; 15.241 ns                               ; 105.06 MHz ( period = 9.518 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[10]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 4.522 ns                ;
; 15.242 ns                               ; 105.09 MHz ( period = 9.516 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[54]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 5.227 ns                ;
; 15.242 ns                               ; 105.09 MHz ( period = 9.516 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 5.227 ns                ;
; 15.300 ns                               ; 106.38 MHz ( period = 9.400 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[9]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 4.463 ns                ;
; 15.454 ns                               ; 109.99 MHz ( period = 9.092 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.467 ns                 ; 5.013 ns                ;
; 15.454 ns                               ; 109.99 MHz ( period = 9.092 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.467 ns                 ; 5.013 ns                ;
; 15.454 ns                               ; 109.99 MHz ( period = 9.092 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.467 ns                 ; 5.013 ns                ;
; 15.454 ns                               ; 109.99 MHz ( period = 9.092 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.467 ns                 ; 5.013 ns                ;
; 15.454 ns                               ; 109.99 MHz ( period = 9.092 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.467 ns                 ; 5.013 ns                ;
; 15.454 ns                               ; 109.99 MHz ( period = 9.092 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.467 ns                 ; 5.013 ns                ;
; 15.454 ns                               ; 109.99 MHz ( period = 9.092 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.467 ns                 ; 5.013 ns                ;
; 15.454 ns                               ; 109.99 MHz ( period = 9.092 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.467 ns                 ; 5.013 ns                ;
; 15.536 ns                               ; 112.01 MHz ( period = 8.928 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[7]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 4.227 ns                ;
; 15.553 ns                               ; 112.44 MHz ( period = 8.894 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 4.694 ns                ;
; 15.553 ns                               ; 112.44 MHz ( period = 8.894 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.252 ns                 ; 4.699 ns                ;
; 15.553 ns                               ; 112.44 MHz ( period = 8.894 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 4.694 ns                ;
; 15.578 ns                               ; 113.07 MHz ( period = 8.844 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.654 ns                ;
; 15.578 ns                               ; 113.07 MHz ( period = 8.844 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.659 ns                ;
; 15.578 ns                               ; 113.07 MHz ( period = 8.844 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.654 ns                ;
; 15.587 ns                               ; 113.30 MHz ( period = 8.826 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[6]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 4.176 ns                ;
; 15.590 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.642 ns                ;
; 15.590 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.647 ns                ;
; 15.590 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.642 ns                ;
; 15.619 ns                               ; 114.13 MHz ( period = 8.762 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.613 ns                ;
; 15.619 ns                               ; 114.13 MHz ( period = 8.762 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.618 ns                ;
; 15.619 ns                               ; 114.13 MHz ( period = 8.762 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.613 ns                ;
; 15.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.585 ns                ;
; 15.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.590 ns                ;
; 15.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.585 ns                ;
; 15.670 ns                               ; 115.47 MHz ( period = 8.660 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[7]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 4.090 ns                ;
; 15.696 ns                               ; 116.17 MHz ( period = 8.608 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[5]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 4.064 ns                ;
; 15.857 ns                               ; 120.69 MHz ( period = 8.286 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.478 ns                 ; 4.621 ns                ;
; 15.859 ns                               ; 120.74 MHz ( period = 8.282 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 4.590 ns                ;
; 15.859 ns                               ; 120.74 MHz ( period = 8.282 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 4.590 ns                ;
; 15.859 ns                               ; 120.74 MHz ( period = 8.282 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 4.590 ns                ;
; 15.859 ns                               ; 120.74 MHz ( period = 8.282 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 4.590 ns                ;
; 15.859 ns                               ; 120.74 MHz ( period = 8.282 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 4.590 ns                ;
; 15.859 ns                               ; 120.74 MHz ( period = 8.282 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 4.590 ns                ;
; 15.859 ns                               ; 120.74 MHz ( period = 8.282 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 4.590 ns                ;
; 15.871 ns                               ; 121.09 MHz ( period = 8.258 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 4.376 ns                ;
; 15.871 ns                               ; 121.09 MHz ( period = 8.258 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.252 ns                 ; 4.381 ns                ;
; 15.871 ns                               ; 121.09 MHz ( period = 8.258 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 4.376 ns                ;
; 15.873 ns                               ; 121.15 MHz ( period = 8.254 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 4.374 ns                ;
; 15.873 ns                               ; 121.15 MHz ( period = 8.254 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.252 ns                 ; 4.379 ns                ;
; 15.873 ns                               ; 121.15 MHz ( period = 8.254 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 4.374 ns                ;
; 15.888 ns                               ; 121.60 MHz ( period = 8.224 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[34]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.473 ns                 ; 4.585 ns                ;
; 15.888 ns                               ; 121.60 MHz ( period = 8.224 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[35]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.473 ns                 ; 4.585 ns                ;
; 15.888 ns                               ; 121.60 MHz ( period = 8.224 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[33]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.473 ns                 ; 4.585 ns                ;
; 15.888 ns                               ; 121.60 MHz ( period = 8.224 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.473 ns                 ; 4.585 ns                ;
; 15.888 ns                               ; 121.60 MHz ( period = 8.224 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.473 ns                 ; 4.585 ns                ;
; 15.888 ns                               ; 121.60 MHz ( period = 8.224 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.473 ns                 ; 4.585 ns                ;
; 15.897 ns                               ; 121.86 MHz ( period = 8.206 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_address_reg0                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.226 ns                 ; 4.329 ns                ;
; 15.897 ns                               ; 121.86 MHz ( period = 8.206 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_datain_reg0                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.231 ns                 ; 4.334 ns                ;
; 15.897 ns                               ; 121.86 MHz ( period = 8.206 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_we_reg                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.226 ns                 ; 4.329 ns                ;
; 15.932 ns                               ; 122.91 MHz ( period = 8.136 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 4.315 ns                ;
; 15.932 ns                               ; 122.91 MHz ( period = 8.136 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.252 ns                 ; 4.320 ns                ;
; 15.932 ns                               ; 122.91 MHz ( period = 8.136 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 4.315 ns                ;
; 15.988 ns                               ; 124.63 MHz ( period = 8.024 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 4.259 ns                ;
; 15.988 ns                               ; 124.63 MHz ( period = 8.024 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.252 ns                 ; 4.264 ns                ;
; 15.988 ns                               ; 124.63 MHz ( period = 8.024 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 4.259 ns                ;
; 15.999 ns                               ; 124.97 MHz ( period = 8.002 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.465 ns                 ; 4.466 ns                ;
; 16.028 ns                               ; 125.88 MHz ( period = 7.944 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 4.428 ns                ;
; 16.028 ns                               ; 125.88 MHz ( period = 7.944 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 4.428 ns                ;
; 16.028 ns                               ; 125.88 MHz ( period = 7.944 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 4.428 ns                ;
; 16.045 ns                               ; 126.42 MHz ( period = 7.910 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.187 ns                ;
; 16.045 ns                               ; 126.42 MHz ( period = 7.910 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.192 ns                ;
; 16.045 ns                               ; 126.42 MHz ( period = 7.910 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.187 ns                ;
; 16.049 ns                               ; 126.55 MHz ( period = 7.902 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[68]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.454 ns                 ; 4.405 ns                ;
; 16.049 ns                               ; 126.55 MHz ( period = 7.902 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.454 ns                 ; 4.405 ns                ;
; 16.049 ns                               ; 126.55 MHz ( period = 7.902 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.454 ns                 ; 4.405 ns                ;
; 16.049 ns                               ; 126.55 MHz ( period = 7.902 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[72]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.454 ns                 ; 4.405 ns                ;
; 16.049 ns                               ; 126.55 MHz ( period = 7.902 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.454 ns                 ; 4.405 ns                ;
; 16.049 ns                               ; 126.55 MHz ( period = 7.902 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.454 ns                 ; 4.405 ns                ;
; 16.049 ns                               ; 126.55 MHz ( period = 7.902 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.454 ns                 ; 4.405 ns                ;
; 16.049 ns                               ; 126.55 MHz ( period = 7.902 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.454 ns                 ; 4.405 ns                ;
; 16.132 ns                               ; 129.27 MHz ( period = 7.736 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.474 ns                 ; 4.342 ns                ;
; 16.156 ns                               ; 130.07 MHz ( period = 7.688 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.470 ns                 ; 4.314 ns                ;
; 16.156 ns                               ; 130.07 MHz ( period = 7.688 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.470 ns                 ; 4.314 ns                ;
; 16.156 ns                               ; 130.07 MHz ( period = 7.688 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.470 ns                 ; 4.314 ns                ;
; 16.156 ns                               ; 130.07 MHz ( period = 7.688 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.470 ns                 ; 4.314 ns                ;
; 16.156 ns                               ; 130.07 MHz ( period = 7.688 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.470 ns                 ; 4.314 ns                ;
; 16.156 ns                               ; 130.07 MHz ( period = 7.688 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.470 ns                 ; 4.314 ns                ;
; 16.156 ns                               ; 130.07 MHz ( period = 7.688 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.470 ns                 ; 4.314 ns                ;
; 16.156 ns                               ; 130.07 MHz ( period = 7.688 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.470 ns                 ; 4.314 ns                ;
; 16.156 ns                               ; 130.07 MHz ( period = 7.688 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.470 ns                 ; 4.314 ns                ;
; 16.163 ns                               ; 130.31 MHz ( period = 7.674 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 4.303 ns                ;
; 16.163 ns                               ; 130.31 MHz ( period = 7.674 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 4.303 ns                ;
; 16.163 ns                               ; 130.31 MHz ( period = 7.674 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[44]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 4.303 ns                ;
; 16.163 ns                               ; 130.31 MHz ( period = 7.674 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[45]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 4.303 ns                ;
; 16.204 ns                               ; 131.72 MHz ( period = 7.592 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[67]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.465 ns                 ; 4.261 ns                ;
; 16.204 ns                               ; 131.72 MHz ( period = 7.592 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.465 ns                 ; 4.261 ns                ;
; 16.255 ns                               ; 133.51 MHz ( period = 7.490 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 4.214 ns                ;
; 16.255 ns                               ; 133.51 MHz ( period = 7.490 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[43]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 4.214 ns                ;
; 16.255 ns                               ; 133.51 MHz ( period = 7.490 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[42]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 4.214 ns                ;
; 16.270 ns                               ; 134.05 MHz ( period = 7.460 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[36]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.452 ns                 ; 4.182 ns                ;
; 16.270 ns                               ; 134.05 MHz ( period = 7.460 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[37]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.452 ns                 ; 4.182 ns                ;
; 16.270 ns                               ; 134.05 MHz ( period = 7.460 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.452 ns                 ; 4.182 ns                ;
; 16.270 ns                               ; 134.05 MHz ( period = 7.460 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.452 ns                 ; 4.182 ns                ;
; 16.270 ns                               ; 134.05 MHz ( period = 7.460 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[47]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.452 ns                 ; 4.182 ns                ;
; 16.270 ns                               ; 134.05 MHz ( period = 7.460 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[39]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.452 ns                 ; 4.182 ns                ;
; 16.270 ns                               ; 134.05 MHz ( period = 7.460 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[38]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.452 ns                 ; 4.182 ns                ;
; 16.308 ns                               ; 135.43 MHz ( period = 7.384 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[2]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.452 ns                ;
; 16.486 ns                               ; 142.29 MHz ( period = 7.028 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[4]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.274 ns                ;
; 16.486 ns                               ; 142.29 MHz ( period = 7.028 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[3]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.274 ns                ;
; 16.511 ns                               ; 143.31 MHz ( period = 6.978 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 3.955 ns                ;
; 16.513 ns                               ; 143.39 MHz ( period = 6.974 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[5]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.250 ns                ;
; 16.533 ns                               ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 3.933 ns                ;
; 16.533 ns                               ; 144.22 MHz ( period = 6.934 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 3.933 ns                ;
; 16.541 ns                               ; 144.55 MHz ( period = 6.918 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 3.928 ns                ;
; 16.541 ns                               ; 144.55 MHz ( period = 6.918 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 3.928 ns                ;
; 16.541 ns                               ; 144.55 MHz ( period = 6.918 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 3.928 ns                ;
; 16.541 ns                               ; 144.55 MHz ( period = 6.918 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 3.928 ns                ;
; 16.541 ns                               ; 144.55 MHz ( period = 6.918 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 3.928 ns                ;
; 16.541 ns                               ; 144.55 MHz ( period = 6.918 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 3.928 ns                ;
; 16.541 ns                               ; 144.55 MHz ( period = 6.918 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.469 ns                 ; 3.928 ns                ;
; 16.558 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a2                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.202 ns                ;
; 16.558 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a1                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.202 ns                ;
; 16.558 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a0                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.202 ns                ;
; 16.558 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|parity8                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.202 ns                ;
; 16.561 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.202 ns                ;
; 16.561 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[8]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.202 ns                ;
; 16.561 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[7]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.202 ns                ;
; 16.561 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[6]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.202 ns                ;
; 16.561 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[5]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.202 ns                ;
; 16.561 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[4]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.202 ns                ;
; 16.561 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[3]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.202 ns                ;
; 16.561 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[2]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.202 ns                ;
; 16.561 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[1]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.202 ns                ;
; 16.561 ns                               ; 145.39 MHz ( period = 6.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[0]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.202 ns                ;
; 16.567 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.881 ns                ;
; 16.567 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.881 ns                ;
; 16.567 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.881 ns                ;
; 16.567 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[32]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.881 ns                ;
; 16.594 ns                               ; 146.80 MHz ( period = 6.812 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[40]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.854 ns                ;
; 16.594 ns                               ; 146.80 MHz ( period = 6.812 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[41]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.854 ns                ;
; 16.626 ns                               ; 148.19 MHz ( period = 6.748 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.465 ns                 ; 3.839 ns                ;
; 16.626 ns                               ; 148.19 MHz ( period = 6.748 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.465 ns                 ; 3.839 ns                ;
; 16.671 ns                               ; 150.20 MHz ( period = 6.658 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[4]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 3.092 ns                ;
; 16.682 ns                               ; 150.69 MHz ( period = 6.636 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.459 ns                 ; 3.777 ns                ;
; 16.756 ns                               ; 154.13 MHz ( period = 6.488 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[0]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.004 ns                ;
; 16.810 ns                               ; 156.74 MHz ( period = 6.380 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[1]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 2.950 ns                ;
; 16.829 ns                               ; 157.68 MHz ( period = 6.342 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[2]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 2.934 ns                ;
; 16.877 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 3.579 ns                ;
; 16.877 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 3.579 ns                ;
; 16.877 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[73]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 3.579 ns                ;
; 16.877 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 3.579 ns                ;
; 16.877 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 3.579 ns                ;
; 16.877 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 3.579 ns                ;
; 16.877 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 3.579 ns                ;
; 16.877 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 3.579 ns                ;
; 16.877 ns                               ; 160.10 MHz ( period = 6.246 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.456 ns                 ; 3.579 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.914 ns                               ; 162.02 MHz ( period = 6.172 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.543 ns                ;
; 16.940 ns                               ; 163.40 MHz ( period = 6.120 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 3.526 ns                ;
; 16.940 ns                               ; 163.40 MHz ( period = 6.120 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 3.526 ns                ;
; 16.949 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[3]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 2.814 ns                ;
; 16.977 ns                               ; 165.40 MHz ( period = 6.046 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.474 ns                 ; 3.497 ns                ;
; 16.981 ns                               ; 165.62 MHz ( period = 6.038 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 3.485 ns                ;
; 16.981 ns                               ; 165.62 MHz ( period = 6.038 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.466 ns                 ; 3.485 ns                ;
; 17.062 ns                               ; 170.18 MHz ( period = 5.876 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[14]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.763 ns                 ; 2.701 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                                                                                                                                                      ;              ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                  ; To                                                                                                                                                                    ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.532 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[15]                                                                                                                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.426 ns                   ; 0.958 ns                 ;
; 0.535 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[13]                                                                                                                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5~porta_datain_reg0                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.423 ns                   ; 0.958 ns                 ;
; 0.535 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[5]                                                                                                                                         ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5~porta_datain_reg0                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.423 ns                   ; 0.958 ns                 ;
; 0.541 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[9]                                                                                                                                         ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~porta_datain_reg0                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.424 ns                   ; 0.965 ns                 ;
; 0.552 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[7]                                                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~porta_address_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.420 ns                   ; 0.972 ns                 ;
; 0.567 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[4]                                                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~porta_address_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.420 ns                   ; 0.987 ns                 ;
; 0.572 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[1]                                                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.421 ns                   ; 0.993 ns                 ;
; 0.621 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[6]                                                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.422 ns                   ; 1.043 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED11|LED                                                                                                                                             ; Led_flash:Flash_LED11|LED                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[3]                                                                                                                                                         ; CC_address[3]                                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[2]                                                                                                                                                         ; CC_address[2]                                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[0]                                                                                                                                                         ; CC_address[0]                                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[1]                                                                                                                                                         ; CC_address[1]                                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|id[7]                                                                                                                                               ; NWire_xmit:ser_no|id[7]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[0]                                                                                                                                              ; debounce:de_dot|count[0]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[1]                                                                                                                                              ; debounce:de_dot|count[1]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[2]                                                                                                                                              ; debounce:de_dot|count[2]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[3]                                                                                                                                              ; debounce:de_dot|count[3]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[4]                                                                                                                                              ; debounce:de_dot|count[4]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[5]                                                                                                                                              ; debounce:de_dot|count[5]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[6]                                                                                                                                              ; debounce:de_dot|count[6]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[7]                                                                                                                                              ; debounce:de_dot|count[7]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[8]                                                                                                                                              ; debounce:de_dot|count[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[9]                                                                                                                                              ; debounce:de_dot|count[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[10]                                                                                                                                             ; debounce:de_dot|count[10]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[11]                                                                                                                                             ; debounce:de_dot|count[11]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[12]                                                                                                                                             ; debounce:de_dot|count[12]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[13]                                                                                                                                             ; debounce:de_dot|count[13]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[14]                                                                                                                                             ; debounce:de_dot|count[14]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[15]                                                                                                                                             ; debounce:de_dot|count[15]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[16]                                                                                                                                             ; debounce:de_dot|count[16]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[17]                                                                                                                                             ; debounce:de_dot|count[17]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[18]                                                                                                                                             ; debounce:de_dot|count[18]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|clean_pb                                                                                                                                              ; debounce:de_dot|clean_pb                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[0]                                                                                                                                             ; debounce:de_dash|count[0]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[0]                                                                                                                                              ; debounce:de_PTT|count[0]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[1]                                                                                                                                             ; debounce:de_dash|count[1]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[1]                                                                                                                                              ; debounce:de_PTT|count[1]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[2]                                                                                                                                             ; debounce:de_dash|count[2]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[2]                                                                                                                                              ; debounce:de_PTT|count[2]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[3]                                                                                                                                             ; debounce:de_dash|count[3]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[3]                                                                                                                                              ; debounce:de_PTT|count[3]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[4]                                                                                                                                             ; debounce:de_dash|count[4]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[4]                                                                                                                                              ; debounce:de_PTT|count[4]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[5]                                                                                                                                             ; debounce:de_dash|count[5]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[5]                                                                                                                                              ; debounce:de_PTT|count[5]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[6]                                                                                                                                             ; debounce:de_dash|count[6]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[6]                                                                                                                                              ; debounce:de_PTT|count[6]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[7]                                                                                                                                             ; debounce:de_dash|count[7]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[7]                                                                                                                                              ; debounce:de_PTT|count[7]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[8]                                                                                                                                             ; debounce:de_dash|count[8]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[8]                                                                                                                                              ; debounce:de_PTT|count[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[9]                                                                                                                                             ; debounce:de_dash|count[9]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[9]                                                                                                                                              ; debounce:de_PTT|count[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[10]                                                                                                                                            ; debounce:de_dash|count[10]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[10]                                                                                                                                             ; debounce:de_PTT|count[10]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[11]                                                                                                                                            ; debounce:de_dash|count[11]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[11]                                                                                                                                             ; debounce:de_PTT|count[11]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[12]                                                                                                                                            ; debounce:de_dash|count[12]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[12]                                                                                                                                             ; debounce:de_PTT|count[12]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[13]                                                                                                                                            ; debounce:de_dash|count[13]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[13]                                                                                                                                             ; debounce:de_PTT|count[13]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_DB                                                                                                                                       ; NWire_rcv:m_ver2|TB_state.TB_DB                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[14]                                                                                                                                            ; debounce:de_dash|count[14]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_DB                                                                                                                                        ; NWire_rcv:m_ser|TB_state.TB_DB                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[14]                                                                                                                                             ; debounce:de_PTT|count[14]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                                                                     ; NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[15]                                                                                                                                            ; debounce:de_dash|count[15]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                                                                      ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[15]                                                                                                                                             ; debounce:de_PTT|count[15]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_DB                                                                                                                                        ; NWire_rcv:p_ser|TB_state.TB_DB                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_CALC                                                                                                                                     ; NWire_rcv:m_ver2|TB_state.TB_CALC                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[16]                                                                                                                                            ; debounce:de_dash|count[16]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                                                                                      ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[16]                                                                                                                                             ; debounce:de_PTT|count[16]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[17]                                                                                                                                            ; debounce:de_dash|count[17]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[17]                                                                                                                                             ; debounce:de_PTT|count[17]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                                                                      ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                                                                                      ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_NEXT                                                                                                                                     ; NWire_rcv:m_ver2|TB_state.TB_NEXT                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                                                                                      ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                                                                                      ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[18]                                                                                                                                            ; debounce:de_dash|count[18]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[18]                                                                                                                                             ; debounce:de_PTT|count[18]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|clean_pb                                                                                                                                             ; debounce:de_dash|clean_pb                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|clean_pb                                                                                                                                              ; debounce:de_PTT|clean_pb                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED10|LED                                                                                                                                             ; Led_flash:Flash_LED10|LED                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED9|LED                                                                                                                                              ; Led_flash:Flash_LED9|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED8|LED                                                                                                                                              ; Led_flash:Flash_LED8|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED7|LED                                                                                                                                              ; Led_flash:Flash_LED7|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED5|LED                                                                                                                                              ; Led_flash:Flash_LED5|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED4|LED                                                                                                                                              ; Led_flash:Flash_LED4|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED3|LED                                                                                                                                              ; Led_flash:Flash_LED3|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED2|LED                                                                                                                                              ; Led_flash:Flash_LED2|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED1|LED                                                                                                                                              ; Led_flash:Flash_LED1|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                                                                     ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|iack                                                                                                                                                ; NWire_xmit:CCxmit|iack                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_WAIT                                                                                                                                    ; NWire_xmit:CCxmit|NW_state.NW_WAIT                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                                                                 ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|dly_cnt[24]                                                                                                                                         ; NWire_xmit:ser_no|dly_cnt[24]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_IDLE                                                                                                                                    ; NWire_xmit:ser_no|NW_state.NW_IDLE                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                                ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_WAIT                                                                                                                                    ; NWire_xmit:ser_no|NW_state.NW_WAIT                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|iack                                                                                                                                                ; NWire_xmit:ser_no|iack                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[0]                                                                                                                                         ; NWire_xmit:ser_no|data_cnt[0]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[1]                                                                                                                                         ; NWire_xmit:ser_no|data_cnt[1]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[2]                                                                                                                                         ; NWire_xmit:ser_no|data_cnt[2]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_DATA_Q4                                                                                                                                 ; NWire_xmit:ser_no|NW_state.NW_DATA_Q4                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_PWM_state.PWM_IDLE                                                                                                                                                 ; IF_PWM_state.PWM_IDLE                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_FINISH                                                                                                                                             ; IF_SYNC_state.SYNC_FINISH                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13                     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12                     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_IDLE                                                                                                                                               ; IF_SYNC_state.SYNC_IDLE                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                             ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                                          ; Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                             ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                         ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a6                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a6                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a9                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a9                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a8                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a8                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a10                                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a10                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a4                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a4                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a7                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a7                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a2                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a2                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a5                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a5                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_PAD_CHK                                                                                                                                 ; Tx_fifo_ctrl:TXFC|AD_state.AD_PAD_CHK                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a3                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a3                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a0                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a0                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a12                                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a12                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a11                                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a11                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; sp_rcv_ctrl:SPC|state                                                                                                                                                 ; sp_rcv_ctrl:SPC|state                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a1                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a1                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.660 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~portb_address_reg0  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.344 ns                   ; 1.004 ns                 ;
; 0.674 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~portb_address_reg0  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.344 ns                   ; 1.018 ns                 ;
; 0.679 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~portb_address_reg0  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.344 ns                   ; 1.023 ns                 ;
; 0.705 ns                                ; NWire_xmit:ser_no|id[7]                                                                                                                                               ; NWire_xmit:ser_no|id[6]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[55]                                                                                                                                              ; NWire_xmit:CCxmit|id[54]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[2]                                                                                                                                               ; NWire_xmit:CCxmit|id[1]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; FIFO:RXF|mem_0_bypass[30]                                                                                                                                             ; FIFO:RXF|q[5]                                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[30]                                                                                                                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[30]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[2]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:m_ser|d0                                                                                                                                                    ; NWire_rcv:m_ser|d1                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                                                         ; debounce:de_PTT|pb_history[1]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[24]                                                                                                                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[24]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:m_ser|rdata[0]                                                                                                                                              ; NWire_rcv:m_ser|idata[0]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; cdc_sync:cdc_c22|q1[0]                                                                                                                                                ; cdc_sync:cdc_c22|sigb[0]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.xa0                                                                                                                                       ; NWire_xmit:P_IQPWM|DIFF_CLK.xa1                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:SPD|DIFF_CLK.xr0                                                                                                                                            ; NWire_rcv:SPD|DIFF_CLK.xr1                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_4md:ws_dgrp|dffpipe_7f9:dffpipe8|dffe9a[9]                    ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_4md:ws_dgrp|dffpipe_7f9:dffpipe8|dffe10a[9]                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[14]                                                                                                                                              ; NWire_xmit:CCxmit|id[13]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[12]                                                                                                                                              ; NWire_xmit:CCxmit|id[11]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:ser_no|id[5]                                                                                                                                               ; NWire_xmit:ser_no|id[4]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[3]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; debounce:de_dot|pb_history[0]                                                                                                                                         ; debounce:de_dot|pb_history[1]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[18]                                                                                                                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[18]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[19]                                                                                                                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[19]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xd1[10]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[21]                                                                                                                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[21]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[12]                                                                                                                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[12]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[41]                                                                                                                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[41]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[16]                                                                                                                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[16]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[0]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[0]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe16a[2] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe17a[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_4md:ws_dgrp|dffpipe_7f9:dffpipe8|dffe9a[12]                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_4md:ws_dgrp|dffpipe_7f9:dffpipe8|dffe10a[12]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[16]                                                                                                                                              ; NWire_xmit:CCxmit|id[15]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; IF_OC[1]                                                                                                                                                              ; NWire_xmit:CCxmit|id[12]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[9]                                                                                                                                               ; NWire_xmit:CCxmit|id[8]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; FIFO:RXF|mem_0_bypass[39]                                                                                                                                             ; FIFO:RXF|q[14]                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; FIFO:RXF|mem_0_bypass[38]                                                                                                                                             ; FIFO:RXF|q[13]                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; FIFO:RXF|mem_0_bypass[35]                                                                                                                                             ; FIFO:RXF|q[10]                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xd1[11]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[38]                                                                                                                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[38]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[23]                                                                                                                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[23]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[22]                                                                                                                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[22]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                   ;                                                                                                                                                                       ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                                                     ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.582 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.001 ns                 ;
; 0.594 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[5]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.013 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                                     ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|LED                                                                                                                                                                                                             ; Led_control:Control_LED1|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|LED                                                                                                                                                                                                             ; Led_control:Control_LED0|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                                   ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                                   ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.706 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[10]                                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[10]                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg                                                                                                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[4]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[4]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[1]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[1]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.718 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[4]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.669 ns                 ;
; 0.719 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|period[7]                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|period[11]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.723 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.725 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[1]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|buf_empty_reg                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw|counter_reg_bit[8] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw|counter_reg_bit[8]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.735 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.737 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.688 ns                 ;
; 0.740 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.691 ns                 ;
; 0.748 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[5]                                                                                                                                                   ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.751 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.757 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.758 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[1]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.760 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.763 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[3]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.714 ns                 ;
; 0.763 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.714 ns                 ;
; 0.764 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[2]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.764 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[8]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.764 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[8]                                                                                                                                                   ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.769 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.720 ns                 ;
; 0.772 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.723 ns                 ;
; 0.773 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.724 ns                 ;
; 0.858 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[3]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.277 ns                 ;
; 0.864 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[7]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[7]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.815 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[0]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.867 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.868 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.868 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.287 ns                 ;
; 0.868 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.876 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED1|period[7]                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.826 ns                 ;
; 0.876 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[0]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.826 ns                 ;
; 0.877 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED1|period[11]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.827 ns                 ;
; 0.887 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[8]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[8]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.837 ns                 ;
; 0.887 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[9]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[9]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.838 ns                 ;
; 0.887 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.838 ns                 ;
; 0.888 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[0]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[0]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.888 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg2                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.889 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[2]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[2]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.839 ns                 ;
; 0.890 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_addmsb_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.890 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[5]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[5]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.890 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.893 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.844 ns                 ;
; 0.905 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.346 ns                   ; 1.251 ns                 ;
; 0.906 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[0]                                                                                                                                                   ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.907 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.858 ns                 ;
; 0.908 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[3]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.859 ns                 ;
; 0.910 ns                                ; PHY_count[4]                                                                                                                                                                                                                             ; PHY_count[0]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.861 ns                 ;
; 0.915 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[10]                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.919 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[9]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.928 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.879 ns                 ;
; 0.937 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.888 ns                 ;
; 0.940 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.892 ns                 ;
; 0.946 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.346 ns                   ; 1.292 ns                 ;
; 0.961 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[3]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.912 ns                 ;
; 0.964 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[2]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.915 ns                 ;
; 0.966 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|shftpgwr_data_reg                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.916 ns                 ;
; 0.973 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.347 ns                   ; 1.320 ns                 ;
; 0.973 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|q_b[6]                                                                                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.016 ns                   ; 0.989 ns                 ;
; 0.980 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.346 ns                   ; 1.326 ns                 ;
; 0.998 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.346 ns                   ; 1.344 ns                 ;
; 0.999 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[2]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.418 ns                 ;
; 1.004 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[7]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.346 ns                   ; 1.350 ns                 ;
; 1.019 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.970 ns                 ;
; 1.024 ns                                ; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.976 ns                 ;
; 1.033 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[20]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.035 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[0]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.986 ns                 ;
; 1.037 ns                                ; PHY_count[4]                                                                                                                                                                                                                             ; PHY_count[2]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.988 ns                 ;
; 1.041 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.992 ns                 ;
; 1.044 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.995 ns                 ;
; 1.051 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.051 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.054 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.055 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 1.007 ns                 ;
; 1.058 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.058 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[1]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[1]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED1|counter[0]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED1|counter[4]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED0|counter[4]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 1.011 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[2]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[2]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[0]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[0]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; Led_control:Control_LED1|counter[16]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[16]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[2]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[2]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; Led_control:Control_LED0|counter[0]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[6]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[6]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[5]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[5]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED1|counter[6]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED1|counter[22]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[22]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED0|counter[6]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[8]                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[4]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[4]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[21]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[21]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.064 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.069 ns                                ; Led_control:Control_LED0|counter[2]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[6]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[6]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.070 ns                                ; ASMI_interface:ASMI_int_inst|page[0]                                                                                                                                                                                                     ; ASMI_interface:ASMI_int_inst|page[0]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[1]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[1]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.072 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[2]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[14]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[14]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[10]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[10]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[8]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[8]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[14]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[14]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[10]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[10]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[4]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[4]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[6]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[6]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[7]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[7]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Led_control:Control_LED0|counter[16]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[16]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[6]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[6]                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                      ;                                                                                                                                                                                                                                                        ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                           ; To                                                                                                                                                             ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_MAC                                                                                                                                                       ; read_MAC                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_IP                                                                                                                                                        ; read_IP                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; write_PHY                                                                                                                                                      ; write_PHY                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; use_IPIPA                                                                                                                                                      ; use_IPIPA                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[5]                                                                                                                                                       ; delay[5]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[0]                                                                                                                                                       ; delay[0]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[13]                                                                                                                                                      ; delay[13]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[15]                                                                                                                                                      ; delay[15]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[12]                                                                                                                                                      ; delay[12]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[10]                                                                                                                                                      ; delay[10]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[11]                                                                                                                                                      ; delay[11]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[19]                                                                                                                                                      ; delay[19]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[17]                                                                                                                                                      ; delay[17]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[18]                                                                                                                                                      ; delay[18]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[20]                                                                                                                                                      ; delay[20]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[21]                                                                                                                                                      ; delay[21]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[23]                                                                                                                                                      ; delay[23]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_DISCOVER                                                                                                                      ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_DISCOVER                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_PHY                                                                                                                                                       ; read_PHY                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|time_out                                                                                                                                        ; DHCP:DHCP_inst|time_out                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Assigned_IP_valid                                                                                                                                              ; Assigned_IP_valid                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; renew[2]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; second_time                                                                                                                                                    ; second_time                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; start_up[2]                                                                                                                                                    ; start_up[2]                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_discover_broadcast                                                                                                                                        ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_start                                                                                                                                                     ; DHCP_start                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_request_renew                                                                                                                                             ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.675 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.342 ns                   ; 1.017 ns                 ;
; 0.684 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.027 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[3]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[3]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[5]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[5]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[6]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[6]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[4]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[4]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[1]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[1]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[12]            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[12]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[7]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[7]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[9]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[9]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[11]            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[11]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.714 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.057 ns                 ;
; 0.714 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.058 ns                 ;
; 0.718 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.062 ns                 ;
; 0.721 ns                                ; renew_timer[24]                                                                                                                                                ; renew_timer[24]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.726 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.069 ns                 ;
; 0.732 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[20]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[12]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; delay[24]                                                                                                                                                      ; delay[24]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[21]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[13]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[24]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[16]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[28]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[20]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[12]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[4]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[8]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[22]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[14]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[14]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[6]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; renew_counter[51]                                                                                                                                              ; renew_counter[51]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[2]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.737 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                                    ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_b[0]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.688 ns                 ;
; 0.737 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_b[0]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.688 ns                 ;
; 0.742 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[12]            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_4f9:rs_bwp|dffe15a[11]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.693 ns                 ;
; 0.743 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.694 ns                 ;
; 0.744 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.744 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[12]            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_4f9:rs_bwp|dffe15a[10]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.745 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a3                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.745 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.745 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.745 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.747 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.748 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.748 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.757 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.757 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[2]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_4f9:rs_bwp|dffe15a[0]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.757 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.758 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[27]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.758 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[2]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_4f9:rs_bwp|dffe15a[1]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.758 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[2]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_4f9:rs_bwp|dffe15a[2]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.758 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.760 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[25]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.760 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[10]                                                           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[11]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.766 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[4]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.717 ns                 ;
; 0.767 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[11]                                                           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[12]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.718 ns                 ;
; 0.775 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.726 ns                 ;
; 0.791 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.742 ns                 ;
; 0.792 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|interframe[2]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.743 ns                 ;
; 0.792 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|interframe[0]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.743 ns                 ;
; 0.795 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.746 ns                 ;
; 0.796 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[29]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.747 ns                 ;
; 0.798 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.749 ns                 ;
; 0.799 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.750 ns                 ;
; 0.800 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|interframe[3]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.751 ns                 ;
; 0.800 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|interframe[1]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.751 ns                 ;
; 0.803 ns                                ; renew[1]                                                                                                                                                       ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.754 ns                 ;
; 0.866 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a3                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.876 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[8]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[8]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.826 ns                 ;
; 0.886 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.837 ns                 ;
; 0.887 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.838 ns                 ;
; 0.888 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[2]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[2]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.889 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe6a[0]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[0]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.892 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[9]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[1]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.892 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.893 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.844 ns                 ;
; 0.894 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[16]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[8]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.845 ns                 ;
; 0.897 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[4]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.849 ns                 ;
; 0.899 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.240 ns                 ;
; 0.902 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.854 ns                 ;
; 0.903 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.904 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.905 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_3md:rs_dgwp|dffpipe_6f9:dffpipe5|dffe7a[5]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_4f9:rs_bwp|dffe15a[4]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.906 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[23]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[15]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.858 ns                 ;
; 0.906 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.906 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.909 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[9]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.047 ns                  ; 0.862 ns                 ;
; 0.909 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.250 ns                 ;
; 0.912 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.864 ns                 ;
; 0.915 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.917 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[5]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 0.918 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[8]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[8]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.919 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[8]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[9]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.920 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.871 ns                 ;
; 0.925 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.877 ns                 ;
; 0.926 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0010                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.877 ns                 ;
; 0.927 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.878 ns                 ;
; 0.931 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[1]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.047 ns                  ; 0.884 ns                 ;
; 0.932 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[12]                                                           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[11]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.883 ns                 ;
; 0.932 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[12]                                                           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[12]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.883 ns                 ;
; 0.936 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.887 ns                 ;
; 0.941 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[3]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.892 ns                 ;
; 0.946 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.897 ns                 ;
; 0.953 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.342 ns                   ; 1.295 ns                 ;
; 0.958 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.342 ns                   ; 1.300 ns                 ;
; 0.959 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.300 ns                 ;
; 0.960 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.356 ns                   ; 1.316 ns                 ;
; 0.961 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.302 ns                 ;
; 0.965 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.308 ns                 ;
; 0.971 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.061 ns                  ; 0.910 ns                 ;
; 0.981 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.342 ns                   ; 1.323 ns                 ;
; 0.982 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.342 ns                   ; 1.324 ns                 ;
; 0.984 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.037 ns                  ; 0.947 ns                 ;
; 1.002 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.346 ns                 ;
; 1.003 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.342 ns                   ; 1.345 ns                 ;
; 1.006 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.356 ns                   ; 1.362 ns                 ;
; 1.009 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.356 ns                   ; 1.365 ns                 ;
; 1.012 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.342 ns                   ; 1.354 ns                 ;
; 1.037 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.380 ns                 ;
; 1.042 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.385 ns                 ;
; 1.047 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.342 ns                   ; 1.389 ns                 ;
; 1.050 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.001 ns                 ;
; 1.053 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[4]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[5]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.054 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.056 ns                                ; renew_counter[42]                                                                                                                                              ; renew_counter[42]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.057 ns                                ; Tx_MAC:Tx_MAC_inst|zero_count[0]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|zero_count[0]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                            ;                                                                                                                                                                ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.938 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.889 ns                 ;
; 0.956 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.907 ns                 ;
; 1.094 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.045 ns                 ;
; 1.125 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.076 ns                 ;
; 1.136 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.087 ns                 ;
; 1.162 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.112 ns                 ;
; 1.189 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.139 ns                 ;
; 1.327 ns                                ; I2C_Master:I2C_Master_inst|SCL_I                    ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.278 ns                 ;
; 1.343 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.294 ns                 ;
; 1.346 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.299 ns                 ;
; 1.488 ns                                ; I2C_Master:I2C_Master_inst|SDA_I                    ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.439 ns                 ;
; 1.531 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.482 ns                 ;
; 1.532 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.483 ns                 ;
; 1.533 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 1.482 ns                 ;
; 1.534 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 1.483 ns                 ;
; 1.561 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.514 ns                 ;
; 1.578 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.529 ns                 ;
; 1.695 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.643 ns                 ;
; 1.703 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.651 ns                 ;
; 1.703 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.651 ns                 ;
; 1.703 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.651 ns                 ;
; 1.703 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.651 ns                 ;
; 1.708 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.661 ns                 ;
; 1.723 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.671 ns                 ;
; 1.724 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.672 ns                 ;
; 1.728 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.679 ns                 ;
; 1.731 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.679 ns                 ;
; 1.732 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.680 ns                 ;
; 1.736 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.684 ns                 ;
; 1.736 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.687 ns                 ;
; 1.741 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.692 ns                 ;
; 1.761 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.714 ns                 ;
; 1.764 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.715 ns                 ;
; 1.764 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.715 ns                 ;
; 1.764 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.715 ns                 ;
; 1.838 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.789 ns                 ;
; 1.856 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.807 ns                 ;
; 1.860 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.811 ns                 ;
; 1.890 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.903 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.856 ns                 ;
; 1.903 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.856 ns                 ;
; 1.933 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.884 ns                 ;
; 1.950 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.901 ns                 ;
; 1.953 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 1.907 ns                 ;
; 1.964 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 1.918 ns                 ;
; 1.980 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.928 ns                 ;
; 2.023 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.974 ns                 ;
; 2.024 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.975 ns                 ;
; 2.025 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.976 ns                 ;
; 2.028 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.979 ns                 ;
; 2.063 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.014 ns                 ;
; 2.075 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.026 ns                 ;
; 2.075 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.026 ns                 ;
; 2.084 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.035 ns                 ;
; 2.139 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.088 ns                 ;
; 2.145 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.094 ns                 ;
; 2.149 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.098 ns                 ;
; 2.151 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.100 ns                 ;
; 2.151 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.102 ns                 ;
; 2.153 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.102 ns                 ;
; 2.153 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.102 ns                 ;
; 2.154 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.105 ns                 ;
; 2.155 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.104 ns                 ;
; 2.156 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.107 ns                 ;
; 2.157 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.106 ns                 ;
; 2.158 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.109 ns                 ;
; 2.159 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.108 ns                 ;
; 2.159 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.108 ns                 ;
; 2.188 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.139 ns                 ;
; 2.190 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.141 ns                 ;
; 2.192 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.143 ns                 ;
; 2.192 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.143 ns                 ;
; 2.223 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.174 ns                 ;
; 2.236 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.188 ns                 ;
; 2.267 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.218 ns                 ;
; 2.277 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.228 ns                 ;
; 2.288 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.238 ns                 ;
; 2.288 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.238 ns                 ;
; 2.300 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.254 ns                 ;
; 2.337 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.288 ns                 ;
; 2.356 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.307 ns                 ;
; 2.358 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.309 ns                 ;
; 2.360 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.311 ns                 ;
; 2.360 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.311 ns                 ;
; 2.360 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.311 ns                 ;
; 2.362 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.313 ns                 ;
; 2.366 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.319 ns                 ;
; 2.366 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.319 ns                 ;
; 2.368 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.319 ns                 ;
; 2.370 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.321 ns                 ;
; 2.410 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.361 ns                 ;
; 2.419 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.368 ns                 ;
; 2.427 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.376 ns                 ;
; 2.427 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.376 ns                 ;
; 2.427 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.376 ns                 ;
; 2.427 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.376 ns                 ;
; 2.457 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.411 ns                 ;
; 2.498 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.449 ns                 ;
; 2.557 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.510 ns                 ;
; 2.565 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.516 ns                 ;
; 2.574 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.523 ns                 ;
; 2.580 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.529 ns                 ;
; 2.653 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.607 ns                 ;
; 2.654 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.608 ns                 ;
; 2.687 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.640 ns                 ;
; 2.702 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.653 ns                 ;
; 2.704 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.657 ns                 ;
; 2.712 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.663 ns                 ;
; 2.714 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.665 ns                 ;
; 2.714 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.665 ns                 ;
; 2.714 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.665 ns                 ;
; 2.763 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.714 ns                 ;
; 2.768 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.719 ns                 ;
; 2.769 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.720 ns                 ;
; 2.770 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.721 ns                 ;
; 2.782 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.736 ns                 ;
; 2.799 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.753 ns                 ;
; 2.803 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.755 ns                 ;
; 2.824 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.778 ns                 ;
; 2.863 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.817 ns                 ;
; 2.863 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.817 ns                 ;
; 2.863 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.817 ns                 ;
; 2.880 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.829 ns                 ;
; 2.882 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.831 ns                 ;
; 2.884 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.833 ns                 ;
; 2.884 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.833 ns                 ;
; 2.891 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.844 ns                 ;
; 2.901 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.854 ns                 ;
; 2.908 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.862 ns                 ;
; 2.933 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.887 ns                 ;
; 2.942 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.896 ns                 ;
; 2.946 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.899 ns                 ;
; 2.952 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.903 ns                 ;
; 2.954 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.905 ns                 ;
; 2.990 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.942 ns                 ;
; 2.990 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.942 ns                 ;
; 2.990 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.942 ns                 ;
; 2.992 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.943 ns                 ;
; 3.041 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.995 ns                 ;
; 3.121 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.072 ns                 ;
; 3.123 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.074 ns                 ;
; 3.137 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.091 ns                 ;
; 3.147 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.101 ns                 ;
; 3.147 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.101 ns                 ;
; 3.147 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.101 ns                 ;
; 3.221 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.172 ns                 ;
; 3.221 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.172 ns                 ;
; 3.221 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.172 ns                 ;
; 3.221 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.172 ns                 ;
; 3.242 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.196 ns                 ;
; 3.249 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.200 ns                 ;
; 3.251 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.202 ns                 ;
; 3.426 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.380 ns                 ;
; 3.508 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.459 ns                 ;
; 3.510 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.461 ns                 ;
; 3.528 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.479 ns                 ;
; 3.567 ns                                ; I2C_Master:I2C_Master_inst|data[7][4]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.518 ns                 ;
; 3.625 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 3.578 ns                 ;
; 3.753 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 3.706 ns                 ;
; 3.757 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.708 ns                 ;
; 3.757 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.708 ns                 ;
; 3.757 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.708 ns                 ;
; 3.941 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.892 ns                 ;
; 3.941 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.892 ns                 ;
; 3.941 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.892 ns                 ;
; 4.012 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 3.965 ns                 ;
; 4.034 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.988 ns                 ;
; 4.110 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.061 ns                 ;
; 4.238 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.189 ns                 ;
; 4.238 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.189 ns                 ;
; 4.363 ns                                ; I2C_Master:I2C_Master_inst|data[7][0]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.314 ns                 ;
; 4.524 ns                                ; I2C_Master:I2C_Master_inst|data[7][2]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.475 ns                 ;
; 21.901 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.891 ns                 ; 1.010 ns                 ;
; 21.907 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.891 ns                 ; 1.016 ns                 ;
; 22.105 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.890 ns                 ; 1.215 ns                 ;
; 22.155 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.890 ns                 ; 1.265 ns                 ;
; 22.397 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.504 ns                 ;
; 22.407 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.514 ns                 ;
; 22.409 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.516 ns                 ;
; 22.411 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.518 ns                 ;
; 22.411 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.518 ns                 ;
; 22.422 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.890 ns                 ; 1.532 ns                 ;
; 22.482 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.589 ns                 ;
; 22.492 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.599 ns                 ;
; 22.494 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.601 ns                 ;
; 22.496 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.603 ns                 ;
; 22.496 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.603 ns                 ;
; 22.832 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.939 ns                 ;
; 22.917 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.024 ns                 ;
; 23.021 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.891 ns                 ; 2.130 ns                 ;
; 23.106 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.891 ns                 ; 2.215 ns                 ;
; 73.403 ns                               ; Tx_reset                                            ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -70.000 ns                 ; -70.057 ns                 ; 3.346 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_CLK125'                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                        ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[31]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|id[31]                           ; NWire_xmit:P_IQPWM|id[31]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; HB_counter[0]                                       ; HB_counter[0]                             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE                 ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[25]                      ; NWire_xmit:P_IQPWM|dly_cnt[25]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23             ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_LOW                  ; NWire_xmit:P_IQPWM|NW_state.NW_LOW        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|iack                             ; NWire_xmit:P_IQPWM|iack                   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_DB                      ; NWire_rcv:P_MIC|TB_state.TB_DB            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_SYNC                    ; NWire_rcv:P_MIC|TB_state.TB_SYNC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_CALC                    ; NWire_rcv:P_MIC|TB_state.TB_CALC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_DB                        ; NWire_rcv:SPD|TB_state.TB_DB              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_SYNC                      ; NWire_rcv:SPD|TB_state.TB_SYNC            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_NEXT                    ; NWire_rcv:P_MIC|TB_state.TB_NEXT          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_CALC                      ; NWire_rcv:SPD|TB_state.TB_CALC            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_NEXT                      ; NWire_rcv:SPD|TB_state.TB_NEXT            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|irdy                          ; NWire_rcv:MDC[0].M_IQ|irdy                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|irdy                                ; NWire_rcv:P_MIC|irdy                      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|irdy                                  ; NWire_rcv:SPD|irdy                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[19]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[18]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[14]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[14]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:P_IQPWM|id[22]                           ; NWire_xmit:P_IQPWM|id[21]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[24]                         ; NWire_xmit:M_LRAudio|id[23]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[21]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[23]                         ; NWire_xmit:M_LRAudio|id[22]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[20]                         ; NWire_xmit:M_LRAudio|id[19]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[15]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[16]                         ; NWire_xmit:M_LRAudio|id[15]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[9]                          ; NWire_xmit:M_LRAudio|id[8]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[7]                ; NWire_xmit:M_LRAudio|id[7]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[1]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[2]                          ; NWire_xmit:M_LRAudio|id[1]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[29]                           ; NWire_xmit:P_IQPWM|id[28]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[20]                 ; NWire_xmit:P_IQPWM|id[20]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[17]                           ; NWire_xmit:P_IQPWM|id[16]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[10]                 ; NWire_xmit:P_IQPWM|id[10]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[4]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[4]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[29]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[25]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[27]                         ; NWire_xmit:M_LRAudio|id[26]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[24]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[18]                         ; NWire_xmit:M_LRAudio|id[17]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[17]                         ; NWire_xmit:M_LRAudio|id[16]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[13]                         ; NWire_xmit:M_LRAudio|id[12]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[11]                         ; NWire_xmit:M_LRAudio|id[10]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[7]                          ; NWire_xmit:M_LRAudio|id[6]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[5]                          ; NWire_xmit:M_LRAudio|id[4]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[3]                          ; NWire_xmit:M_LRAudio|id[2]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[1]                          ; NWire_xmit:M_LRAudio|id[0]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[30]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[30]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[24]                 ; NWire_xmit:P_IQPWM|id[24]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[18]                 ; NWire_xmit:P_IQPWM|id[18]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[11]                 ; NWire_xmit:P_IQPWM|id[11]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[8]                  ; NWire_xmit:P_IQPWM|id[8]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[3]                            ; NWire_xmit:P_IQPWM|id[2]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[3].M_IQ|d0                            ; NWire_rcv:MDC[3].M_IQ|d1                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[30]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[28]                         ; NWire_xmit:M_LRAudio|id[27]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[9]                ; NWire_xmit:M_LRAudio|id[9]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[5]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[2]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[28]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[28]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[27]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|id[24]                           ; NWire_xmit:P_IQPWM|id[23]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|id[23]                           ; NWire_xmit:P_IQPWM|id[22]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[20]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[18]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[18]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[7]                  ; NWire_xmit:P_IQPWM|id[7]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|id[7]                            ; NWire_xmit:P_IQPWM|id[6]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[2]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[2]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|id[2]                            ; NWire_xmit:P_IQPWM|id[1]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_rcv:P_MIC|d0                                  ; NWire_rcv:P_MIC|d1                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[23]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|id[15]                         ; NWire_xmit:M_LRAudio|id[14]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|id[12]                         ; NWire_xmit:M_LRAudio|id[11]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[3]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|id[30]                           ; NWire_xmit:P_IQPWM|id[29]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|id[28]                           ; NWire_xmit:P_IQPWM|id[27]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[19]                 ; NWire_xmit:P_IQPWM|id[19]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|id[10]                           ; NWire_xmit:P_IQPWM|id[9]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|id[1]                            ; NWire_xmit:P_IQPWM|id[0]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_rcv:MDC[0].M_IQ|d0                            ; NWire_rcv:MDC[0].M_IQ|d1                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_rcv:SPD|DIFF_CLK.ia1                          ; NWire_rcv:SPD|irdy                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.711 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[5]                  ; NWire_xmit:P_IQPWM|id[5]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.662 ns                 ;
; 0.711 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[31]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.662 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[1].M_IQ|d1                            ; NWire_rcv:MDC[1].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[10]                     ; NWire_rcv:MDC[3].M_IQ|rdata[9]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[0].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[0].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[10]                     ; NWire_rcv:MDC[3].M_IQ|idata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[1].M_IQ|d1                            ; NWire_rcv:MDC[1].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[3].M_IQ|d1                            ; NWire_rcv:MDC[3].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:SPD|d2                                    ; NWire_rcv:SPD|d3                          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[0].M_IQ|d1                            ; NWire_rcv:MDC[0].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[0].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[0].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[3].M_IQ|d1                            ; NWire_rcv:MDC[3].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; NWire_rcv:SPD|d2                                    ; NWire_rcv:SPD|DBrise                      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; NWire_rcv:MDC[2].M_IQ|d1                            ; NWire_rcv:MDC[2].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; NWire_rcv:MDC[1].M_IQ|data_cnt[4]                   ; NWire_rcv:MDC[1].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.723 ns                                ; NWire_rcv:P_MIC|d2                                  ; NWire_rcv:P_MIC|d3                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_rcv:MDC[0].M_IQ|d1                            ; NWire_rcv:MDC[0].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.730 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1            ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.681 ns                 ;
; 0.730 ns                                ; NWire_rcv:P_MIC|DBrise_cnt[4]                       ; NWire_rcv:P_MIC|DBrise_cnt[4]             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.681 ns                 ;
; 0.731 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][6]                        ; NWire_rcv:P_MIC|DB_LEN[3][6]              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][13]                 ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[24]                     ; NWire_rcv:MDC[0].M_IQ|rdata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][12]                 ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][12]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[28]                     ; NWire_rcv:MDC[0].M_IQ|rdata[27]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[23]                     ; NWire_rcv:MDC[1].M_IQ|rdata[22]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[1].M_IQ|tb_cnt[13]                    ; NWire_rcv:MDC[1].M_IQ|tb_cnt[13]          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[11]                     ; NWire_rcv:MDC[1].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[13]                     ; NWire_rcv:MDC[0].M_IQ|rdata[12]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[45]                     ; NWire_rcv:MDC[2].M_IQ|rdata[44]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[5]                      ; NWire_rcv:MDC[2].M_IQ|rdata[4]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[9]                      ; NWire_rcv:MDC[3].M_IQ|rdata[8]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:SPD|rdata[1]                              ; NWire_rcv:SPD|rdata[0]                    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; HB_counter[25]                                      ; HB_counter[25]                            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q1              ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4            ; NWire_xmit:M_LRAudio|iack                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:SPD|TB_state.TB_NEXT                      ; NWire_rcv:SPD|TB_state.TB_BIT             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|tb_cnt[11]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia1                  ; NWire_rcv:MDC[0].M_IQ|irdy                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][2]                  ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][2]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[2].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[16]                     ; NWire_rcv:MDC[2].M_IQ|rdata[15]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[16]                     ; NWire_rcv:MDC[3].M_IQ|rdata[15]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[3]                      ; NWire_rcv:MDC[1].M_IQ|rdata[2]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[19]                     ; NWire_rcv:MDC[1].M_IQ|rdata[18]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[35]                     ; NWire_rcv:MDC[0].M_IQ|rdata[34]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[11]                     ; NWire_rcv:MDC[0].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[25]                     ; NWire_rcv:MDC[2].M_IQ|rdata[24]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|rdata[7]                            ; NWire_rcv:P_MIC|rdata[6]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[37]                     ; NWire_rcv:MDC[0].M_IQ|rdata[36]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[14]                     ; NWire_rcv:MDC[1].M_IQ|rdata[13]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[46]                     ; NWire_rcv:MDC[2].M_IQ|rdata[45]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[26]                     ; NWire_rcv:MDC[0].M_IQ|rdata[25]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[1]                      ; NWire_rcv:MDC[2].M_IQ|rdata[0]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[6]                      ; NWire_rcv:MDC[2].M_IQ|rdata[5]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[5]                      ; NWire_rcv:MDC[1].M_IQ|rdata[4]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[6]                      ; NWire_rcv:MDC[3].M_IQ|rdata[5]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:SPD|rdata[8]                              ; NWire_rcv:SPD|rdata[7]                    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:SPD|rdata[6]                              ; NWire_rcv:SPD|rdata[5]                    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][6]                        ; NWire_rcv:P_MIC|DB_LEN[2][6]              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][1]                  ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][1]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][4]                  ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][4]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[40]                     ; NWire_rcv:MDC[2].M_IQ|rdata[39]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[24]                     ; NWire_rcv:MDC[1].M_IQ|rdata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[40]                     ; NWire_rcv:MDC[3].M_IQ|rdata[39]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[8]                      ; NWire_rcv:MDC[2].M_IQ|rdata[7]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[36]                     ; NWire_rcv:MDC[2].M_IQ|rdata[35]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[32]                     ; NWire_rcv:MDC[0].M_IQ|rdata[31]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[12]                     ; NWire_rcv:MDC[0].M_IQ|rdata[11]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[39]                     ; NWire_rcv:MDC[0].M_IQ|rdata[38]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[35]                     ; NWire_rcv:MDC[2].M_IQ|rdata[34]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[31]                     ; NWire_rcv:MDC[1].M_IQ|rdata[30]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[31]                     ; NWire_rcv:MDC[0].M_IQ|rdata[30]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[11]                     ; NWire_rcv:MDC[2].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|rdata[12]                           ; NWire_rcv:P_MIC|rdata[11]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[38]                     ; NWire_rcv:MDC[0].M_IQ|rdata[37]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[2]                      ; NWire_rcv:MDC[1].M_IQ|rdata[1]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[26]                     ; NWire_rcv:MDC[1].M_IQ|rdata[25]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[42]                     ; NWire_rcv:MDC[0].M_IQ|rdata[41]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[38]                     ; NWire_rcv:MDC[3].M_IQ|rdata[37]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[6]                      ; NWire_rcv:MDC[0].M_IQ|rdata[5]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[34]                     ; NWire_rcv:MDC[2].M_IQ|rdata[33]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[46]                     ; NWire_rcv:MDC[0].M_IQ|rdata[45]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[29]                     ; NWire_rcv:MDC[0].M_IQ|rdata[28]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[42]                     ; NWire_rcv:MDC[3].M_IQ|rdata[41]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[9]                      ; NWire_rcv:MDC[2].M_IQ|rdata[8]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[45]                     ; NWire_rcv:MDC[3].M_IQ|rdata[44]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[29]                     ; NWire_rcv:MDC[3].M_IQ|rdata[28]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|rdata[5]                            ; NWire_rcv:P_MIC|rdata[4]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|rdata[4]                              ; NWire_rcv:SPD|rdata[3]                    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|rdata[7]                              ; NWire_rcv:SPD|rdata[6]                    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|rdata[14]                             ; NWire_rcv:SPD|rdata[13]                   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][4]                  ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][4]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[16]                     ; NWire_rcv:MDC[1].M_IQ|rdata[15]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[8]                      ; NWire_rcv:MDC[0].M_IQ|rdata[7]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                           ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_MDIO_clk'                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                  ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; EEPROM:EEPROM_inst|CS                               ; EEPROM:EEPROM_inst|CS               ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                 ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|SCK                              ; EEPROM:EEPROM_inst|SCK              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[0]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO2                                ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO                                 ; MDIO:MDIO_inst|MDIO                 ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[2]                          ; MDIO:MDIO_inst|address2[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[1]                          ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_flag                          ; EEPROM:EEPROM_inst|IP_flag          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|previous_speed                       ; MDIO:MDIO_inst|previous_speed       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[2]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_ready                         ; EEPROM:EEPROM_inst|IP_ready         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|MAC_ready                        ; EEPROM:EEPROM_inst|MAC_ready        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write_done                           ; MDIO:MDIO_inst|write_done           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read_done                            ; MDIO:MDIO_inst|read_done            ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.706 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[42]                 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; MDIO:MDIO_inst|temp_reg_data[4]                     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[1]                   ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[6]                   ; EEPROM:EEPROM_inst|EEPROM_read[7]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[13]                  ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[46]                 ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_address[2]                      ; MDIO:MDIO_inst|temp_address[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_reg_data[6]                     ; MDIO:MDIO_inst|register_data[6]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[2]                   ; EEPROM:EEPROM_inst|EEPROM_read[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[4]                   ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[5]                   ; EEPROM:EEPROM_inst|EEPROM_read[6]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[8]                   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[12]                  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[45]                 ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[44]                 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[14]                  ; EEPROM:EEPROM_inst|EEPROM_read[15]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.719 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|register_data[3]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|temp_reg_data[6]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|register_data[5]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; EEPROM:EEPROM_inst|This_MAC[25]                     ; EEPROM:EEPROM_inst|This_MAC[26]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.723 ns                                ; MDIO:MDIO_inst|preamble2[5]                         ; MDIO:MDIO_inst|preamble2[5]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.731 ns                                ; MDIO:MDIO_inst|read_count[4]                        ; MDIO:MDIO_inst|read_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; EEPROM:EEPROM_inst|shift_count[5]                   ; EEPROM:EEPROM_inst|shift_count[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.734 ns                                ; EEPROM:EEPROM_inst|This_MAC[16]                     ; EEPROM:EEPROM_inst|This_MAC[17]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.750 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.701 ns                 ;
; 0.760 ns                                ; EEPROM:EEPROM_inst|This_IP[13]                      ; EEPROM:EEPROM_inst|This_IP[14]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.761 ns                                ; EEPROM:EEPROM_inst|This_IP[8]                       ; EEPROM:EEPROM_inst|This_IP[9]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.763 ns                                ; EEPROM:EEPROM_inst|This_IP[9]                       ; EEPROM:EEPROM_inst|This_IP[10]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.714 ns                 ;
; 0.767 ns                                ; EEPROM:EEPROM_inst|This_IP[14]                      ; EEPROM:EEPROM_inst|This_IP[15]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.718 ns                 ;
; 0.804 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.755 ns                 ;
; 0.864 ns                                ; MDIO:MDIO_inst|temp_address[3]                      ; MDIO:MDIO_inst|temp_address[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.866 ns                                ; MDIO:MDIO_inst|temp_address[1]                      ; MDIO:MDIO_inst|temp_address[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.888 ns                                ; MDIO:MDIO_inst|temp_reg_data[2]                     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.889 ns                                ; MDIO:MDIO_inst|temp_reg_data[0]                     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; MDIO:MDIO_inst|temp_reg_data[1]                     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.890 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.890 ns                                ; EEPROM:EEPROM_inst|This_MAC[12]                     ; EEPROM:EEPROM_inst|This_MAC[13]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.055 ns                  ; 0.835 ns                 ;
; 0.890 ns                                ; EEPROM:EEPROM_inst|This_MAC[42]                     ; EEPROM:EEPROM_inst|This_MAC[43]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 0.842 ns                 ;
; 0.892 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.896 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 0.846 ns                 ;
; 0.900 ns                                ; EEPROM:EEPROM_inst|This_IP[24]                      ; EEPROM:EEPROM_inst|This_IP[25]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.851 ns                 ;
; 0.901 ns                                ; EEPROM:EEPROM_inst|This_MAC[29]                     ; EEPROM:EEPROM_inst|This_MAC[30]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.852 ns                 ;
; 0.902 ns                                ; EEPROM:EEPROM_inst|This_MAC[20]                     ; EEPROM:EEPROM_inst|This_MAC[21]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.902 ns                                ; EEPROM:EEPROM_inst|This_IP[26]                      ; EEPROM:EEPROM_inst|This_IP[27]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_IP[30]                      ; EEPROM:EEPROM_inst|This_IP[31]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_MAC[21]                     ; EEPROM:EEPROM_inst|This_MAC[22]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_MAC[6]                      ; EEPROM:EEPROM_inst|This_MAC[7]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_MAC[33]                     ; EEPROM:EEPROM_inst|This_MAC[34]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.907 ns                                ; EEPROM:EEPROM_inst|This_IP[20]                      ; EEPROM:EEPROM_inst|This_IP[21]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.858 ns                 ;
; 0.907 ns                                ; EEPROM:EEPROM_inst|This_IP[5]                       ; EEPROM:EEPROM_inst|This_IP[6]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.858 ns                 ;
; 0.913 ns                                ; EEPROM:EEPROM_inst|This_MAC[22]                     ; EEPROM:EEPROM_inst|This_MAC[23]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.864 ns                 ;
; 0.913 ns                                ; EEPROM:EEPROM_inst|This_MAC[1]                      ; EEPROM:EEPROM_inst|This_MAC[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.864 ns                 ;
; 0.913 ns                                ; EEPROM:EEPROM_inst|This_IP[3]                       ; EEPROM:EEPROM_inst|This_IP[4]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.864 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[0]                      ; EEPROM:EEPROM_inst|This_MAC[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[27]                     ; EEPROM:EEPROM_inst|This_MAC[28]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[45]                     ; EEPROM:EEPROM_inst|This_MAC[46]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[10]                     ; EEPROM:EEPROM_inst|This_MAC[11]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[41]                     ; EEPROM:EEPROM_inst|This_MAC[42]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.916 ns                                ; EEPROM:EEPROM_inst|This_MAC[44]                     ; EEPROM:EEPROM_inst|This_MAC[45]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.919 ns                                ; EEPROM:EEPROM_inst|This_IP[16]                      ; EEPROM:EEPROM_inst|This_IP[17]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.926 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 0.878 ns                 ;
; 0.927 ns                                ; EEPROM:EEPROM_inst|This_MAC[14]                     ; EEPROM:EEPROM_inst|This_MAC[15]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.878 ns                 ;
; 0.929 ns                                ; EEPROM:EEPROM_inst|This_MAC[17]                     ; EEPROM:EEPROM_inst|This_MAC[18]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.880 ns                 ;
; 0.929 ns                                ; EEPROM:EEPROM_inst|This_MAC[5]                      ; EEPROM:EEPROM_inst|This_MAC[6]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.880 ns                 ;
; 0.930 ns                                ; EEPROM:EEPROM_inst|This_MAC[38]                     ; EEPROM:EEPROM_inst|This_MAC[39]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.881 ns                 ;
; 1.022 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 0.972 ns                 ;
; 1.024 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 0.974 ns                 ;
; 1.033 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[11]                  ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.041 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[3]                   ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.992 ns                 ;
; 1.041 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[9]                   ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.992 ns                 ;
; 1.042 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 0.994 ns                 ;
; 1.043 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[7]                   ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.994 ns                 ;
; 1.043 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.994 ns                 ;
; 1.050 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[43]                 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.001 ns                 ;
; 1.057 ns                                ; MDIO:MDIO_inst|preamble2[0]                         ; MDIO:MDIO_inst|preamble2[0]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.057 ns                                ; EEPROM:EEPROM_inst|This_MAC[30]                     ; EEPROM:EEPROM_inst|This_MAC[31]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.059 ns                                ; MDIO:MDIO_inst|preamble2[2]                         ; MDIO:MDIO_inst|preamble2[2]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; MDIO:MDIO_inst|preamble[4]                          ; MDIO:MDIO_inst|preamble[4]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; MDIO:MDIO_inst|read_count[0]                        ; MDIO:MDIO_inst|read_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; MDIO:MDIO_inst|preamble2[4]                         ; MDIO:MDIO_inst|preamble2[4]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; MDIO:MDIO_inst|preamble[2]                          ; MDIO:MDIO_inst|preamble[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; EEPROM:EEPROM_inst|This_IP[6]                       ; EEPROM:EEPROM_inst|This_IP[7]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; MDIO:MDIO_inst|read_count[2]                        ; MDIO:MDIO_inst|read_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; EEPROM:EEPROM_inst|This_IP[28]                      ; EEPROM:EEPROM_inst|This_IP[29]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.064 ns                                ; EEPROM:EEPROM_inst|This_MAC[34]                     ; EEPROM:EEPROM_inst|This_MAC[35]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.069 ns                                ; MDIO:MDIO_inst|preamble[0]                          ; MDIO:MDIO_inst|preamble[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; EEPROM:EEPROM_inst|This_MAC[37]                     ; EEPROM:EEPROM_inst|This_MAC[38]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.070 ns                                ; MDIO:MDIO_inst|loop_count[0]                        ; MDIO:MDIO_inst|loop_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.074 ns                                ; MDIO:MDIO_inst|preamble2[1]                         ; MDIO:MDIO_inst|preamble2[1]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.074 ns                                ; EEPROM:EEPROM_inst|This_IP[27]                      ; EEPROM:EEPROM_inst|This_IP[28]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.076 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.027 ns                 ;
; 1.077 ns                                ; MDIO:MDIO_inst|preamble[3]                          ; MDIO:MDIO_inst|preamble[3]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.077 ns                                ; MDIO:MDIO_inst|loop_count[3]                        ; MDIO:MDIO_inst|loop_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.078 ns                                ; MDIO:MDIO_inst|preamble[5]                          ; MDIO:MDIO_inst|preamble[5]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.078 ns                                ; MDIO:MDIO_inst|read_count[1]                        ; MDIO:MDIO_inst|read_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.080 ns                                ; MDIO:MDIO_inst|preamble2[3]                         ; MDIO:MDIO_inst|preamble2[3]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.031 ns                 ;
; 1.080 ns                                ; MDIO:MDIO_inst|read_count[3]                        ; MDIO:MDIO_inst|read_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.031 ns                 ;
; 1.081 ns                                ; MDIO:MDIO_inst|preamble[1]                          ; MDIO:MDIO_inst|preamble[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.032 ns                 ;
; 1.081 ns                                ; EEPROM:EEPROM_inst|This_MAC[26]                     ; EEPROM:EEPROM_inst|This_MAC[27]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.032 ns                 ;
; 1.082 ns                                ; EEPROM:EEPROM_inst|shift_count[2]                   ; EEPROM:EEPROM_inst|shift_count[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.033 ns                 ;
; 1.084 ns                                ; EEPROM:EEPROM_inst|This_MAC[15]                     ; EEPROM:EEPROM_inst|This_MAC[16]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.035 ns                 ;
; 1.084 ns                                ; EEPROM:EEPROM_inst|This_IP[1]                       ; EEPROM:EEPROM_inst|This_IP[2]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.035 ns                 ;
; 1.085 ns                                ; MDIO:MDIO_inst|loop_count[2]                        ; MDIO:MDIO_inst|loop_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.036 ns                 ;
; 1.087 ns                                ; EEPROM:EEPROM_inst|shift_count[1]                   ; EEPROM:EEPROM_inst|shift_count[1]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.038 ns                 ;
; 1.091 ns                                ; MDIO:MDIO_inst|preamble[6]                          ; MDIO:MDIO_inst|preamble[6]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.042 ns                 ;
; 1.101 ns                                ; EEPROM:EEPROM_inst|shift_count[3]                   ; EEPROM:EEPROM_inst|shift_count[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.052 ns                 ;
; 1.106 ns                                ; EEPROM:EEPROM_inst|This_MAC[36]                     ; EEPROM:EEPROM_inst|This_MAC[37]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.058 ns                 ;
; 1.107 ns                                ; EEPROM:EEPROM_inst|This_IP[23]                      ; EEPROM:EEPROM_inst|This_IP[24]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.058 ns                 ;
; 1.112 ns                                ; MDIO:MDIO_inst|loop_count[4]                        ; MDIO:MDIO_inst|loop_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.063 ns                 ;
; 1.117 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.068 ns                 ;
; 1.118 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.069 ns                 ;
; 1.125 ns                                ; EEPROM:EEPROM_inst|shift_count[0]                   ; EEPROM:EEPROM_inst|shift_count[0]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.076 ns                 ;
; 1.130 ns                                ; EEPROM:EEPROM_inst|This_MAC[13]                     ; EEPROM:EEPROM_inst|This_MAC[14]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.081 ns                 ;
; 1.137 ns                                ; EEPROM:EEPROM_inst|shift_count[4]                   ; EEPROM:EEPROM_inst|shift_count[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.088 ns                 ;
; 1.142 ns                                ; EEPROM:EEPROM_inst|This_IP[2]                       ; EEPROM:EEPROM_inst|This_IP[3]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.093 ns                 ;
; 1.179 ns                                ; EEPROM:EEPROM_inst|This_IP[29]                      ; EEPROM:EEPROM_inst|This_IP[30]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.130 ns                 ;
; 1.187 ns                                ; EEPROM:EEPROM_inst|This_IP[0]                       ; EEPROM:EEPROM_inst|This_IP[1]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.138 ns                 ;
; 1.188 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.140 ns                 ;
; 1.200 ns                                ; EEPROM:EEPROM_inst|This_IP[25]                      ; EEPROM:EEPROM_inst|This_IP[26]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.151 ns                 ;
; 1.201 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.151 ns                 ;
; 1.205 ns                                ; EEPROM:EEPROM_inst|This_IP[18]                      ; EEPROM:EEPROM_inst|This_IP[19]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.156 ns                 ;
; 1.225 ns                                ; EEPROM:EEPROM_inst|This_IP[17]                      ; EEPROM:EEPROM_inst|This_IP[18]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.176 ns                 ;
; 1.229 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.180 ns                 ;
; 1.231 ns                                ; EEPROM:EEPROM_inst|This_IP[21]                      ; EEPROM:EEPROM_inst|This_IP[22]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.182 ns                 ;
; 1.234 ns                                ; EEPROM:EEPROM_inst|This_IP[22]                      ; EEPROM:EEPROM_inst|This_IP[23]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.185 ns                 ;
; 1.239 ns                                ; EEPROM:EEPROM_inst|This_IP[10]                      ; EEPROM:EEPROM_inst|This_IP[11]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.190 ns                 ;
; 1.247 ns                                ; MDIO:MDIO_inst|loop_count[1]                        ; MDIO:MDIO_inst|loop_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.198 ns                 ;
; 1.249 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|CS               ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.200 ns                 ;
; 1.254 ns                                ; EEPROM:EEPROM_inst|This_IP[11]                      ; EEPROM:EEPROM_inst|This_IP[12]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.205 ns                 ;
; 1.272 ns                                ; EEPROM:EEPROM_inst|This_IP[12]                      ; EEPROM:EEPROM_inst|This_IP[13]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.223 ns                 ;
; 1.285 ns                                ; EEPROM:EEPROM_inst|This_IP[19]                      ; EEPROM:EEPROM_inst|This_IP[20]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.236 ns                 ;
; 1.292 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.243 ns                 ;
; 1.310 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.261 ns                 ;
; 1.319 ns                                ; EEPROM:EEPROM_inst|This_MAC[11]                     ; EEPROM:EEPROM_inst|This_MAC[12]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.270 ns                 ;
; 1.321 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.271 ns                 ;
; 1.325 ns                                ; EEPROM:EEPROM_inst|This_MAC[2]                      ; EEPROM:EEPROM_inst|This_MAC[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.051 ns                  ; 1.274 ns                 ;
; 1.326 ns                                ; EEPROM:EEPROM_inst|This_MAC[46]                     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.277 ns                 ;
; 1.332 ns                                ; EEPROM:EEPROM_inst|SI                               ; EEPROM:EEPROM_inst|SI               ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.283 ns                 ;
; 1.332 ns                                ; EEPROM:EEPROM_inst|This_IP[4]                       ; EEPROM:EEPROM_inst|This_IP[5]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.283 ns                 ;
; 1.341 ns                                ; EEPROM:EEPROM_inst|This_MAC[3]                      ; EEPROM:EEPROM_inst|This_MAC[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.047 ns                  ; 1.294 ns                 ;
; 1.356 ns                                ; EEPROM:EEPROM_inst|This_MAC[9]                      ; EEPROM:EEPROM_inst|This_MAC[10]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.307 ns                 ;
; 1.371 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.323 ns                 ;
; 1.382 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[3]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.051 ns                  ; 1.331 ns                 ;
; 1.385 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[4]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.051 ns                  ; 1.334 ns                 ;
; 1.386 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.338 ns                 ;
; 1.388 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                        ; EEPROM:EEPROM_inst|EEPROM[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.339 ns                 ;
; 1.389 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.339 ns                 ;
; 1.389 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.339 ns                 ;
; 1.390 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.340 ns                 ;
; 1.390 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.340 ns                 ;
; 1.401 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|mask[4]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.051 ns                  ; 1.350 ns                 ;
; 1.405 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|mask[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.051 ns                  ; 1.354 ns                 ;
; 1.411 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.361 ns                 ;
; 1.411 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.361 ns                 ;
; 1.411 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[3]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.361 ns                 ;
; 1.411 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.361 ns                 ;
; 1.411 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.361 ns                 ;
; 1.411 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.361 ns                 ;
; 1.411 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[4]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.361 ns                 ;
; 1.411 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[6]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.361 ns                 ;
; 1.411 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[5]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.361 ns                 ;
; 1.412 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                        ; EEPROM:EEPROM_inst|EEPROM[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.363 ns                 ;
; 1.418 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.366 ns                 ;
; 1.420 ns                                ; EEPROM:EEPROM_inst|This_MAC[39]                     ; EEPROM:EEPROM_inst|This_MAC[40]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.040 ns                  ; 1.380 ns                 ;
; 1.436 ns                                ; EEPROM:EEPROM_inst|This_MAC[24]                     ; EEPROM:EEPROM_inst|This_MAC[25]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.059 ns                  ; 1.377 ns                 ;
; 1.439 ns                                ; EEPROM:EEPROM_inst|This_MAC[32]                     ; EEPROM:EEPROM_inst|This_MAC[33]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.059 ns                  ; 1.380 ns                 ;
; 1.450 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|SCK              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.402 ns                 ;
; 1.471 ns                                ; EEPROM:EEPROM_inst|This_IP[7]                       ; EEPROM:EEPROM_inst|This_IP[8]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.421 ns                 ;
; 1.480 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.428 ns                 ;
; 1.481 ns                                ; EEPROM:EEPROM_inst|This_MAC[35]                     ; EEPROM:EEPROM_inst|This_MAC[36]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.432 ns                 ;
; 1.483 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[1]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.431 ns                 ;
; 1.484 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.432 ns                 ;
; 1.485 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.433 ns                 ;
; 1.485 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.433 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;              ;              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                           ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; -1.902 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[26]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 0.684 ns                 ;
; -1.902 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[24]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 0.684 ns                 ;
; -1.898 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[37]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.585 ns                   ; 0.687 ns                 ;
; -1.898 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[13]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.583 ns                   ; 0.685 ns                 ;
; -1.888 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[68]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[4]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 0.698 ns                 ;
; -1.886 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[72]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[8]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 0.700 ns                 ;
; -1.876 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[39]                   ; Rx_MAC:Rx_MAC_inst|FromIP[7]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.587 ns                   ; 0.711 ns                 ;
; -1.875 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[12]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 0.711 ns                 ;
; -1.874 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|To_IP[31]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.587 ns                   ; 0.713 ns                 ;
; -1.873 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[29]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.585 ns                   ; 0.712 ns                 ;
; -1.851 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[42]                   ; Rx_MAC:Rx_MAC_inst|FromIP[10]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 0.723 ns                 ;
; -1.840 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[43]                   ; Rx_MAC:Rx_MAC_inst|FromIP[11]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 0.734 ns                 ;
; -1.830 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[44]                   ; Rx_MAC:Rx_MAC_inst|FromIP[12]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 0.744 ns                 ;
; -1.726 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                   ; Rx_MAC:Rx_MAC_inst|FromPort[1]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 0.848 ns                 ;
; -1.719 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.571 ns                   ; 0.852 ns                 ;
; -1.708 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|To_IP[29]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 0.865 ns                 ;
; -1.707 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                   ; Rx_MAC:Rx_MAC_inst|FromPort[2]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 0.866 ns                 ;
; -1.707 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[34]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 0.866 ns                 ;
; -1.706 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[13]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.585 ns                   ; 0.879 ns                 ;
; -1.705 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[5]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.585 ns                   ; 0.880 ns                 ;
; -1.704 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[18]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 0.882 ns                 ;
; -1.694 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|IP_lease[0]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.560 ns                   ; 0.866 ns                 ;
; -1.694 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[9]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 0.880 ns                 ;
; -1.694 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[13]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 0.880 ns                 ;
; -1.691 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[21]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.585 ns                   ; 0.894 ns                 ;
; -1.685 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                  ; Rx_MAC:Rx_MAC_inst|FromPort[15]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 0.888 ns                 ;
; -1.682 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[47]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 0.891 ns                 ;
; -1.680 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|To_IP[30]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.587 ns                   ; 0.907 ns                 ;
; -1.678 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|To_IP[23]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 0.895 ns                 ;
; -1.676 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[36]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.583 ns                   ; 0.907 ns                 ;
; -1.675 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[38]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.583 ns                   ; 0.908 ns                 ;
; -1.667 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[41]                   ; Rx_MAC:Rx_MAC_inst|FromIP[9]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 0.919 ns                 ;
; -1.639 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[45]                   ; Rx_MAC:Rx_MAC_inst|FromIP[13]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 0.935 ns                 ;
; -1.545 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[46]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.029 ns                 ;
; -1.541 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                  ; Rx_MAC:Rx_MAC_inst|FromPort[14]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.033 ns                 ;
; -1.520 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[41]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.053 ns                 ;
; -1.518 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                  ; Rx_MAC:Rx_MAC_inst|FromPort[9]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.055 ns                 ;
; -1.516 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                  ; Rx_MAC:Rx_MAC_inst|FromPort[7]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.057 ns                 ;
; -1.515 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[21]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 1.071 ns                 ;
; -1.515 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[8]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.571 ns                   ; 1.056 ns                 ;
; -1.513 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[39]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.060 ns                 ;
; -1.512 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                   ; Rx_MAC:Rx_MAC_inst|To_IP[22]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.061 ns                 ;
; -1.511 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[7]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.571 ns                   ; 1.060 ns                 ;
; -1.505 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[0]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 1.081 ns                 ;
; -1.501 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                  ; Rx_MAC:Rx_MAC_inst|FromPort[11]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.072 ns                 ;
; -1.500 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[43]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.073 ns                 ;
; -1.483 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[21]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.094 ns                 ;
; -1.425 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[45]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.151 ns                 ;
; -1.424 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                  ; Rx_MAC:Rx_MAC_inst|FromPort[13]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.152 ns                 ;
; -1.413 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[8]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.571 ns                   ; 1.158 ns                 ;
; -1.412 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[18][5]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.162 ns                 ;
; -1.410 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[12]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.163 ns                 ;
; -1.408 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                  ; Rx_MAC:Rx_MAC_inst|FromPort[4]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.584 ns                   ; 1.176 ns                 ;
; -1.403 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[14]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.570 ns                   ; 1.167 ns                 ;
; -1.393 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[20]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.594 ns                   ; 1.201 ns                 ;
; -1.374 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                  ; Rx_MAC:Rx_MAC_inst|FromPort[6]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.581 ns                   ; 1.207 ns                 ;
; -1.364 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[33]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.581 ns                   ; 1.217 ns                 ;
; -1.362 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[2]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.214 ns                 ;
; -1.361 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[10]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.215 ns                 ;
; -1.356 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                   ; Rx_MAC:Rx_MAC_inst|FromIP[19]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.578 ns                   ; 1.222 ns                 ;
; -1.333 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[14]~_Duplicate_2 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.569 ns                   ; 1.236 ns                 ;
; -1.304 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|ToPort[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.272 ns                 ;
; -1.295 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[37]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.591 ns                   ; 1.296 ns                 ;
; -1.289 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[35]                   ; Rx_MAC:Rx_MAC_inst|FromIP[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.570 ns                   ; 1.281 ns                 ;
; -1.280 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                   ; Rx_MAC:Rx_MAC_inst|FromIP[31]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.293 ns                 ;
; -1.280 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[11]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.571 ns                   ; 1.291 ns                 ;
; -1.277 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[33]                   ; Rx_MAC:Rx_MAC_inst|FromIP[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.571 ns                   ; 1.294 ns                 ;
; -1.252 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                   ; Rx_MAC:Rx_MAC_inst|ToPort[11]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.322 ns                 ;
; -1.238 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[15]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.569 ns                   ; 1.331 ns                 ;
; -1.229 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[12]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.570 ns                   ; 1.341 ns                 ;
; -1.228 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                   ; Rx_MAC:Rx_MAC_inst|FromIP[14]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.335 ns                 ;
; -1.225 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[36]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.583 ns                   ; 1.358 ns                 ;
; -1.222 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[14]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.355 ns                 ;
; -1.220 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[10]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.571 ns                   ; 1.351 ns                 ;
; -1.217 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[30]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.591 ns                   ; 1.374 ns                 ;
; -1.206 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                  ; Rx_MAC:Rx_MAC_inst|FromPort[12]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.370 ns                 ;
; -1.206 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[44]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.370 ns                 ;
; -1.201 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[13]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 1.385 ns                 ;
; -1.200 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                   ; Rx_MAC:Rx_MAC_inst|To_IP[18]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.373 ns                 ;
; -1.198 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[26][5]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.376 ns                 ;
; -1.196 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                   ; Rx_MAC:Rx_MAC_inst|FromPort[0]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.380 ns                 ;
; -1.195 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[32]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.381 ns                 ;
; -1.191 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                   ; Rx_MAC:Rx_MAC_inst|To_IP[19]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.382 ns                 ;
; -1.187 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_2  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.366 ns                 ;
; -1.186 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[47]                   ; Rx_MAC:Rx_MAC_inst|FromIP[15]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.588 ns                   ; 1.402 ns                 ;
; -1.151 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                    ; Rx_MAC:Rx_MAC_inst|To_IP[8]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.565 ns                   ; 1.414 ns                 ;
; -1.145 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[31]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.599 ns                   ; 1.454 ns                 ;
; -1.130 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[37]                   ; Rx_MAC:Rx_MAC_inst|FromIP[5]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.591 ns                   ; 1.461 ns                 ;
; -1.114 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                   ; Rx_MAC:Rx_MAC_inst|FromIP[25]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.578 ns                   ; 1.464 ns                 ;
; -1.093 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                   ; Rx_MAC:Rx_MAC_inst|FromIP[27]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.583 ns                   ; 1.490 ns                 ;
; -1.085 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[4]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.584 ns                   ; 1.499 ns                 ;
; -1.085 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|To_IP[6]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.582 ns                   ; 1.497 ns                 ;
; -1.078 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[29]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 1.508 ns                 ;
; -1.068 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[1]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.568 ns                   ; 1.500 ns                 ;
; -1.054 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[38]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.599 ns                   ; 1.545 ns                 ;
; -1.052 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[10]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.522 ns                 ;
; -1.052 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[2]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.568 ns                   ; 1.516 ns                 ;
; -1.046 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[27]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.531 ns                 ;
; -1.045 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[9]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.529 ns                 ;
; -1.040 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[26]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 1.546 ns                 ;
; -1.031 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[5]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.543 ns                 ;
; -1.019 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                   ; Rx_MAC:Rx_MAC_inst|FromIP[30]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.560 ns                   ; 1.541 ns                 ;
; -1.018 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[22]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.591 ns                   ; 1.573 ns                 ;
; -1.016 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                   ; Rx_MAC:Rx_MAC_inst|To_IP[12]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.581 ns                   ; 1.565 ns                 ;
; -1.013 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[20]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.563 ns                 ;
; -1.008 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|ToPort[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.569 ns                 ;
; -0.998 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[58][5]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.579 ns                 ;
; -0.998 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|ToPort[12]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.582 ns                   ; 1.584 ns                 ;
; -0.992 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[23]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.585 ns                 ;
; -0.990 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[25]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.588 ns                   ; 1.598 ns                 ;
; -0.988 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|IP_lease[3]~_Duplicate_1  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.043 ns                   ; 1.055 ns                 ;
; -0.985 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[54]                   ; Rx_MAC:Rx_MAC_inst|FromIP[22]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.583 ns                   ; 1.598 ns                 ;
; -0.982 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[10]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.592 ns                   ; 1.610 ns                 ;
; -0.974 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[36]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[20]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.597 ns                   ; 1.623 ns                 ;
; -0.966 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                   ; Rx_MAC:Rx_MAC_inst|FromIP[26]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.560 ns                   ; 1.594 ns                 ;
; -0.966 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|ping_data[30][1]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.597 ns                 ;
; -0.965 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|ping_data[28][1]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.598 ns                 ;
; -0.963 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[23]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.603 ns                   ; 1.640 ns                 ;
; -0.960 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[15]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.603 ns                   ; 1.643 ns                 ;
; -0.959 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[72]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[16]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.594 ns                   ; 1.635 ns                 ;
; -0.956 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                   ; Rx_MAC:Rx_MAC_inst|FromIP[21]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.586 ns                   ; 1.630 ns                 ;
; -0.955 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[14]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.584 ns                   ; 1.629 ns                 ;
; -0.953 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[35]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.578 ns                   ; 1.625 ns                 ;
; -0.952 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[47]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[31]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.597 ns                   ; 1.645 ns                 ;
; -0.949 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[29]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.582 ns                   ; 1.633 ns                 ;
; -0.946 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[2]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.571 ns                   ; 1.625 ns                 ;
; -0.941 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[28]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.588 ns                   ; 1.647 ns                 ;
; -0.940 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[3]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.567 ns                   ; 1.627 ns                 ;
; -0.892 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                   ; Rx_MAC:Rx_MAC_inst|FromIP[16]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.575 ns                   ; 1.683 ns                 ;
; -0.887 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[31]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.593 ns                   ; 1.706 ns                 ;
; -0.886 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[37]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[21]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.588 ns                   ; 1.702 ns                 ;
; -0.885 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[7]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.573 ns                   ; 1.688 ns                 ;
; -0.881 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|To_IP[21]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.570 ns                   ; 1.689 ns                 ;
; -0.878 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[27]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.580 ns                   ; 1.702 ns                 ;
; -0.876 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[5]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.575 ns                   ; 1.699 ns                 ;
; -0.875 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[16][3]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.566 ns                   ; 1.691 ns                 ;
; -0.874 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[18][3]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.566 ns                   ; 1.692 ns                 ;
; -0.870 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[45]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[29]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.583 ns                   ; 1.713 ns                 ;
; -0.870 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_1 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.063 ns                   ; 1.193 ns                 ;
; -0.869 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[28]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.603 ns                   ; 1.734 ns                 ;
; -0.868 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[34]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.593 ns                   ; 1.725 ns                 ;
; -0.865 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[29]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.575 ns                   ; 1.710 ns                 ;
; -0.858 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                   ; Rx_MAC:Rx_MAC_inst|ToPort[8]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.719 ns                 ;
; -0.852 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[6]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.591 ns                   ; 1.739 ns                 ;
; -0.848 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[24]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.599 ns                   ; 1.751 ns                 ;
; -0.836 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                   ; Rx_MAC:Rx_MAC_inst|FromIP[29]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.727 ns                 ;
; -0.833 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[25]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.066 ns                   ; 1.233 ns                 ;
; -0.832 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                   ; Rx_MAC:Rx_MAC_inst|FromIP[28]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.731 ns                 ;
; -0.830 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[16]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.572 ns                   ; 1.742 ns                 ;
; -0.829 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[34][5]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.747 ns                 ;
; -0.825 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[68]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[12]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.597 ns                   ; 1.772 ns                 ;
; -0.822 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[72]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[24]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.594 ns                   ; 1.772 ns                 ;
; -0.818 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[22]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.759 ns                 ;
; -0.818 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                   ; Rx_MAC:Rx_MAC_inst|ToPort[9]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.575 ns                   ; 1.757 ns                 ;
; -0.813 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[39]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.591 ns                   ; 1.778 ns                 ;
; -0.808 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                   ; Rx_MAC:Rx_MAC_inst|ToPort[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.575 ns                   ; 1.767 ns                 ;
; -0.791 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[47]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.582 ns                   ; 1.791 ns                 ;
; -0.787 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                    ; Rx_MAC:Rx_MAC_inst|DHCP_IP[8]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.580 ns                   ; 1.793 ns                 ;
; -0.786 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|ToPort[14]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.582 ns                   ; 1.796 ns                 ;
; -0.782 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[11]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.590 ns                   ; 1.808 ns                 ;
; -0.771 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[21]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.806 ns                 ;
; -0.770 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[36]                   ; Rx_MAC:Rx_MAC_inst|FromIP[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.588 ns                   ; 1.818 ns                 ;
; -0.770 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                   ; Rx_MAC:Rx_MAC_inst|ToPort[10]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.807 ns                 ;
; -0.769 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[32]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.600 ns                   ; 1.831 ns                 ;
; -0.767 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.571 ns                   ; 1.804 ns                 ;
; -0.760 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                  ; Rx_MAC:Rx_MAC_inst|FromPort[8]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.816 ns                 ;
; -0.760 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[40]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.816 ns                 ;
; -0.757 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|To_IP[4]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.572 ns                   ; 1.815 ns                 ;
; -0.749 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[17]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.579 ns                   ; 1.830 ns                 ;
; -0.739 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[19]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.838 ns                 ;
; -0.736 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                   ; Rx_MAC:Rx_MAC_inst|ToPort[5]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.588 ns                   ; 1.852 ns                 ;
; -0.727 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[30]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.575 ns                   ; 1.848 ns                 ;
; -0.706 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[25]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.575 ns                   ; 1.869 ns                 ;
; -0.701 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[24]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.605 ns                   ; 1.904 ns                 ;
; -0.694 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|ping_data[34][1]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.569 ns                   ; 1.875 ns                 ;
; -0.687 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                   ; Rx_MAC:Rx_MAC_inst|To_IP[10]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.582 ns                   ; 1.895 ns                 ;
; -0.661 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[30]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.913 ns                 ;
; -0.656 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[42]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.591 ns                   ; 1.935 ns                 ;
; -0.654 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[22]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.588 ns                   ; 1.934 ns                 ;
; -0.654 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[6]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.588 ns                   ; 1.934 ns                 ;
; -0.647 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|IP_lease[9]~_Duplicate_2  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.560 ns                   ; 1.913 ns                 ;
; -0.645 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|To_IP[7]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.564 ns                   ; 1.919 ns                 ;
; -0.643 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[11]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.584 ns                   ; 1.941 ns                 ;
; -0.642 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[68]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[20]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.590 ns                   ; 1.948 ns                 ;
; -0.630 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[17]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.944 ns                 ;
; -0.623 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[14]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.590 ns                   ; 1.967 ns                 ;
; -0.603 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                   ; Rx_MAC:Rx_MAC_inst|FromIP[17]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.971 ns                 ;
; -0.602 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                   ; Rx_MAC:Rx_MAC_inst|FromIP[18]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.588 ns                   ; 1.986 ns                 ;
; -0.595 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[17]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.576 ns                   ; 1.981 ns                 ;
; -0.594 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[31]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.595 ns                   ; 2.001 ns                 ;
; -0.587 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[12]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.987 ns                 ;
; -0.587 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_1  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.044 ns                   ; 1.457 ns                 ;
; -0.586 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[20]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.577 ns                   ; 1.991 ns                 ;
; -0.585 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                  ; Rx_MAC:Rx_MAC_inst|FromPort[5]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.566 ns                   ; 1.981 ns                 ;
; -0.575 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[16]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.571 ns                   ; 1.996 ns                 ;
; -0.574 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[46][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.983 ns                 ;
; -0.573 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[44][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.984 ns                 ;
; -0.573 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|IP_lease[9]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.053 ns                   ; 1.480 ns                 ;
; -0.572 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[20]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.567 ns                   ; 1.995 ns                 ;
; -0.572 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[20]~_Duplicate_2 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.567 ns                   ; 1.995 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;              ;              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Slack ; Required tsu ; Actual tsu ; From                                                                                                                                          ; To                                                                                                                           ; To Clock     ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A   ; None         ; 3.582 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.582 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.582 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.582 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.516 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                            ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.965 ns   ; ATLAS_A7                                                                                                                                      ; NWire_rcv:MDC[3].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 2.630 ns   ; ATLAS_A12                                                                                                                                     ; NWire_rcv:SPD|d0                                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 2.622 ns   ; ATLAS_A8                                                                                                                                      ; NWire_rcv:MDC[2].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 2.579 ns   ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.577 ns   ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.514 ns   ; ATLAS_A9                                                                                                                                      ; NWire_rcv:MDC[1].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 2.430 ns   ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.427 ns   ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.408 ns   ; ATLAS_A11                                                                                                                                     ; NWire_rcv:P_MIC|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 2.397 ns   ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.396 ns   ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.370 ns   ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.369 ns   ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.124 ns   ; ATLAS_A10                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 0.510 ns   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0] ; PHY_CLK125   ;
; N/A   ; None         ; 0.422 ns   ; ATLAS_C22                                                                                                                                     ; cdc_sync:cdc_c22|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 0.229 ns   ; ATLAS_C15                                                                                                                                     ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; 0.117 ns   ; ATLAS_A6                                                                                                                                      ; NWire_rcv:m_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 0.004 ns   ; ATLAS_A4                                                                                                                                      ; NWire_rcv:m_ver2|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[4]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[5]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[7]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[6]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[1]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[0]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[3]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[2]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[9]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[8]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[11]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.005 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[10]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[20]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[22]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[23]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[21]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[17]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[16]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[19]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[18]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[15]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[12]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[14]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.028 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[13]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.091 ns  ; ATLAS_A5                                                                                                                                      ; NWire_rcv:p_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; -0.149 ns  ; ATLAS_C23                                                                                                                                     ; cdc_sync:cdc_c23|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; -2.513 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|MDIO                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; -2.638 ns  ; IN1                                                                                                                                           ; debounce:de_dot|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -2.771 ns  ; IN0                                                                                                                                           ; debounce:de_dash|pb_history[0]                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -2.955 ns  ; IN2                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -3.181 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[1]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -3.181 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[2]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -3.191 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[0]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -3.339 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[5]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -3.339 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[6]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -3.339 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[4]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -3.339 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[1]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -3.339 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[3]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -3.339 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[2]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -3.339 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[0]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -3.401 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -4.425 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[4]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -4.425 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[0]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -4.425 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[1]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -4.425 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[2]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -4.425 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[3]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -4.946 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write[0]                                                                                                      ; PHY_CLK125   ;
; N/A   ; None         ; -5.562 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write_done                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -5.824 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -6.074 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -6.228 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|REG_data[0][9]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -6.410 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|previous_speed                                                                                                ; PHY_CLK125   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                                 ; To                                                                                                                                           ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; N/A   ; None         ; 19.109 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.039 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 18.855 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 18.678 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 18.653 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 18.411 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 18.297 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 17.303 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.233 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.049 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.872 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.059 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.999 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.836 ns  ; MDIO:MDIO_inst|MDIO                                                                                                                                                                  ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.792 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.782 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.760 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.743 ns  ; MDIO:MDIO_inst|MDIO2                                                                                                                                                                 ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.743 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage2_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.657 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage4_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.656 ns  ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                                               ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 15.600 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.544 ns  ; NWire_xmit:ser_no|NW_state.NW_DATA_Q1                                                                                                                                                ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 15.466 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.438 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.314 ns  ; PHY_MDIO_clk                                                                                                                                                                         ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 15.234 ns  ; EEPROM:EEPROM_inst|CS                                                                                                                                                                ; NODE_ADDR_CS                                                                                                                                 ; PHY_CLK125 ;
; N/A   ; None         ; 15.180 ns  ; NWire_xmit:ser_no|id[0]                                                                                                                                                              ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 15.101 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 14.868 ns  ; NWire_xmit:CCxmit|id[0]                                                                                                                                                              ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 14.252 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q1                                                                                                                                                ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 13.938 ns  ; I2C_Master:I2C_Master_inst|SDA_I                                                                                                                                                     ; ATLAS_A21                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 13.898 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                               ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 13.865 ns  ; I2C_Master:I2C_Master_inst|SCL_I                                                                                                                                                     ; ATLAS_A20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 13.824 ns  ; EEPROM:EEPROM_inst|SCK                                                                                                                                                               ; SCK                                                                                                                                          ; PHY_CLK125 ;
; N/A   ; None         ; 13.608 ns  ; EEPROM:EEPROM_inst|SI                                                                                                                                                                ; SI                                                                                                                                           ; PHY_CLK125 ;
; N/A   ; None         ; 13.512 ns  ; Led_flash:Flash_LED9|LED                                                                                                                                                             ; RAM_A11                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 13.348 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ;
; N/A   ; None         ; 12.512 ns  ; Led_control:Control_LED1|LED                                                                                                                                                         ; RAM_A6                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 12.147 ns  ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; RAM_A1                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.918 ns  ; NWire_xmit:P_IQPWM|id[0]                                                                                                                                                             ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.675 ns  ; Led_control:Control_LED0|LED                                                                                                                                                         ; RAM_A0                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.520 ns  ; NWire_rcv:SPD|DIFF_CLK.xr2                                                                                                                                                           ; ATLAS_C21                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.336 ns  ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23                                                                                                                                              ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.264 ns  ; NWire_xmit:M_LRAudio|id[0]                                                                                                                                                           ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.239 ns  ; Led_flash:Flash_LED8|LED                                                                                                                                                             ; RAM_A10                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 11.088 ns  ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                 ; NCONFIG                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 11.054 ns  ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23                                                                                                                                            ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.024 ns  ; Led_flash:Flash_LED4|LED                                                                                                                                                             ; RAM_A4                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.014 ns  ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q1                                                                                                                                               ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.958 ns  ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; RAM_A2                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 10.735 ns  ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1                                                                                                                                             ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.715 ns  ; Led_flash:Flash_LED11|LED                                                                                                                                                            ; RAM_A13                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 10.621 ns  ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; RAM_A3                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 10.535 ns  ; Led_flash:Flash_LED5|LED                                                                                                                                                             ; RAM_A5                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 10.219 ns  ; Led_flash:Flash_LED7|LED                                                                                                                                                             ; RAM_A7                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 10.044 ns  ; Led_flash:Flash_LED10|LED                                                                                                                                                            ; RAM_A12                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 9.858 ns   ; Tx_MAC:Tx_MAC_inst|Tx_CTL                                                                                                                                                            ; PHY_TX_EN                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.787 ns   ; Tx_MAC:Tx_MAC_inst|TD[3]                                                                                                                                                             ; PHY_TX[3]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.474 ns   ; Tx_MAC:Tx_MAC_inst|TD[1]                                                                                                                                                             ; PHY_TX[1]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.467 ns   ; Tx_MAC:Tx_MAC_inst|TD[2]                                                                                                                                                             ; PHY_TX[2]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.453 ns   ; Tx_MAC:Tx_MAC_inst|TD[0]                                                                                                                                                             ; PHY_TX[0]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 8.209 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                        ; PHY_TX_CLOCK                                                                                                                                 ; PHY_CLK125 ;
; N/A   ; None         ; 8.182 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;
; N/A   ; None         ; 7.505 ns   ; HB_counter[25]                                                                                                                                                                       ; HEART_BEAT                                                                                                                                   ; PHY_CLK125 ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Minimum Slack ; Required th ; Actual th ; From                                                                                                                                          ; To                                                                                                                           ; To Clock     ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A           ; None        ; 6.601 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|previous_speed                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 6.419 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|REG_data[0][9]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 6.265 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; 6.015 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 5.753 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write_done                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 5.137 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write[0]                                                                                                      ; PHY_CLK125   ;
; N/A           ; None        ; 4.616 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[4]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 4.616 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[0]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 4.616 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[1]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 4.616 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[2]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 4.616 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[3]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.592 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 3.530 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[5]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 3.530 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[6]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 3.530 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[4]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 3.530 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[1]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 3.530 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[3]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 3.530 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[2]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 3.530 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[0]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 3.382 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[0]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 3.372 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[1]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 3.372 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[2]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 3.146 ns  ; IN2                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 2.962 ns  ; IN0                                                                                                                                           ; debounce:de_dash|pb_history[0]                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; 2.829 ns  ; IN1                                                                                                                                           ; debounce:de_dot|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 2.704 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|MDIO                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; 0.340 ns  ; ATLAS_C23                                                                                                                                     ; cdc_sync:cdc_c23|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A           ; None        ; 0.282 ns  ; ATLAS_A5                                                                                                                                      ; NWire_rcv:p_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[20]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[22]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[23]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[21]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[17]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[16]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[19]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[18]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[15]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[12]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[14]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.219 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[13]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[4]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[5]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[7]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[6]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[1]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[0]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[3]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[2]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[9]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[8]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[11]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.196 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[10]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.187 ns  ; ATLAS_A4                                                                                                                                      ; NWire_rcv:m_ver2|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; 0.074 ns  ; ATLAS_A6                                                                                                                                      ; NWire_rcv:m_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -0.038 ns ; ATLAS_C15                                                                                                                                     ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; -0.231 ns ; ATLAS_C22                                                                                                                                     ; cdc_sync:cdc_c22|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A           ; None        ; -0.319 ns ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0] ; PHY_CLK125   ;
; N/A           ; None        ; -1.933 ns ; ATLAS_A10                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.178 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.179 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.205 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.206 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.217 ns ; ATLAS_A11                                                                                                                                     ; NWire_rcv:P_MIC|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -2.236 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.239 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.323 ns ; ATLAS_A9                                                                                                                                      ; NWire_rcv:MDC[1].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.386 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.388 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.431 ns ; ATLAS_A8                                                                                                                                      ; NWire_rcv:MDC[2].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.439 ns ; ATLAS_A12                                                                                                                                     ; NWire_rcv:SPD|d0                                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; -2.774 ns ; ATLAS_A7                                                                                                                                      ; NWire_rcv:MDC[3].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -3.325 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                            ; PHY_RX_CLOCK ;
; N/A           ; None        ; -3.391 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -3.391 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -3.391 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -3.391 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ATLAS_C18                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A20                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A21                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C19                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C20                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C21                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C24                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A0                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A1                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A2                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A3                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A4                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A5                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A6                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A7                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A8                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A9                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A10                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A11                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A12                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A13                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEART_BEAT                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[0]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[1]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[2]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[3]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_EN                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDC                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_RESET_N                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SCK                              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SI                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NCONFIG                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDIO                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+--------------------------------------------------------------------------------------+
; Input Transition Times                                                               ;
+-----------------------------------+--------------+-----------------+-----------------+
; Pin                               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------+--------------+-----------------+-----------------+
; PHY_INT_N                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_25MHZ                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_MDIO                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_CLK125                        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_DV                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MODE2                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX_CLOCK                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONFIG                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cycloneii_asmiblock2~ALTERA_DATA0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[0]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[2]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[1]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[3]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C23                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C22                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C15                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN2                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN0                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN1                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A12                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A6                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A5                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A4                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A11                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A9                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A8                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A10                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A7                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_C18                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A20                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A21                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C19                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C20                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C21                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C24                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A0                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A1                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A2                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A3                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A5                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A7                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A8                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A9                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A11                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; RAM_A12                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A13                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; HEART_BEAT                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; SCK                              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; SI                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.34 V              ; -0.00834 V          ; 0.106 V                              ; 0.015 V                              ; 6.53e-010 s                 ; 5.54e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.34 V             ; -0.00834 V         ; 0.106 V                             ; 0.015 V                             ; 6.53e-010 s                ; 5.54e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; PHY_MDIO                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.0034 V           ; 0.118 V                              ; 0.019 V                              ; 8.67e-010 s                 ; 1.08e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.0034 V          ; 0.118 V                             ; 0.019 V                             ; 8.67e-010 s                ; 1.08e-009 s                ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_C18     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; ATLAS_A20     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; ATLAS_A21     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C19     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C20     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C21     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C24     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A5        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A7        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A9        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; RAM_A12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEART_BEAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; PHY_TX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; PHY_RESET_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 08 21:14:05 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Metis -c Metis --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "PHY_RX_CLOCK" is an undefined clock
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" input frequency requirement of 48.0 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" input frequency requirement of 12.5 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" input frequency requirement of 0.8 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Rx_MAC:Rx_MAC_inst|PHY_100T_state" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -4.018 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "reset" and destination register "NWire_rcv:m_ver2|DB_LEN[1][4]"
    Info: + Largest register to register requirement is 0.568 ns
        Info: + Setup relationship between source and destination is 0.833 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.702 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.392 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2343; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.339 ns) + CELL(0.680 ns) = 4.392 ns; Loc. = FF_X41_Y9_N11; Fanout = 5; REG Node = 'NWire_rcv:m_ver2|DB_LEN[1][4]'
                Info: Total cell delay = 0.680 ns ( 15.48 % )
                Info: Total interconnect delay = 3.712 ns ( 84.52 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.417 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 645; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.364 ns) + CELL(0.680 ns) = 4.417 ns; Loc. = FF_X50_Y22_N13; Fanout = 1016; REG Node = 'reset'
                Info: Total cell delay = 0.680 ns ( 15.40 % )
                Info: Total interconnect delay = 3.737 ns ( 84.60 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 4.586 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X50_Y22_N13; Fanout = 1016; REG Node = 'reset'
        Info: 2: + IC(0.388 ns) + CELL(0.177 ns) = 0.565 ns; Loc. = LCCOMB_X50_Y22_N24; Fanout = 352; COMB Node = 'IF_rst~0'
        Info: 3: + IC(2.136 ns) + CELL(0.177 ns) = 2.878 ns; Loc. = LCCOMB_X37_Y9_N4; Fanout = 72; COMB Node = 'NWire_rcv:m_ver2|DB_LEN[0][11]~1'
        Info: 4: + IC(0.913 ns) + CELL(0.795 ns) = 4.586 ns; Loc. = FF_X41_Y9_N11; Fanout = 5; REG Node = 'NWire_rcv:m_ver2|DB_LEN[1][4]'
        Info: Total cell delay = 1.149 ns ( 25.05 % )
        Info: Total interconnect delay = 3.437 ns ( 74.95 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' along 1069 path(s). See Report window for details.
Info: Slack time is 9.74 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]" and destination register "ASMI_interface:ASMI_int_inst|address[22]"
    Info: Fmax is 48.73 MHz (period= 20.52 ns)
    Info: + Largest register to register requirement is 19.762 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 21.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.409 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.356 ns) + CELL(0.680 ns) = 4.409 ns; Loc. = FF_X46_Y30_N13; Fanout = 6; REG Node = 'ASMI_interface:ASMI_int_inst|address[22]'
                Info: Total cell delay = 0.680 ns ( 15.42 % )
                Info: Total interconnect delay = 3.729 ns ( 84.58 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.407 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.354 ns) + CELL(0.680 ns) = 4.407 ns; Loc. = FF_X43_Y33_N25; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]'
                Info: Total cell delay = 0.680 ns ( 15.43 % )
                Info: Total interconnect delay = 3.727 ns ( 84.57 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 10.022 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X43_Y33_N25; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]'
        Info: 2: + IC(0.986 ns) + CELL(0.565 ns) = 1.551 ns; Loc. = LCCOMB_X43_Y34_N14; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~11'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.624 ns; Loc. = LCCOMB_X43_Y34_N16; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~13'
        Info: 4: + IC(0.000 ns) + CELL(0.607 ns) = 2.231 ns; Loc. = LCCOMB_X43_Y34_N18; Fanout = 1; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~14'
        Info: 5: + IC(0.486 ns) + CELL(0.398 ns) = 3.115 ns; Loc. = LCCOMB_X43_Y34_N24; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~1'
        Info: 6: + IC(0.254 ns) + CELL(0.177 ns) = 3.546 ns; Loc. = LCCOMB_X43_Y34_N26; Fanout = 4; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~2'
        Info: 7: + IC(0.895 ns) + CELL(0.177 ns) = 4.618 ns; Loc. = LCCOMB_X42_Y31_N30; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|always0~0'
        Info: 8: + IC(1.072 ns) + CELL(0.552 ns) = 6.242 ns; Loc. = LCCOMB_X49_Y30_N0; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~1'
        Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 6.315 ns; Loc. = LCCOMB_X49_Y30_N2; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~4'
        Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 6.388 ns; Loc. = LCCOMB_X49_Y30_N4; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~7'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 6.461 ns; Loc. = LCCOMB_X49_Y30_N6; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~10'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 6.534 ns; Loc. = LCCOMB_X49_Y30_N8; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~13'
        Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 6.607 ns; Loc. = LCCOMB_X49_Y30_N10; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~16'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 6.680 ns; Loc. = LCCOMB_X49_Y30_N12; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~19'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 6.753 ns; Loc. = LCCOMB_X49_Y30_N14; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~22'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 6.826 ns; Loc. = LCCOMB_X49_Y30_N16; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~25'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 6.899 ns; Loc. = LCCOMB_X49_Y30_N18; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~28'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 6.972 ns; Loc. = LCCOMB_X49_Y30_N20; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~31'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 7.045 ns; Loc. = LCCOMB_X49_Y30_N22; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~34'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 7.118 ns; Loc. = LCCOMB_X49_Y30_N24; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~37'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 7.191 ns; Loc. = LCCOMB_X49_Y30_N26; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~40'
        Info: 22: + IC(0.000 ns) + CELL(0.607 ns) = 7.798 ns; Loc. = LCCOMB_X49_Y30_N28; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~42'
        Info: 23: + IC(0.855 ns) + CELL(0.453 ns) = 9.106 ns; Loc. = LCCOMB_X46_Y30_N16; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~44'
        Info: 24: + IC(0.451 ns) + CELL(0.465 ns) = 10.022 ns; Loc. = FF_X46_Y30_N13; Fanout = 6; REG Node = 'ASMI_interface:ASMI_int_inst|address[22]'
        Info: Total cell delay = 5.023 ns ( 50.12 % )
        Info: Total interconnect delay = 4.999 ns ( 49.88 % )
Info: Slack time is -1.416 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "EEPROM:EEPROM_inst|This_IP[10]" and destination register "Assigned_IP_valid"
    Info: + Largest register to register requirement is 2.253 ns
        Info: + Setup relationship between source and destination is 1.535 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.958 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.416 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 645; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.363 ns) + CELL(0.680 ns) = 4.416 ns; Loc. = FF_X12_Y31_N1; Fanout = 63; REG Node = 'Assigned_IP_valid'
                Info: Total cell delay = 0.680 ns ( 15.40 % )
                Info: Total interconnect delay = 3.736 ns ( 84.60 % )
            Info: - Longest clock path from clock "PHY_MDIO_clk" to source register is 3.458 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y42_N29; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.446 ns) + CELL(0.000 ns) = 1.446 ns; Loc. = CLKCTRL_G13; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.332 ns) + CELL(0.680 ns) = 3.458 ns; Loc. = FF_X7_Y31_N11; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|This_IP[10]'
                Info: Total cell delay = 0.680 ns ( 19.66 % )
                Info: Total interconnect delay = 2.778 ns ( 80.34 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 3.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X7_Y31_N11; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|This_IP[10]'
        Info: 2: + IC(0.484 ns) + CELL(0.486 ns) = 0.970 ns; Loc. = LCCOMB_X7_Y31_N4; Fanout = 1; COMB Node = 'Equal1~2'
        Info: 3: + IC(0.486 ns) + CELL(0.398 ns) = 1.854 ns; Loc. = LCCOMB_X7_Y31_N12; Fanout = 1; COMB Node = 'Equal1~4'
        Info: 4: + IC(0.314 ns) + CELL(0.481 ns) = 2.649 ns; Loc. = LCCOMB_X7_Y31_N26; Fanout = 1; COMB Node = 'Assigned_IP_valid~1'
        Info: 5: + IC(0.728 ns) + CELL(0.177 ns) = 3.554 ns; Loc. = LCCOMB_X12_Y31_N0; Fanout = 1; COMB Node = 'Assigned_IP_valid~2'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 3.669 ns; Loc. = FF_X12_Y31_N1; Fanout = 63; REG Node = 'Assigned_IP_valid'
        Info: Total cell delay = 1.657 ns ( 45.16 % )
        Info: Total interconnect delay = 2.012 ns ( 54.84 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' along 32 path(s). See Report window for details.
Info: Slack time is -2.464 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "IF_Mic_boost" and destination register "I2C_Master:I2C_Master_inst|state[1]"
    Info: + Largest register to register requirement is -0.249 ns
        Info: + Setup relationship between source and destination is 0.001 ns
            Info: + Latch edge is 0.001 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.010 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.387 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.334 ns) + CELL(0.680 ns) = 4.387 ns; Loc. = FF_X57_Y20_N25; Fanout = 16; REG Node = 'I2C_Master:I2C_Master_inst|state[1]'
                Info: Total cell delay = 0.680 ns ( 15.50 % )
                Info: Total interconnect delay = 3.707 ns ( 84.50 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.397 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2343; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.344 ns) + CELL(0.680 ns) = 4.397 ns; Loc. = FF_X56_Y20_N7; Fanout = 3; REG Node = 'IF_Mic_boost'
                Info: Total cell delay = 0.680 ns ( 15.47 % )
                Info: Total interconnect delay = 3.717 ns ( 84.53 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 2.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X56_Y20_N7; Fanout = 3; REG Node = 'IF_Mic_boost'
        Info: 2: + IC(0.390 ns) + CELL(0.177 ns) = 0.567 ns; Loc. = LCCOMB_X56_Y20_N16; Fanout = 2; COMB Node = 'I2C_Master:I2C_Master_inst|setup[1]~0'
        Info: 3: + IC(0.271 ns) + CELL(0.177 ns) = 1.015 ns; Loc. = LCCOMB_X56_Y20_N2; Fanout = 3; COMB Node = 'I2C_Master:I2C_Master_inst|Selector1~0'
        Info: 4: + IC(0.282 ns) + CELL(0.177 ns) = 1.474 ns; Loc. = LCCOMB_X56_Y20_N14; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|Selector2~0'
        Info: 5: + IC(0.449 ns) + CELL(0.177 ns) = 2.100 ns; Loc. = LCCOMB_X57_Y20_N24; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|state[1]~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 2.215 ns; Loc. = FF_X57_Y20_N25; Fanout = 16; REG Node = 'I2C_Master:I2C_Master_inst|state[1]'
        Info: Total cell delay = 0.823 ns ( 37.16 % )
        Info: Total interconnect delay = 1.392 ns ( 62.84 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' along 19 path(s). See Report window for details.
Info: Slack time is -2.108 ns for clock "PHY_CLK125" between source register "IF_I_PWM[4]" and destination register "NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]"
    Info: + Largest register to register requirement is -1.253 ns
        Info: + Setup relationship between source and destination is 0.125 ns
            Info: + Latch edge is 0.166 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.041 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.138 ns
            Info: + Shortest clock path from clock "PHY_CLK125" to destination register is 3.282 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.387 ns) + CELL(0.680 ns) = 3.282 ns; Loc. = FF_X37_Y20_N3; Fanout = 1; REG Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]'
                Info: Total cell delay = 1.698 ns ( 51.74 % )
                Info: Total interconnect delay = 1.584 ns ( 48.26 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.420 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2343; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.367 ns) + CELL(0.680 ns) = 4.420 ns; Loc. = FF_X38_Y20_N23; Fanout = 1; REG Node = 'IF_I_PWM[4]'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.740 ns ( 84.62 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 0.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y20_N23; Fanout = 1; REG Node = 'IF_I_PWM[4]'
        Info: 2: + IC(0.563 ns) + CELL(0.177 ns) = 0.740 ns; Loc. = LCCOMB_X37_Y20_N2; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.855 ns; Loc. = FF_X37_Y20_N3; Fanout = 1; REG Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]'
        Info: Total cell delay = 0.292 ns ( 34.15 % )
        Info: Total interconnect delay = 0.563 ns ( 65.85 % )
Warning: Can't achieve timing requirement Clock Setup: 'PHY_CLK125' along 144 path(s). See Report window for details.
Info: Slack time is 32.482 ns for clock "PHY_MDIO_clk" between source register "write_PHY" and destination register "MDIO:MDIO_inst|MDIO"
    Info: + Largest register to register requirement is 37.264 ns
        Info: + Setup relationship between source and destination is 38.465 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PHY_MDIO_clk" is 400.000 ns with inverted offset of 200.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.961 ns
            Info: + Shortest clock path from clock "PHY_MDIO_clk" to destination register is 3.465 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y42_N29; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.446 ns) + CELL(0.000 ns) = 1.446 ns; Loc. = CLKCTRL_G13; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.339 ns) + CELL(0.680 ns) = 3.465 ns; Loc. = FF_X15_Y40_N21; Fanout = 3; REG Node = 'MDIO:MDIO_inst|MDIO'
                Info: Total cell delay = 0.680 ns ( 19.62 % )
                Info: Total interconnect delay = 2.785 ns ( 80.38 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.426 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 645; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.373 ns) + CELL(0.680 ns) = 4.426 ns; Loc. = FF_X16_Y37_N1; Fanout = 3; REG Node = 'write_PHY'
                Info: Total cell delay = 0.680 ns ( 15.36 % )
                Info: Total interconnect delay = 3.746 ns ( 84.64 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 4.782 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y37_N1; Fanout = 3; REG Node = 'write_PHY'
        Info: 2: + IC(0.377 ns) + CELL(0.177 ns) = 0.554 ns; Loc. = LCCOMB_X16_Y37_N18; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|loop_count[4]~5'
        Info: 3: + IC(0.916 ns) + CELL(0.462 ns) = 1.932 ns; Loc. = LCCOMB_X16_Y39_N20; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|Selector1~8'
        Info: 4: + IC(0.302 ns) + CELL(0.473 ns) = 2.707 ns; Loc. = LCCOMB_X16_Y39_N14; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|Selector1~9'
        Info: 5: + IC(0.491 ns) + CELL(0.327 ns) = 3.525 ns; Loc. = LCCOMB_X15_Y39_N8; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|Selector1~6'
        Info: 6: + IC(0.792 ns) + CELL(0.465 ns) = 4.782 ns; Loc. = FF_X15_Y40_N21; Fanout = 3; REG Node = 'MDIO:MDIO_inst|MDIO'
        Info: Total cell delay = 1.904 ns ( 39.82 % )
        Info: Total interconnect delay = 2.878 ns ( 60.18 % )
Info: No valid register-to-register data paths exist for clock "CLK_25MHZ"
Info: Slack time is 13.533 ns for clock "PHY_RX_CLOCK" between source register "Rx_MAC:Rx_MAC_inst|Rx_enable" and destination memory "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_address_reg0"
    Info: Fmax is 77.32 MHz (period= 12.934 ns)
    Info: + Largest register to memory requirement is 20.230 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "PHY_RX_CLOCK" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.423 ns
            Info: + Shortest clock path from clock "PHY_RX_CLOCK" to destination memory is 6.250 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.828 ns) + CELL(0.941 ns) = 2.743 ns; Loc. = FF_X33_Y42_N5; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.057 ns) + CELL(0.000 ns) = 3.800 ns; Loc. = CLKCTRL_G10; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.344 ns) + CELL(1.106 ns) = 6.250 ns; Loc. = M9K_X58_Y24_N0; Fanout = 0; MEM Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_address_reg0'
                Info: Total cell delay = 3.021 ns ( 48.34 % )
                Info: Total interconnect delay = 3.229 ns ( 51.66 % )
            Info: - Longest clock path from clock "PHY_RX_CLOCK" to source register is 5.827 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.828 ns) + CELL(0.941 ns) = 2.743 ns; Loc. = FF_X33_Y42_N5; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.057 ns) + CELL(0.000 ns) = 3.800 ns; Loc. = CLKCTRL_G10; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.347 ns) + CELL(0.680 ns) = 5.827 ns; Loc. = FF_X25_Y23_N21; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|Rx_enable'
                Info: Total cell delay = 2.595 ns ( 44.53 % )
                Info: Total interconnect delay = 3.232 ns ( 55.47 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.068 ns
    Info: - Longest register to memory delay is 6.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y23_N21; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|Rx_enable'
        Info: 2: + IC(1.174 ns) + CELL(0.453 ns) = 1.627 ns; Loc. = LCCOMB_X34_Y23_N26; Fanout = 32; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12|eq_node[0]'
        Info: 3: + IC(3.856 ns) + CELL(1.214 ns) = 6.697 ns; Loc. = M9K_X58_Y24_N0; Fanout = 0; MEM Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_address_reg0'
        Info: Total cell delay = 1.667 ns ( 24.89 % )
        Info: Total interconnect delay = 5.030 ns ( 75.11 % )
Info: Minimum slack time is 532 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "NWire_rcv:SPD|DIFF_CLK.xd1[15]" and destination memory "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0"
    Info: + Shortest register to memory delay is 0.958 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X41_Y11_N21; Fanout = 1; REG Node = 'NWire_rcv:SPD|DIFF_CLK.xd1[15]'
        Info: 2: + IC(0.871 ns) + CELL(0.087 ns) = 0.958 ns; Loc. = M9K_X40_Y11_N0; Fanout = 0; MEM Node = 'SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0'
        Info: Total cell delay = 0.087 ns ( 9.08 % )
        Info: Total interconnect delay = 0.871 ns ( 90.92 % )
    Info: - Smallest register to memory requirement is 0.426 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.433 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination memory is 4.815 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2343; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.331 ns) + CELL(1.111 ns) = 4.815 ns; Loc. = M9K_X40_Y11_N0; Fanout = 0; MEM Node = 'SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0'
                Info: Total cell delay = 1.111 ns ( 23.07 % )
                Info: Total interconnect delay = 3.704 ns ( 76.93 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.382 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2343; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.329 ns) + CELL(0.680 ns) = 4.382 ns; Loc. = FF_X41_Y11_N21; Fanout = 1; REG Node = 'NWire_rcv:SPD|DIFF_CLK.xd1[15]'
                Info: Total cell delay = 0.680 ns ( 15.52 % )
                Info: Total interconnect delay = 3.702 ns ( 84.48 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.254 ns
Info: Minimum slack time is 582 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]" and destination memory "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0"
    Info: + Shortest register to memory delay is 1.001 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X39_Y32_N13; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]'
        Info: 2: + IC(0.914 ns) + CELL(0.087 ns) = 1.001 ns; Loc. = M9K_X40_Y32_N0; Fanout = 0; MEM Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0'
        Info: Total cell delay = 0.087 ns ( 8.69 % )
        Info: Total interconnect delay = 0.914 ns ( 91.31 % )
    Info: - Smallest register to memory requirement is 0.419 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.426 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination memory is 4.844 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.365 ns) + CELL(1.106 ns) = 4.844 ns; Loc. = M9K_X40_Y32_N0; Fanout = 0; MEM Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0'
                Info: Total cell delay = 1.106 ns ( 22.83 % )
                Info: Total interconnect delay = 3.738 ns ( 77.17 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.418 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.365 ns) + CELL(0.680 ns) = 4.418 ns; Loc. = FF_X39_Y32_N13; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]'
                Info: Total cell delay = 0.680 ns ( 15.39 % )
                Info: Total interconnect delay = 3.738 ns ( 84.61 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.254 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "Tx_MAC:Tx_MAC_inst|end_point[1]" and destination register "Tx_MAC:Tx_MAC_inst|end_point[1]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y28_N9; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X28_Y28_N8; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector133~0'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X28_Y28_N9; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 41.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 41.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.419 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 645; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.366 ns) + CELL(0.680 ns) = 4.419 ns; Loc. = FF_X28_Y28_N9; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
                Info: Total cell delay = 0.680 ns ( 15.39 % )
                Info: Total interconnect delay = 3.739 ns ( 84.61 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.419 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 645; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.366 ns) + CELL(0.680 ns) = 4.419 ns; Loc. = FF_X28_Y28_N9; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
                Info: Total cell delay = 0.680 ns ( 15.39 % )
                Info: Total interconnect delay = 3.739 ns ( 84.61 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "I2C_Master:I2C_Master_inst|setup[2]" and destination register "I2C_Master:I2C_Master_inst|setup[2]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X56_Y20_N1; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X56_Y20_N0; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|setup[2]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X56_Y20_N1; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.385 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.332 ns) + CELL(0.680 ns) = 4.385 ns; Loc. = FF_X56_Y20_N1; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
                Info: Total cell delay = 0.680 ns ( 15.51 % )
                Info: Total interconnect delay = 3.705 ns ( 84.49 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to source register is 4.385 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.332 ns) + CELL(0.680 ns) = 4.385 ns; Loc. = FF_X56_Y20_N1; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
                Info: Total cell delay = 0.680 ns ( 15.51 % )
                Info: Total interconnect delay = 3.705 ns ( 84.49 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_CLK125" between source register "NWire_xmit:M_LRAudio|id[31]" and destination register "NWire_xmit:M_LRAudio|id[31]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X42_Y22_N29; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X42_Y22_N28; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio|id~32'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X42_Y22_N29; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_CLK125" to destination register is 3.280 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.385 ns) + CELL(0.680 ns) = 3.280 ns; Loc. = FF_X42_Y22_N29; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 1.698 ns ( 51.77 % )
                Info: Total interconnect delay = 1.582 ns ( 48.23 % )
            Info: - Shortest clock path from clock "PHY_CLK125" to source register is 3.280 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.385 ns) + CELL(0.680 ns) = 3.280 ns; Loc. = FF_X42_Y22_N29; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 1.698 ns ( 51.77 % )
                Info: Total interconnect delay = 1.582 ns ( 48.23 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_MDIO_clk" between source register "EEPROM:EEPROM_inst|CS" and destination register "EEPROM:EEPROM_inst|CS"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X12_Y37_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X12_Y37_N8; Fanout = 1; COMB Node = 'EEPROM:EEPROM_inst|CS~6'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X12_Y37_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_MDIO_clk" to destination register is 3.461 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y42_N29; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.446 ns) + CELL(0.000 ns) = 1.446 ns; Loc. = CLKCTRL_G13; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.335 ns) + CELL(0.680 ns) = 3.461 ns; Loc. = FF_X12_Y37_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 19.65 % )
                Info: Total interconnect delay = 2.781 ns ( 80.35 % )
            Info: - Shortest clock path from clock "PHY_MDIO_clk" to source register is 3.461 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y42_N29; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.446 ns) + CELL(0.000 ns) = 1.446 ns; Loc. = CLKCTRL_G13; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.335 ns) + CELL(0.680 ns) = 3.461 ns; Loc. = FF_X12_Y37_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 19.65 % )
                Info: Total interconnect delay = 2.781 ns ( 80.35 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is -1.902 ns for clock "PHY_RX_CLOCK" between source register "Rx_MAC:Rx_MAC_inst|PHY_output[90]" and destination register "Rx_MAC:Rx_MAC_inst|FromMAC[26]"
    Info: + Shortest register to register delay is 0.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y29_N19; Fanout = 5; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[90]'
        Info: 2: + IC(0.392 ns) + CELL(0.177 ns) = 0.569 ns; Loc. = LCCOMB_X20_Y29_N24; Fanout = 1; COMB Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[26]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.684 ns; Loc. = FF_X20_Y29_N25; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[26]'
        Info: Total cell delay = 0.292 ns ( 42.69 % )
        Info: Total interconnect delay = 0.392 ns ( 57.31 % )
    Info: - Smallest register to register requirement is 2.586 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.635 ns
            Info: + Longest clock path from clock "PHY_RX_CLOCK" to destination register is 5.811 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.828 ns) + CELL(0.941 ns) = 2.743 ns; Loc. = FF_X33_Y42_N5; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.057 ns) + CELL(0.000 ns) = 3.800 ns; Loc. = CLKCTRL_G10; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.331 ns) + CELL(0.680 ns) = 5.811 ns; Loc. = FF_X20_Y29_N25; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[26]'
                Info: Total cell delay = 2.595 ns ( 44.66 % )
                Info: Total interconnect delay = 3.216 ns ( 55.34 % )
            Info: - Shortest clock path from clock "PHY_RX_CLOCK" to source register is 3.176 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
                Info: 4: + IC(1.325 ns) + CELL(0.680 ns) = 3.176 ns; Loc. = FF_X20_Y29_N19; Fanout = 5; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[90]'
                Info: Total cell delay = 1.654 ns ( 52.08 % )
                Info: Total interconnect delay = 1.522 ns ( 47.92 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Warning: Can't achieve minimum setup and hold requirement PHY_RX_CLOCK along 427 path(s). See Report window for details.
Info: tsu for register "Rx_MAC:Rx_MAC_inst|PHY_byte[2]" (data pin = "PHY_DV", clock pin = "PHY_RX_CLOCK") is 3.582 ns
    Info: + Longest pin to register delay is 6.797 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_239; Fanout = 1; PIN Node = 'PHY_DV'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOIBUF_X1_Y43_N15; Fanout = 27; COMB Node = 'PHY_DV~input'
        Info: 3: + IC(4.568 ns) + CELL(0.177 ns) = 5.749 ns; Loc. = LCCOMB_X25_Y36_N0; Fanout = 4; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[0]~0'
        Info: 4: + IC(0.253 ns) + CELL(0.795 ns) = 6.797 ns; Loc. = FF_X25_Y36_N11; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[2]'
        Info: Total cell delay = 1.976 ns ( 29.07 % )
        Info: Total interconnect delay = 4.821 ns ( 70.93 % )
    Info: + Micro setup delay of destination is -0.021 ns
    Info: - Shortest clock path from clock "PHY_RX_CLOCK" to destination register is 3.194 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
        Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
        Info: 4: + IC(1.343 ns) + CELL(0.680 ns) = 3.194 ns; Loc. = FF_X25_Y36_N11; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[2]'
        Info: Total cell delay = 1.654 ns ( 51.78 % )
        Info: Total interconnect delay = 1.540 ns ( 48.22 % )
Info: tco from clock "PHY_CLK125" to destination pin "PHY_MDC" through register "MDIO:MDIO_inst|write[0]" is 19.109 ns
    Info: + Longest clock path from clock "PHY_CLK125" to source register is 9.689 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
        Info: 3: + IC(2.363 ns) + CELL(-1.846 ns) = 1.535 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 4: + IC(2.373 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 5: + IC(1.376 ns) + CELL(0.941 ns) = 6.225 ns; Loc. = FF_X33_Y42_N29; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
        Info: 6: + IC(1.446 ns) + CELL(0.000 ns) = 7.671 ns; Loc. = CLKCTRL_G13; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
        Info: 7: + IC(1.338 ns) + CELL(0.680 ns) = 9.689 ns; Loc. = FF_X14_Y39_N11; Fanout = 34; REG Node = 'MDIO:MDIO_inst|write[0]'
        Info: Total cell delay = 0.793 ns ( 8.18 % )
        Info: Total interconnect delay = 8.896 ns ( 91.82 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Longest register to pin delay is 9.159 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X14_Y39_N11; Fanout = 34; REG Node = 'MDIO:MDIO_inst|write[0]'
        Info: 2: + IC(0.592 ns) + CELL(0.471 ns) = 1.063 ns; Loc. = LCCOMB_X14_Y39_N2; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|LessThan0~0'
        Info: 3: + IC(1.108 ns) + CELL(0.410 ns) = 2.581 ns; Loc. = LCCOMB_X18_Y40_N10; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|clock~0'
        Info: 4: + IC(2.541 ns) + CELL(4.037 ns) = 9.159 ns; Loc. = IOOBUF_X61_Y43_N16; Fanout = 1; COMB Node = 'PHY_MDC~output'
        Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 9.159 ns; Loc. = PIN_184; Fanout = 0; PIN Node = 'PHY_MDC'
        Info: Total cell delay = 4.918 ns ( 53.70 % )
        Info: Total interconnect delay = 4.241 ns ( 46.30 % )
Info: th for register "MDIO:MDIO_inst|previous_speed" (data pin = "MODE2", clock pin = "PHY_CLK125") is 6.601 ns
    Info: + Longest clock path from clock "PHY_CLK125" to destination register is 9.687 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
        Info: 3: + IC(2.363 ns) + CELL(-1.846 ns) = 1.535 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 4: + IC(2.373 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 5: + IC(1.376 ns) + CELL(0.941 ns) = 6.225 ns; Loc. = FF_X33_Y42_N29; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
        Info: 6: + IC(1.446 ns) + CELL(0.000 ns) = 7.671 ns; Loc. = CLKCTRL_G13; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
        Info: 7: + IC(1.336 ns) + CELL(0.680 ns) = 9.687 ns; Loc. = FF_X16_Y39_N31; Fanout = 3; REG Node = 'MDIO:MDIO_inst|previous_speed'
        Info: Total cell delay = 0.793 ns ( 8.19 % )
        Info: Total interconnect delay = 8.894 ns ( 91.81 % )
    Info: + Micro hold delay of destination is 0.212 ns
    Info: - Shortest pin to register delay is 3.298 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; PIN Node = 'MODE2'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X0_Y21_N22; Fanout = 4; COMB Node = 'MODE2~input'
        Info: 3: + IC(1.988 ns) + CELL(0.177 ns) = 3.183 ns; Loc. = LCCOMB_X16_Y39_N30; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|previous_speed~2'
        Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 3.298 ns; Loc. = FF_X16_Y39_N31; Fanout = 3; REG Node = 'MDIO:MDIO_inst|previous_speed'
        Info: Total cell delay = 1.310 ns ( 39.72 % )
        Info: Total interconnect delay = 1.988 ns ( 60.28 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Fri Apr 08 21:14:15 2011
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


