

================================================================
== Vivado HLS Report for 'insertionSort'
================================================================
* Date:           Thu Jul 08 12:21:58 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        insertion_sort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.48|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  130563|    2|  130564|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  1020|  130560|  4 ~ 512 |          -|          -|      255|    no    |
        | + Loop 1.1  |     2|     510|         2|          -|          -| 1 ~ 255 |    no    |
        +-------------+------+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    136|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     67|
|Register         |        -|      -|      99|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|      99|    203|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |A_U    |insertionSort_A  |        1|  0|   0|   256|   16|     1|         4096|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                 |        1|  0|   0|   256|   16|     1|         4096|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_247_p2           |     +    |      0|  0|   9|           9|           1|
    |j_fu_221_p2           |     +    |      0|  0|   9|           9|           2|
    |tmp_2_fu_170_p2       |     +    |      0|  0|  32|          32|           1|
    |exitcond_i_fu_182_p2  |   icmp   |      0|  0|   4|           9|          10|
    |icmp_fu_155_p2        |   icmp   |      0|  0|   9|          24|           1|
    |tmp_7_i_fu_253_p2     |   icmp   |      0|  0|   6|          16|          16|
    |tmp_i_fu_231_p2       |   icmp   |      0|  0|   3|           9|           1|
    |gepindex2_fu_208_p3   |  select  |      0|  0|  64|           1|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 136|         109|          40|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_address0        |   8|          5|    8|         40|
    |A_address1        |   8|          3|    8|         24|
    |A_d0              |  16|          3|   16|         48|
    |ap_NS_fsm         |   1|          7|    1|          7|
    |i_i_reg_108       |   9|          2|    9|         18|
    |j_0_in_i_reg_120  |   9|          2|    9|         18|
    |p_0_reg_130       |  16|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  67|         24|   67|        187|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_addr_1_reg_288       |   8|   0|    8|          0|
    |A_addr_2_reg_294       |   8|   0|    8|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |count                  |  32|   0|   32|          0|
    |flagFill               |   1|   0|    1|          0|
    |flagFill_load_reg_268  |   1|   0|    1|          0|
    |i_i_reg_108            |   9|   0|    9|          0|
    |j_0_in_i_reg_120       |   9|   0|    9|          0|
    |j_reg_280              |   9|   0|    9|          0|
    |p_0_reg_130            |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  99|   0|   99|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | insertionSort | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | insertionSort | return value |
|ap_start    |  in |    1| ap_ctrl_hs | insertionSort | return value |
|ap_done     | out |    1| ap_ctrl_hs | insertionSort | return value |
|ap_idle     | out |    1| ap_ctrl_hs | insertionSort | return value |
|ap_ready    | out |    1| ap_ctrl_hs | insertionSort | return value |
|ap_return   | out |   16| ap_ctrl_hs | insertionSort | return value |
|dataIn      |  in |   16|   ap_none  |     dataIn    |    scalar    |
|posOutData  |  in |    8|   ap_none  |   posOutData  |    scalar    |
+------------+-----+-----+------------+---------------+--------------+

