# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final_project.srcs/sources_1/new/FinalProject_Controller.vhd" \
"../../../../Final_project.srcs/sources_1/new/FinalProject_Display.vhd" \
"../../../../Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd" \
"../../../../Final_project.srcs/sources_1/new/FinalProject_datapath.vhd" \
"../../../../Final_project.srcs/sources_1/new/FinalProject_shell.vhd" \
"../../../../Final_project.srcs/sources_1/new/button_interface.vhd" \
"../../../../Final_project.srcs/sources_1/new/mux7seg.vhd" \
"../../../../Final_project.srcs/sources_1/new/system_clock_generation.vhd" \
"../../../../Final_project.srcs/sources_1/new/tick_generator.vhd" \
"../../../../Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd" \

# Do not sort compile order
nosort
