(module "74LVC1G97DW-7" (layer F.Cu) (tedit 620D0322)
  (descr "74LVC1G97DW-7, SOT-363 Gates ROHS")
  (tags "SOT-363 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.989992) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value 74LVC1G97DW-7 (at 0 2.989992) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -1 1.050013) (end -0.970003 1.050013) (layer F.SilkS) (width 0.059995))
  (fp_circle (center -0.649987 1.350013) (end -0.549911 1.350013) (layer F.Fab) (width 0.2))
  (fp_circle (center -1.277369 0.99238) (end -1.127254 0.99238) (layer F.SilkS) (width 0.3))
  (fp_line (start 1.0762 0.701194) (end 1.0762 -0.701194) (layer F.SilkS) (width 0.1524))
  (fp_line (start -1.0762 0.701194) (end -1.0762 -0.701194) (layer F.SilkS) (width 0.1524))
  (pad 1 smd rect (at -0.649987 0.989992) (size 0.350013 0.78001) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0 0.989992) (size 0.350013 0.78001) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.649987 0.989992) (size 0.350013 0.78001) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.649987 -0.989992) (size 0.350013 0.78001) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0 -0.989992) (size 0.350013 0.78001) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -0.649987 -0.989992) (size 0.350013 0.78001) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.989992) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/74LVC1G97DW-7.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -90))
  )
)