{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -y 290 -defaultsOSRD
preplace port dac_clk_o -pg 1 -y 430 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -y 310 -defaultsOSRD
preplace portBus digital_i -pg 1 -y 660 -defaultsOSRD
preplace portBus led_o -pg 1 -y 570 -defaultsOSRD
preplace portBus adc_data1_i -pg 1 -y 420 -defaultsOSRD
preplace portBus digital_o -pg 1 -y 550 -defaultsOSRD
preplace portBus dac_rst_o -pg 1 -y 490 -defaultsOSRD
preplace portBus dac_data_o -pg 1 -y 410 -defaultsOSRD
preplace portBus dac_sel_o -pg 1 -y 470 -defaultsOSRD
preplace portBus adc_cdcs_o -pg 1 -y 280 -defaultsOSRD
preplace portBus adc_data2_i -pg 1 -y 540 -defaultsOSRD
preplace portBus dac_wrt_o -pg 1 -y 450 -defaultsOSRD
preplace inst DAC -pg 1 -lvl 6 -y 450 -defaultsOSRD
preplace inst convertType_32_14_DAC1 -pg 1 -lvl 5 -y 350 -defaultsOSRD
preplace inst sync_digitalIn -pg 1 -lvl 2 -y 650 -defaultsOSRD
preplace inst DSP_core -pg 1 -lvl 4 -y 490 -defaultsOSRD
preplace inst convertType_32_14_DAC2 -pg 1 -lvl 5 -y 470 -defaultsOSRD
preplace inst PS_ZYNQ -pg 1 -lvl 3 -y 110 -defaultsOSRD
preplace inst ADC -pg 1 -lvl 1 -y 290 -defaultsOSRD
preplace inst convertType_14_32_ADC1 -pg 1 -lvl 2 -y 410 -defaultsOSRD
preplace inst convertType_14_32_ADC2 -pg 1 -lvl 2 -y 530 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 3 4 N 60 NJ 60 N 60 N
preplace netloc convertType_32_14_DAC2_dataOut 1 5 1 N
preplace netloc DSP_core_0_led 1 4 3 1190J 570 N 570 N
preplace netloc PS_ZYNQ_peripheral_reset 1 0 4 20 210 NJ 210 N 210 860
preplace netloc NET2FPGA_base_DAC_dac_sel_o 1 6 1 N
preplace netloc PS_ZYNQ_regWrtEn 1 3 1 880
preplace netloc adc_data2_i_1 1 0 2 NJ 540 N
preplace netloc sync_digitalIn_dataOut 1 2 2 580 550 NJ
preplace netloc convertType_14_32_ADC2_dataOut 1 2 2 N 530 NJ
preplace netloc PS_ZYNQ_regVal 1 3 1 870
preplace netloc adc_clk_n_i_1 1 0 1 NJ
preplace netloc ADC_and_DAC_clk_clk_out1 1 1 5 300 300 580 300 890 340 1210 540 1510
preplace netloc PS_ZYNQ_regAddr 1 3 1 900
preplace netloc processing_system7_0_FIXED_IO 1 3 4 N 80 NJ 80 N 80 N
preplace netloc NET2FPGA_base_DAC_dac_dat_o 1 6 1 N
preplace netloc ADC_clk_adc_cdcs_o 1 1 6 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ
preplace netloc DSP_core_0_digitalOut 1 4 3 1200 550 NJ 550 NJ
preplace netloc digital_i_1 1 0 2 NJ 660 N
preplace netloc adc_data1_i_1 1 0 2 NJ 420 N
preplace netloc NET2FPGA_base_DAC_dac_rst_o 1 6 1 N
preplace netloc NET2FPGA_base_DAC_dac_wrt_o 1 6 1 N
preplace netloc convertType_32_14_DAC1_dataOut 1 5 1 1500
preplace netloc convertType_14_32_ADC1_dataOut 1 2 2 NJ 410 860
preplace netloc NET2FPGA_base_DAC_dac_clk_o 1 6 1 N
preplace netloc DSP_core_0_dac1 1 4 1 1190
preplace netloc DSP_core_0_dac2 1 4 1 N
preplace netloc adc_clk_p_i_1 1 0 1 NJ
levelinfo -pg 1 0 160 440 720 1050 1360 1650 1810 -top 0 -bot 720
"
}
{
   "da_board_cnt":"9",
   "da_clkrst_cnt":"12",
   "da_ps7_cnt":"1"
}
