digraph "0_linux_33ab91103b3415e12457e3104f0e4517ce12d0f3_0" {
"1000139" [label="(MethodReturn,static int)"];
"1000102" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000188" [label="(MethodParameterOut,struct x86_emulate_ctxt *ctxt)"];
"1000111" [label="(ControlStructure,if (seg == VCPU_SREG_SS && selector == 3 &&\n\t    ctxt->mode == X86EMUL_MODE_PROT64))"];
"1000115" [label="(Identifier,VCPU_SREG_SS)"];
"1000116" [label="(Call,selector == 3 &&\n\t    ctxt->mode == X86EMUL_MODE_PROT64)"];
"1000117" [label="(Call,selector == 3)"];
"1000118" [label="(Identifier,selector)"];
"1000119" [label="(Literal,3)"];
"1000112" [label="(Call,seg == VCPU_SREG_SS && selector == 3 &&\n\t    ctxt->mode == X86EMUL_MODE_PROT64)"];
"1000113" [label="(Call,seg == VCPU_SREG_SS)"];
"1000114" [label="(Identifier,seg)"];
"1000123" [label="(FieldIdentifier,mode)"];
"1000124" [label="(Identifier,X86EMUL_MODE_PROT64)"];
"1000120" [label="(Call,ctxt->mode == X86EMUL_MODE_PROT64)"];
"1000121" [label="(Call,ctxt->mode)"];
"1000122" [label="(Identifier,ctxt)"];
"1000125" [label="(Return,return emulate_exception(ctxt, GP_VECTOR, 0, true);)"];
"1000127" [label="(Identifier,ctxt)"];
"1000128" [label="(Identifier,GP_VECTOR)"];
"1000129" [label="(Literal,0)"];
"1000130" [label="(Identifier,true)"];
"1000126" [label="(Call,emulate_exception(ctxt, GP_VECTOR, 0, true))"];
"1000104" [label="(MethodParameterIn,int seg)"];
"1000190" [label="(MethodParameterOut,int seg)"];
"1000103" [label="(MethodParameterIn,u16 selector)"];
"1000189" [label="(MethodParameterOut,u16 selector)"];
"1000131" [label="(Return,return __load_segment_descriptor(ctxt, selector, seg, cpl,\n \t\t\t\t\t X86_TRANSFER_NONE, NULL);)"];
"1000133" [label="(Identifier,ctxt)"];
"1000134" [label="(Identifier,selector)"];
"1000135" [label="(Identifier,seg)"];
"1000136" [label="(Identifier,cpl)"];
"1000132" [label="(Call,__load_segment_descriptor(ctxt, selector, seg, cpl,\n \t\t\t\t\t X86_TRANSFER_NONE, NULL))"];
"1000138" [label="(Identifier,NULL)"];
"1000137" [label="(Identifier,X86_TRANSFER_NONE)"];
"1000105" [label="(Block,)"];
"1000109" [label="(Call,ctxt->ops->cpl(ctxt))"];
"1000110" [label="(Identifier,ctxt)"];
"1000107" [label="(Call,cpl = ctxt->ops->cpl(ctxt))"];
"1000108" [label="(Identifier,cpl)"];
"1000139" -> "1000101"  [label="AST: "];
"1000139" -> "1000125"  [label="CFG: "];
"1000139" -> "1000131"  [label="CFG: "];
"1000116" -> "1000139"  [label="DDG: selector == 3"];
"1000116" -> "1000139"  [label="DDG: ctxt->mode == X86EMUL_MODE_PROT64"];
"1000107" -> "1000139"  [label="DDG: cpl"];
"1000107" -> "1000139"  [label="DDG: ctxt->ops->cpl(ctxt)"];
"1000104" -> "1000139"  [label="DDG: seg"];
"1000113" -> "1000139"  [label="DDG: seg"];
"1000113" -> "1000139"  [label="DDG: VCPU_SREG_SS"];
"1000132" -> "1000139"  [label="DDG: __load_segment_descriptor(ctxt, selector, seg, cpl,\n \t\t\t\t\t X86_TRANSFER_NONE, NULL)"];
"1000132" -> "1000139"  [label="DDG: cpl"];
"1000132" -> "1000139"  [label="DDG: selector"];
"1000132" -> "1000139"  [label="DDG: ctxt"];
"1000132" -> "1000139"  [label="DDG: seg"];
"1000132" -> "1000139"  [label="DDG: NULL"];
"1000132" -> "1000139"  [label="DDG: X86_TRANSFER_NONE"];
"1000126" -> "1000139"  [label="DDG: ctxt"];
"1000126" -> "1000139"  [label="DDG: true"];
"1000126" -> "1000139"  [label="DDG: emulate_exception(ctxt, GP_VECTOR, 0, true)"];
"1000126" -> "1000139"  [label="DDG: GP_VECTOR"];
"1000117" -> "1000139"  [label="DDG: selector"];
"1000112" -> "1000139"  [label="DDG: selector == 3 &&\n\t    ctxt->mode == X86EMUL_MODE_PROT64"];
"1000112" -> "1000139"  [label="DDG: seg == VCPU_SREG_SS && selector == 3 &&\n\t    ctxt->mode == X86EMUL_MODE_PROT64"];
"1000112" -> "1000139"  [label="DDG: seg == VCPU_SREG_SS"];
"1000120" -> "1000139"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000120" -> "1000139"  [label="DDG: ctxt->mode"];
"1000103" -> "1000139"  [label="DDG: selector"];
"1000102" -> "1000139"  [label="DDG: ctxt"];
"1000125" -> "1000139"  [label="DDG: <RET>"];
"1000131" -> "1000139"  [label="DDG: <RET>"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000139"  [label="DDG: ctxt"];
"1000102" -> "1000109"  [label="DDG: ctxt"];
"1000102" -> "1000126"  [label="DDG: ctxt"];
"1000102" -> "1000132"  [label="DDG: ctxt"];
"1000188" -> "1000101"  [label="AST: "];
"1000111" -> "1000105"  [label="AST: "];
"1000112" -> "1000111"  [label="AST: "];
"1000125" -> "1000111"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000116" -> "1000112"  [label="AST: "];
"1000116" -> "1000117"  [label="CFG: "];
"1000116" -> "1000120"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000120" -> "1000116"  [label="AST: "];
"1000112" -> "1000116"  [label="CFG: "];
"1000116" -> "1000139"  [label="DDG: selector == 3"];
"1000116" -> "1000139"  [label="DDG: ctxt->mode == X86EMUL_MODE_PROT64"];
"1000116" -> "1000112"  [label="DDG: selector == 3"];
"1000116" -> "1000112"  [label="DDG: ctxt->mode == X86EMUL_MODE_PROT64"];
"1000117" -> "1000116"  [label="DDG: selector"];
"1000117" -> "1000116"  [label="DDG: 3"];
"1000120" -> "1000116"  [label="DDG: ctxt->mode"];
"1000120" -> "1000116"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000122" -> "1000117"  [label="CFG: "];
"1000116" -> "1000117"  [label="CFG: "];
"1000117" -> "1000139"  [label="DDG: selector"];
"1000117" -> "1000116"  [label="DDG: selector"];
"1000117" -> "1000116"  [label="DDG: 3"];
"1000103" -> "1000117"  [label="DDG: selector"];
"1000117" -> "1000132"  [label="DDG: selector"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000113"  [label="CFG: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000113"  [label="CFG: "];
"1000112" -> "1000116"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000116" -> "1000112"  [label="AST: "];
"1000127" -> "1000112"  [label="CFG: "];
"1000133" -> "1000112"  [label="CFG: "];
"1000112" -> "1000139"  [label="DDG: selector == 3 &&\n\t    ctxt->mode == X86EMUL_MODE_PROT64"];
"1000112" -> "1000139"  [label="DDG: seg == VCPU_SREG_SS && selector == 3 &&\n\t    ctxt->mode == X86EMUL_MODE_PROT64"];
"1000112" -> "1000139"  [label="DDG: seg == VCPU_SREG_SS"];
"1000113" -> "1000112"  [label="DDG: seg"];
"1000113" -> "1000112"  [label="DDG: VCPU_SREG_SS"];
"1000116" -> "1000112"  [label="DDG: selector == 3"];
"1000116" -> "1000112"  [label="DDG: ctxt->mode == X86EMUL_MODE_PROT64"];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000118" -> "1000113"  [label="CFG: "];
"1000112" -> "1000113"  [label="CFG: "];
"1000113" -> "1000139"  [label="DDG: seg"];
"1000113" -> "1000139"  [label="DDG: VCPU_SREG_SS"];
"1000113" -> "1000112"  [label="DDG: seg"];
"1000113" -> "1000112"  [label="DDG: VCPU_SREG_SS"];
"1000104" -> "1000113"  [label="DDG: seg"];
"1000113" -> "1000132"  [label="DDG: seg"];
"1000114" -> "1000113"  [label="AST: "];
"1000114" -> "1000107"  [label="CFG: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000123" -> "1000121"  [label="AST: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000124" -> "1000120"  [label="AST: "];
"1000124" -> "1000121"  [label="CFG: "];
"1000120" -> "1000124"  [label="CFG: "];
"1000120" -> "1000116"  [label="AST: "];
"1000120" -> "1000124"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000124" -> "1000120"  [label="AST: "];
"1000116" -> "1000120"  [label="CFG: "];
"1000120" -> "1000139"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000120" -> "1000139"  [label="DDG: ctxt->mode"];
"1000120" -> "1000116"  [label="DDG: ctxt->mode"];
"1000120" -> "1000116"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000124" -> "1000121"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000117"  [label="CFG: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000125" -> "1000111"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000139" -> "1000125"  [label="CFG: "];
"1000125" -> "1000139"  [label="DDG: <RET>"];
"1000126" -> "1000125"  [label="DDG: emulate_exception(ctxt, GP_VECTOR, 0, true)"];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000112"  [label="CFG: "];
"1000128" -> "1000127"  [label="CFG: "];
"1000128" -> "1000126"  [label="AST: "];
"1000128" -> "1000127"  [label="CFG: "];
"1000129" -> "1000128"  [label="CFG: "];
"1000129" -> "1000126"  [label="AST: "];
"1000129" -> "1000128"  [label="CFG: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000130" -> "1000126"  [label="AST: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000126" -> "1000130"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000130"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000129" -> "1000126"  [label="AST: "];
"1000130" -> "1000126"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000139"  [label="DDG: ctxt"];
"1000126" -> "1000139"  [label="DDG: true"];
"1000126" -> "1000139"  [label="DDG: emulate_exception(ctxt, GP_VECTOR, 0, true)"];
"1000126" -> "1000139"  [label="DDG: GP_VECTOR"];
"1000126" -> "1000125"  [label="DDG: emulate_exception(ctxt, GP_VECTOR, 0, true)"];
"1000109" -> "1000126"  [label="DDG: ctxt"];
"1000102" -> "1000126"  [label="DDG: ctxt"];
"1000104" -> "1000101"  [label="AST: "];
"1000104" -> "1000139"  [label="DDG: seg"];
"1000104" -> "1000113"  [label="DDG: seg"];
"1000104" -> "1000132"  [label="DDG: seg"];
"1000190" -> "1000101"  [label="AST: "];
"1000103" -> "1000101"  [label="AST: "];
"1000103" -> "1000139"  [label="DDG: selector"];
"1000103" -> "1000117"  [label="DDG: selector"];
"1000103" -> "1000132"  [label="DDG: selector"];
"1000189" -> "1000101"  [label="AST: "];
"1000131" -> "1000105"  [label="AST: "];
"1000131" -> "1000132"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000139" -> "1000131"  [label="CFG: "];
"1000131" -> "1000139"  [label="DDG: <RET>"];
"1000132" -> "1000131"  [label="DDG: __load_segment_descriptor(ctxt, selector, seg, cpl,\n \t\t\t\t\t X86_TRANSFER_NONE, NULL)"];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000112"  [label="CFG: "];
"1000134" -> "1000133"  [label="CFG: "];
"1000134" -> "1000132"  [label="AST: "];
"1000134" -> "1000133"  [label="CFG: "];
"1000135" -> "1000134"  [label="CFG: "];
"1000135" -> "1000132"  [label="AST: "];
"1000135" -> "1000134"  [label="CFG: "];
"1000136" -> "1000135"  [label="CFG: "];
"1000136" -> "1000132"  [label="AST: "];
"1000136" -> "1000135"  [label="CFG: "];
"1000137" -> "1000136"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000132" -> "1000138"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000134" -> "1000132"  [label="AST: "];
"1000135" -> "1000132"  [label="AST: "];
"1000136" -> "1000132"  [label="AST: "];
"1000137" -> "1000132"  [label="AST: "];
"1000138" -> "1000132"  [label="AST: "];
"1000131" -> "1000132"  [label="CFG: "];
"1000132" -> "1000139"  [label="DDG: __load_segment_descriptor(ctxt, selector, seg, cpl,\n \t\t\t\t\t X86_TRANSFER_NONE, NULL)"];
"1000132" -> "1000139"  [label="DDG: cpl"];
"1000132" -> "1000139"  [label="DDG: selector"];
"1000132" -> "1000139"  [label="DDG: ctxt"];
"1000132" -> "1000139"  [label="DDG: seg"];
"1000132" -> "1000139"  [label="DDG: NULL"];
"1000132" -> "1000139"  [label="DDG: X86_TRANSFER_NONE"];
"1000132" -> "1000131"  [label="DDG: __load_segment_descriptor(ctxt, selector, seg, cpl,\n \t\t\t\t\t X86_TRANSFER_NONE, NULL)"];
"1000109" -> "1000132"  [label="DDG: ctxt"];
"1000102" -> "1000132"  [label="DDG: ctxt"];
"1000117" -> "1000132"  [label="DDG: selector"];
"1000103" -> "1000132"  [label="DDG: selector"];
"1000113" -> "1000132"  [label="DDG: seg"];
"1000104" -> "1000132"  [label="DDG: seg"];
"1000107" -> "1000132"  [label="DDG: cpl"];
"1000138" -> "1000132"  [label="AST: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000132" -> "1000138"  [label="CFG: "];
"1000137" -> "1000132"  [label="AST: "];
"1000137" -> "1000136"  [label="CFG: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000105" -> "1000101"  [label="AST: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000111" -> "1000105"  [label="AST: "];
"1000131" -> "1000105"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000109" -> "1000110"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000109" -> "1000107"  [label="DDG: ctxt"];
"1000102" -> "1000109"  [label="DDG: ctxt"];
"1000109" -> "1000126"  [label="DDG: ctxt"];
"1000109" -> "1000132"  [label="DDG: ctxt"];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000108"  [label="CFG: "];
"1000109" -> "1000110"  [label="CFG: "];
"1000107" -> "1000105"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000114" -> "1000107"  [label="CFG: "];
"1000107" -> "1000139"  [label="DDG: cpl"];
"1000107" -> "1000139"  [label="DDG: ctxt->ops->cpl(ctxt)"];
"1000109" -> "1000107"  [label="DDG: ctxt"];
"1000107" -> "1000132"  [label="DDG: cpl"];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000101"  [label="CFG: "];
"1000110" -> "1000108"  [label="CFG: "];
}
