// Seed: 3996036953
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input logic [7:0] id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout supply1 id_3;
  input wire id_2;
  input wire id_1;
  logic id_11;
  ;
  assign id_7 = id_9[1];
  logic id_12;
  logic id_13;
  assign id_3 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd13,
    parameter id_1 = 32'd38,
    parameter id_2 = 32'd6,
    parameter id_3 = 32'd40
) (
    input  wand _id_0,
    input  wire _id_1,
    output tri1 _id_2,
    input  wor  _id_3,
    input  wire id_4,
    input  tri0 id_5
);
  logic [id_1 : id_3] id_7 = id_0;
  parameter id_8 = -1;
  logic [id_0  .  sum : !  id_2] id_9;
  id_10 :
  assert property (@(posedge ~1 or negedge 1'b0) id_7)
  else;
  supply0 id_11;
  logic [id_2 : -1] id_12 = 1;
  localparam id_13 = -1;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_11,
      id_13,
      id_13,
      id_13,
      id_7,
      id_11,
      id_9,
      id_12
  );
  always begin : LABEL_0
    id_10 <= id_9[id_0 : 1'b0];
  end
  assign id_11 = $realtime;
endmodule
