INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/fangzhengzhuanyong/fangzhengzhuanyong.srcs/sources_1/new/fff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/fangzhengzhuanyong/fangzhengzhuanyong.srcs/sim_1/new/qwqw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jcqdfz
