vendor_name = ModelSim
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_and.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_not.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_or.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_xor.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica_test.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/restador.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/sumador.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/correr_derecha_logico.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/correr_izquierda_logico.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8_test.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/Unidad/mux1a2.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_derecha_aritmetico.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_derecha_aritmetico_test.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_izquierda_aritmetico.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_negativo.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_overflow.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/UnidadFlags/overflow_flag_test.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_carry.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_cero.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/Registro/register.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv
source_file = 1, C:/TallerDiseno-LAB3/ALU/db/ALU.cbx.xml
design_name = register
instance = comp, \q[0]~output , q[0]~output, register, 1
instance = comp, \q[1]~output , q[1]~output, register, 1
instance = comp, \q[2]~output , q[2]~output, register, 1
instance = comp, \q[3]~output , q[3]~output, register, 1
instance = comp, \q[4]~output , q[4]~output, register, 1
instance = comp, \q[5]~output , q[5]~output, register, 1
instance = comp, \q[6]~output , q[6]~output, register, 1
instance = comp, \q[7]~output , q[7]~output, register, 1
instance = comp, \clk~input , clk~input, register, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, register, 1
instance = comp, \d[0]~input , d[0]~input, register, 1
instance = comp, \q[0]~reg0feeder , q[0]~reg0feeder, register, 1
instance = comp, \reset~input , reset~input, register, 1
instance = comp, \q[0]~reg0 , q[0]~reg0, register, 1
instance = comp, \d[1]~input , d[1]~input, register, 1
instance = comp, \q[1]~reg0feeder , q[1]~reg0feeder, register, 1
instance = comp, \q[1]~reg0 , q[1]~reg0, register, 1
instance = comp, \d[2]~input , d[2]~input, register, 1
instance = comp, \q[2]~reg0 , q[2]~reg0, register, 1
instance = comp, \d[3]~input , d[3]~input, register, 1
instance = comp, \q[3]~reg0feeder , q[3]~reg0feeder, register, 1
instance = comp, \q[3]~reg0 , q[3]~reg0, register, 1
instance = comp, \d[4]~input , d[4]~input, register, 1
instance = comp, \q[4]~reg0feeder , q[4]~reg0feeder, register, 1
instance = comp, \q[4]~reg0 , q[4]~reg0, register, 1
instance = comp, \d[5]~input , d[5]~input, register, 1
instance = comp, \q[5]~reg0feeder , q[5]~reg0feeder, register, 1
instance = comp, \q[5]~reg0 , q[5]~reg0, register, 1
instance = comp, \d[6]~input , d[6]~input, register, 1
instance = comp, \q[6]~reg0 , q[6]~reg0, register, 1
instance = comp, \d[7]~input , d[7]~input, register, 1
instance = comp, \q[7]~reg0feeder , q[7]~reg0feeder, register, 1
instance = comp, \q[7]~reg0 , q[7]~reg0, register, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, register, 1
