

================================================================
== Vitis HLS Report for 'logistic_activate'
================================================================
* Date:           Tue Nov 19 23:19:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_yolo_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%val_in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_in"   --->   Operation 31 'read' 'val_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.42ns)   --->   "%icmp_ln1653 = icmp_eq  i16 %val_in_read, i16 63584"   --->   Operation 32 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.70ns)   --->   "%br_ln76 = br i1 %icmp_ln1653, void %if.else, void %return" [src/yolo_yolo.cpp:76]   --->   Operation 33 'br' 'br_ln76' <Predicate = true> <Delay = 1.70>

State 2 <SV = 1> <Delay = 4.39>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%sub_ln813 = sub i16 0, i16 %val_in_read"   --->   Operation 34 'sub' 'sub_ln813' <Predicate = (!icmp_ln1653)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [6/6] (2.32ns)   --->   "%rhs = call i16 @exp<16, 8>, i16 %sub_ln813, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [src/yolo_yolo.cpp:79]   --->   Operation 35 'call' 'rhs' <Predicate = (!icmp_ln1653)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 36 [5/6] (6.65ns)   --->   "%rhs = call i16 @exp<16, 8>, i16 %sub_ln813, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [src/yolo_yolo.cpp:79]   --->   Operation 36 'call' 'rhs' <Predicate = (!icmp_ln1653)> <Delay = 6.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.65>
ST_4 : Operation 37 [4/6] (6.65ns)   --->   "%rhs = call i16 @exp<16, 8>, i16 %sub_ln813, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [src/yolo_yolo.cpp:79]   --->   Operation 37 'call' 'rhs' <Predicate = (!icmp_ln1653)> <Delay = 6.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 38 [3/6] (6.65ns)   --->   "%rhs = call i16 @exp<16, 8>, i16 %sub_ln813, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [src/yolo_yolo.cpp:79]   --->   Operation 38 'call' 'rhs' <Predicate = (!icmp_ln1653)> <Delay = 6.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.65>
ST_6 : Operation 39 [2/6] (6.65ns)   --->   "%rhs = call i16 @exp<16, 8>, i16 %sub_ln813, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [src/yolo_yolo.cpp:79]   --->   Operation 39 'call' 'rhs' <Predicate = (!icmp_ln1653)> <Delay = 6.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.27>
ST_7 : Operation 40 [1/6] (5.27ns)   --->   "%rhs = call i16 @exp<16, 8>, i16 %sub_ln813, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V" [src/yolo_yolo.cpp:79]   --->   Operation 40 'call' 'rhs' <Predicate = (!icmp_ln1653)> <Delay = 5.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i16 %rhs"   --->   Operation 41 'sext' 'sext_ln813' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (2.07ns)   --->   "%ret_V = add i17 %sext_ln813, i17 256"   --->   Operation 42 'add' 'ret_V' <Predicate = (!icmp_ln1653)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1303 = sext i17 %ret_V"   --->   Operation 43 'sext' 'sext_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_8 : Operation 44 [22/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 44 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.92>
ST_9 : Operation 45 [21/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 45 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.92>
ST_10 : Operation 46 [20/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 46 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.92>
ST_11 : Operation 47 [19/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 47 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.92>
ST_12 : Operation 48 [18/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 48 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.92>
ST_13 : Operation 49 [17/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 49 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.92>
ST_14 : Operation 50 [16/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 50 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.92>
ST_15 : Operation 51 [15/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 51 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.92>
ST_16 : Operation 52 [14/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 52 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.92>
ST_17 : Operation 53 [13/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 53 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.92>
ST_18 : Operation 54 [12/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 54 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.92>
ST_19 : Operation 55 [11/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 55 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.92>
ST_20 : Operation 56 [10/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 56 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.92>
ST_21 : Operation 57 [9/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 57 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.92>
ST_22 : Operation 58 [8/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 58 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.92>
ST_23 : Operation 59 [7/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 59 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.92>
ST_24 : Operation 60 [6/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 60 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.92>
ST_25 : Operation 61 [5/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 61 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.92>
ST_26 : Operation 62 [4/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 62 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.92>
ST_27 : Operation 63 [3/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 63 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.92>
ST_28 : Operation 64 [2/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 64 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.86>
ST_29 : Operation 65 [1/22] (3.92ns)   --->   "%sdiv_ln1303 = sdiv i18 65536, i18 %sext_ln1303"   --->   Operation 65 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 3.92> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 21> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sdiv_ln1303, i32 17"   --->   Operation 66 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_29 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i18 %sdiv_ln1303"   --->   Operation 67 'trunc' 'p_Val2_s' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_29 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sdiv_ln1303, i32 15"   --->   Operation 68 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_29 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %sdiv_ln1303, i32 16, i32 17"   --->   Operation 69 'partselect' 'tmp' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_29 : Operation 70 [1/1] (0.95ns)   --->   "%icmp_ln878 = icmp_ne  i2 %tmp, i2 0"   --->   Operation 70 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln1653)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln895 = or i1 %p_Result_4, i1 %icmp_ln878"   --->   Operation 71 'or' 'or_ln895' <Predicate = (!icmp_ln1653)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895 = xor i1 %p_Result_s, i1 1"   --->   Operation 72 'xor' 'xor_ln895' <Predicate = (!icmp_ln1653)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln895, i1 %xor_ln895"   --->   Operation 73 'and' 'overflow' <Predicate = (!icmp_ln1653)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln896 = xor i1 %p_Result_4, i1 1"   --->   Operation 74 'xor' 'xor_ln896' <Predicate = (!icmp_ln1653)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 75 [1/1] (0.95ns)   --->   "%icmp_ln896 = icmp_ne  i2 %tmp, i2 3"   --->   Operation 75 'icmp' 'icmp_ln896' <Predicate = (!icmp_ln1653)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln896 = or i1 %icmp_ln896, i1 %xor_ln896"   --->   Operation 76 'or' 'or_ln896' <Predicate = (!icmp_ln1653)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %or_ln896, i1 %p_Result_s"   --->   Operation 77 'and' 'underflow' <Predicate = (!icmp_ln1653)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.68>
ST_30 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%or_ln302 = or i1 %underflow, i1 %overflow"   --->   Operation 78 'or' 'or_ln302' <Predicate = (!icmp_ln1653)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_1)   --->   "%xor_ln302 = xor i1 %underflow, i1 1"   --->   Operation 79 'xor' 'xor_ln302' <Predicate = (!icmp_ln1653)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln302_1 = or i1 %overflow, i1 %xor_ln302"   --->   Operation 80 'or' 'or_ln302_1' <Predicate = (!icmp_ln1653)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln302 = select i1 %or_ln302, i16 32767, i16 %p_Val2_s"   --->   Operation 81 'select' 'select_ln302' <Predicate = (!icmp_ln1653)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 82 [1/1] (1.70ns)   --->   "%br_ln302 = br i1 %or_ln302_1, void %if.else.i.i.i.i, void %return"   --->   Operation 82 'br' 'br_ln302' <Predicate = (!icmp_ln1653)> <Delay = 1.70>
ST_30 : Operation 83 [1/1] (0.80ns)   --->   "%select_ln350 = select i1 %underflow, i16 32768, i16 %p_Val2_s"   --->   Operation 83 'select' 'select_ln350' <Predicate = (!icmp_ln1653 & !or_ln302_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 84 [1/1] (1.70ns)   --->   "%br_ln79 = br void %return" [src/yolo_yolo.cpp:79]   --->   Operation 84 'br' 'br_ln79' <Predicate = (!icmp_ln1653 & !or_ln302_1)> <Delay = 1.70>
ST_30 : Operation 85 [1/1] (0.00ns)   --->   "%agg_result_2 = phi i16 0, void %entry, i16 %select_ln350, void %if.else.i.i.i.i, i16 %select_ln302, void %if.else"   --->   Operation 85 'phi' 'agg_result_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln80 = ret i16 %agg_result_2" [src/yolo_yolo.cpp:80]   --->   Operation 86 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.14ns
The critical path consists of the following:
	wire read operation ('val_in_read') on port 'val_in' [5]  (0 ns)
	'icmp' operation ('icmp_ln1653') [6]  (2.43 ns)
	multiplexor before 'phi' operation ('agg_result_2') with incoming values : ('select_ln302') ('select_ln350') [36]  (1.71 ns)

 <State 2>: 4.4ns
The critical path consists of the following:
	'sub' operation ('sub_ln813') [9]  (2.08 ns)
	'call' operation ('rhs', src/yolo_yolo.cpp:79) to 'exp<16, 8>' [10]  (2.32 ns)

 <State 3>: 6.65ns
The critical path consists of the following:
	'call' operation ('rhs', src/yolo_yolo.cpp:79) to 'exp<16, 8>' [10]  (6.65 ns)

 <State 4>: 6.65ns
The critical path consists of the following:
	'call' operation ('rhs', src/yolo_yolo.cpp:79) to 'exp<16, 8>' [10]  (6.65 ns)

 <State 5>: 6.65ns
The critical path consists of the following:
	'call' operation ('rhs', src/yolo_yolo.cpp:79) to 'exp<16, 8>' [10]  (6.65 ns)

 <State 6>: 6.65ns
The critical path consists of the following:
	'call' operation ('rhs', src/yolo_yolo.cpp:79) to 'exp<16, 8>' [10]  (6.65 ns)

 <State 7>: 5.27ns
The critical path consists of the following:
	'call' operation ('rhs', src/yolo_yolo.cpp:79) to 'exp<16, 8>' [10]  (5.27 ns)

 <State 8>: 6ns
The critical path consists of the following:
	'add' operation ('ret.V') [12]  (2.08 ns)
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 9>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 10>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 11>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 12>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 13>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 14>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 15>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 16>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 17>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 18>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 19>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 20>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 21>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 22>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 23>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 24>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 25>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 26>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 27>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 28>: 3.93ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)

 <State 29>: 5.86ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [14]  (3.93 ns)
	'icmp' operation ('icmp_ln878') [19]  (0.959 ns)
	'or' operation ('or_ln895') [20]  (0 ns)
	'and' operation ('overflow') [22]  (0.978 ns)

 <State 30>: 2.69ns
The critical path consists of the following:
	'or' operation ('or_ln302') [27]  (0 ns)
	'select' operation ('select_ln302') [30]  (0.978 ns)
	multiplexor before 'phi' operation ('agg_result_2') with incoming values : ('select_ln302') ('select_ln350') [36]  (1.71 ns)
	'phi' operation ('agg_result_2') with incoming values : ('select_ln302') ('select_ln350') [36]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
