#Build: HAPS (R) ProtoCompiler 100 R-2020.12-SP1-1, Build 198R, Apr  8 2022
#install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
#OS: Linux 
#Hostname: ws35

# Sun Apr  9 22:37:31 2023

#Implementation: root.rtl0


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/|root.rtl0
Synopsys HDL Compiler, Version comp202012pcp4, Build 193R, Built Apr  8 2022 21:30:14, @4216327

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/|root.rtl0
Synopsys Verilog Compiler, Version comp202012pcp4, Build 193R, Built Apr  8 2022 21:30:14, @4216327

@N|Running in 64-bit mode
@N|Running compiler in Fast Synthesis mode
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v" (library work)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v" (library work)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_him_async_fifo_2048x258_xcvu440_stub.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80_xcvu440_mgb1_stub.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80d_xcvu440_mgb1_stub.v" (library snps_haps)
@N: CG1222 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80_xcvu440_mgb1_stub.v":17:7:17:43|Previous declaration of module umr3_pcie_gen2_x4_haps80_xcvu440_mgb1 found
@W: CG275 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80d_xcvu440_mgb1_stub.v":17:7:17:43|Duplicate module name umr3_pcie_gen2_x4_haps80_xcvu440_mgb1 (using last description encountered)!
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v" (library snps_haps)
@N: CG334 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v":925:15:925:27|Read directive translate_off.
@N: CG333 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v":930:15:930:26|Read directive translate_on.
@W: CG966 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v":25410:5:25410:5|Newline found within a string in a comment - should preferably be preceded with a '\'
@W: CG966 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v":25410:5:25410:5|Newline found within a string in a comment - should preferably be preceded with a '\'
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/clocks/gsv_trigger_hypermods.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALU.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALUControl.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Adder.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Control.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/DM.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/EX_MEM.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Forwarding.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Hazard.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ID_EX.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IF_ID.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IM.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ImmGen.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MEM_WB.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX3_1.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/PC.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Registers.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/comparator.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX.v":1:7:1:9|Synthesizing module MUX in library work.
Running optimization stage 1 on MUX .......
Finished optimization stage 1 on MUX (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/PC.v":1:7:1:8|Synthesizing module PC in library work.
Running optimization stage 1 on PC .......
Finished optimization stage 1 on PC (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IM.v":1:7:1:8|Synthesizing module IM in library work.
Running optimization stage 1 on IM .......
Finished optimization stage 1 on IM (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Adder.v":1:7:1:11|Synthesizing module Adder in library work.
Running optimization stage 1 on Adder .......
Finished optimization stage 1 on Adder (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IF_ID.v":1:7:1:11|Synthesizing module IF_ID in library work.
Running optimization stage 1 on IF_ID .......
Finished optimization stage 1 on IF_ID (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Hazard.v":1:7:1:12|Synthesizing module Hazard in library work.
Running optimization stage 1 on Hazard .......
Finished optimization stage 1 on Hazard (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Control.v":1:7:1:13|Synthesizing module Control in library work.
Running optimization stage 1 on Control .......
Finished optimization stage 1 on Control (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Registers.v":1:7:1:15|Synthesizing module Registers in library work.
Running optimization stage 1 on Registers .......
Finished optimization stage 1 on Registers (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ImmGen.v":1:7:1:12|Synthesizing module ImmGen in library work.
Running optimization stage 1 on ImmGen .......
Finished optimization stage 1 on ImmGen (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX3_1.v":1:7:1:12|Synthesizing module MUX3_1 in library work.
Running optimization stage 1 on MUX3_1 .......
Finished optimization stage 1 on MUX3_1 (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/comparator.v":1:7:1:16|Synthesizing module comparator in library work.
Running optimization stage 1 on comparator .......
Finished optimization stage 1 on comparator (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ID_EX.v":1:7:1:11|Synthesizing module ID_EX in library work.
Running optimization stage 1 on ID_EX .......
Finished optimization stage 1 on ID_EX (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALUControl.v":1:7:1:16|Synthesizing module ALUControl in library work.
Running optimization stage 1 on ALUControl .......
Finished optimization stage 1 on ALUControl (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALU.v":1:7:1:9|Synthesizing module ALU in library work.

	WIDTH=32'b00000000000000000000000001000000
	AND=32'b00000000000000000000000000000000
	OR=32'b00000000000000000000000000000001
	ADD=32'b00000000000000000000000000000010
	SUB=32'b00000000000000000000000000000110
   Generated name = ALU_64s_0s_1s_2s_6s
Running optimization stage 1 on ALU_64s_0s_1s_2s_6s .......
Finished optimization stage 1 on ALU_64s_0s_1s_2s_6s (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Forwarding.v":1:7:1:16|Synthesizing module Forwarding in library work.
Running optimization stage 1 on Forwarding .......
Finished optimization stage 1 on Forwarding (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/EX_MEM.v":1:7:1:12|Synthesizing module EX_MEM in library work.
Running optimization stage 1 on EX_MEM .......
Finished optimization stage 1 on EX_MEM (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/DM.v":1:7:1:8|Synthesizing module DM in library work.
Running optimization stage 1 on DM .......
Finished optimization stage 1 on DM (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MEM_WB.v":1:7:1:12|Synthesizing module MEM_WB in library work.
Running optimization stage 1 on MEM_WB .......
Finished optimization stage 1 on MEM_WB (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v":1:7:1:9|Synthesizing module top in library work.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 208MB peak: 208MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr  9 22:37:32 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/|root.rtl0
Synopsys Synopsys Netlist Linker, Version comp202012pcp4, Build 193R, Built Apr  8 2022 21:30:14, @4216327

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr  9 22:37:33 2023

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 56MB)

Divided design in to 1 groups
@L:"/home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/rtl_diagnostics/root.rtl0/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.top.verilog "
Compiling work_top_verilog as a separate process
Compilation of node work.top finished successfully.Real start time 0h:00m:01s, Real end time = 0h:00m:03s, Total real run time = 0h:00m:02s
################### distcomp0.log ############################
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/|root.rtl0
Synopsys Verilog Compiler, Version comp202012pcp4, Build 193R, Built Apr  8 2022 21:30:14, @4216327

@N|Running in 64-bit mode
@N|Running compiler in Diagnostic mode
@N|Running compiler in Fast Synthesis mode
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v" (library work)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v" (library work)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_him_async_fifo_2048x258_xcvu440_stub.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80_xcvu440_mgb1_stub.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80d_xcvu440_mgb1_stub.v" (library snps_haps)
@N: CG1222 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80_xcvu440_mgb1_stub.v":17:7:17:43|Previous declaration of module umr3_pcie_gen2_x4_haps80_xcvu440_mgb1 found
@W: CG275 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80d_xcvu440_mgb1_stub.v":17:7:17:43|Duplicate module name umr3_pcie_gen2_x4_haps80_xcvu440_mgb1 (using last description encountered)!
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v" (library snps_haps)
@N: CG334 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v":925:15:925:27|Read directive translate_off.
@N: CG333 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v":930:15:930:26|Read directive translate_on.
@W: CS138 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v":16493:3:16327:8|Macro definition for UMR3___GUARD__DW_AXI_GM_ALL_INCLUDES__VH__ not found. Cannot undefine.
@W: CS138 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v":21144:3:20944:8|Macro definition for UMR3___GUARD__DW_AXI_GS_ALL_INCLUDES__VH__ not found. Cannot undefine.
@W: CG966 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v":25410:5:25410:5|Newline found within a string in a comment - should preferably be preceded with a '\'
@W: CG966 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v":25410:5:25410:5|Newline found within a string in a comment - should preferably be preceded with a '\'
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/clocks/gsv_trigger_hypermods.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALU.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALUControl.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Adder.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Control.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/DM.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/EX_MEM.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Forwarding.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Hazard.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ID_EX.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IF_ID.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IM.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ImmGen.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MEM_WB.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX3_1.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/PC.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Registers.v" (library work)
@I::"/home/u108/u108061217/RISC-V-pipeline-CPU/src/comparator.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
@N:: Applying property .distcompmodetop with value 1 on module top in library work
@N:: Applying property .distcompnoprune with value 1 on module top in library work
@N:: Applying property .noprune with value 1 on module top in library work
@N:: Applying property .distcompnoprune with value 1 on module MUX in library work
@N:: Applying property .noprune with value 1 on module MUX in library work
@N:: Applying property .distcompnoprune with value 1 on module MEM_WB in library work
@N:: Applying property .noprune with value 1 on module MEM_WB in library work
@N:: Applying property .distcompnoprune with value 1 on module DM in library work
@N:: Applying property .noprune with value 1 on module DM in library work
@N:: Applying property .distcompnoprune with value 1 on module EX_MEM in library work
@N:: Applying property .noprune with value 1 on module EX_MEM in library work
@N:: Applying property .distcompnoprune with value 1 on module Forwarding in library work
@N:: Applying property .noprune with value 1 on module Forwarding in library work
@N:: Applying property .distcompnoprune with value 1 on module ALU in library work
@N:: Applying property .noprune with value 1 on module ALU in library work
@N:: Applying property .distcompnoprune with value 1 on module ALUControl in library work
@N:: Applying property .noprune with value 1 on module ALUControl in library work
@N:: Applying property .distcompnoprune with value 1 on module MUX3_1 in library work
@N:: Applying property .noprune with value 1 on module MUX3_1 in library work
@N:: Applying property .distcompnoprune with value 1 on module ID_EX in library work
@N:: Applying property .noprune with value 1 on module ID_EX in library work
@N:: Applying property .distcompnoprune with value 1 on module comparator in library work
@N:: Applying property .noprune with value 1 on module comparator in library work
@N:: Applying property .distcompnoprune with value 1 on module ImmGen in library work
@N:: Applying property .noprune with value 1 on module ImmGen in library work
@N:: Applying property .distcompnoprune with value 1 on module Adder in library work
@N:: Applying property .noprune with value 1 on module Adder in library work
@N:: Applying property .distcompnoprune with value 1 on module Registers in library work
@N:: Applying property .noprune with value 1 on module Registers in library work
@N:: Applying property .distcompnoprune with value 1 on module Control in library work
@N:: Applying property .noprune with value 1 on module Control in library work
@N:: Applying property .distcompnoprune with value 1 on module Hazard in library work
@N:: Applying property .noprune with value 1 on module Hazard in library work
@N:: Applying property .distcompnoprune with value 1 on module IF_ID in library work
@N:: Applying property .noprune with value 1 on module IF_ID in library work
@N:: Applying property .distcompnoprune with value 1 on module IM in library work
@N:: Applying property .noprune with value 1 on module IM in library work
@N:: Applying property .distcompnoprune with value 1 on module PC in library work
@N:: Applying property .noprune with value 1 on module PC in library work
Selecting top level module top
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX.v":1:7:1:9|Synthesizing module MUX in library work.
Running optimization stage 1 on MUX .......
Finished optimization stage 1 on MUX (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 213MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/PC.v":1:7:1:8|Synthesizing module PC in library work.
@N: CG179 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/PC.v":13:23:13:24|Removing redundant assignment.
Running optimization stage 1 on PC .......
Finished optimization stage 1 on PC (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 213MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IM.v":1:7:1:8|Synthesizing module IM in library work.
Running optimization stage 1 on IM .......
@W: CL246 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IM.v":11:12:11:17|Input port bits 1 to 0 of PCAddr[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IM.v":11:19:11:25|Input port bits 1 to 0 of in_addr[63:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 1 on IM (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Adder.v":1:7:1:11|Synthesizing module Adder in library work.
Running optimization stage 1 on Adder .......
Finished optimization stage 1 on Adder (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IF_ID.v":1:7:1:11|Synthesizing module IF_ID in library work.
@N: CG179 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IF_ID.v":19:27:19:32|Removing redundant assignment.
@N: CG179 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/IF_ID.v":25:32:25:42|Removing redundant assignment.
Running optimization stage 1 on IF_ID .......
Finished optimization stage 1 on IF_ID (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Hazard.v":1:7:1:12|Synthesizing module Hazard in library work.
Running optimization stage 1 on Hazard .......
Finished optimization stage 1 on Hazard (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Control.v":1:7:1:13|Synthesizing module Control in library work.
Running optimization stage 1 on Control .......
Finished optimization stage 1 on Control (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Registers.v":1:7:1:15|Synthesizing module Registers in library work.
Running optimization stage 1 on Registers .......
Finished optimization stage 1 on Registers (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ImmGen.v":1:7:1:12|Synthesizing module ImmGen in library work.
Running optimization stage 1 on ImmGen .......
@W: CL246 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ImmGen.v":5:12:5:13|Input port bits 19 to 12 of in[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 1 on ImmGen (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX3_1.v":1:7:1:12|Synthesizing module MUX3_1 in library work.
Running optimization stage 1 on MUX3_1 .......
Finished optimization stage 1 on MUX3_1 (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/comparator.v":1:7:1:16|Synthesizing module comparator in library work.
Running optimization stage 1 on comparator .......
Finished optimization stage 1 on comparator (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ID_EX.v":1:7:1:11|Synthesizing module ID_EX in library work.
Running optimization stage 1 on ID_EX .......
Finished optimization stage 1 on ID_EX (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALUControl.v":1:7:1:16|Synthesizing module ALUControl in library work.
Running optimization stage 1 on ALUControl .......
Finished optimization stage 1 on ALUControl (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALU.v":1:7:1:9|Synthesizing module ALU in library work.

	WIDTH=32'b00000000000000000000000001000000
	AND=32'b00000000000000000000000000000000
	OR=32'b00000000000000000000000000000001
	ADD=32'b00000000000000000000000000000010
	SUB=32'b00000000000000000000000000000110
   Generated name = ALU_64s_0s_1s_2s_6s
Running optimization stage 1 on ALU_64s_0s_1s_2s_6s .......
@N: CL159 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALU.v":15:6:15:8|Input clk is unused.
@N: CL159 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALU.v":15:10:15:14|Input rst_n is unused.
Finished optimization stage 1 on ALU_64s_0s_1s_2s_6s (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/Forwarding.v":1:7:1:16|Synthesizing module Forwarding in library work.
Running optimization stage 1 on Forwarding .......
Finished optimization stage 1 on Forwarding (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/EX_MEM.v":1:7:1:12|Synthesizing module EX_MEM in library work.
Running optimization stage 1 on EX_MEM .......
Finished optimization stage 1 on EX_MEM (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/DM.v":1:7:1:8|Synthesizing module DM in library work.
Running optimization stage 1 on DM .......
Finished optimization stage 1 on DM (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 221MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/MEM_WB.v":1:7:1:12|Synthesizing module MEM_WB in library work.
Running optimization stage 1 on MEM_WB .......
Finished optimization stage 1 on MEM_WB (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 221MB)
@N: CG364 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v":1:7:1:9|Synthesizing module top in library work.
@W: CG133 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v":23:8:23:8|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v":23:10:23:10|Object b is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v":23:12:23:24|Object input_instruc is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 221MB)
@END

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr  9 22:37:34 2023

###########################################################]

Distributed Compiler Report
***************************

DP Name              Status      Start time     End Time       Total Real Time     Log File                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.top.verilog     Success     0h:00m:01s     0h:00m:03s     0h:00m:02s          /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/rtl_diagnostics/root.rtl0/synwork//distcomp/distcomp0/distcomp0.log
===========================================================================================================================================================================================================

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/rtl_diagnostics/root.rtl0/synwork/top_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:05s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Apr  9 22:37:36 2023

###########################################################]
