$date
	Sun Sep 25 22:05:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux4 $end
$var wire 4 ! d0 [3:0] $end
$upscope $end
$scope module mux4 $end
$var wire 4 " d1 [3:0] $end
$upscope $end
$scope module mux4 $end
$var wire 4 # d2 [3:0] $end
$upscope $end
$scope module mux4 $end
$var wire 4 $ d3 [3:0] $end
$upscope $end
$scope module mux4 $end
$var wire 2 % s [1:0] $end
$upscope $end
$scope module mux4 $end
$var wire 4 & low [3:0] $end
$upscope $end
$scope module mux4 $end
$var wire 4 ' high [3:0] $end
$upscope $end
$scope module mux4 $end
$var wire 4 ( y [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 (
b11 '
b1 &
b0 %
b100 $
b11 #
b10 "
b1 !
$end
#2000
b10 (
b10 &
b100 '
b1 %
#4000
b1 &
b11 '
b11 (
b10 %
#6000
b100 (
b10 &
b100 '
b11 %
#8001
