{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571674993428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571674993444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 00:23:13 2019 " "Processing started: Tue Oct 22 00:23:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571674993444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571674993444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05_2 -c lab05_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05_2 -c lab05_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571674993444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571674994516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571674994516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab05_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab05_2 " "Found entity 1: lab05_2" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571675011885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571675011885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05_2 " "Elaborating entity \"lab05_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571675012057 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "second_tens_a lab05_2.v(9) " "Verilog HDL warning at lab05_2.v(9): object second_tens_a used but never assigned" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lab05_2.v(24) " "Verilog HDL assignment warning at lab05_2.v(24): truncated value with size 32 to match size of target (26)" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(113) " "Verilog HDL Case Statement warning at lab05_2.v(113): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 113 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(126) " "Verilog HDL Case Statement warning at lab05_2.v(126): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 126 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(135) " "Verilog HDL Case Statement warning at lab05_2.v(135): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 135 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(148) " "Verilog HDL Case Statement warning at lab05_2.v(148): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 148 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(157) " "Verilog HDL Case Statement warning at lab05_2.v(157): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 157 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(170) " "Verilog HDL Case Statement warning at lab05_2.v(170): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 170 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(212) " "Verilog HDL Case Statement warning at lab05_2.v(212): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 212 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(225) " "Verilog HDL Case Statement warning at lab05_2.v(225): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 225 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(234) " "Verilog HDL Case Statement warning at lab05_2.v(234): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 234 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(247) " "Verilog HDL Case Statement warning at lab05_2.v(247): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 247 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(256) " "Verilog HDL Case Statement warning at lab05_2.v(256): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 256 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(269) " "Verilog HDL Case Statement warning at lab05_2.v(269): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 269 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(314) " "Verilog HDL Case Statement warning at lab05_2.v(314): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 314 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(327) " "Verilog HDL Case Statement warning at lab05_2.v(327): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 327 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(339) " "Verilog HDL Case Statement warning at lab05_2.v(339): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 339 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(352) " "Verilog HDL Case Statement warning at lab05_2.v(352): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 352 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(361) " "Verilog HDL Case Statement warning at lab05_2.v(361): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 361 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab05_2.v(374) " "Verilog HDL Case Statement warning at lab05_2.v(374): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 374 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "second_ones_a 0 lab05_2.v(8) " "Net \"second_ones_a\" at lab05_2.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "second_tens_a 0 lab05_2.v(9) " "Net \"second_tens_a\" at lab05_2.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "lab05_2.v" "" { Text "D:/quartus/mydesign/lab05_2/lab05_2.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571675012120 "|lab05_2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571675016681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571675022482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571675022482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1864 " "Implemented 1864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571675022803 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571675022803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1814 " "Implemented 1814 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571675022803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571675022803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571675022865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 00:23:42 2019 " "Processing ended: Tue Oct 22 00:23:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571675022865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571675022865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571675022865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571675022865 ""}
