// Seed: 1010218103
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  module_2(
      id_2, id_2, id_2
  );
endmodule
module module_1 (
    output tri0 id_0,
    input logic id_1,
    input supply1 id_2,
    input wand id_3
);
  wand id_5;
  module_0(
      id_5
  );
  supply0 id_6;
  id_7 :
  assert property (@(posedge id_7 or 1) id_1 == id_5)
  else;
  reg  id_8;
  wire id_9;
  assign id_5 = id_6;
  always begin
    id_8 <= (id_1);
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
