Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,3742
design__instance__area,27921.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,13
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.03864507004618645
power__switching__total,0.04623549059033394
power__leakage__total,2.6058664559514E-8
power__total,0.08488058298826218
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5983668729868187
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5615080781494891
timing__hold__ws__corner:nom_tt_025C_1v80,0.31953973704811006
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.319540
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,15
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,13
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8647588445642203
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.830658787487653
timing__hold__ws__corner:nom_ss_100C_1v60,0.8825984637399484
timing__setup__ws__corner:nom_ss_100C_1v60,-7.93776800090683
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-243.08352641037465
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-7.93776800090683
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.882598
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,61
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-7.937768
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,61
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,13
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4909837120285674
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4636353932004833
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12320239621662628
timing__setup__ws__corner:nom_ff_n40C_1v95,0.18299495769994645
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.123202
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.182995
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,26
design__max_fanout_violation__count,13
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4820054491968036
clock__skew__worst_setup,0.4582260534046156
timing__hold__ws,0.11964024554137197
timing__setup__ws,-8.234213544077354
timing__hold__tns,0.0
timing__setup__tns,-257.5848229843706
timing__hold__wns,0
timing__setup__wns,-8.234213544077354
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119640
timing__hold_r2r_vio__count,0
timing__setup_vio__count,183
timing__setup_r2r__ws,-8.234214
timing__setup_r2r_vio__count,183
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3742
design__instance__area__stdcell,27921.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.815107
design__instance__utilization__stdcell,0.815107
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,63517.9
design__violations,0
design__instance__count__setup_buffer,25
design__instance__count__hold_buffer,22
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,3286
route__net__special,2
route__drc_errors__iter:1,1680
route__wirelength__iter:1,71623
route__drc_errors__iter:2,989
route__wirelength__iter:2,70760
route__drc_errors__iter:3,951
route__wirelength__iter:3,70583
route__drc_errors__iter:4,60
route__wirelength__iter:4,70364
route__drc_errors__iter:5,0
route__wirelength__iter:5,70354
route__drc_errors,0
route__wirelength,70354
route__vias,23246
route__vias__singlecut,23246
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,263
timing__unannotated_net__count__corner:nom_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,13
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5864364715379332
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5543289872911656
timing__hold__ws__corner:min_tt_025C_1v80,0.3140692239618554
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314069
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,12
design__max_fanout_violation__count__corner:min_ss_100C_1v60,13
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8453438188719934
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8241548787808507
timing__hold__ws__corner:min_ss_100C_1v60,0.871620911228896
timing__setup__ws__corner:min_ss_100C_1v60,-7.665107876488573
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-230.28611136492043
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-7.665107876488573
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.871621
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,59
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-7.665108
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,59
timing__unannotated_net__count__corner:min_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,13
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4820054491968036
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4582260534046156
timing__hold__ws__corner:min_ff_n40C_1v95,0.11964024554137197
timing__setup__ws__corner:min_ff_n40C_1v95,0.2694675669983532
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.119640
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.269468
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,13
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6127422076496811
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5696232535774995
timing__hold__ws__corner:max_tt_025C_1v80,0.3241449422844993
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.324145
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,26
design__max_fanout_violation__count__corner:max_ss_100C_1v60,13
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8871990060395024
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8411854784156539
timing__hold__ws__corner:max_ss_100C_1v60,0.89351595318367
timing__setup__ws__corner:max_ss_100C_1v60,-8.234213544077354
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-257.5848229843706
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-8.234213544077354
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.893516
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,63
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-8.234214
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,63
timing__unannotated_net__count__corner:max_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,13
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.502005340394944
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4697430910541668
timing__hold__ws__corner:max_ff_n40C_1v95,0.12740453497252585
timing__setup__ws__corner:max_ff_n40C_1v95,0.09491163679185949
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.127405
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.094912
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,21
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79485
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79928
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00514889
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00572704
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000701931
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00572704
ir__voltage__worst,1.79000000000000003552713678800500929355621337890625
ir__drop__avg,0.0007249999999999999500399638918679556809365749359130859375
ir__drop__worst,0.00515000000000000006383782391594650107435882091522216796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
