// Seed: 3786993256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_5 = 0;
  output wire id_2;
  output wire id_1;
  logic [1 'b0 : (  -1  )] id_5;
  ;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    input uwire id_10,
    output wire id_11,
    output tri0 id_12,
    input wire id_13,
    input wor id_14,
    output tri id_15
);
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18
  );
  assign id_12 = id_3;
endmodule
