// Seed: 1635357031
module module_0 (
    output tri   id_0,
    output uwire id_1,
    input  wand  id_2,
    input  uwire id_3,
    output tri1  id_4,
    output tri   id_5,
    input  uwire id_6,
    input  uwire id_7,
    input  tri0  id_8,
    output wand  id_9
);
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input wand id_8,
    input tri id_9,
    output supply0 id_10,
    input wire id_11,
    input tri0 id_12,
    output wor id_13,
    output wand id_14
);
  integer id_16;
  wire id_17;
  wire id_18;
  module_0(
      id_14, id_10, id_6, id_2, id_13, id_13, id_4, id_7, id_11, id_10
  );
endmodule
