Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbenchpart1_behav xil_defaultlib.testbenchpart1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_1855752848
Compiling package xil_defaultlib.SLC3_TYPES
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.sync_flop
Compiling module xil_defaultlib.load_reg
Compiling module xil_defaultlib.ben
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.two_one_mux
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.four_one_mux
Compiling module xil_defaultlib.two_one_mux(WIDTH=16)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.muxPC
Compiling module xil_defaultlib.load_reg(DATA_WIDTH=16)
Compiling module xil_defaultlib.mdr_mux
Compiling module xil_defaultlib.databusmux
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.hex_driver_default
Compiling module xil_defaultlib.cpu_to_io
Compiling module xil_defaultlib.slc3
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.processor_top_default
Compiling module xil_defaultlib.testbenchpart1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbenchpart1_behav
