0.7
2020.2
Nov 18 2020
09:47:47
E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/project/RAM/RAM.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/rtl/RAM.v,1744159517,verilog,,E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/sim/RAM_tb.v,,RAM,,,,,,,,
E:/FPGA_vivado/RISCV_MCU/Periperals/RAM/sim/RAM_tb.v,1744160152,verilog,,,,RAM_tb,,,,,,,,
