Classic Timing Analyzer report for control
Sun Aug 15 17:34:08 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLR'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                  ; To                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.310 ns                                       ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[35]                            ; CLR        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.820 ns                                       ; IR[12]                                ; output[17]                            ; --         ; --       ; 0            ;
; Clock Setup: 'CLR'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; CLR        ; CLR      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                       ;                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLR             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLR'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                  ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; CLR        ; CLR      ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; CLR        ; CLR      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; CLR        ; CLR      ; None                        ; None                      ; 0.650 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; CLR        ; CLR      ; None                        ; None                      ; 0.583 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; CLR        ; CLR      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; CLR        ; CLR      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; CLR        ; CLR      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; CLR        ; CLR      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; CLR        ; CLR      ; None                        ; None                      ; 0.449 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; CLR        ; CLR      ; None                        ; None                      ; 0.444 ns                ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; tco                                                                                                 ;
+-------+--------------+------------+---------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                  ; To         ; From Clock ;
+-------+--------------+------------+---------------------------------------+------------+------------+
; N/A   ; None         ; 8.310 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[35] ; CLR        ;
; N/A   ; None         ; 8.159 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[35] ; CLR        ;
; N/A   ; None         ; 7.955 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[35] ; CLR        ;
; N/A   ; None         ; 7.760 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[35] ; CLR        ;
; N/A   ; None         ; 6.652 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[26] ; CLR        ;
; N/A   ; None         ; 6.604 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[26] ; CLR        ;
; N/A   ; None         ; 6.422 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[26] ; CLR        ;
; N/A   ; None         ; 6.277 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[28] ; CLR        ;
; N/A   ; None         ; 6.237 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[28] ; CLR        ;
; N/A   ; None         ; 6.189 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[34] ; CLR        ;
; N/A   ; None         ; 6.178 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[26] ; CLR        ;
; N/A   ; None         ; 6.114 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[24] ; CLR        ;
; N/A   ; None         ; 6.104 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[30] ; CLR        ;
; N/A   ; None         ; 6.103 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[31] ; CLR        ;
; N/A   ; None         ; 6.101 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[22] ; CLR        ;
; N/A   ; None         ; 6.090 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[27] ; CLR        ;
; N/A   ; None         ; 6.082 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[32] ; CLR        ;
; N/A   ; None         ; 6.058 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[30] ; CLR        ;
; N/A   ; None         ; 6.057 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[31] ; CLR        ;
; N/A   ; None         ; 6.050 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[27] ; CLR        ;
; N/A   ; None         ; 6.042 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[36] ; CLR        ;
; N/A   ; None         ; 6.036 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[34] ; CLR        ;
; N/A   ; None         ; 6.036 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[32] ; CLR        ;
; N/A   ; None         ; 6.026 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[33] ; CLR        ;
; N/A   ; None         ; 6.014 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[28] ; CLR        ;
; N/A   ; None         ; 5.915 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[22] ; CLR        ;
; N/A   ; None         ; 5.873 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[30] ; CLR        ;
; N/A   ; None         ; 5.872 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[36] ; CLR        ;
; N/A   ; None         ; 5.865 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[36] ; CLR        ;
; N/A   ; None         ; 5.864 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[27] ; CLR        ;
; N/A   ; None         ; 5.862 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[25] ; CLR        ;
; N/A   ; None         ; 5.858 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[33] ; CLR        ;
; N/A   ; None         ; 5.854 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[33] ; CLR        ;
; N/A   ; None         ; 5.851 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[29] ; CLR        ;
; N/A   ; None         ; 5.850 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[32] ; CLR        ;
; N/A   ; None         ; 5.846 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[24] ; CLR        ;
; N/A   ; None         ; 5.833 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[34] ; CLR        ;
; N/A   ; None         ; 5.833 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[31] ; CLR        ;
; N/A   ; None         ; 5.832 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[28] ; CLR        ;
; N/A   ; None         ; 5.814 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[25] ; CLR        ;
; N/A   ; None         ; 5.811 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[21] ; CLR        ;
; N/A   ; None         ; 5.805 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[29] ; CLR        ;
; N/A   ; None         ; 5.792 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[24] ; CLR        ;
; N/A   ; None         ; 5.786 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[22] ; CLR        ;
; N/A   ; None         ; 5.766 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[23] ; CLR        ;
; N/A   ; None         ; 5.695 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[22] ; CLR        ;
; N/A   ; None         ; 5.655 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[34] ; CLR        ;
; N/A   ; None         ; 5.646 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[33] ; CLR        ;
; N/A   ; None         ; 5.646 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[27] ; CLR        ;
; N/A   ; None         ; 5.644 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[36] ; CLR        ;
; N/A   ; None         ; 5.639 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[31] ; CLR        ;
; N/A   ; None         ; 5.639 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[24] ; CLR        ;
; N/A   ; None         ; 5.638 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a1|set ; output[23] ; CLR        ;
; N/A   ; None         ; 5.636 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[30] ; CLR        ;
; N/A   ; None         ; 5.620 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[32] ; CLR        ;
; N/A   ; None         ; 5.617 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[21] ; CLR        ;
; N/A   ; None         ; 5.594 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[25] ; CLR        ;
; N/A   ; None         ; 5.582 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[29] ; CLR        ;
; N/A   ; None         ; 5.582 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[21] ; CLR        ;
; N/A   ; None         ; 5.573 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set ; output[23] ; CLR        ;
; N/A   ; None         ; 5.508 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[21] ; CLR        ;
; N/A   ; None         ; 5.497 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set ; output[23] ; CLR        ;
; N/A   ; None         ; 5.387 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[25] ; CLR        ;
; N/A   ; None         ; 5.381 ns   ; T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set ; output[29] ; CLR        ;
+-------+--------------+------------+---------------------------------------+------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+--------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To         ;
+-------+-------------------+-----------------+--------+------------+
; N/A   ; None              ; 9.820 ns        ; IR[12] ; output[17] ;
; N/A   ; None              ; 9.710 ns        ; IR[14] ; output[17] ;
; N/A   ; None              ; 9.263 ns        ; IR[13] ; output[17] ;
; N/A   ; None              ; 8.839 ns        ; IR[12] ; output[12] ;
; N/A   ; None              ; 8.766 ns        ; IR[14] ; output[12] ;
; N/A   ; None              ; 8.579 ns        ; IR[14] ; output[14] ;
; N/A   ; None              ; 8.528 ns        ; IR[12] ; output[14] ;
; N/A   ; None              ; 8.364 ns        ; IR[12] ; output[19] ;
; N/A   ; None              ; 8.291 ns        ; IR[14] ; output[19] ;
; N/A   ; None              ; 8.269 ns        ; IR[13] ; output[12] ;
; N/A   ; None              ; 8.117 ns        ; IR[13] ; output[14] ;
; N/A   ; None              ; 8.003 ns        ; IR[12] ; output[18] ;
; N/A   ; None              ; 7.958 ns        ; IR[12] ; output[15] ;
; N/A   ; None              ; 7.896 ns        ; IR[14] ; output[18] ;
; N/A   ; None              ; 7.851 ns        ; IR[14] ; output[15] ;
; N/A   ; None              ; 7.798 ns        ; IR[13] ; output[19] ;
; N/A   ; None              ; 7.752 ns        ; IR[12] ; output[13] ;
; N/A   ; None              ; 7.645 ns        ; IR[14] ; output[13] ;
; N/A   ; None              ; 7.632 ns        ; IR[14] ; output[16] ;
; N/A   ; None              ; 7.585 ns        ; IR[12] ; output[16] ;
; N/A   ; None              ; 7.388 ns        ; IR[13] ; output[15] ;
; N/A   ; None              ; 7.307 ns        ; IR[13] ; output[18] ;
; N/A   ; None              ; 7.186 ns        ; IR[13] ; output[16] ;
; N/A   ; None              ; 7.182 ns        ; IR[13] ; output[13] ;
; N/A   ; None              ; 7.033 ns        ; IR[9]  ; output[9]  ;
; N/A   ; None              ; 6.950 ns        ; IR[5]  ; output[5]  ;
; N/A   ; None              ; 6.943 ns        ; IR[3]  ; output[3]  ;
; N/A   ; None              ; 6.942 ns        ; IR[4]  ; output[4]  ;
; N/A   ; None              ; 6.940 ns        ; IR[0]  ; output[0]  ;
; N/A   ; None              ; 6.926 ns        ; IR[7]  ; output[7]  ;
; N/A   ; None              ; 6.849 ns        ; IR[15] ; output[20] ;
; N/A   ; None              ; 6.618 ns        ; IR[2]  ; output[2]  ;
; N/A   ; None              ; 6.598 ns        ; IR[8]  ; output[8]  ;
; N/A   ; None              ; 6.589 ns        ; IR[10] ; output[10] ;
; N/A   ; None              ; 6.568 ns        ; IR[1]  ; output[1]  ;
; N/A   ; None              ; 6.558 ns        ; IR[11] ; output[11] ;
; N/A   ; None              ; 6.488 ns        ; IR[6]  ; output[6]  ;
+-------+-------------------+-----------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Aug 15 17:34:08 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control -c control --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLR" is an undefined clock
Info: Clock "CLR" Internal fmax is restricted to 500.0 MHz between source register "T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set" and destination register "T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.815 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N3; Fanout = 18; REG Node = 'T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set'
            Info: 2: + IC(0.294 ns) + CELL(0.366 ns) = 0.660 ns; Loc. = LCCOMB_X1_Y4_N20; Fanout = 1; COMB Node = 'T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set~1'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.815 ns; Loc. = LCFF_X1_Y4_N21; Fanout = 17; REG Node = 'T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set'
            Info: Total cell delay = 0.521 ns ( 63.93 % )
            Info: Total interconnect delay = 0.294 ns ( 36.07 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLR" to destination register is 2.474 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLR'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLR~clkctrl'
                Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X1_Y4_N21; Fanout = 17; REG Node = 'T:TIMINGU|synchcnt:COUNT|jk_ff:a4|set'
                Info: Total cell delay = 1.472 ns ( 59.50 % )
                Info: Total interconnect delay = 1.002 ns ( 40.50 % )
            Info: - Longest clock path from clock "CLR" to source register is 2.474 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLR'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLR~clkctrl'
                Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X1_Y4_N3; Fanout = 18; REG Node = 'T:TIMINGU|synchcnt:COUNT|jk_ff:a3|set'
                Info: Total cell delay = 1.472 ns ( 59.50 % )
                Info: Total interconnect delay = 1.002 ns ( 40.50 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "CLR" to destination pin "output[35]" through register "T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set" is 8.310 ns
    Info: + Longest clock path from clock "CLR" to source register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLR'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLR~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X1_Y4_N13; Fanout = 19; REG Node = 'T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.742 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N13; Fanout = 19; REG Node = 'T:TIMINGU|synchcnt:COUNT|jk_ff:a2|set'
        Info: 2: + IC(0.819 ns) + CELL(0.346 ns) = 1.165 ns; Loc. = LCCOMB_X1_Y5_N22; Fanout = 1; COMB Node = 'T:TIMINGU|decoder16:DEC1|decoder:DECODER1|output[6]~6'
        Info: 3: + IC(2.423 ns) + CELL(2.154 ns) = 5.742 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'output[35]'
        Info: Total cell delay = 2.500 ns ( 43.54 % )
        Info: Total interconnect delay = 3.242 ns ( 56.46 % )
Info: Longest tpd from source pin "IR[12]" to destination pin "output[17]" is 9.820 ns
    Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K16; Fanout = 8; PIN Node = 'IR[12]'
    Info: 2: + IC(4.125 ns) + CELL(0.366 ns) = 5.271 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'decoder:DE|output[5]~0'
    Info: 3: + IC(2.405 ns) + CELL(2.144 ns) = 9.820 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'output[17]'
    Info: Total cell delay = 3.290 ns ( 33.50 % )
    Info: Total interconnect delay = 6.530 ns ( 66.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Sun Aug 15 17:34:08 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


