begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 1999 Seigo Tanimura  * All rights reserved.  *  * Portions of this source are based on cwcealdr.cpp and dhwiface.cpp in  * cwcealdr1.zip, the sample sources by Crystal Semiconductor.  * Copyright (c) 1996-1998 Crystal Semiconductor Corp.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|"pci.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<machine/resource.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/clock.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/soundcard.h>
end_include

begin_include
include|#
directive|include
file|<dev/sound/chip.h>
end_include

begin_include
include|#
directive|include
file|<dev/sound/pci/csareg.h>
end_include

begin_include
include|#
directive|include
file|<dev/sound/pci/csavar.h>
end_include

begin_if
if|#
directive|if
name|NPCI
operator|>
literal|0
end_if

begin_include
include|#
directive|include
file|<pci/pcireg.h>
end_include

begin_include
include|#
directive|include
file|<pci/pcivar.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* NPCI> 0 */
end_comment

begin_include
include|#
directive|include
file|<dev/sound/pci/csaimg.h>
end_include

begin_comment
comment|/* Here is the parameter structure per a device. */
end_comment

begin_struct
struct|struct
name|csa_softc
block|{
name|device_t
name|dev
decl_stmt|;
comment|/* device */
name|csa_res
name|res
decl_stmt|;
comment|/* resources */
name|device_t
name|pcm
decl_stmt|;
comment|/* pcm device */
name|driver_intr_t
modifier|*
name|pcmintr
decl_stmt|;
comment|/* pcm intr */
name|void
modifier|*
name|pcmintr_arg
decl_stmt|;
comment|/* pcm intr arg */
if|#
directive|if
name|notyet
name|device_t
name|midi
decl_stmt|;
comment|/* midi device */
name|driver_intr_t
modifier|*
name|midiintr
decl_stmt|;
comment|/* midi intr */
name|void
modifier|*
name|midiintr_arg
decl_stmt|;
comment|/* midi intr arg */
endif|#
directive|endif
comment|/* notyet */
name|void
modifier|*
name|ih
decl_stmt|;
comment|/* cookie */
block|}
struct|;
end_struct

begin_typedef
typedef|typedef
name|struct
name|csa_softc
modifier|*
name|sc_p
typedef|;
end_typedef

begin_if
if|#
directive|if
name|NPCI
operator|>
literal|0
end_if

begin_function_decl
specifier|static
name|int
name|csa_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|csa_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* NPCI> 0 */
end_comment

begin_function_decl
specifier|static
name|struct
name|resource
modifier|*
name|csa_alloc_resource
parameter_list|(
name|device_t
name|bus
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|type
parameter_list|,
name|int
modifier|*
name|rid
parameter_list|,
name|u_long
name|start
parameter_list|,
name|u_long
name|end
parameter_list|,
name|u_long
name|count
parameter_list|,
name|u_int
name|flags
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|csa_release_resource
parameter_list|(
name|device_t
name|bus
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|type
parameter_list|,
name|int
name|rid
parameter_list|,
name|struct
name|resource
modifier|*
name|r
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|csa_initialize
parameter_list|(
name|sc_p
name|scp
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|csa_clearserialfifos
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|csa_resetdsp
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|csa_downloadimage
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|csa_transferimage
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|,
name|u_long
modifier|*
name|src
parameter_list|,
name|u_long
name|dest
parameter_list|,
name|u_long
name|len
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
specifier|static
name|devclass_t
name|csa_devclass
decl_stmt|;
end_decl_stmt

begin_if
if|#
directive|if
name|NPCI
operator|>
literal|0
end_if

begin_function
specifier|static
name|int
name|csa_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|device_t
name|child
decl_stmt|;
name|char
modifier|*
name|s
decl_stmt|;
name|struct
name|sndcard_func
modifier|*
name|func
decl_stmt|;
name|s
operator|=
name|NULL
expr_stmt|;
switch|switch
condition|(
name|pci_get_devid
argument_list|(
name|dev
argument_list|)
condition|)
block|{
case|case
name|CS4610_PCI_ID
case|:
name|s
operator|=
literal|"Crystal Semiconductor CS4610/4611 Audio accelerator"
expr_stmt|;
break|break;
case|case
name|CS4614_PCI_ID
case|:
name|s
operator|=
literal|"Crystal Semiconductor CS4614/4622/4624 Audio accelerator/4280 Audio controller"
expr_stmt|;
break|break;
case|case
name|CS4615_PCI_ID
case|:
name|s
operator|=
literal|"Crystal Semiconductor CS4615 Audio accelerator"
expr_stmt|;
break|break;
case|case
name|CS4281_PCI_ID
case|:
name|s
operator|=
literal|"Crystal Semiconductor CS4281 Audio controller"
expr_stmt|;
break|break;
block|}
if|if
condition|(
name|s
operator|!=
name|NULL
condition|)
block|{
name|device_set_desc
argument_list|(
name|dev
argument_list|,
name|s
argument_list|)
expr_stmt|;
comment|/* PCM Audio */
name|func
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
expr|struct
name|sndcard_func
argument_list|)
argument_list|,
name|M_DEVBUF
argument_list|,
name|M_NOWAIT
argument_list|)
expr_stmt|;
if|if
condition|(
name|func
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|bzero
argument_list|(
name|func
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|func
argument_list|)
argument_list|)
expr_stmt|;
name|func
operator|->
name|func
operator|=
name|SCF_PCM
expr_stmt|;
name|child
operator|=
name|device_add_child
argument_list|(
name|dev
argument_list|,
literal|"pcm"
argument_list|,
operator|-
literal|1
argument_list|)
expr_stmt|;
name|device_set_ivars
argument_list|(
name|child
argument_list|,
name|func
argument_list|)
expr_stmt|;
if|#
directive|if
name|notyet
comment|/* Midi Interface */
name|func
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
expr|struct
name|sndcard_func
argument_list|)
argument_list|,
name|M_DEVBUF
argument_list|,
name|M_NOWAIT
argument_list|)
expr_stmt|;
if|if
condition|(
name|func
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|bzero
argument_list|(
name|func
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|func
argument_list|)
argument_list|)
expr_stmt|;
name|func
operator|->
name|func
operator|=
name|SCF_MIDI
expr_stmt|;
name|child
operator|=
name|device_add_child
argument_list|(
name|dev
argument_list|,
literal|"midi"
argument_list|,
operator|-
literal|1
argument_list|)
expr_stmt|;
name|device_set_ivars
argument_list|(
name|child
argument_list|,
name|func
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* notyet */
return|return
operator|(
literal|0
operator|)
return|;
block|}
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|csa_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|u_int32_t
name|stcmd
decl_stmt|;
name|sc_p
name|scp
decl_stmt|;
name|csa_res
modifier|*
name|resp
decl_stmt|;
name|scp
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
comment|/* Fill in the softc. */
name|bzero
argument_list|(
name|scp
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|scp
argument_list|)
argument_list|)
expr_stmt|;
name|scp
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
comment|/* Wake up the device. */
name|stcmd
operator|=
name|pci_read_config
argument_list|(
name|dev
argument_list|,
name|PCIR_COMMAND
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|stcmd
operator|&
name|PCIM_CMD_MEMEN
operator|)
operator|==
literal|0
operator|||
operator|(
name|stcmd
operator|&
name|PCIM_CMD_BUSMASTEREN
operator|)
operator|==
literal|0
condition|)
block|{
name|stcmd
operator||=
operator|(
name|PCIM_CMD_MEMEN
operator||
name|PCIM_CMD_BUSMASTEREN
operator|)
expr_stmt|;
name|pci_write_config
argument_list|(
name|dev
argument_list|,
name|PCIR_COMMAND
argument_list|,
literal|4
argument_list|,
name|stcmd
argument_list|)
expr_stmt|;
block|}
name|stcmd
operator|=
name|pci_read_config
argument_list|(
name|dev
argument_list|,
name|PCIR_LATTIMER
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|stcmd
operator|<
literal|32
condition|)
name|stcmd
operator|=
literal|32
expr_stmt|;
name|pci_write_config
argument_list|(
name|dev
argument_list|,
name|PCIR_LATTIMER
argument_list|,
literal|4
argument_list|,
name|stcmd
argument_list|)
expr_stmt|;
comment|/* Allocate the resources. */
name|resp
operator|=
operator|&
name|scp
operator|->
name|res
expr_stmt|;
name|resp
operator|->
name|io_rid
operator|=
name|CS461x_IO_OFFSET
expr_stmt|;
name|resp
operator|->
name|io
operator|=
name|bus_alloc_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|resp
operator|->
name|io_rid
argument_list|,
literal|0
argument_list|,
operator|~
literal|0
argument_list|,
name|CS461x_IO_SIZE
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|resp
operator|->
name|io
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|resp
operator|->
name|mem_rid
operator|=
name|CS461x_MEM_OFFSET
expr_stmt|;
name|resp
operator|->
name|mem
operator|=
name|bus_alloc_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|resp
operator|->
name|mem_rid
argument_list|,
literal|0
argument_list|,
operator|~
literal|0
argument_list|,
name|CS461x_MEM_SIZE
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|resp
operator|->
name|mem
operator|==
name|NULL
condition|)
block|{
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
name|resp
operator|->
name|io_rid
argument_list|,
name|resp
operator|->
name|io
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|resp
operator|->
name|irq_rid
operator|=
literal|0
expr_stmt|;
name|resp
operator|->
name|irq
operator|=
name|bus_alloc_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
operator|&
name|resp
operator|->
name|irq_rid
argument_list|,
literal|0
argument_list|,
operator|~
literal|0
argument_list|,
literal|1
argument_list|,
name|RF_ACTIVE
operator||
name|RF_SHAREABLE
argument_list|)
expr_stmt|;
if|if
condition|(
name|resp
operator|->
name|irq
operator|==
name|NULL
condition|)
block|{
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
name|resp
operator|->
name|io_rid
argument_list|,
name|resp
operator|->
name|io
argument_list|)
expr_stmt|;
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
name|resp
operator|->
name|mem_rid
argument_list|,
name|resp
operator|->
name|mem
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Initialize the chip. */
if|if
condition|(
name|csa_initialize
argument_list|(
name|scp
argument_list|)
condition|)
block|{
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
name|resp
operator|->
name|io_rid
argument_list|,
name|resp
operator|->
name|io
argument_list|)
expr_stmt|;
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
name|resp
operator|->
name|mem_rid
argument_list|,
name|resp
operator|->
name|mem
argument_list|)
expr_stmt|;
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
name|resp
operator|->
name|irq_rid
argument_list|,
name|resp
operator|->
name|irq
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Reset the Processor. */
name|csa_resetdsp
argument_list|(
name|resp
argument_list|)
expr_stmt|;
comment|/* Download the Processor Image to the processor. */
if|if
condition|(
name|csa_downloadimage
argument_list|(
name|resp
argument_list|)
condition|)
block|{
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
name|resp
operator|->
name|io_rid
argument_list|,
name|resp
operator|->
name|io
argument_list|)
expr_stmt|;
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
name|resp
operator|->
name|mem_rid
argument_list|,
name|resp
operator|->
name|mem
argument_list|)
expr_stmt|;
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
name|resp
operator|->
name|irq_rid
argument_list|,
name|resp
operator|->
name|irq
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|bus_generic_attach
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* NPCI> 0 */
end_comment

begin_function
specifier|static
name|struct
name|resource
modifier|*
name|csa_alloc_resource
parameter_list|(
name|device_t
name|bus
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|type
parameter_list|,
name|int
modifier|*
name|rid
parameter_list|,
name|u_long
name|start
parameter_list|,
name|u_long
name|end
parameter_list|,
name|u_long
name|count
parameter_list|,
name|u_int
name|flags
parameter_list|)
block|{
name|sc_p
name|scp
decl_stmt|;
name|csa_res
modifier|*
name|resp
decl_stmt|;
name|struct
name|resource
modifier|*
name|res
decl_stmt|;
name|scp
operator|=
name|device_get_softc
argument_list|(
name|bus
argument_list|)
expr_stmt|;
name|resp
operator|=
operator|&
name|scp
operator|->
name|res
expr_stmt|;
switch|switch
condition|(
name|type
condition|)
block|{
case|case
name|SYS_RES_IRQ
case|:
if|if
condition|(
operator|*
name|rid
operator|!=
literal|0
condition|)
return|return
operator|(
name|NULL
operator|)
return|;
name|res
operator|=
name|resp
operator|->
name|irq
expr_stmt|;
break|break;
case|case
name|SYS_RES_MEMORY
case|:
switch|switch
condition|(
operator|*
name|rid
condition|)
block|{
case|case
name|CS461x_IO_OFFSET
case|:
name|res
operator|=
name|resp
operator|->
name|io
expr_stmt|;
break|break;
case|case
name|CS461x_MEM_OFFSET
case|:
name|res
operator|=
name|resp
operator|->
name|mem
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|NULL
operator|)
return|;
block|}
break|break;
default|default:
return|return
operator|(
name|NULL
operator|)
return|;
block|}
return|return
name|res
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|csa_release_resource
parameter_list|(
name|device_t
name|bus
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|type
parameter_list|,
name|int
name|rid
parameter_list|,
name|struct
name|resource
modifier|*
name|r
parameter_list|)
block|{
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|csa_initialize
parameter_list|(
name|sc_p
name|scp
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|u_int32_t
name|acsts
decl_stmt|,
name|acisv
decl_stmt|;
name|csa_res
modifier|*
name|resp
decl_stmt|;
name|resp
operator|=
operator|&
name|scp
operator|->
name|res
expr_stmt|;
comment|/* 	 * First, blast the clock control register to zero so that the PLL starts 	 * out in a known state, and blast the master serial port control register 	 * to zero so that the serial ports also start out in a known state. 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERMC1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* 	 * If we are in AC97 mode, then we must set the part to a host controlled 	 * AC-link.  Otherwise, we won't be able to bring up the link. 	 */
if|#
directive|if
literal|1
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERACC
argument_list|,
name|SERACC_HSP
operator||
name|SERACC_CODEC_TYPE_1_03
argument_list|)
expr_stmt|;
comment|/* 1.03 codec */
else|#
directive|else
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERACC
argument_list|,
name|SERACC_HSP
operator||
name|SERACC_CODEC_TYPE_2_0
argument_list|)
expr_stmt|;
comment|/* 2.0 codec */
endif|#
directive|endif
comment|/* 1 */
comment|/* 	 * Drive the ARST# pin low for a minimum of 1uS (as defined in the AC97 	 * spec) and then drive it high.  This is done for non AC97 modes since 	 * there might be logic external to the CS461x that uses the ARST# line 	 * for a reset. 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCTL
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|250
argument_list|)
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCTL
argument_list|,
name|ACCTL_RSTN
argument_list|)
expr_stmt|;
comment|/* 	 * The first thing we do here is to enable sync generation.  As soon 	 * as we start receiving bit clock, we'll start producing the SYNC 	 * signal. 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCTL
argument_list|,
name|ACCTL_ESYN
operator||
name|ACCTL_RSTN
argument_list|)
expr_stmt|;
comment|/* 	 * Now wait for a short while to allow the AC97 part to start 	 * generating bit clock (so we don't try to start the PLL without an 	 * input clock). 	 */
name|DELAY
argument_list|(
literal|50000
argument_list|)
expr_stmt|;
comment|/* 	 * Set the serial port timing configuration, so that 	 * the clock control circuit gets its clock from the correct place. 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERMC1
argument_list|,
name|SERMC1_PTC_AC97
argument_list|)
expr_stmt|;
comment|/* 	 * Write the selected clock control setup to the hardware.  Do not turn on 	 * SWCE yet (if requested), so that the devices clocked by the output of 	 * PLL are not clocked until the PLL is stable. 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_PLLCC
argument_list|,
name|PLLCC_LPF_1050_2780_KHZ
operator||
name|PLLCC_CDR_73_104_MHZ
argument_list|)
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_PLLM
argument_list|,
literal|0x3a
argument_list|)
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR2
argument_list|,
name|CLKCR2_PDIVS_8
argument_list|)
expr_stmt|;
comment|/* 	 * Power up the PLL. 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR1
argument_list|,
name|CLKCR1_PLLP
argument_list|)
expr_stmt|;
comment|/* 	 * Wait until the PLL has stabilized. 	 */
name|DELAY
argument_list|(
literal|50000
argument_list|)
expr_stmt|;
comment|/* 	 * Turn on clocking of the core so that we can setup the serial ports. 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR1
argument_list|,
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR1
argument_list|)
operator||
name|CLKCR1_SWCE
argument_list|)
expr_stmt|;
comment|/* 	 * Fill the serial port FIFOs with silence. 	 */
name|csa_clearserialfifos
argument_list|(
name|resp
argument_list|)
expr_stmt|;
comment|/* 	 * Set the serial port FIFO pointer to the first sample in the FIFO. 	 */
if|#
directive|if
name|notdef
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERBSP
argument_list|,
literal|0
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* notdef */
comment|/* 	 *  Write the serial port configuration to the part.  The master 	 *  enable bit is not set until all other values have been written. 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERC1
argument_list|,
name|SERC1_SO1F_AC97
operator||
name|SERC1_SO1EN
argument_list|)
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERC2
argument_list|,
name|SERC2_SI1F_AC97
operator||
name|SERC1_SO1EN
argument_list|)
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERMC1
argument_list|,
name|SERMC1_PTC_AC97
operator||
name|SERMC1_MSPE
argument_list|)
expr_stmt|;
comment|/* 	 * Wait for the codec ready signal from the AC97 codec. 	 */
name|acsts
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|1000
condition|;
name|i
operator|++
control|)
block|{
comment|/* 		 * First, lets wait a short while to let things settle out a bit, 		 * and to prevent retrying the read too quickly. 		 */
name|DELAY
argument_list|(
literal|250
argument_list|)
expr_stmt|;
comment|/* 		 * Read the AC97 status register to see if we've seen a CODEC READY 		 * signal from the AC97 codec. 		 */
name|acsts
operator|=
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_ACSTS
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|acsts
operator|&
name|ACSTS_CRDY
operator|)
operator|!=
literal|0
condition|)
break|break;
block|}
comment|/* 	 * Make sure we sampled CODEC READY. 	 */
if|if
condition|(
operator|(
name|acsts
operator|&
name|ACSTS_CRDY
operator|)
operator|==
literal|0
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* 	 * Assert the vaid frame signal so that we can start sending commands 	 * to the AC97 codec. 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCTL
argument_list|,
name|ACCTL_VFRM
operator||
name|ACCTL_ESYN
operator||
name|ACCTL_RSTN
argument_list|)
expr_stmt|;
comment|/* 	 * Wait until we've sampled input slots 3 and 4 as valid, meaning that 	 * the codec is pumping ADC data across the AC-link. 	 */
name|acisv
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|1000
condition|;
name|i
operator|++
control|)
block|{
comment|/* 		 * First, lets wait a short while to let things settle out a bit, 		 * and to prevent retrying the read too quickly. 		 */
if|#
directive|if
name|notdef
name|DELAY
argument_list|(
literal|10000000L
argument_list|)
expr_stmt|;
comment|/* clw */
else|#
directive|else
name|DELAY
argument_list|(
literal|2500
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* notdef */
comment|/* 		 * Read the input slot valid register and see if input slots 3 and 		 * 4 are valid yet. 		 */
name|acisv
operator|=
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_ACISV
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|acisv
operator|&
operator|(
name|ACISV_ISV3
operator||
name|ACISV_ISV4
operator|)
operator|)
operator|==
operator|(
name|ACISV_ISV3
operator||
name|ACISV_ISV4
operator|)
condition|)
break|break;
block|}
comment|/* 	 * Make sure we sampled valid input slots 3 and 4.  If not, then return 	 * an error. 	 */
if|if
condition|(
operator|(
name|acisv
operator|&
operator|(
name|ACISV_ISV3
operator||
name|ACISV_ISV4
operator|)
operator|)
operator|!=
operator|(
name|ACISV_ISV3
operator||
name|ACISV_ISV4
operator|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* 	 * Now, assert valid frame and the slot 3 and 4 valid bits.  This will 	 * commense the transfer of digital audio data to the AC97 codec. 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACOSV
argument_list|,
name|ACOSV_SLV3
operator||
name|ACOSV_SLV4
argument_list|)
expr_stmt|;
comment|/* 	 * Power down the DAC and ADC.  We will power them up (if) when we need 	 * them. 	 */
if|#
directive|if
name|notdef
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_AC97_POWERDOWN
argument_list|,
literal|0x300
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* notdef */
comment|/* 	 * Turn off the Processor by turning off the software clock enable flag in  	 * the clock control register. 	 */
if|#
directive|if
name|notdef
name|clkcr1
operator|=
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR1
argument_list|)
operator|&
operator|~
name|CLKCR1_SWCE
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR1
argument_list|,
name|clkcr1
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* notdef */
comment|/* 	 * Enable interrupts on the part. 	 */
if|#
directive|if
name|notdef
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_HICR
argument_list|,
name|HICR_IEV
operator||
name|HICR_CHGM
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* notdef */
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|csa_clearserialfifos
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|)
block|{
name|int
name|i
decl_stmt|,
name|j
decl_stmt|,
name|pwr
decl_stmt|;
name|u_int8_t
name|clkcr1
decl_stmt|,
name|serbst
decl_stmt|;
comment|/* 	 * See if the devices are powered down.  If so, we must power them up first 	 * or they will not respond. 	 */
name|pwr
operator|=
literal|1
expr_stmt|;
name|clkcr1
operator|=
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR1
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|clkcr1
operator|&
name|CLKCR1_SWCE
operator|)
operator|==
literal|0
condition|)
block|{
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR1
argument_list|,
name|clkcr1
operator||
name|CLKCR1_SWCE
argument_list|)
expr_stmt|;
name|pwr
operator|=
literal|0
expr_stmt|;
block|}
comment|/* 	 * We want to clear out the serial port FIFOs so we don't end up playing 	 * whatever random garbage happens to be in them.  We fill the sample FIFOs 	 * with zero (silence). 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERBWP
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Fill all 256 sample FIFO locations. */
name|serbst
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|256
condition|;
name|i
operator|++
control|)
block|{
comment|/* Make sure the previous FIFO write operation has completed. */
for|for
control|(
name|j
operator|=
literal|0
init|;
name|j
operator|<
literal|5
condition|;
name|j
operator|++
control|)
block|{
name|DELAY
argument_list|(
literal|250
argument_list|)
expr_stmt|;
name|serbst
operator|=
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_SERBST
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|serbst
operator|&
name|SERBST_WBSY
operator|)
operator|==
literal|0
condition|)
break|break;
block|}
if|if
condition|(
operator|(
name|serbst
operator|&
name|SERBST_WBSY
operator|)
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
operator|!
name|pwr
condition|)
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR1
argument_list|,
name|clkcr1
argument_list|)
expr_stmt|;
block|}
comment|/* Write the serial port FIFO index. */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERBAD
argument_list|,
name|i
argument_list|)
expr_stmt|;
comment|/* Tell the serial port to load the new value into the FIFO location. */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_SERBCM
argument_list|,
name|SERBCM_WRC
argument_list|)
expr_stmt|;
block|}
comment|/* 	 *  Now, if we powered up the devices, then power them back down again. 	 *  This is kinda ugly, but should never happen. 	 */
if|if
condition|(
operator|!
name|pwr
condition|)
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_CLKCR1
argument_list|,
name|clkcr1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|csa_resetdsp
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
comment|/* 	 * Write the reset bit of the SP control register. 	 */
name|csa_writemem
argument_list|(
name|resp
argument_list|,
name|BA1_SPCR
argument_list|,
name|SPCR_RSTSP
argument_list|)
expr_stmt|;
comment|/* 	 * Write the control register. 	 */
name|csa_writemem
argument_list|(
name|resp
argument_list|,
name|BA1_SPCR
argument_list|,
name|SPCR_DRQEN
argument_list|)
expr_stmt|;
comment|/* 	 * Clear the trap registers. 	 */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|8
condition|;
name|i
operator|++
control|)
block|{
name|csa_writemem
argument_list|(
name|resp
argument_list|,
name|BA1_DREG
argument_list|,
name|DREG_REGID_TRAP_SELECT
operator|+
name|i
argument_list|)
expr_stmt|;
name|csa_writemem
argument_list|(
name|resp
argument_list|,
name|BA1_TWPR
argument_list|,
literal|0xffff
argument_list|)
expr_stmt|;
block|}
name|csa_writemem
argument_list|(
name|resp
argument_list|,
name|BA1_DREG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* 	 * Set the frame timer to reflect the number of cycles per frame. 	 */
name|csa_writemem
argument_list|(
name|resp
argument_list|,
name|BA1_FRMT
argument_list|,
literal|0xadf
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|csa_downloadimage
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|u_long
name|ul
decl_stmt|,
name|offset
decl_stmt|;
for|for
control|(
name|ul
operator|=
literal|0
operator|,
name|offset
operator|=
literal|0
init|;
name|ul
operator|<
name|INKY_MEMORY_COUNT
condition|;
name|ul
operator|++
control|)
block|{
comment|/* 		 * DMA this block from host memory to the appropriate 		 * memory on the CSDevice. 		 */
name|ret
operator|=
name|csa_transferimage
argument_list|(
name|resp
argument_list|,
name|BA1Struct
operator|.
name|BA1Array
operator|+
name|offset
argument_list|,
name|BA1Struct
operator|.
name|MemoryStat
index|[
name|ul
index|]
operator|.
name|ulDestByteOffset
argument_list|,
name|BA1Struct
operator|.
name|MemoryStat
index|[
name|ul
index|]
operator|.
name|ulSourceByteSize
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
operator|(
name|ret
operator|)
return|;
name|offset
operator|+=
name|BA1Struct
operator|.
name|MemoryStat
index|[
name|ul
index|]
operator|.
name|ulSourceByteSize
operator|>>
literal|2
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|csa_transferimage
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|,
name|u_long
modifier|*
name|src
parameter_list|,
name|u_long
name|dest
parameter_list|,
name|u_long
name|len
parameter_list|)
block|{
name|u_long
name|ul
decl_stmt|;
comment|/* 	 * We do not allow DMAs from host memory to host memory (although the DMA 	 * can do it) and we do not allow DMAs which are not a multiple of 4 bytes 	 * in size (because that DMA can not do that).  Return an error if either 	 * of these conditions exist. 	 */
if|if
condition|(
operator|(
name|len
operator|&
literal|0x3
operator|)
operator|!=
literal|0
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
comment|/* Check the destination address that it is a multiple of 4 */
if|if
condition|(
operator|(
name|dest
operator|&
literal|0x3
operator|)
operator|!=
literal|0
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
comment|/* Write the buffer out. */
for|for
control|(
name|ul
operator|=
literal|0
init|;
name|ul
operator|<
name|len
condition|;
name|ul
operator|+=
literal|4
control|)
name|csa_writemem
argument_list|(
name|resp
argument_list|,
name|dest
operator|+
name|ul
argument_list|,
name|src
index|[
name|ul
operator|>>
literal|2
index|]
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|csa_readcodec
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|,
name|u_long
name|offset
parameter_list|,
name|u_int32_t
modifier|*
name|data
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|u_int32_t
name|acsda
decl_stmt|,
name|acctl
decl_stmt|,
name|acsts
decl_stmt|;
comment|/* 	 * Make sure that there is not data sitting around from a previous 	 * uncompleted access. ACSDA = Status Data Register = 47Ch 	 */
name|acsda
operator|=
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_ACSDA
argument_list|)
expr_stmt|;
comment|/* 	 * Setup the AC97 control registers on the CS461x to send the 	 * appropriate command to the AC97 to perform the read. 	 * ACCAD = Command Address Register = 46Ch 	 * ACCDA = Command Data Register = 470h 	 * ACCTL = Control Register = 460h 	 * set DCV - will clear when process completed 	 * set CRW - Read command 	 * set VFRM - valid frame enabled 	 * set ESYN - ASYNC generation enabled 	 * set RSTN - ARST# inactive, AC97 codec not reset 	 */
comment|/* 	 * Get the actual AC97 register from the offset 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCAD
argument_list|,
name|offset
operator|-
name|BA0_AC97_RESET
argument_list|)
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCDA
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCTL
argument_list|,
name|ACCTL_DCV
operator||
name|ACCTL_CRW
operator||
name|ACCTL_VFRM
operator||
name|ACCTL_ESYN
operator||
name|ACCTL_RSTN
argument_list|)
expr_stmt|;
comment|/* 	 * Wait for the read to occur. 	 */
name|acctl
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|10
condition|;
name|i
operator|++
control|)
block|{
comment|/* 		 * First, we want to wait for a short time. 		 */
name|DELAY
argument_list|(
literal|25
argument_list|)
expr_stmt|;
comment|/* 		 * Now, check to see if the read has completed. 		 * ACCTL = 460h, DCV should be reset by now and 460h = 17h 		 */
name|acctl
operator|=
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCTL
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|acctl
operator|&
name|ACCTL_DCV
operator|)
operator|==
literal|0
condition|)
break|break;
block|}
comment|/* 	 * Make sure the read completed. 	 */
if|if
condition|(
operator|(
name|acctl
operator|&
name|ACCTL_DCV
operator|)
operator|!=
literal|0
condition|)
return|return
operator|(
name|EAGAIN
operator|)
return|;
comment|/* 	 * Wait for the valid status bit to go active. 	 */
name|acsts
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|10
condition|;
name|i
operator|++
control|)
block|{
comment|/* 		 * Read the AC97 status register. 		 * ACSTS = Status Register = 464h 		 */
name|acsts
operator|=
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_ACSTS
argument_list|)
expr_stmt|;
comment|/* 		 * See if we have valid status. 		 * VSTS - Valid Status 		 */
if|if
condition|(
operator|(
name|acsts
operator|&
name|ACSTS_VSTS
operator|)
operator|!=
literal|0
condition|)
break|break;
comment|/* 		 * Wait for a short while. 		 */
name|DELAY
argument_list|(
literal|25
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * Make sure we got valid status. 	 */
if|if
condition|(
operator|(
name|acsts
operator|&
name|ACSTS_VSTS
operator|)
operator|==
literal|0
condition|)
return|return
operator|(
name|EAGAIN
operator|)
return|;
comment|/* 	 * Read the data returned from the AC97 register. 	 * ACSDA = Status Data Register = 474h  	 */
operator|*
name|data
operator|=
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_ACSDA
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|csa_writecodec
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|,
name|u_long
name|offset
parameter_list|,
name|u_int32_t
name|data
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|u_int32_t
name|acctl
decl_stmt|;
comment|/* 	 * Setup the AC97 control registers on the CS461x to send the 	 * appropriate command to the AC97 to perform the write. 	 * ACCAD = Command Address Register = 46Ch 	 * ACCDA = Command Data Register = 470h 	 * ACCTL = Control Register = 460h 	 * set DCV - will clear when process completed 	 * set VFRM - valid frame enabled 	 * set ESYN - ASYNC generation enabled 	 * set RSTN - ARST# inactive, AC97 codec not reset 	 */
comment|/* 	 * Get the actual AC97 register from the offset 	 */
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCAD
argument_list|,
name|offset
operator|-
name|BA0_AC97_RESET
argument_list|)
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCDA
argument_list|,
name|data
argument_list|)
expr_stmt|;
name|csa_writeio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCTL
argument_list|,
name|ACCTL_DCV
operator||
name|ACCTL_VFRM
operator||
name|ACCTL_ESYN
operator||
name|ACCTL_RSTN
argument_list|)
expr_stmt|;
comment|/* 	 * Wait for the write to occur. 	 */
name|acctl
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|10
condition|;
name|i
operator|++
control|)
block|{
comment|/* 		 * First, we want to wait for a short time. 		 */
name|DELAY
argument_list|(
literal|25
argument_list|)
expr_stmt|;
comment|/* 		 * Now, check to see if the read has completed. 		 * ACCTL = 460h, DCV should be reset by now and 460h = 17h 		 */
name|acctl
operator|=
name|csa_readio
argument_list|(
name|resp
argument_list|,
name|BA0_ACCTL
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|acctl
operator|&
name|ACCTL_DCV
operator|)
operator|==
literal|0
condition|)
break|break;
block|}
comment|/* 	 * Make sure the write completed. 	 */
if|if
condition|(
operator|(
name|acctl
operator|&
name|ACCTL_DCV
operator|)
operator|!=
literal|0
condition|)
return|return
operator|(
name|EAGAIN
operator|)
return|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|u_int32_t
name|csa_readio
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|,
name|u_long
name|offset
parameter_list|)
block|{
name|u_int32_t
name|ul
decl_stmt|;
if|if
condition|(
name|offset
operator|<
name|BA0_AC97_RESET
condition|)
return|return
name|bus_space_read_4
argument_list|(
name|rman_get_bustag
argument_list|(
name|resp
operator|->
name|io
argument_list|)
argument_list|,
name|rman_get_bushandle
argument_list|(
name|resp
operator|->
name|io
argument_list|)
argument_list|,
name|offset
argument_list|)
operator|&
literal|0xffffffff
return|;
else|else
block|{
if|if
condition|(
name|csa_readcodec
argument_list|(
name|resp
argument_list|,
name|offset
argument_list|,
operator|&
name|ul
argument_list|)
condition|)
name|ul
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|ul
operator|)
return|;
block|}
block|}
end_function

begin_function
name|void
name|csa_writeio
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|,
name|u_long
name|offset
parameter_list|,
name|u_int32_t
name|data
parameter_list|)
block|{
if|if
condition|(
name|offset
operator|<
name|BA0_AC97_RESET
condition|)
name|bus_space_write_4
argument_list|(
name|rman_get_bustag
argument_list|(
name|resp
operator|->
name|io
argument_list|)
argument_list|,
name|rman_get_bushandle
argument_list|(
name|resp
operator|->
name|io
argument_list|)
argument_list|,
name|offset
argument_list|,
name|data
argument_list|)
expr_stmt|;
else|else
name|csa_writecodec
argument_list|(
name|resp
argument_list|,
name|offset
argument_list|,
name|data
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|u_int32_t
name|csa_readmem
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|,
name|u_long
name|offset
parameter_list|)
block|{
return|return
name|bus_space_read_4
argument_list|(
name|rman_get_bustag
argument_list|(
name|resp
operator|->
name|mem
argument_list|)
argument_list|,
name|rman_get_bushandle
argument_list|(
name|resp
operator|->
name|mem
argument_list|)
argument_list|,
name|offset
argument_list|)
operator|&
literal|0xffffffff
return|;
block|}
end_function

begin_function
name|void
name|csa_writemem
parameter_list|(
name|csa_res
modifier|*
name|resp
parameter_list|,
name|u_long
name|offset
parameter_list|,
name|u_int32_t
name|data
parameter_list|)
block|{
name|bus_space_write_4
argument_list|(
name|rman_get_bustag
argument_list|(
name|resp
operator|->
name|mem
argument_list|)
argument_list|,
name|rman_get_bushandle
argument_list|(
name|resp
operator|->
name|mem
argument_list|)
argument_list|,
name|offset
argument_list|,
name|data
argument_list|)
expr_stmt|;
block|}
end_function

begin_if
if|#
directive|if
name|NPCI
operator|>
literal|0
end_if

begin_decl_stmt
specifier|static
name|device_method_t
name|csa_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|csa_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|csa_attach
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_detach
argument_list|,
name|bus_generic_detach
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_shutdown
argument_list|,
name|bus_generic_shutdown
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_suspend
argument_list|,
name|bus_generic_suspend
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_resume
argument_list|,
name|bus_generic_resume
argument_list|)
block|,
comment|/* Bus interface */
name|DEVMETHOD
argument_list|(
name|bus_print_child
argument_list|,
name|bus_generic_print_child
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_alloc_resource
argument_list|,
name|csa_alloc_resource
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_release_resource
argument_list|,
name|csa_release_resource
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_activate_resource
argument_list|,
name|bus_generic_activate_resource
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_deactivate_resource
argument_list|,
name|bus_generic_deactivate_resource
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_setup_intr
argument_list|,
name|bus_generic_setup_intr
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_teardown_intr
argument_list|,
name|bus_generic_teardown_intr
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|csa_driver
init|=
block|{
literal|"csa"
block|,
name|csa_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|csa_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * csa can be attached to a pci bus.  */
end_comment

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|csa
argument_list|,
name|pci
argument_list|,
name|csa_driver
argument_list|,
name|csa_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* NPCI> 0 */
end_comment

end_unit

