#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sat Nov  8 17:08:30 2014
# Process ID: 9628
# Log file: /home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.runs/synth_1/interactive_score.vds
# Journal file: /home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source interactive_score.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.cache/wt [current_project]
# set_property parent.project_path /home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
# read_verilog -library xil_defaultlib -sv {
#   /home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/clock_divider.sv
#   /home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/rigid_ta.sv
#   /home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/clock_ta.sv
#   /home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/interactive_score.sv
# }
# catch { write_hwdef -file interactive_score.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top interactive_score -part xc7z020clg484-1
Command: synth_design -top interactive_score -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 895.445 ; gain = 142.293 ; free physical = 4476 ; free virtual = 24658
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'interactive_score' [/home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/interactive_score.sv:23]
INFO: [Synth 8-638] synthesizing module 'clock_ta' [/home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/clock_ta.sv:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/clock_divider.sv:23]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [/home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/clock_divider.sv:23]
INFO: [Synth 8-256] done synthesizing module 'clock_ta' (2#1) [/home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/clock_ta.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/interactive_score.sv:41]
INFO: [Synth 8-638] synthesizing module 'rigid_ta' [/home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/rigid_ta.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/rigid_ta.sv:50]
INFO: [Synth 8-256] done synthesizing module 'rigid_ta' (3#1) [/home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/rigid_ta.sv:23]
INFO: [Synth 8-256] done synthesizing module 'interactive_score' (4#1) [/home/himito/Dropbox/OSSIA_Project/Implementations/Timed_Automata/FPGA/Interactive_Scores/Interactive_Scores.srcs/sources_1/new/interactive_score.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 930.688 ; gain = 177.535 ; free physical = 4435 ; free virtual = 24622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 930.688 ; gain = 177.535 ; free physical = 4435 ; free virtual = 24622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 938.688 ; gain = 185.535 ; free physical = 4435 ; free virtual = 24622
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rigid_ta'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rigid_ta'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 946.695 ; gain = 193.543 ; free physical = 4423 ; free virtual = 24615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module interactive_score 
Detailed RTL Component Info : 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module clock_ta 
Detailed RTL Component Info : 
Module rigid_ta 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3.1/data/./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1068.137 ; gain = 314.984 ; free physical = 4282 ; free virtual = 24494
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1068.137 ; gain = 314.984 ; free physical = 4282 ; free virtual = 24494
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1068.137 ; gain = 314.984 ; free physical = 4282 ; free virtual = 24494

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[31] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[30] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[29] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[28] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[27] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[26] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[25] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[24] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[23] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[22] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[21] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[20] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[19] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[18] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[17] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[16] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[15] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[14] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[13] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[12] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[11] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[10] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[9] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[8] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[7] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[6] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[5] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[4] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[3] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[2] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[1] ) is unused and will be removed from module interactive_score.
WARNING: [Synth 8-3332] Sequential element (\interval_rigid_1/clock_t_reg[0] ) is unused and will be removed from module interactive_score.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    27|
|3     |LUT1   |    32|
|4     |LUT2   |   100|
|5     |LUT3   |    12|
|6     |LUT4   |    33|
|7     |LUT5   |     1|
|8     |LUT6   |    46|
|9     |FDCE   |    99|
|10    |FDPE   |    32|
|11    |LDC    |    32|
|12    |IBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |   419|
|2     |  clk_generator    |clock_ta      |   230|
|3     |    divider        |clock_divider |    94|
|4     |  interval_rigid_1 |rigid_ta      |   184|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1092.168 ; gain = 246.719 ; free physical = 4250 ; free virtual = 24466
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.168 ; gain = 339.016 ; free physical = 4250 ; free virtual = 24466
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.168 ; gain = 310.719 ; free physical = 4167 ; free virtual = 24402
# write_checkpoint interactive_score.dcp
# catch { report_utilization -file interactive_score_utilization_synth.rpt -pb interactive_score_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1172.172 ; gain = 0.000 ; free physical = 4165 ; free virtual = 24400
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 17:08:55 2014...
