// Seed: 488484404
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd4
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  wire id_4;
  wire [-1  -  -1 : id_1] id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    input wire id_5
);
  parameter id_7 = -1;
  assign id_3 = -1;
  logic id_8;
  ;
  module_0 modCall_1 ();
  logic id_9 = 1 < {id_4, -1};
endmodule
