#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Apr 18 09:27:03 2023
# Process ID: 4134
# Current directory: /home/Mini-Lab-Project-on-Verilog/Updated_lab
# Command line: xsim -source {xsim.dir/work.generator_tb/xsim_script.tcl}
# Log file: /home/Mini-Lab-Project-on-Verilog/Updated_lab/xsim.log
# Journal file: /home/Mini-Lab-Project-on-Verilog/Updated_lab/xsim.jou
# Running On: Arthur, OS: Linux, CPU Frequency: 2495.731 MHz, CPU Physical cores: 4, Host memory: 4001 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/work.generator_tb/xsim_script.tcl
add_wave {{/generator_tb/m00_axis_aclk}} {{/generator_tb/m00_axis_aresetn}} {{/generator_tb/m00_axis_enable}} {{/generator_tb/m00_axis_tdata}} {{/generator_tb/m00_axis_tstrb}} {{/generator_tb/m00_axis_tvalid}} {{/generator_tb/m00_axis_tready}} {{/generator_tb/m00_axis_tlast}} 
run all
close_sim
