{
  "module_name": "mlx5-abi.h",
  "hash_id": "aed0a5f923ffc360eff5f7b93ce92df62908c1c8014bd00650b34970fdb79817",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/rdma/mlx5-abi.h",
  "human_readable_source": " \n \n\n#ifndef MLX5_ABI_USER_H\n#define MLX5_ABI_USER_H\n\n#include <linux/types.h>\n#include <linux/if_ether.h>\t \n#include <rdma/ib_user_ioctl_verbs.h>\n\nenum {\n\tMLX5_QP_FLAG_SIGNATURE\t\t= 1 << 0,\n\tMLX5_QP_FLAG_SCATTER_CQE\t= 1 << 1,\n\tMLX5_QP_FLAG_TUNNEL_OFFLOADS\t= 1 << 2,\n\tMLX5_QP_FLAG_BFREG_INDEX\t= 1 << 3,\n\tMLX5_QP_FLAG_TYPE_DCT\t\t= 1 << 4,\n\tMLX5_QP_FLAG_TYPE_DCI\t\t= 1 << 5,\n\tMLX5_QP_FLAG_TIR_ALLOW_SELF_LB_UC = 1 << 6,\n\tMLX5_QP_FLAG_TIR_ALLOW_SELF_LB_MC = 1 << 7,\n\tMLX5_QP_FLAG_ALLOW_SCATTER_CQE\t= 1 << 8,\n\tMLX5_QP_FLAG_PACKET_BASED_CREDIT_MODE\t= 1 << 9,\n\tMLX5_QP_FLAG_UAR_PAGE_INDEX = 1 << 10,\n\tMLX5_QP_FLAG_DCI_STREAM\t= 1 << 11,\n};\n\nenum {\n\tMLX5_SRQ_FLAG_SIGNATURE\t\t= 1 << 0,\n};\n\nenum {\n\tMLX5_WQ_FLAG_SIGNATURE\t\t= 1 << 0,\n};\n\n \n#define MLX5_IB_UVERBS_ABI_VERSION\t1\n\n \n\nstruct mlx5_ib_alloc_ucontext_req {\n\t__u32\ttotal_num_bfregs;\n\t__u32\tnum_low_latency_bfregs;\n};\n\nenum mlx5_lib_caps {\n\tMLX5_LIB_CAP_4K_UAR\t= (__u64)1 << 0,\n\tMLX5_LIB_CAP_DYN_UAR\t= (__u64)1 << 1,\n};\n\nenum mlx5_ib_alloc_uctx_v2_flags {\n\tMLX5_IB_ALLOC_UCTX_DEVX\t= 1 << 0,\n};\nstruct mlx5_ib_alloc_ucontext_req_v2 {\n\t__u32\ttotal_num_bfregs;\n\t__u32\tnum_low_latency_bfregs;\n\t__u32\tflags;\n\t__u32\tcomp_mask;\n\t__u8\tmax_cqe_version;\n\t__u8\treserved0;\n\t__u16\treserved1;\n\t__u32\treserved2;\n\t__aligned_u64 lib_caps;\n};\n\nenum mlx5_ib_alloc_ucontext_resp_mask {\n\tMLX5_IB_ALLOC_UCONTEXT_RESP_MASK_CORE_CLOCK_OFFSET = 1UL << 0,\n\tMLX5_IB_ALLOC_UCONTEXT_RESP_MASK_DUMP_FILL_MKEY    = 1UL << 1,\n\tMLX5_IB_ALLOC_UCONTEXT_RESP_MASK_ECE               = 1UL << 2,\n\tMLX5_IB_ALLOC_UCONTEXT_RESP_MASK_SQD2RTS           = 1UL << 3,\n\tMLX5_IB_ALLOC_UCONTEXT_RESP_MASK_REAL_TIME_TS\t   = 1UL << 4,\n\tMLX5_IB_ALLOC_UCONTEXT_RESP_MASK_MKEY_UPDATE_TAG   = 1UL << 5,\n};\n\nenum mlx5_user_cmds_supp_uhw {\n\tMLX5_USER_CMDS_SUPP_UHW_QUERY_DEVICE = 1 << 0,\n\tMLX5_USER_CMDS_SUPP_UHW_CREATE_AH    = 1 << 1,\n};\n\n \nenum mlx5_user_inline_mode {\n\tMLX5_USER_INLINE_MODE_NA,\n\tMLX5_USER_INLINE_MODE_NONE,\n\tMLX5_USER_INLINE_MODE_L2,\n\tMLX5_USER_INLINE_MODE_IP,\n\tMLX5_USER_INLINE_MODE_TCP_UDP,\n};\n\nenum {\n\tMLX5_USER_ALLOC_UCONTEXT_FLOW_ACTION_FLAGS_ESP_AES_GCM = 1 << 0,\n\tMLX5_USER_ALLOC_UCONTEXT_FLOW_ACTION_FLAGS_ESP_AES_GCM_REQ_METADATA = 1 << 1,\n\tMLX5_USER_ALLOC_UCONTEXT_FLOW_ACTION_FLAGS_ESP_AES_GCM_SPI_STEERING = 1 << 2,\n\tMLX5_USER_ALLOC_UCONTEXT_FLOW_ACTION_FLAGS_ESP_AES_GCM_FULL_OFFLOAD = 1 << 3,\n\tMLX5_USER_ALLOC_UCONTEXT_FLOW_ACTION_FLAGS_ESP_AES_GCM_TX_IV_IS_ESN = 1 << 4,\n};\n\nstruct mlx5_ib_alloc_ucontext_resp {\n\t__u32\tqp_tab_size;\n\t__u32\tbf_reg_size;\n\t__u32\ttot_bfregs;\n\t__u32\tcache_line_size;\n\t__u16\tmax_sq_desc_sz;\n\t__u16\tmax_rq_desc_sz;\n\t__u32\tmax_send_wqebb;\n\t__u32\tmax_recv_wr;\n\t__u32\tmax_srq_recv_wr;\n\t__u16\tnum_ports;\n\t__u16\tflow_action_flags;\n\t__u32\tcomp_mask;\n\t__u32\tresponse_length;\n\t__u8\tcqe_version;\n\t__u8\tcmds_supp_uhw;\n\t__u8\teth_min_inline;\n\t__u8\tclock_info_versions;\n\t__aligned_u64 hca_core_clock_offset;\n\t__u32\tlog_uar_size;\n\t__u32\tnum_uars_per_page;\n\t__u32\tnum_dyn_bfregs;\n\t__u32\tdump_fill_mkey;\n};\n\nstruct mlx5_ib_alloc_pd_resp {\n\t__u32\tpdn;\n};\n\nstruct mlx5_ib_tso_caps {\n\t__u32 max_tso;  \n\n\t \n\t__u32 supported_qpts;\n};\n\nstruct mlx5_ib_rss_caps {\n\t__aligned_u64 rx_hash_fields_mask;  \n\t__u8 rx_hash_function;  \n\t__u8 reserved[7];\n};\n\nenum mlx5_ib_cqe_comp_res_format {\n\tMLX5_IB_CQE_RES_FORMAT_HASH\t= 1 << 0,\n\tMLX5_IB_CQE_RES_FORMAT_CSUM\t= 1 << 1,\n\tMLX5_IB_CQE_RES_FORMAT_CSUM_STRIDX = 1 << 2,\n};\n\nstruct mlx5_ib_cqe_comp_caps {\n\t__u32 max_num;\n\t__u32 supported_format;  \n};\n\nenum mlx5_ib_packet_pacing_cap_flags {\n\tMLX5_IB_PP_SUPPORT_BURST\t= 1 << 0,\n};\n\nstruct mlx5_packet_pacing_caps {\n\t__u32 qp_rate_limit_min;\n\t__u32 qp_rate_limit_max;  \n\n\t \n\t__u32 supported_qpts;\n\t__u8  cap_flags;  \n\t__u8  reserved[3];\n};\n\nenum mlx5_ib_mpw_caps {\n\tMPW_RESERVED\t\t= 1 << 0,\n\tMLX5_IB_ALLOW_MPW\t= 1 << 1,\n\tMLX5_IB_SUPPORT_EMPW\t= 1 << 2,\n};\n\nenum mlx5_ib_sw_parsing_offloads {\n\tMLX5_IB_SW_PARSING = 1 << 0,\n\tMLX5_IB_SW_PARSING_CSUM = 1 << 1,\n\tMLX5_IB_SW_PARSING_LSO = 1 << 2,\n};\n\nstruct mlx5_ib_sw_parsing_caps {\n\t__u32 sw_parsing_offloads;  \n\n\t \n\t__u32 supported_qpts;\n};\n\nstruct mlx5_ib_striding_rq_caps {\n\t__u32 min_single_stride_log_num_of_bytes;\n\t__u32 max_single_stride_log_num_of_bytes;\n\t__u32 min_single_wqe_log_num_of_strides;\n\t__u32 max_single_wqe_log_num_of_strides;\n\n\t \n\t__u32 supported_qpts;\n\t__u32 reserved;\n};\n\nstruct mlx5_ib_dci_streams_caps {\n\t__u8 max_log_num_concurent;\n\t__u8 max_log_num_errored;\n};\n\nenum mlx5_ib_query_dev_resp_flags {\n\t \n\tMLX5_IB_QUERY_DEV_RESP_FLAGS_CQE_128B_COMP = 1 << 0,\n\tMLX5_IB_QUERY_DEV_RESP_FLAGS_CQE_128B_PAD  = 1 << 1,\n\tMLX5_IB_QUERY_DEV_RESP_PACKET_BASED_CREDIT_MODE = 1 << 2,\n\tMLX5_IB_QUERY_DEV_RESP_FLAGS_SCAT2CQE_DCT = 1 << 3,\n};\n\nenum mlx5_ib_tunnel_offloads {\n\tMLX5_IB_TUNNELED_OFFLOADS_VXLAN  = 1 << 0,\n\tMLX5_IB_TUNNELED_OFFLOADS_GRE    = 1 << 1,\n\tMLX5_IB_TUNNELED_OFFLOADS_GENEVE = 1 << 2,\n\tMLX5_IB_TUNNELED_OFFLOADS_MPLS_GRE = 1 << 3,\n\tMLX5_IB_TUNNELED_OFFLOADS_MPLS_UDP = 1 << 4,\n};\n\nstruct mlx5_ib_query_device_resp {\n\t__u32\tcomp_mask;\n\t__u32\tresponse_length;\n\tstruct\tmlx5_ib_tso_caps tso_caps;\n\tstruct\tmlx5_ib_rss_caps rss_caps;\n\tstruct\tmlx5_ib_cqe_comp_caps cqe_comp_caps;\n\tstruct\tmlx5_packet_pacing_caps packet_pacing_caps;\n\t__u32\tmlx5_ib_support_multi_pkt_send_wqes;\n\t__u32\tflags;  \n\tstruct mlx5_ib_sw_parsing_caps sw_parsing_caps;\n\tstruct mlx5_ib_striding_rq_caps striding_rq_caps;\n\t__u32\ttunnel_offloads_caps;  \n\tstruct  mlx5_ib_dci_streams_caps dci_streams_caps;\n\t__u16 reserved;\n};\n\nenum mlx5_ib_create_cq_flags {\n\tMLX5_IB_CREATE_CQ_FLAGS_CQE_128B_PAD\t= 1 << 0,\n\tMLX5_IB_CREATE_CQ_FLAGS_UAR_PAGE_INDEX  = 1 << 1,\n\tMLX5_IB_CREATE_CQ_FLAGS_REAL_TIME_TS\t= 1 << 2,\n};\n\nstruct mlx5_ib_create_cq {\n\t__aligned_u64 buf_addr;\n\t__aligned_u64 db_addr;\n\t__u32\tcqe_size;\n\t__u8    cqe_comp_en;\n\t__u8    cqe_comp_res_format;\n\t__u16\tflags;\n\t__u16\tuar_page_index;\n\t__u16\treserved0;\n\t__u32\treserved1;\n};\n\nstruct mlx5_ib_create_cq_resp {\n\t__u32\tcqn;\n\t__u32\treserved;\n};\n\nstruct mlx5_ib_resize_cq {\n\t__aligned_u64 buf_addr;\n\t__u16\tcqe_size;\n\t__u16\treserved0;\n\t__u32\treserved1;\n};\n\nstruct mlx5_ib_create_srq {\n\t__aligned_u64 buf_addr;\n\t__aligned_u64 db_addr;\n\t__u32\tflags;\n\t__u32\treserved0;  \n\t__u32\tuidx;\n\t__u32\treserved1;\n};\n\nstruct mlx5_ib_create_srq_resp {\n\t__u32\tsrqn;\n\t__u32\treserved;\n};\n\nstruct mlx5_ib_create_qp_dci_streams {\n\t__u8 log_num_concurent;\n\t__u8 log_num_errored;\n};\n\nstruct mlx5_ib_create_qp {\n\t__aligned_u64 buf_addr;\n\t__aligned_u64 db_addr;\n\t__u32\tsq_wqe_count;\n\t__u32\trq_wqe_count;\n\t__u32\trq_wqe_shift;\n\t__u32\tflags;\n\t__u32\tuidx;\n\t__u32\tbfreg_index;\n\tunion {\n\t\t__aligned_u64 sq_buf_addr;\n\t\t__aligned_u64 access_key;\n\t};\n\t__u32  ece_options;\n\tstruct  mlx5_ib_create_qp_dci_streams dci_streams;\n\t__u16 reserved;\n};\n\n \nenum mlx5_rx_hash_function_flags {\n\tMLX5_RX_HASH_FUNC_TOEPLITZ\t= 1 << 0,\n};\n\n \nenum mlx5_rx_hash_fields {\n\tMLX5_RX_HASH_SRC_IPV4\t= 1 << 0,\n\tMLX5_RX_HASH_DST_IPV4\t= 1 << 1,\n\tMLX5_RX_HASH_SRC_IPV6\t= 1 << 2,\n\tMLX5_RX_HASH_DST_IPV6\t= 1 << 3,\n\tMLX5_RX_HASH_SRC_PORT_TCP\t= 1 << 4,\n\tMLX5_RX_HASH_DST_PORT_TCP\t= 1 << 5,\n\tMLX5_RX_HASH_SRC_PORT_UDP\t= 1 << 6,\n\tMLX5_RX_HASH_DST_PORT_UDP\t= 1 << 7,\n\tMLX5_RX_HASH_IPSEC_SPI\t\t= 1 << 8,\n\t \n\tMLX5_RX_HASH_INNER\t\t= (1UL << 31),\n};\n\nstruct mlx5_ib_create_qp_rss {\n\t__aligned_u64 rx_hash_fields_mask;  \n\t__u8 rx_hash_function;  \n\t__u8 rx_key_len;  \n\t__u8 reserved[6];\n\t__u8 rx_hash_key[128];  \n\t__u32   comp_mask;\n\t__u32\tflags;\n};\n\nenum mlx5_ib_create_qp_resp_mask {\n\tMLX5_IB_CREATE_QP_RESP_MASK_TIRN = 1UL << 0,\n\tMLX5_IB_CREATE_QP_RESP_MASK_TISN = 1UL << 1,\n\tMLX5_IB_CREATE_QP_RESP_MASK_RQN  = 1UL << 2,\n\tMLX5_IB_CREATE_QP_RESP_MASK_SQN  = 1UL << 3,\n\tMLX5_IB_CREATE_QP_RESP_MASK_TIR_ICM_ADDR  = 1UL << 4,\n};\n\nstruct mlx5_ib_create_qp_resp {\n\t__u32\tbfreg_index;\n\t__u32   ece_options;\n\t__u32\tcomp_mask;\n\t__u32\ttirn;\n\t__u32\ttisn;\n\t__u32\trqn;\n\t__u32\tsqn;\n\t__u32   reserved1;\n\t__u64\ttir_icm_addr;\n};\n\nstruct mlx5_ib_alloc_mw {\n\t__u32\tcomp_mask;\n\t__u8\tnum_klms;\n\t__u8\treserved1;\n\t__u16\treserved2;\n};\n\nenum mlx5_ib_create_wq_mask {\n\tMLX5_IB_CREATE_WQ_STRIDING_RQ\t= (1 << 0),\n};\n\nstruct mlx5_ib_create_wq {\n\t__aligned_u64 buf_addr;\n\t__aligned_u64 db_addr;\n\t__u32   rq_wqe_count;\n\t__u32   rq_wqe_shift;\n\t__u32   user_index;\n\t__u32   flags;\n\t__u32   comp_mask;\n\t__u32\tsingle_stride_log_num_of_bytes;\n\t__u32\tsingle_wqe_log_num_of_strides;\n\t__u32\ttwo_byte_shift_en;\n};\n\nstruct mlx5_ib_create_ah_resp {\n\t__u32\tresponse_length;\n\t__u8\tdmac[ETH_ALEN];\n\t__u8\treserved[6];\n};\n\nstruct mlx5_ib_burst_info {\n\t__u32       max_burst_sz;\n\t__u16       typical_pkt_sz;\n\t__u16       reserved;\n};\n\nstruct mlx5_ib_modify_qp {\n\t__u32\t\t\t   comp_mask;\n\tstruct mlx5_ib_burst_info  burst_info;\n\t__u32\t\t\t   ece_options;\n};\n\nstruct mlx5_ib_modify_qp_resp {\n\t__u32\tresponse_length;\n\t__u32\tdctn;\n\t__u32   ece_options;\n\t__u32   reserved;\n};\n\nstruct mlx5_ib_create_wq_resp {\n\t__u32\tresponse_length;\n\t__u32\treserved;\n};\n\nstruct mlx5_ib_create_rwq_ind_tbl_resp {\n\t__u32\tresponse_length;\n\t__u32\treserved;\n};\n\nstruct mlx5_ib_modify_wq {\n\t__u32\tcomp_mask;\n\t__u32\treserved;\n};\n\nstruct mlx5_ib_clock_info {\n\t__u32 sign;\n\t__u32 resv;\n\t__aligned_u64 nsec;\n\t__aligned_u64 cycles;\n\t__aligned_u64 frac;\n\t__u32 mult;\n\t__u32 shift;\n\t__aligned_u64 mask;\n\t__aligned_u64 overflow_period;\n};\n\nenum mlx5_ib_mmap_cmd {\n\tMLX5_IB_MMAP_REGULAR_PAGE               = 0,\n\tMLX5_IB_MMAP_GET_CONTIGUOUS_PAGES       = 1,\n\tMLX5_IB_MMAP_WC_PAGE                    = 2,\n\tMLX5_IB_MMAP_NC_PAGE                    = 3,\n\t \n\tMLX5_IB_MMAP_CORE_CLOCK                 = 5,\n\tMLX5_IB_MMAP_ALLOC_WC                   = 6,\n\tMLX5_IB_MMAP_CLOCK_INFO                 = 7,\n\tMLX5_IB_MMAP_DEVICE_MEM                 = 8,\n};\n\nenum {\n\tMLX5_IB_CLOCK_INFO_KERNEL_UPDATING = 1,\n};\n\n \nenum {\n\tMLX5_IB_CLOCK_INFO_V1              = 0,\n};\n\nstruct mlx5_ib_flow_counters_desc {\n\t__u32\tdescription;\n\t__u32\tindex;\n};\n\nstruct mlx5_ib_flow_counters_data {\n\tRDMA_UAPI_PTR(struct mlx5_ib_flow_counters_desc *, counters_data);\n\t__u32   ncounters;\n\t__u32   reserved;\n};\n\nstruct mlx5_ib_create_flow {\n\t__u32   ncounters_data;\n\t__u32   reserved;\n\t \n\tstruct mlx5_ib_flow_counters_data data[];\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}