// here you put your test flow
// from this space you can control the
// bus slave interface of scsu, you can rd/wr
// the register file the imem and the dmem
// also from this spcase you can manipulate
// the condition bus, S0, S1, generate interrupt
// and control the debug port


`include "test_flow_load_store.v"
