# hifive1
Pense bete sur hifive1

## commande d'upload elf bare metal

```sh
# upload est un script dans le freedom sdk distribu√© par sifive
upload --openocd-config /home/thierry/Outils/riscv/freedom-e-sdk/bsp/sifive-hifive1/openocd.cfg --openocd /home/thierry/Outils/riscv/riscv-openocd-0.10.0-2018.12.0-x86_64-linux-ubuntu14/bin/openocd --elf /home/thierry/projets/iot/riscv/tensorflow/tensorflow/lite/experimental/micro/tools/make/gen/riscv32_mcu_riscv32_mcu/bin/micro_speech_test --gdb riscv64-unknown-elf-gdb
```

## zephyrOS
https://docs.zephyrproject.org/latest/index.html


## tensoflow lite
https://www.tensorflow.org/lite  
https://content.riscv.org/wp-content/uploads/2018/12/zephyr-tensorflow-lite-risc-v.pdf  
https://github.com/tensorflow/tensorflow/tree/master/tensorflow/lite  
https://github.com/tensorflow/tensorflow/tree/master/tensorflow/lite/experimental/micro  

## risc-v
https://riscv.org/  
https://www.sifive.com/boards/hifive1  
https://www.indiegogo.com/projects/sipeed-maix-the-world-first-risc-v-64-ai-module#/  
https://www.sipeed.com/#/  
https://www.cnx-software.com/2018/09/04/licheetang-anlogic-eg4s20-fpga-board-targets-risc-v-development/  
https://justanotherelectronicsblog.com/?p=470

