Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -debug typical fsqrt_testbench -s fsqrt_testbench.sim 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100ps
Compiling module work.fsqrt
Compiling module work.fmul
Compiling module work.fsqrt_testbench
Built simulation snapshot fsqrt_testbench.sim
