// Seed: 3806326403
module module_0 (
    output tri1 id_0,
    input  tri  id_1
);
  always @(1'b0 or posedge id_1) $display();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire  id_0,
    output logic id_1,
    input  uwire id_2,
    input  logic id_3,
    input  logic id_4
);
  always @(posedge 1) begin : LABEL_0
    id_1 <= id_4;
    id_1 <= id_3;
  end
  module_0 modCall_1 (
      id_0,
      id_2
  );
  logic id_6 = id_4;
endmodule
module module_2;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_26;
  module_2 modCall_1 ();
endmodule
