/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire [24:0] celloutsig_0_14z;
  wire [26:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [7:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_12z & in_data[134]);
  assign celloutsig_0_3z = ~((in_data[23] | celloutsig_0_0z) & celloutsig_0_2z[25]);
  assign celloutsig_1_19z = ~((celloutsig_1_15z | celloutsig_1_12z) & celloutsig_1_9z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[177]) & celloutsig_1_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_7z ^ celloutsig_1_1z[5]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[2] ^ celloutsig_1_1z[3]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z[2] ^ celloutsig_1_6z[3]);
  assign celloutsig_0_6z = celloutsig_0_4z[7:1] / { 1'h1, in_data[43:39], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[36:10] / { 1'h1, in_data[94:69] };
  assign celloutsig_1_3z = { celloutsig_1_1z[3], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >= { in_data[138:121], celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[171:149], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z } >= { celloutsig_1_5z[8:1], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[47:43] > in_data[17:13];
  assign celloutsig_1_0z = in_data[100:97] > in_data[118:115];
  assign celloutsig_0_7z = ! { in_data[76:74], celloutsig_0_4z };
  assign celloutsig_1_5z = celloutsig_1_2z ? { in_data[124:123], celloutsig_1_1z, celloutsig_1_0z } : { in_data[104:97], celloutsig_1_4z };
  assign celloutsig_0_13z = - { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_14z = - celloutsig_0_2z[26:2];
  assign celloutsig_1_1z = - { in_data[168:164], celloutsig_1_0z };
  assign celloutsig_1_11z = | in_data[158:114];
  assign celloutsig_1_6z = { in_data[187:184], celloutsig_1_3z } <<< in_data[124:120];
  assign celloutsig_1_7z = ~((celloutsig_1_1z[5] & celloutsig_1_4z) | celloutsig_1_4z);
  assign celloutsig_1_9z = ~((celloutsig_1_8z & celloutsig_1_5z[4]) | celloutsig_1_6z[2]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_4z = { celloutsig_0_2z[18:13], celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_11z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_11z = celloutsig_0_6z[2:0];
  assign { out_data[128], out_data[96], out_data[36:32], out_data[24:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
