# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do interlock_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {interlock.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:37 on May 12,2018
# vcom -reportprogress 300 -93 -work work interlock.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package maxii_atom_pack
# -- Loading package maxii_components
# -- Compiling entity interlock
# -- Compiling architecture structure of interlock
# End time: 16:43:37 on May 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
