// Seed: 3009282022
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wand id_5,
    input wire id_6,
    input wand id_7,
    output supply0 id_8,
    input tri id_9,
    input tri id_10,
    input wand id_11,
    output tri id_12,
    output tri0 id_13,
    output uwire id_14,
    output supply0 id_15,
    output wire id_16,
    output wire id_17,
    input supply1 id_18,
    input supply0 id_19,
    input wire id_20,
    output tri id_21,
    output wire id_22,
    input uwire id_23,
    output wor id_24,
    output supply1 id_25,
    output tri1 id_26,
    output wand id_27
);
  wire id_29 = id_29;
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  tri0  id_3
    , id_11,
    output wand  id_4,
    output uwire id_5,
    input  uwire id_6,
    output tri   id_7,
    output tri0  id_8,
    output wire  id_9
);
  assign id_7 = id_3, id_5 = id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_7,
      id_2,
      id_6,
      id_6,
      id_0,
      id_6,
      id_3,
      id_6,
      id_9,
      id_0,
      id_4,
      id_9,
      id_7,
      id_7,
      id_6,
      id_3,
      id_3,
      id_9,
      id_9,
      id_3,
      id_7,
      id_7,
      id_5,
      id_9
  );
  assign modCall_1.id_15 = 0;
  assign id_4 = id_3;
  wire id_12;
  wire id_13;
  initial assume (1);
endmodule
