

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4'
================================================================
* Date:           Tue Jun 18 12:24:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.909 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_650_4  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%code_1 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 5 'alloca' 'code_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_2 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 6 'alloca' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%size_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %size_2"   --->   Operation 7 'read' 'size_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%code_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %code"   --->   Operation 8 'read' 'code_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln650_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln650"   --->   Operation 9 'read' 'sext_ln650_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln650_cast = sext i32 %sext_ln650_read"   --->   Operation 10 'sext' 'sext_ln650_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln628 = store i34 %sext_ln650_cast, i34 %p_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 11 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %code_read, i32 %code_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 12 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.cond"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%code_3 = load i32 %code_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:651]   --->   Operation 14 'load' 'code_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p = load i34 %p_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:651]   --->   Operation 15 'load' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i34 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 16 'zext' 'zext_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%code_4 = add i32 %code_3, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:651]   --->   Operation 17 'add' 'code_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i32 %code_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 18 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.15ns)   --->   "%add_ln651 = add i34 %p, i34 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:651]   --->   Operation 19 'add' 'add_ln651' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln651 = trunc i34 %add_ln651" [benchmarks/chstone/jpeg/src/jpeg_decode.c:651]   --->   Operation 20 'trunc' 'trunc_ln651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln651 = zext i34 %add_ln651" [benchmarks/chstone/jpeg/src/jpeg_decode.c:651]   --->   Operation 21 'zext' 'zext_ln651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%huffcode_addr = getelementptr i32 %huffcode, i64 0, i64 %zext_ln628" [benchmarks/chstone/jpeg/src/jpeg_decode.c:651]   --->   Operation 22 'getelementptr' 'huffcode_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln651 = store i32 %code_3, i9 %huffcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:651]   --->   Operation 23 'store' 'store_ln651' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%huffsize_addr = getelementptr i5 %huffsize, i64 0, i64 %zext_ln651" [benchmarks/chstone/jpeg/src/jpeg_decode.c:652]   --->   Operation 24 'getelementptr' 'huffsize_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%huffsize_load = load i9 %huffsize_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:652]   --->   Operation 25 'load' 'huffsize_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_1 : Operation 26 [1/1] (1.15ns)   --->   "%icmp_ln652_1 = icmp_slt  i34 %add_ln651, i34 257" [benchmarks/chstone/jpeg/src/jpeg_decode.c:652]   --->   Operation 26 'icmp' 'icmp_ln652_1' <Predicate = true> <Delay = 1.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln628 = store i34 %add_ln651, i34 %p_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 27 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %code_4, i32 %code_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 28 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 29 'specpipeline' 'specpipeline_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln650 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [benchmarks/chstone/jpeg/src/jpeg_decode.c:650]   --->   Operation 30 'specloopname' 'specloopname_ln650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (1.29ns)   --->   "%huffsize_load = load i9 %huffsize_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:652]   --->   Operation 31 'load' 'huffsize_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_2 : Operation 32 [1/1] (0.82ns)   --->   "%icmp_ln652 = icmp_eq  i5 %huffsize_load, i5 %size_2_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:652]   --->   Operation 32 'icmp' 'icmp_ln652' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.14ns)   --->   "%and_ln652 = and i1 %icmp_ln652, i1 %icmp_ln652_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:652]   --->   Operation 33 'and' 'and_ln652' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln652 = br i1 %and_ln652, void %do.end.exitStub, void %do.cond" [benchmarks/chstone/jpeg/src/jpeg_decode.c:652]   --->   Operation 34 'br' 'br_ln652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln628 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %code_2_out, i31 %trunc_ln628" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 35 'write' 'write_ln628' <Predicate = (!and_ln652)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln651 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln651_out, i32 %trunc_ln651" [benchmarks/chstone/jpeg/src/jpeg_decode.c:651]   --->   Operation 36 'write' 'write_ln651' <Predicate = (!and_ln652)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln652 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %huffsize_load_out, i5 %huffsize_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:652]   --->   Operation 37 'write' 'write_ln652' <Predicate = (!and_ln652)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (!and_ln652)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln650]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ code]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ huffcode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ huffsize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ size_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ code_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_ln651_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ huffsize_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
code_1             (alloca       ) [ 010]
p_2                (alloca       ) [ 010]
size_2_read        (read         ) [ 001]
code_read          (read         ) [ 000]
sext_ln650_read    (read         ) [ 000]
sext_ln650_cast    (sext         ) [ 000]
store_ln628        (store        ) [ 000]
store_ln628        (store        ) [ 000]
br_ln0             (br           ) [ 000]
code_3             (load         ) [ 000]
p                  (load         ) [ 000]
zext_ln628         (zext         ) [ 000]
code_4             (add          ) [ 000]
trunc_ln628        (trunc        ) [ 001]
add_ln651          (add          ) [ 000]
trunc_ln651        (trunc        ) [ 001]
zext_ln651         (zext         ) [ 000]
huffcode_addr      (getelementptr) [ 000]
store_ln651        (store        ) [ 000]
huffsize_addr      (getelementptr) [ 001]
icmp_ln652_1       (icmp         ) [ 001]
store_ln628        (store        ) [ 000]
store_ln628        (store        ) [ 000]
specpipeline_ln628 (specpipeline ) [ 000]
specloopname_ln650 (specloopname ) [ 000]
huffsize_load      (load         ) [ 000]
icmp_ln652         (icmp         ) [ 000]
and_ln652          (and          ) [ 001]
br_ln652           (br           ) [ 000]
write_ln628        (write        ) [ 000]
write_ln651        (write        ) [ 000]
write_ln652        (write        ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln650">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln650"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="code">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="huffcode">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffcode"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="huffsize">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffsize"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="code_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add_ln651_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln651_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="huffsize_load_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffsize_load_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="code_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="code_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="size_2_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="0"/>
<pin id="56" dir="0" index="1" bw="5" slack="0"/>
<pin id="57" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_2_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="code_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="code_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln650_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln650_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln628_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="31" slack="0"/>
<pin id="75" dir="0" index="2" bw="31" slack="1"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln628/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln651_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="1"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln651/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln652_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln652/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="huffcode_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="34" slack="0"/>
<pin id="97" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffcode_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln651_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln651/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="huffsize_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="34" slack="0"/>
<pin id="110" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffsize_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="huffsize_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln650_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln650_cast/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln628_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="34" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln628_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="code_3_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="code_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="34" slack="0"/>
<pin id="140" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln628_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="34" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="code_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="code_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln628_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln651_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="34" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln651/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln651_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="34" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln651/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln651_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="34" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln651/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln652_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="34" slack="0"/>
<pin id="173" dir="0" index="1" bw="10" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln652_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln628_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="34" slack="0"/>
<pin id="179" dir="0" index="1" bw="34" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln628_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln652_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="1"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln652/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="and_ln652_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="1"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln652/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="code_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="code_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_2_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="34" slack="0"/>
<pin id="206" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="size_2_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="size_2_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="trunc_ln628_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="1"/>
<pin id="218" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="221" class="1005" name="trunc_ln651_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln651 "/>
</bind>
</comp>

<comp id="226" class="1005" name="huffsize_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="1"/>
<pin id="228" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="huffsize_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln652_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln652_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="113" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="119"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="66" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="60" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="150"><net_src comp="134" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="138" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="156" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="175"><net_src comp="156" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="156" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="146" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="113" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="46" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="207"><net_src comp="50" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="214"><net_src comp="54" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="219"><net_src comp="152" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="224"><net_src comp="162" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="229"><net_src comp="106" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="234"><net_src comp="171" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="192" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: huffcode | {1 }
	Port: code_2_out | {2 }
	Port: add_ln651_out | {2 }
	Port: huffsize_load_out | {2 }
 - Input state : 
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4 : sext_ln650 | {1 }
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4 : code | {1 }
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4 : huffsize | {1 2 }
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4 : size_2 | {1 }
  - Chain level:
	State 1
		store_ln628 : 1
		code_3 : 1
		p : 1
		zext_ln628 : 2
		code_4 : 2
		trunc_ln628 : 3
		add_ln651 : 2
		trunc_ln651 : 3
		zext_ln651 : 3
		huffcode_addr : 3
		store_ln651 : 4
		huffsize_addr : 4
		huffsize_load : 5
		icmp_ln652_1 : 3
		store_ln628 : 3
		store_ln628 : 3
	State 2
		icmp_ln652 : 1
		and_ln652 : 2
		br_ln652 : 2
		write_ln652 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |        code_4_fu_146       |    0    |    39   |
|          |      add_ln651_fu_156      |    0    |    41   |
|----------|----------------------------|---------|---------|
|   icmp   |     icmp_ln652_1_fu_171    |    0    |    41   |
|          |      icmp_ln652_fu_187     |    0    |    12   |
|----------|----------------------------|---------|---------|
|    and   |      and_ln652_fu_192      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |   size_2_read_read_fu_54   |    0    |    0    |
|   read   |    code_read_read_fu_60    |    0    |    0    |
|          | sext_ln650_read_read_fu_66 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln628_write_fu_72  |    0    |    0    |
|   write  |   write_ln651_write_fu_79  |    0    |    0    |
|          |   write_ln652_write_fu_86  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln650_cast_fu_120   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln628_fu_141     |    0    |    0    |
|          |      zext_ln651_fu_166     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln628_fu_152     |    0    |    0    |
|          |     trunc_ln651_fu_162     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   135   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    code_1_reg_197   |   32   |
|huffsize_addr_reg_226|    9   |
| icmp_ln652_1_reg_231|    1   |
|     p_2_reg_204     |   34   |
| size_2_read_reg_211 |    5   |
| trunc_ln628_reg_216 |   31   |
| trunc_ln651_reg_221 |   32   |
+---------------------+--------+
|        Total        |   144  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   135  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   144  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   144  |   144  |
+-----------+--------+--------+--------+
