============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 05 2023  03:44:00 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (475 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
             Setup:-      66                  
       Uncertainty:-     160                  
     Required Time:=    1674                  
      Launch Clock:-     100                  
         Data Path:-    1099                  
             Slack:=     475                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    252     352    52     12  3.4  DFFARX1_RVT wptr_full/wbin_reg_0_/Q   
     75     427    48      6  3.8  AND2X1_RVT  wptr_full/g2__3680/Y      
    103     530   140      4  3.1  NAND4X0_RVT wptr_full/g3794__4595/Y   
     87     617    47      3  2.4  OR2X1_RVT   wptr_full/g6/Y            
     75     692    46      4  3.7  OR2X1_RVT   wptr_full/g4567/Y         
     66     758    36      3  2.4  OR2X1_RVT   wptr_full/g3745__8246/Y   
    110     868    56      3  2.5  MUX21X1_RVT wptr_full/g4508__2398/Y   
     82     950    61      1  0.4  XNOR3X1_RVT wptr_full/g4478__2398/Y   
     94    1045    35      1  0.5  AND4X1_RVT  wptr_full/g62/Y           
     73    1118    35      1  0.5  AND4X1_RVT  wptr_full/g4594/Y         
     81    1199    43      1  0.5  MUX21X1_RVT wptr_full/g4593/Y         
      0    1199     -      1    -  DFFARX1_RVT wptr_full/wfull_reg/D     
#------------------------------------------------------------------------

