Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 16 06:20:09 2025
| Host         : DESKTOP-F4G4IM7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevelModule_control_sets_placed.rpt
| Design       : TopLevelModule
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             463 |          176 |
| Yes          | No                    | Yes                    |              73 |           40 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                            | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                            |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | AdderInst/FSM_sequential_state[2]_i_1_n_0  | reset_IBUF       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | MultiplierInst/FSM_onehot_state[4]_i_1_n_0 | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | AdderInst/sum_exp[7]_i_1_n_0               |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | AdderInst/sum_mantissa0                    |                  |               14 |             23 |         1.64 |
|  clk_IBUF_BUFG | AdderInst/sum[31]_i_1_n_0                  | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | MultiplierInst/result_sgn0                 |                  |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | AdderInst/sum_mantissa_in0                 |                  |               11 |             33 |         3.00 |
|  clk_IBUF_BUFG | MultiplierInst/done_i_1__0_n_0             | reset_IBUF       |               17 |             33 |         1.94 |
|  clk_IBUF_BUFG | AdderInst/A_sgn01_out                      |                  |               28 |             48 |         1.71 |
|  clk_IBUF_BUFG | MultiplierInst/a0                          |                  |               29 |             63 |         2.17 |
|  clk_IBUF_BUFG | AdderInst/A0                               |                  |               15 |             64 |         4.27 |
|  clk_IBUF_BUFG | AdderInst/A_allign[31]_i_1_n_0             |                  |               19 |             64 |         3.37 |
|  clk_IBUF_BUFG | MultiplierInst/A_exp0                      |                  |               35 |            128 |         3.66 |
+----------------+--------------------------------------------+------------------+------------------+----------------+--------------+


