// Seed: 3738487498
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output logic id_4,
    output id_5
);
  assign id_2 = id_0 ? id_3 : id_3 ? 1 : 1 | id_0;
endmodule
