<!DOCTYPE hmtl>
<html>
    <head>
        <meta name="viewport" content="width=device-width">
        <link rel="stylesheet" href="style.css">
    </head>
    <body>
        <div class="cBody">
            <nav id="navbar">
                <div class="navElement"><span class="navBin">0x00</span><a href="#introduction" class="nav-link">Introduction</a></div>
                <div class="navElement"><span class="navBin">0x01</span><a href="#registers" class="nav-link">Registers</a></div>
                <div class="navElement"><span class="navBin">0x02</span><a href="#declaring_static_data_regions" class="nav-link">Declaring Static Data Regions</a></div>
                <div class="navElement"><span class="navBin">0x03</span><a href="#adressing_memory" class="nav-link">Adressing Memory</a></div>
                <div class="navElement"><span class="navBin">0x04</span> <a href="#size_directives" class="nav-link">Size Directives</a></div>
                <div class="navElement"><span class="navBin">0x05</span><a href="#data_movement_instructions" class="nav-link">Data Movement Instructions</a></div>
                <div class="navElement"><span class="navBin">0x06</span><a href="#arithmetic_and_logic_instructions" class="nav-link">Arithmetic and Logic Instructions</a></div>
            </nav>
            <main id="main-doc">
                <header>
                    <h1>x86 Assembly Documentation</h1>
                </header>
                <section class="main-section" id="introduction">
                    <header>
                        <h2>Introduction</h2>
                        <p>All the information from this site was taken from <a href="http://www.cs.virginia.edu/~evans/cs216/guides/x86.html">http://www.cs.virginia.edu/~evans/cs216/guides/x86.html</a>.</p>
                        <p>This guide describes the basics of 32-bit x86 assembly language programming, covering a small but useful subset of the available instructions and assembler directives. There are several different assembly languages for generating x86 machine code. The one we will use in CS216 is the Microsoft Macro Assembler (MASM) assembler. MASM uses the standard Intel syntax for writing x86 assembly code.</p>
                        <p>The full x86 instruction set is large and complex (Intel's x86 instruction set manuals comprise over 2900 pages), and we do not cover it all in this guide. For example, there is a 16-bit subset of the x86 instruction set. Using the 16-bit programming model can be quite complex. It has a segmented memory model, more restrictions on register usage, and so on. In this guide, we will limit our attention to more modern aspects of x86 programming, and delve into the instruction set only in enough detail to get a basic feel for x86 programming.</p>
                    </header>
                </section>
                <section class="main-section" id="registers">
                    <header>
                        <h2>Registers</h2>
                        <p>Modern (i.e 386 and beyond) x86 processors have eight 32-bit general purpose registers, as depicted in Figure 1. The register names are mostly historical. For example, <span class="mono">EAX</span> used to be called the accumulator since it was used by a number of arithmetic operations, and <span class="mono">ECX</span> was known as the counter since it was used to hold a loop index. Whereas most of the registers have lost their special purposes in the modern instruction set, by convention, two are reserved for special purposes — the stack pointer (<span class="mono">ESP</span>) and the base pointer (<span class="mono">EBP</span>).</p>
                        <p>For the <span class="mono">EAX</span>, <span class="mono">EBX</span>, <span class="mono">ECX</span>, and <span class="mono">EDX</span> registers, subsections may be used. For example, the least significant 2 bytes of <span class="mono">EAX</span> can be treated as a 16-bit register called <span class="mono">AX</span>. The least significant byte of AX can be used as a single 8-bit register called <span class="mono">AL</span>, while the most significant byte of <span class="mono">AX</span> can be used as a single 8-bit register called <span class="mono">AH</span>. These names refer to the same physical register. When a two-byte quantity is placed into <span class="mono">DX</span>, the update affects the value of <span class="mono">DH</span>, <span class="mono">DL</span>, and <span class="mono">EDX</span>. These sub-registers are mainly hold-overs from older, 16-bit versions of the instruction set. However, they are sometimes convenient when dealing with data that are smaller than 32-bits (e.g. 1-byte ASCII characters).</p>
                        <p>When referring to registers in assembly language, the names are not case-sensitive. For example, the names <span class="mono">EAX</span> and <span class="mono">eax</span> refer to the same register.</p>
                    </header>
                </section>
                <section class="main-section" id="declaring_static_data_regions">
                    <header>
                        <h2>Declaring Static Data Regions</h2>
                        <p>You can declare static data regions (analogous to global variables) in x86 assembly using special assembler directives for this purpose. Data declarations should be preceded by the <span class="mono">.DATA</span> directive. Following this directive, the directives <span class="mono">DB</span>, <span class="mono">DW</span>, and <span class="mono">DD</span> can be used to declare one, two, and four byte data locations, respectively. Declared locations can be labeled with names for later reference — this is similar to declaring variables by name, but abides by some lower level rules. For example, locations declared in sequence will be located in memory next to one another.</p>
                        <p>Example declarations:</p>
                        <div class="intended grey">
                            <table>
                                <tr class="row">
                                    <td class="col mono">.DATA</td>
                                    <td class="col"></td>
                                    <td class="col"></td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">var</td>
                                    <td class="col mono">DB 64</td>
                                    <td class="col italic">; Declare a byte, referred to as location var, containing the value 64.</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">var2</td>
                                    <td class="col mono">DB ?</td>
                                    <td class="col italic">; Declare an uninitialized byte, referred to as location var2.</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono"></td>
                                    <td class="col mono">DB 10</td>
                                    <td class="col italic">; Declare a byte with no label, containing the value 10. Its location is var2 + 1.</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">X</td>
                                    <td class="col mono">DW ?</td>
                                    <td class="col italic">; Declare a 2-byte uninitialized value, referred to as location X.</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">Y</td>
                                    <td class="col mono">DD 30000</td>
                                    <td class="col italic">; Declare a 4-byte value, referred to as location Y, initialized to 30000.</td>
                                </tr>
                            </table>
                        </div>
                    </header>
                </section>
                <section class="main-section" id="adressing_memory">
                    <header><h2>Adressing Memory</h2></header>
                    <p>Modern x86-compatible processors are capable of addressing up to 2^32 bytes of memory: memory addresses are 32-bits wide. In the examples above, where we used labels to refer to memory regions, these labels are actually replaced by the assembler with 32-bit quantities that specify addresses in memory. In addition to supporting referring to memory regions by labels (i.e. constant values), the x86 provides a flexible scheme for computing and referring to memory addresses: up to two of the 32-bit registers and a 32-bit signed constant can be added together to compute a memory address. One of the registers can be optionally pre-multiplied by 2, 4, or 8.</p>
                    <p>The addressing modes can be used with many x86 instructions (we'll describe them in the next section). Here we illustrate some examples using the <span class="mono">mov</span> instruction that moves data between registers and memory. This instruction has two operands: the first is the destination and the second specifies the source.</p>
                    <p>Some examples of <span class="mono">mov</span> instructions using address computations are:</p>
                    <div class="intended grey">
                        <table>
                            <tr class="row">
                                <td class="col mono">mov eax, [ebx]</td>
                                <td class="col italic">; Move the 4 bytes in memory at the address contained in EBX into EAX</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">mov [var], ebx</td>
                                <td class="col italic">; Move the contents of EBX into the 4 bytes at memory address var. (Note, var is a 32-bit constant).</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">mov eax, [esi-4]</td>
                                <td class="col italic">; Move 4 bytes at memory address ESI + (-4) into EAX</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">mov [esi+eax], cl</td>
                                <td class="col italic">; Move the contents of CL into the byte at address ESI+EAX</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">mov edx, [esi+4*ebx]</td>
                                <td class="col italic">; Move the 4 bytes of data at address ESI+4*EBX into EDX</td>
                            </tr>
                        </table>
                    </div>
                </section>
                <section class="main-section" id="size_directives">
                    <header><h2>Size Directives</h2></header>
                    <p>In general, the intended size of the of the data item at a given memory address can be inferred from the assembly code instruction in which it is referenced. For example, in all of the above instructions, the size of the memory regions could be inferred from the size of the register operand. When we were loading a 32-bit register, the assembler could infer that the region of memory we were referring to was 4 bytes wide. When we were storing the value of a one byte register to memory, the assembler could infer that we wanted the address to refer to a single byte in memory.</p>

                    <p>However, in some cases the size of a referred-to memory region is ambiguous. Consider the instruction <span class="mono"> mov [ebx], 2</span>. Should this instruction move the value 2 into the single byte at address <span class="mono">EBX</span>? Perhaps it should move the 32-bit integer representation of 2 into the 4-bytes starting at address <span class="mono">EBX</span>. Since either is a valid possible interpretation, the assembler must be explicitly directed as to which is correct. The size directives <span class="mono"> BYTE PTR, WORD PTR</span>, and <span class="mono">DWORD PTR</span> serve this purpose, indicating sizes of 1, 2, and 4 bytes respectively.</p>
                </section>
                <section class="main-section" id="data_movement_instructions">
                    <header>
                        <h2>Data Movement Instructions</h2>
                        <p>Machine instructions generally fall into three categories: data movement, arithmetic/logic, and control-flow. In this section, we will look at important examples of x86 instructions from each category. This section should not be considered an exhaustive list of x86 instructions, but rather a useful subset. For a complete list, see Intel's instruction set reference.</p>
                        <p>We use the following notation:</p>
                        <div class="intended grey">
                        <table>
                            <tr class="row">
                                <td class="col mono">&lt;reg32&gt;</td>
                                <td class="row">Any 32-bit register (<span class="mono">EAX, EBX, ECX, EDX, ESI, EDI, ESP,</span> or <span class="mono"> EBP</span>)</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">&lt;reg16&gt;</td>
                                <td class="row">Any 16-bit register (<span class="mono">AX, BX, CX,</span> or <span class="mono">DX</span>)</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">&lt;reg8&gt;</td>
                                <td class="row">Any 8-bit register (<span class="mono">AH, BH, CH, DH, AL, BL, CL, or DL</span>)</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">&lt;reg&gt;</td>
                                <td class="row">Any register</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">&ltmem&gt;</td>
                                <td class="row">A memory address (e.g., <span class="mono"> [eax], [var + 4]</span>, or <span class="mono">dword ptr [eax+ebx]</span>)</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">&lt;con32&gt;</td>
                                <td class="row">Any 32-bit constant</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">&lt;con16&gt;</td>
                                <td class="row">Any 16-bit constant</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">&lt;con8&gt;</td>
                                <td class="row">Any 8-bit constant</td>
                            </tr>
                            <tr class="row">
                                <td class="col mono">&lt;con&gt;</td>
                                <td class="row">Any 8-, 16-, or 32-bit constant</td>
                            </tr>
                        </table>
                        
                    </div>
                    </header>
                </section>
                <section class="main-section" id="arithmetic_and_logic_instructions">
                    <header>
                        <h2>Arithmetic and Logic Instructions</h2>
                        <p><strong class="mono">mov </strong>— Move (Opcodes: 88, 89, 8A, 8B, 8C, 8E, ...)</p>
                        <div class="intended">
                            <p>The mov instruction copies the data item referred to by its second operand (i.e. register contents, memory contents, or a constant value) into the location referred to by its first operand (i.e. a register or memory). While register-to-register moves are possible, direct memory-to-memory moves are not. In cases where memory transfers are desired, the source memory contents must first be loaded into a register, then can be stored to the destination memory address.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Syntax</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">mov</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">mov </td>
                                    <td class="col mono">&lt;reg&gt;,&lt;mem&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">mov </td>
                                    <td class="col mono">&lt;mem&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">mov </td>
                                    <td class="col mono">&lt;reg&gt;,&lt;const&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">mov </td>
                                    <td class="col mono">&lt;mem&gt;,&lt;const&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">push </strong>— Push stack (Opcodes: FF, 89, 8A, 8B, 8C, 8E, ...)</p>
                        <div class="intended">
                            <p>The push instruction places its operand onto the top of the hardware supported stack in memory. Specifically, push first decrements ESP by 4, then places its operand into the contents of the 32-bit location at address [ESP]. ESP (the stack pointer) is decremented by push since the x86 stack grows down - i.e. the stack grows from high addresses to lower addresses.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Syntax</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">push</td>
                                    <td class="col mono">&lt;reg32&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">push</td>
                                    <td class="col mono">&lt;mem&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">push</td>
                                    <td class="col mono">&lt;con32&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">pop </strong>— Pop stack</p>
                        <div class="intended">
                            <p>The pop instruction removes the 4-byte data element from the top of the hardware-supported stack into the specified operand (i.e. register or memory location). It first moves the 4 bytes located at memory location [SP] into the specified register or memory location, and then increments SP by 4.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Syntax</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">pop</td>
                                    <td class="col mono">&lt;reg32&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">pop</td>
                                    <td class="col mono">&lt;mem&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">lea </strong>— Load effective address</p>
                        <div class="intended">
                            <p>The lea instruction places the address specified by its second operand into the register specified by its first operand. Note, the contents of the memory location are not loaded, only the effective address is computed and placed into the register. This is useful for obtaining a pointer into a memory region.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Syntax</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">lea</td>
                                    <td class="col mono">&lt;reg32&gt;,&lt;mem&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">add </strong>— Integer Addition</p>
                        <div class="intended">
                            <p>The add instruction adds together its two operands, storing the result in its first operand. Note, whereas both operands may be registers, at most one operand may be a memory location.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Style</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">add</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">add</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;mem&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">add</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">add</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;con&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">add</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;con&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">sub </strong>— Integer Subtraction</p>
                        <div class="intended">
                            <p>The sub instruction stores in the value of its first operand the result of subtracting the value of its second operand from the value of its first operand. As with add</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Style</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">sub</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">sub</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;mem&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">sub</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">sub</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;con&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">sub</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;con&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">inc, dec </strong>— Increment, Decrement</p>
                        <div class="intended">
                            <p>The inc instruction increments the contents of its operand by one. The dec instruction decrements the contents of its operand by one.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Style</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">inc</td>
                                    <td class="col mono">&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">inc</td>
                                    <td class="col mono">&lt;mem&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">dec</td>
                                    <td class="col mono">&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">dec</td>
                                    <td class="col mono">&lt;mem&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">imul </strong>— Integer Multiplication</p>
                        <div class="intended">
                            <p>The imul instruction has two basic formats: two-operand (first two syntax listings above) and three-operand (last two syntax listings above).
                                    The two-operand form multiplies its two operands together and stores the result in the first operand. The result (i.e. first) operand must be a register.
                                    The three operand form multiplies its second and third operands together and stores the result in its first operand. Again, the result operand must be a register. Furthermore, the third operand is restricted to being a constant value.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Style</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">imul</td>
                                    <td class="col mono">&lt;reg32&gt;,&lt;reg32&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">imul</td>
                                    <td class="col mono">&lt;reg32&gt;,&lt;&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">imul</td>
                                    <td class="col mono">&lt;reg32&gt;,&lt;reg32&gt;,&lt;con&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">imul</td>
                                    <td class="col mono">&lt;reg32&gt;,&lt;mem&gt;,&lt;con&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">idiv </strong>— Integer Division</p>
                        <div class="intended">
                            <p>The idiv instruction divides the contents of the 64 bit integer EDX:EAX (constructed by viewing EDX as the most significant four bytes and EAX as the least significant four bytes) by the specified operand value. The quotient result of the division is stored into EAX, while the remainder is placed in EDX.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Style</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">idiv</td>
                                    <td class="col mono">&lt;reg32&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">idiv</td>
                                    <td class="col mono">&lt;mem&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">and, or, xor </strong> — Bitwise logical and, or and exclusive or</p>
                        <div class="intended">
                            <p>These instructions perform the specified logical operation (logical bitwise and, or, and exclusive or, respectively) on their operands, placing the result in the first operand location.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Style</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">and</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">and</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;mem&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">and</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">and</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;con&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">and</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;con&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">--</td>
                                    <td class="col mono">--</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">or</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">or</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;mem&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">or</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">or</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;con&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">or</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;con&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">--</td>
                                    <td class="col mono">--</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">xor</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">xor</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;mem&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">xor</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">xor</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;con&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">xor</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;con&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">not </strong>— Bitwise Logical Not</p>
                        <div class="intended">
                            <p></p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Style</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">not</td>
                                    <td class="col mono">&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">not</td>
                                    <td class="col mono">&lt;mem&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">neg</strong> — Negate</p>
                        <div class="intended">
                            <p>Performs the two's complement negation of the operand contents.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Style</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">neg</td>
                                    <td class="col mono">&lt;reg&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">neg</td>
                                    <td class="col mono">&lt;mem&gt;</td>
                                </tr>
                            </table>
                        </div>
                        <p><strong class="mono">shl, shr</strong> — Shift Left, Shift Right</p>
                        <div class="intended">
                            <p>These instructions shift the bits in their first operand's contents left and right, padding the resulting empty bit positions with zeros. The shifted operand can be shifted up to 31 places. The number of bits to shift is specified by the second operand, which can be either an 8-bit constant or the register CL. In either case, shifts counts of greater then 31 are performed modulo 32.</p>
                            <table>
                                <tr class="row">
                                    <th class="italic">Style</th>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">shl</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;con8&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">shl</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;con8&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">shl</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;cl&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">shl</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;cl&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">--</td>
                                    <td class="col mono">--</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">shr</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;con8&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">shr</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;con8&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">shr</td>
                                    <td class="col mono">&lt;reg&gt;,&lt;cl&gt;</td>
                                </tr>
                                <tr class="row">
                                    <td class="col mono">shr</td>
                                    <td class="col mono">&lt;mem&gt;,&lt;cl&gt;</td>
                                </tr>
                            </table>
                        </div>
                    </header>
                </section>
            </main>
        </div>
    </body>
</html>